

FREEDOM™ 100 Maintenance Manual

Liberty Electronics



625 Third Street
San Francisco CA 94107
(415) 543-7000

Change Notice #1

July 29, 1983

Freedom 100 Maintenance Manual Errata and Changes

1. Replace pages Int-7 and Int-8.
2. Add the Appendices section entitled "The Self-Test Mode" after page Int-8.
3. Note that all references to P 401, P 402, P 403, P 404, P 405, and P 406 on pages PWR-1, PWR-2, PWR-3, and MTC-1 should be changed to B 401, B 402, B 403, B 404, B 405 and B 406 respectively.
4. Replace appendices -C- schematics "The Main Logic Board" schematics, 2.1-1 through 2.1-5
5. Replace appendices -D schematics "The Keyboard" schematics, 3.1
6. Insert the parts list after page 2 of the part list which includes a parts listing for the monitor board.

All rights reserved. No part or all of this document may be reproduced in any form without the express permission of Liberty Electronics. Printed in the U.S.A. Copyright Liberty Electronics, 1982.

SUBSCRIPTION REGISTRATION

With the purchase of your FreedomTM100 Maintenance Manual you are entitled to all updates for one year at no additional charge. Please provide us with the following information to register your manual for these updates.

Company Name: _____
Your Name: _____
Mail Stop: _____
Address: _____
City/State: _____
Date Received: _____
Liberty Invoice #: _____

Please Mail to:

Liberty Electronics USA
625 Third Street
San Francisco, CA 94107

ATTN: Service Department

TABLE OF CONTENTS

<u>SECTION</u>	<u>PAGE</u>
0 -- INTRODUCTION	
Scope of this Manual	INT-1
WARNING	INT-1
Components	INT-1
Block Diagram	INT-3
Interconnections	INT-4
Theory of Operation	INT-5
Terminal Operation	INT-5
Data Paths	INT-6
Quick Check-out	INT-7
1 -- THE VIDEO BOARD	
Theory of Operation	VID-1
Video Signal	VID-1
Vertical Synch	VID-1
Horizontal Synch	VID-1
Miscellaneous Controls	VID-2
Troubleshooting	VID-2
Components	VID-2
Test Points, Typical Waveforms & Signal Levels	VID-6
2 -- THE MAIN LOGIC BOARD	
Theory of Operation	MLB-1
Test Points, Typical Waveforms & Signal Levels	MLB-1
3 -- THE KEYBOARD	
Theory of Operation	KYB-1
Test Points, Typical Waveforms & Signal Levels	KYB-1
4 -- THE POWER SUPPLY	
Theory of Operation	PWR-1
Troubleshooting	PWR-1
Components	PWR-1
Test Points, Typical Waveforms & Signal Levels	PWR-3

5 -- MAINTENANCE

The Monitor Unit	MTC-1
General	MTC-1
Replacing the CRT tube	MTC-1
The Keyboard Unit	MTC-2

APPENDICES

A -- Freedom 100 User Manual
B -- The Video Board
Layout
Schematic
C -- The Main Logic Board
Layout
Schematic
D -- The Keyboard
Layout
Schematic
E -- The Power Supply
Layout
Schematic
F -- Parts List
G -- Key Component Data Sheets

INTRODUCTION

Scope of this Manual

This Manual presents details of the circuitry and data paths of the Freedom™ 100 Video Display Terminal, along with information on typical waveforms and signal levels, to allow service personnel to troubleshoot and repair the terminal, as needed. Familiarity with the Freedom™ 100 User's Manual is assumed.

While every effort has been made to assure that the information contained herein is accurate and up to date, Liberty Electronics reserves the right to make engineering changes and appropriate parts substitutions without prior notice in the interests of increased and improved performance.

> > > > **WARNING** < < < <

CRITICAL COMPONENT WARNING:

SERVICEMAN WARNING: This product contains components which are critical for X-Radiation Safety. See Service Manual for proper replacement. Normal 2nd Anode Voltage is 12 KV at Zero beam current, AC 120V input, and must **NOT** exceed 13 KV under any operating conditions. To measure 2nd Anode Voltage, use High Impedance meter. Connect (-) to chassis, use a High Voltage lead from (+) to 2nd Anode.

Components of the Freedom™ 100 Terminal

External

From an outside viewpoint, the Freedom 100 consists of two units: The Monitor Unit, containing the CRT, power supply, and control circuits; and the Keyboard Unit, containing the physical keyboard, its decoding circuitry, and circuits for communicating with the Monitor Unit.

The Keyboard and Monitor Units are connected by a coiled telephone handset cord with 7,62 mm (0.3 in) male plugs at each end. Power is supplied via a 3-wire grounded cord, terminated by a U.S. NEMA standard plug (which may be replaced to suit local power system requirements).

Communications with a Host computer or modem and a printer are provided via asynchronous RS-232 communication via two female DB-25 receptacles on the rear of the Monitor Unit. Controls are provided on the Monitor Unit for Power ON/OFF, Contrast, and setting operating parameters.

Internal

Internally, the Freedom 100 consists of:

> A Transformer and Voltage Selector Switch for converting 115V or 230V AC mains power to 10.5V AC, 16.7V AC, and 21.3V AC.


> A Power Supply board, with rectifiers and voltage regulators, to produce +5V, +15V, and -12V DC [regulated to $\pm 10\%$].

> A Main Logic Board, with a 68A02 Microprocessor, 16k of EPROM-resident firmware, 2k of character storage RAM, 4k of attribute and control storage RAM, a 68A45 CRT Controller, a 68A21 PIA, one 6850 and two 6851 ACIAs for Keyboard, Host and Printer communications, respectively, as well as miscellaneous control and sequencing logic.

> A Video Control board, to convert Horizontal and Vertical synch pulses to the proper waveforms for controlling CRT raster scan, and circuitry to control pixel display. Connection is made via cables to a 12" diagonal CE745129 VRA tube (or equivalent) for actual display.

> A small Contrast control and connector board, having a rotating potentiometer for contrast control, and a female RJ-11 receptacle for the Keyboard connector cord.

> A Keyboard, with a 93-key switch-matrix keyboard, decoded by an 8035 stand-alone microcomputer, which generates RS-232 signals by toggling one output line under the control of on-chip software, and receives RS-232 data via software use of interrupts.




1			
REV. INDEX		NOTE	
DRN.	<i>Ming Jang</i>	DATE	02.18
DSGND	<i>Jeff Chen</i>		08.18
CHKD	<i>Ta-chi Hung</i>		08.15.
APRVD	<i>Jang chao</i>		08.31
DRAWING NO.			
		MODEL	FREEDOM-100
		TITLE	WIRE CONNECT
		DEVICE	
		SHEET	OF

THIS SCHEMATIC OR SPECIFICATION IS SUBJECT TO CHANGE WITHOUT PRIOR WRITTEN NOTICE.



Liberty ELECTRONICS CO., LTD.



REV. INDEX	NOTE	DATE	MODEL
1			
DRN	John Chan	07/10	FREEDOM-100
DSQND	John Chan	07/10	
CHKD	John Chan	07/10	
APRVD	John Chan	07/10	
DRAWING NO. 1			
TITLE			DIAGRAM
DEVICE			PB-200
SHEET			OF

THIS SCHEMATIC OR SPECIFICATION IS SUBJECT TO CHANGE WITHOUT PRIOR WRITTEN NOTICE.

Theory of Operation

Terminal Operation

The Freedom 100 CRT Terminal is designed to be an inexpensive and convenient data-entry and console device for a wide range of computer and data applications.

The Freedom 100 will normally be connected to a Host computer system, either directly or via MODEM, by asynchronous RS-232 or 20ma current loop, through the Host connector on the rear of the Monitor Unit. The terminal's on-board firmware allows it to communicate with the Host in Full or Half Duplex, Block Mode (transmitting a screen full of data at once, instead of character-at-a-time), or strictly Local mode (no outside communication). Communication rates range from 110 to 19,200 baud.

A subsidiary Printer port, also located on the rear of the Monitor Unit, allows the Freedom 100 to be connected to any ASCII printer with an RS-232 serial interface. Baud rates from 100 to 19,200 are available. The terminal provides two basic modes for printer operation:

Simultaneous Mode -- all characters transmitted from the Host are displayed on the monitor, and also sent to the Printer

Buffer Mode -- characters from the Host are buffered internally in the Freedom 100, and sent to the Printer without being displayed on the monitor

The Freedom 100's 16k of on-board firmware provides 93 basic commands, as well as numerous options, for setting operating parameters. These commands can be sent by the operator from the Keyboard, or by the Host through the Host port. The commands and their effects are documented in the Freedom 100 User's Manual.

Data Paths

The Freedom-100's Main Logic Board receives serial Asynchronous RS-232C character data from either the Host Port or the Keyboard. This character data is stored in a 2k-byte Display RAM. Character data from the display RAM is sent continuously to the Video display circuitry, where it is processed by a Character generating ROM, combined with attribute data from a separate 2k-byte Attribute RAM, and sent to the CRT for display.

If the Freedom 100 is in Full Duplex Mode, all character data received from the keyboard is immediately transmitted to the Host through the Host Port, but is not displayed on the CRT.

If it is in Half Duplex Mode, character data received from the keyboard is displayed on the CRT in addition to being transmitted to the Host.

In either Mode, XON/XOFF protocols are used in communicating with the Host.

If it is in Simultaneous (Transparent) Print Mode, character data received from either the Host or the Keyboard is displayed on the CRT and transmitted to the Printer Port.

If it is in Buffered Print Mode, character data received from the Host is transmitted directly to the Printer Port (with XON/XOFF handshaking) without being displayed on the CRT.

Quick Check-out

To check out the operation of the Freedom 100 quickly, and isolate problems:

- 1) The logic operation of the Freedom 100 can be checked by putting the unit in self test mode. A description of this test follows this diagnostic procedure.
- 2) Check for 115V AC or 230V AC on the primary (input) leads of the Power Transformer.
 - a) If found, go to Step 4
 - b) Check the fuse, power switch and power select switch.
- 3) Check the secondary (output) leads for 10.6V AC on blue, 21.3V AC on white, and 16.7V AC on brown.
 - a) if OK, go to Step 4
 - b. Replace power transformer
- 4) Disconnect cable from Power Supply to Main Logic Board (B404 -- B204). Check B404 for:

Pin 1	-	-12V DC	+0.5V
Pin 2	-	+15V DC	+0.5V
Pin 3	-	+5V DC	+0.25V
Pins 4 & 5		Ground	

If OK, replace cable to Main Logic Board (B404 -- B204), to step 6.
- 5) Disconnect cable to power transistors (B406, 407). Check connectors for:

B406	Pin 1	-	15.1V DC
	Pin 2	-	29.8V DC
	Pin 3	-	29.9V DC
B407	Pin 1	-	5.1V DC
	Pin 2	-	14.3V DC
	Pin 3	-	14.4V DC

 - a) If OK, check U401 through U403 and capacitor.
 - b) Check Bridge Rectifiers BR401, BR402, BR403, and transistors Q401 and Q403.
6. Check voltage on B404 again. If OK, go on to Step 8.
7. Check Power Transistor voltages:

Q402	Base	-	10.6V DC
	Collector	-	5.1V DC
	Emitter	-	11.4V DC

Q404 Base - 24.6V DC
Collector - 15.1V DC
Emitter - 25.2V DC

- a) If OK, check U401 through U403 and capacitor.
 - b) Replace transistor(s).
- 8) Disconnect cable from Main Logic Board to Video Board (B203 -- B104). Check signal levels and typical waveforms on Connector B203.
 - 9) Disconnect cable to Contrast Board (B208 -- B508). Check signal levels and typical waveforms on Connector B208.
 - a) If OK, reconnect cable to Contrast Board (B208 -- B508), go to Step 10.
 - b) Check all test points on Main Logic Board for proper signal levels and typical waveforms, then isolate and replace defective parts.
 - 10) Disconnect cable connecting Keyboard to Contrast Board (B509 -- B309). Check Contrast Board for defective parts and broken traces.
 - a) If OK, reconnect cable to Keyboard connector (B509 -- B309) and go to Step 11.
 - b) Replace Contrast Board.
 - 11) Check signal levels and typical waveforms at B309 on Keyboard PC board.
 - a) If OK, check all test points on Keyboard for signal levels and typical waveforms. Isolate and replace defective components.
 - b) Replace coiled telephone handset cord.
 - 12) END.

Self Test Mode

The self test mode is a good mechanism for initial burn-in to find problems and subsequent testing after maintenance. To enter the self test mode set up the terminal as follows.

1. Prepare the main RS-232C port by placing a jumper from pin 2 to pin 3 to allow loop-back.
2. Prepare the Auxiliary RS-232C port by placing a jumper from pin 2 to pin 3 and from pin 4 to pin 6 to allow loop-back.
3. Prepare dipswitches as follows.
 - A. Reading the dipswitches from left to right set the first bank of 10 switches to the up position with the exception of switch number 9.
 - B. Set the next bank of switch in the down position.
 - C. Set the remaining bank of switches to the up position.
4. Enter the self test mode by entering an "ESC V" from the keyboard.

At this point the screen and attribute memory will be exercised. A special status line will appear at the bottom of the screen. This will supply information for diagnosis. The status line appears as follows:

```
Ø Z.Y E=nnnn P=mmmm UUUUUUUU XXDDDDDDDD XUUUUUUUU M= A= K=
```

Where:

- Z.Y is the revision of firmware
- nnnn is the ME eprom check sum
- mmmm is the MP eprom check sum
- U - represents up on dipswitches
- D - represents down on dipswitches
- X - not connected
- M - represents the main port
- A - represents the auxiliary port
- K - represents the keyboard port

- A. If everything is fine with logic and firmware the screen will constantly change and the status line will appear as shown above.
- B. If an eprom is not inserted correctly or data corruption has occurred, the eprom where this occurred will be framed in "?" on the status line.
- C. If a dipswitch is suspected of not working it can be determined by toggling the dipswitches while in self-test to see if they register on the status line.

The Video Board

Theory of Operation

Video Signal

The Video Signal is essentially an ON/OFF signal, which determines whether a particular pixel position on the face of the CRT will be illuminated or not by the scanning electron beam. It is generated by the video circuitry on the Main Logic Board, and received via Pin 3 of Connector B103 on the Video Board. It is amplified and pulse-formed by Transistors TR101 and TR102, and fed to the gate of the CRT tube through Pin 1 of Connector B101.

Vertical Synch

The Vertical Synchronization signal is generated by the CRT Controller chip on the Main Logic Board, and reaches the Video Board via Pin 4 of Connector B103. It is used by IC101 (muPC 1031 H2) to reset the beam of the CRT to the top of the screen in preparation for a scan. After pulse-shaping by IC101, it is used to control the Vertical Deflection Yoke (Y101) to position the beam correctly.

Horizontal Synch

The Horizontal Synchronization Signal is also generated by the CRT Controller chip on the Main Logic Board, and reaches the Video Board via Pin 6 of Connector B103. It controls the rate at which the beam scans the face of the CRT from side to side. After being amplified and pulse-shaped by TR103 and TR104, it is fed to the Horizontal Yoke and the Fly-Back Transformer (T102) to produce scan lines on the face of the CRT tube.

Miscellaneous Controls

Variable Resistors (Potentiometers) are provided to control:

- Vertical Hold
- Vertical Size
- Vertical Linearity
- Focus
- Brightness

TroubleshootingComponents

I) Make sure that the power is **OFF**. Look at the Video Board, and check for obvious physical problems:

Broken Wires
Loose connectors
Broken connector parts
Dirt or dust
Overheated or burned parts

Correct problems and recheck before going on.

II) Remove the Video Board from the Freedom 100, and give it a thorough look, both front and back.

- A) Are you **sure** the power is off? Turn it **OFF**.
- B) **CAREFULLY** ground the Anode lead from the CRT tube. A heavy jumper from the Anode lead connection at the Flyback Transformer to chassis ground is the best bet -- the Anode may be at any voltage up to 12kV!
- C) Disconnect the Anode lead.
- D) Disconnect B104 (connector to Main Logic Board)
- E) Disconnect B101 (connector to CRT tube)
- F) Disconnect B102 (connector to small PCB on CRT tube)
- G) Disconnect B103 (CRT tube grounding strap)
- H) Remove the screws which hold it in the Monitor Unit.
- I) Lift out the board, carefully.
- J) Check all of the components for burns, overheating, leaks, etc.
- K) Check for broken or missing components.
- L) Check for cracked or broken traces, solder bridges or cold solder joints.
- M) Carefully re-install Video Board, remembering to put the holding screws back in, and tighten them down.
- N) Re-connect B101, B102, B103, B104, and the CRT Anode lead.
- O) Turn ON power, wait for the CRT tube to warm up.
- P) Enter a random assortment of letters and numbers via the keyboard. (If nothing happens, check Keyboard and Main Logic Board)

Q) Adjust:

Contrast,
Brightness,
Focus,
Horizontal Hold,
Vertical Hold,
Vertical Linearity, and
Vertical Size

III) Malfunctions

A) No Video Signal

1) Check that the Contrast control knob at the front of the Monitor Unit is turned up (clockwise).

2) Check for +15V on Pin 1, Connector B104, and at base of TR101. If not found, check Main Logic Board and Power Supply.

3) Check for Video Signal at TP101 (base of TR102). If not found, check Pin 3 of Connector B104.

a) If signal found, check VR101 (contrast control pot on small PCB at front of Monitor Unit) and R102. Replace as necessary.

b) If not found, check Main Logic Board.

4) Check for Video signal at TP102. If found, go to Step 9.

5) Check collector of TR102 for 6.4V, base for 0.4V, and emitter for 0.3V.

a) If signal found, go to Step 5.

b) If not found, isolate collector to check for pin being pulled down.

c) Check R103, R104, C103. Replace as necessary.

d) Check/replace TR102.

6) Check TP102 (collector of TR101) for 6.5V, base for 6.9V, and emitter for 6.4V.

a) If signal found, go to Step 6.

b) Check R101, C101, D101, C102. Replace as necessary.

c) Isolate collector to check for pull-down. If no signal, check/replace TR101.

d) Check L101, R105, C104, D102, and Brightness circuitry connected to Pins 3, 4, & 5 of Flyback Transformer. Replace as necessary.

- 7) Check Pin 1 of Connector B101.
 - a) If signal found, go to step 6).
 - b) Check R106. Replace as necessary.
- 8) Check R107 and C118 for short, open or solder bridges. Replace/repair as necessary.
- 9) Check circuitry connected to Pin 2 of Flyback Transformer -- D103, C129, R118, R119, R122, C132, C133, VR106. Replace/repair as necessary.
- 10) Check CRT tube for open circuit in Cathode. Replace as necessary.

B) No Vertical Deflection


- 1) Is the power ON? Turn it on.
- 2) Check connection between R111 and R101 for +15V relative to ground. If not found, check Pin 1, Connector B104 for +15V. If not found, check Main Logic Board and Power Supply Board.
- 3) Are all of the connectors from the Video Board to the Main Logic board and the CRT tube actually connected? Wiggle them to make sure.
- 4) Check Test Point TP103 for Vertical Synch signal from the Main Logic Board. If no signal, check Main Logic Board.
 - a) If signal found, go to Step 5.
 - b) Check C105, C106, and R108. Replace as necessary.
- 5) Check TP104 for Vertical deflection signal from IC101. If no signal, test or replace IC101.
- 6) Check Vertical Yoke (Y101) for broken wires. If found to be open circuit, replace Yoke.
- 7) Check cathode of CRT tube for open circuit.
- 8) If all of the above are OK, check diodes, resistors, potentiometers, and capacitors in the vertical timing circuit for shorts, broken wires, or internal open circuits.

C) No Horizontal Deflection

- 1) Check connection between R116 and L102 for +15V relative to ground. If not found, check Pin 1, Connector B104 for +15V. If not found, check Main Logic Board and Power Supply Board.
- 2) Check TP105 for Horizontal Synch signal from Main Logic

Board. If no signal, check Main Logic Board. If signal does not agree with illustration of typical signal, check R114, and check TR103 for 0.35V on base, 14V on collector, and Ground on emitter.

- 3) Check TP106 (collector of TR103)
 - a) If signal found, go to Step 3).
 - b) Check collector of TR103.
 - c) If signal found, isolate collector of TR103 to see if signal is being pulled down by R116, R117, C121, or C122. Also check T101. Replace as necessary.
 - d) Test/replace TR103
- 4) Check TP107 (collector of TR104)
 - a) If signal found, go to Step 5).
 - b) Check base of TR104 for -0.1V, collector for 18V, and emitter for ground. Also check T101. Replace as necessary.
 - c) If signal found, isolate collector of TR104 to see if signal is being pulled down. Replace components as necessary.
 - d) Test/replace TR104.
- 5) Check for open circuit between Horizontal Yoke and ground. Check Horizontal Yoke, L103, L104 (adjustable), C127 and C126. Replace as necessary.
- 6) If all of above are OK, check all components in Horizontal Deflection circuitry, including connections to the Flyback Transformer, for shorts, opens, or corroded wires.
- 7) Check CRT Tube, replace as necessary.



THIS SCHEMATIC OR SPECIFICATION IS SUBJECT TO CHANGE WITHOUT PRIOR WRITTEN NOTICE.

REV. INDEX	NOTE	DATE	MODEL
DRN	Oliver	11/5/81	FREEDOM-100
DSGND	MICRO YOUNG	12/3/81	
CHKD	MICRO YOUNG	12/3/81	TITLE: ITCL
APRVD	Frank Long	12/3/81	DEVICE: VCR
DRAWING NO:			SHEET: 01



Liberty ELECTRONICS CO., LTD.

The Main Logic Board

Theory of Operation

Serial character data from the Host reaches the Main Logic board via Pin 3 of Connector B201, and is directed to Pin 12 (RXD) of U228 (6551 ACIA).

Serial data from the keyboard reaches the Main Logic Board via Pin 4 of Connector B208, and is directed to Pin 2 (RxD) of U218 (68A50 ACIA).

The ACIAs convert the serial data to 8-bit parallel data on their output pins (D0 - D7) which are connected to Lines D0 - D7 of the CPU Data Bus.

The 68A02 Microprocessor accepts the data and re-transmits it on the Data Bus to the display memory, U212 (2k x 8 RAM). From the memory, it is later transmitted via U223 (Octal Transciever) to U224 (Octal Latch). It is then ready for transmission to U225 (2732 Character Generator EPROM).

If the Freedom 100 is in Full Duplex Mode, the character data is also sent to U228 (ACIA) for transmission to the Host via Pin 2 of Connector B201. In Half Duplex, Block and Local Modes, data is not transmitted to the Host.










U209 (68A45 CRT Controller) controls Display refresh, as it withdraws character data from the Character Generator EPROM (U225). It also takes care of painting the cursor on the CRT screen.

Output from the Character Generator goes to U236 (74LS166 Shift Register), where it is converted into a serial bit stream. This serial bit stream represents the sequence of pixels which must be turned ON to display one line on the CRT screen. Freedom 100 characters are displayed in a 7 x 9 dot block within a 9 x 12 dot matrix.










The serial data from U233 is combined at U229 (74LS74 Dual D Flip-Flop) with Attribute data from U211 (2k x 8 DRAM) gated through U221 & U222 (Octal Latches) to produce the Video Data output signal, which is transmitted on Pin 3 of Connector B203 to the Video Board.

Test Points, Typical Waveforms, & Signal Levels

See the attached drawings and schematics




Logic Board Test Points




Logic Board Test Points

60 Hz

HORIZONTAL DRIVE
(SYNCHRONOUS INPUT)




HORIZONTAL VIDEO
(BLANKING)




50 Hz

HORIZONTAL DRIVE
(SYNCHRONOUS INPUT)




HORIZONTAL VIDEO
(BLANKING)




60 Hz

VERTICAL DRIVE
(SYNCHRONOUS INPUT)




VERTICAL VIDEO
(BLANKING)




50 Hz

VERTICAL DRIVE
(SYNCHRONOUS INPUT)



VERTICAL VIDEO
(BLANKING)



Logic Board Output Timing

The Keyboard

Theory of Operation

The Freedom 100 Keyboard consists of an 8 x 12 matrix, 89 nodes of which are actually connected to key switches, decoded under software control by an 8035 Microprocessor with a crystal-controlled clock frequency of 3.58 MHz.

The <SHIFT>, <CTRL>, <CAPS LOCK> and <BLOCK> keys are separately decoded by Input Pins T0, T1, P15, & P10, respectively.

All 8 rows of the matrix are normally pulled up to +5V by 10k resistors, and are connected to the inputs of a 74LS244 inverting Octal Buffer. When a key is pressed, the Row line is connected to one of 12 Column lines connected to Input Pins 21 - 24, 28 - 31, and 35 - 38 of the 8035 (P 11 - 14 & P 20 - 27).

To read a key, the 8035 strobes data onto its data bus by bringing RD (Pin 8) low, enabling the Octal Buffer. Rows 0 - 7 are mapped to D0 - D7 (Pins 12 - 19). The 8035 then reads Column Data from the Input Pins to determine which key has been depressed.

The 8035 uses external Program Memory, stored in a 2k x 8 UV EPROM (2716). It uses a multiplexed Address/Data Bus, first putting the Address on the bus, then strobing the address data into an Octal Latch (U304, 74LS373) with a 1 microsecond pulse on the ALE line (Pin 11). The outputs of the Octal Latch are connected to the address inputs of the EPROM. The 8035 then strobes the EPROM by bringing PSEN (Pin 9) low for 1.6 microsec. One byte of program data is then put onto the Data Bus.

The 8035 can access a total of 8 256-byte pages in this way by specifying the page number on P20 - P22 (Pins 21 - 23). These pins are also used for keyboard decoding, but interference is precluded by adroit use of timing.

The Freedom 100 keyboard has an on-board 8-Ohm speaker for audio signalling (ASCII <BELL> character, operator attention, etc.) which is connected to the output of U308 (a NE 555 timer). The 555 puts out a 7 ms pulse, and is controlled by the 8035, which strobes P16 (Pin 33) under software control at a rate sufficient to produce either a high or low tone. The low tone is used in the key-click option to signal that a key has been pressed.

The keyboard also contains a 7805 Voltage Regulator to convert +12V power received from the Monitor Unit to +5V, which is used internally.


Test Points, Typical Waveforms & Signal Levels

See the attached drawings and schematics

TP301 (TP1) 7805 (U309)

+5V

5V \pm 0.1V




TIME: 0.1 μ s/DIV

TP311 (TP2) 8035 (U301)

Clock Signal

4V \pm 0.5V




TIME: 0.1 μ s/DIV

TP302 (TP3) 8035 (U301)

Enable

4V \pm 0.5V




TIME: 5 μ s/DIV

TP303 (TP4) 8035 (U301)

Address Latch Enable

4V \pm 0.5V




TIME: 0.5 μ s/DIV

TP304 (TP5) 8035 (U301)

CPU Read

4V \pm 0.5V




TIME: 0.5 μ s/DIV

TP306 (TP6) 74LS14 (U306)

Data Terminal

3.4V \pm 0.5V




TIME: 1ms/DIV

TP308 (TP7) 8035 33 (U301)

Data NE555

4.8V \pm 0.5V




TIME: 1ms/DIV

TP309 (TP8) NE555 (U308)

NE555

4.4V \pm 0.5V




TIME: 1ms/DIV

TP310 (TP9) U307

Tone Signal at Speaker

4.5V \pm 0.5V



TIME: 1ms/DIV

Keyboard Test Points

The Power Supply

Theory of Operation

The Freedom 100 Power Supply consists of a 3-wire grounded power cord, an ON/OFF switch, a fuseholder with a $\frac{1}{2}$ A fuse, a voltage level select switch, a 115/230 V (Primary) transformer, whose 3 secondary windings produce: 10.6V AC, 21.3V AC, and 16.7V AC, as well as a power regulator board.

The Power Regulator Board gets 16.7V AC via Pins 1 & 2 of Connector P405, which is rectified to unfiltered -15.0V RMS by BR401 (Full-Wave Rectifier, W005M or equiv.), filtered and voltage limited to -12V DC, 1.5 A, by U403 (MC7912 or equiv.), which is output on Pin 1 of P404.

Pins 3 & 4 receive 21.3V AC, which is rectified to an unfiltered 19.2V RMS by BR402 (Full-wave rectifier, KBPC6005 or equiv.), voltage-limited by U402 (MC7815) to 15V DC, 1.5 A, and output on Pin 2 of P404. Pin 5 is the 0V reference ground for this power line.

Pins 5 & 6 receive 10.6V AC, which is rectified to an unfiltered 9.5V RMS by BR401 (KBPC6005 or equiv.), voltage limited to +5V DC, 1 A by U401 (MC7805 or equiv.) and output on Pin 3 of Connector P404. Pin 4 is the 0V reference ground for this power line.

Troubleshooting

Components

- I) Visual Check.
 - A) Turn power **OFF** and disconnect power cord from mains socket.
 - B) Visually check all wiring and components for signs of heat, burning, leakage or breakage.
 - C) Using ohmmeter, check Power cord for open circuit (all 3 wires). Check ON/OFF switch for proper operation. Check fuse for open circuit. Check voltage selector switch for proper operation. Check transformer for open circuits (both primary and secondary windings).
 - D) Disconnect P405 (connector to transformer) and P406 (connector to Main Logic Board). Disconnect P402 (connector to Power Transistors on heat sink).
 - E) **CAREFULLY** discharge all capacitors on the Power Supply Board.
 - F) Carefully remove Power Supply Board, unscrewing and saving any holding screws.
 - G) Inspect both sides of Board for damaged or burnt components, broken or corroded wires, broken traces, solder bridges, cold solder joints, etc.
 - H) Carefully replace Power Supply Board, tightening down all holding screws. Replace Connectors P402, P404, and P405.

- I) Plug in Unit and turn ON power.
- J) Check secondary (output) leads for:

Blue lead	-	10.6V AC
White lead	-	21.3V AC
Brown lead	-	16.7V AC

Replace Power Transformer if necessary.

II) Voltage Problems

A) No +5V DC

- 1) Check Pins 5 & 6 of P405 for 10.6V AC. If not found, check transformer.
- 2) Check across C401 (electrolytic) for 15V DC. If not found, replace BR401 (full wave rectifier) and/or Capacitor C401.
- 3) Check for ground at Pin 4 of P404, Pin 2 of U401, and negative pole of C401, C402, C403, C405, and at C404. If not found, locate and repair broken trace.
- 4) Check capacitors for short circuit, check R401 and R402 for open circuit.
- 5) Remove and check Q402 (power transistor) using transistor checker. Replace or repair wiring as necessary.
- 6) Isolate and test Q401 with transistor checker. Replace as necessary.
- 7) Remove and test U401. Replace as necessary.

B) No +12V DC

- 1) Check Pins 3 & 4 of P405 for 21.3V AC. If not found, check transformer.
- 2) Check across C406 (electrolytic) for 30.1V DC. If not found, replace BR402 (full wave rectifier) and/or Capacitor C406.
- 3) Check for ground at Pin 5 of P404, Pin 2 of U402, and negative pole of C406, C407, C408, C410, and at C409. If not found, locate and repair broken trace.
- 4) Check capacitors for short circuit, check R403 and R404 for open circuit.
- 5) Remove and check Q404 (power transistor) using transistor checker. Replace or repair wiring as necessary.

- 6) Isolate and test Q403 with transistor checker. Replace as necessary.
- 7) Remove and test U402. Replace as necessary.


B) No +15V DC

- 1) Check Pins 1 & 2 of P405 for 16.7V AC. If not found, check transformer.
- 2) Check across C411 (electrolytic) for 15.0V DC. If not found, replace BR403 (full wave rectifier) and/or Capacitor C411.
- 3) Check for ground at Pin 1 of U403, and negative pole of C411, C412, C413, C415, and at C414. If not found, locate and repair broken trace(s).
- 4) Check capacitors for short circuit.
- 5) Remove and test U403. Replace as necessary.


Test Points, Typical Waveforms, & Signal Levels

See the attached drawings and schematics


TP1




TP2




TP3




TP4




TP5




TP6




TP1




TP2




TP3




TP4



TP5



TP6



Power Supply Board (Unloaded)

MaintenanceThe Monitor UnitGeneral

The exterior of the Monitor Unit should be cleaned periodically with a damp cloth to remove accumulated dirt and grime. Be careful, however, in cleaning the face of the CRT screen, since it is covered with a Nylon anti-glare screen. This screen is relatively fragile, and will not withstand heavy pressure or vigorous scrubbing motions.

Approximately every 6 months to 1 year, the housing of the Monitor Unit should be removed by a competent service technician, and the circuitry inspected for collected dust or particulate matter, possible corrosion, or loose connections. Vacuum as necessary, and replace or clean parts, and check signal levels before reassembling the case.

It is recommended that signal levels and waveforms at all defined Test Points be checked whenever the Monitor Unit case is opened.

Starting with the Power Supply, check signal levels at Connectors P405 and P404, then Test Points TP401 - TP406.

Next, test the Main Logic Board, beginning with P204, and continuing with TP201 through TP218, in order.

Next, test the Video Board, beginning with P103, and continuing with TP101 through TP107, in order.

Replacing the CRT tube

> > > > WARNING < < < <

CRITICAL COMPONENT WARNING:

SERVICEMAN WARNING: This product contains components which are critical for X-Radiation Safety. See Service Manual for proper replacement. Normal 2nd Anode Voltage is 12 KV at Zero beam current, AC 120V input, and must **NOT** exceed 13 KV under any operating conditions. To measure 2nd Anode Voltage, use High Impedance meter. Connect (-) to chassis, use a High Voltage lead from (+) to 2nd Anode.

The Keyboard Unit

Like the Monitor Unit, the Keyboard Unit should be cleaned periodically with a damp cloth to remove accumulated dirt and grime. Be careful not to get water on the keyboard itself, since this would cause electrical shorting and possible damage.

It is recommended that the Keyboard Unit be opened and the keys, PC board and case be vacuumed or blown out with oil- and moisture-free compressed air every 3 to 6 months, since it is exposed to environmental contamination -- dust, dirt, hair, cigarette ashes, spills, paper shreds and dust, etc.

While the Keyboard Unit is being cleaned, it is recommended that signal level and waveform checks on the circuitry be performed.

First check signal levels and waveforms on the pins of Connector 308, then proceed with Test Points TP301 through TP311, in order.

Variance of more than 15% in signal level, or significant deviations from the illustrated waveforms will indicate that detailed troubleshooting of the associated circuitry should be performed.

APPENDICES

A -- FREEDOM 100 USER MANUAL

B -- THE VIDEO BOARD

Layout

Schematic

C -- THE MAIN LOGIC BOARD

Layout

Schematics

D -- THE KEYBOARD

Layout

Schematic

E -- THE POWER SUPPLY

Layout


Schematic

F -- PARTS LIST

G -- KEY COMPONENT DATA SHEETS

THE VIDEO BOARD

Layout and Schematics




REV. INDEX	NOTE	MODEL
DRN.		FREEDOM-10C
DSGND.		
CHKD.		TITLE
APRVD.		MONITOR PCB
DRAWING NO.		SERVICE
		PB-100
		SHEET
		OF

THIS SCHEMATIC OR SPECIFICATION IS SUBJECT TO CHANGE WITHOUT PRIOR WRITTEN NOTICE.



Liberty ELECTRONICS CO., LTD.




REV.	INDEX	NOTE	DATE	MODEL
1			5.31	FREEDOM-100
DRN.			5.31	
DSGND			5.31	
CHKD			5.31	
APRVD			5.31	
DRAWING NO:				TITLE MONITOR BOARD
				DEVICE PL-100
				SHEET OF 1

THIS SCHEMATIC OR SPECIFICATION IS SUBJECT TO CHANGE WITHOUT PRIOR WRITTEN NOTICE.

THE MAIN LOGIC BOARD


Layout and Schematics



DRN.	DATE	REV.	NO.
DSGND	1982	1	1
CHKD			
APRVD.			
DESIGN			
LIBERTY ELECTRONICS CO. LTD.			MODEL: FREEDOM-100
			REV. 1.0
			PB-20

THIS SCHEMATIC OR SPECIFICATION IS SUBJECT TO CHANGE WITHOUT PRIOR WRITTEN NOTICE.


2.1 SCHEMATICS-1




ORIG	DESIGN	DATE	BY	REV	NO.
DSGND
CHKD
APRVD
...
PROJECT					FREEFORM-100
...					PB-700
...					...

THIS SCHEMATIC OR SPECIFICATION IS SUBJECT TO CHANGE WITHOUT PRIOR WRITTEN NOTICE.


2.1 SCHEMATICS-2



DESIGN	REVISED	DATE	BY
ORIG. BY	DESIGNED BY	DATE	BY
CHECKED BY	APPROVED BY	DATE	BY
LIBERTY ELECTRONICS CO., LTD.		FREEDOM-100	
PB-200		3 8 5	



THIS SCHEMATIC OR SPECIFICATION IS SUBJECT TO CHANGE WITHOUT PRIOR WRITTEN NOTICE.




REV	DATE	BY	CHKD	APPV	DESCRIPTION
1	0811				FREEFORM-100
2					LIBERTY ELECTRONICS CO. LTD.
3					PB-200
4					

THIS SCHEMATIC OR SPECIFICATION IS SUBJECT TO CHANGE WITHOUT PRIOR WRITTEN NOTICE.

THE KEYBOARD


Layout and Schematics



REV. INDEX	DATE	NO. OF
DRN.		MODEL
DSGND.		FREEDOM-100
CHKD.		TITLE
APRVD.		KEY BOARD
DRAWING NO:		DEVICE
		PB-100
		SHEET
		OF

THIS SCHEMATIC OR SPECIFICATION IS SUBJECT TO CHANGE WITHOUT PRIOR WRITTEN NOTICE.







DATE	08/11/81	BY	...
CHKD	...	BY	...
APRVD	...	BY	...
...

THIS SCHEMATIC OR SPECIFICATION IS SUBJECT TO CHANGE WITHOUT PRIOR WRITTEN NOTICE.

3.1 SCHEMATIC

THE POWER SUPPLY

Layout and Schematics




DESIGNED BY: <i>John Jones</i>	DATE: <i>10/10/70</i>	MODEL: FREEDOM-100
DESIGNED BY: <i>John Jones</i>	DATE: <i>10/10/70</i>	TITLE: POWER PCB
CHKD BY: <i>John Jones</i>	DATE: <i>10/10/70</i>	TITLE: CONTRAST PCB
APRVD BY: <i>John Jones</i>	DATE: <i>10/10/70</i>	DEVICE: PE-500 PR-500
DRAWING NO:		SHEET: OF

THIS SCHEMATIC OR SPECIFICATION IS SUBJECT TO CHANGE WITHOUT PRIOR WRITTEN NOTICE.



Liberty ELECTRONICS CO., LTD.



REV. INDEX	NOTE		MODEL
DRN.	<i>my jay</i>	DATE <i>08.03</i>	FREEDOM-100
DSGND.	<i>Jeff Chen</i>	<i>08.06</i>	
CHKD.	<i>Ta-chi Huang</i>	<i>08.15</i>	TITLE POWER SUPPLY
APRVD.	<i>fung chao</i>	<i>08.31</i>	DEVICE PB-400
DRAWING No.:			SHEET OF

THIS SCHEMATIC OR SPECIFICATION IS SUBJECT TO CHANGE WITHOUT PRIOR WRITTEN NOTICE.



Liberty ELECTRONICS CO., LTD.

PARTS LIST

Logic Board

Part #	Desc.	Generic Desc.	Component Location
231400000-0	CPU	68A02	U202
235240000-0	ACIA	68A50	U218
235200000-0	CRTC	68A45	U209
235400000-0	PIA	68A21	U201
235280000-0	ACIA	6551	U228, 236
233240001-0	Static Ram	6116	U208, 211, 212
233280000-0	EPROM	2564	U203
233240000-0	EPROM	2732	U205, 225
237140004-0		74LS00	U242
237140005-0		74LS04	U206, 230, 247
237140002-0		74LS08	U231, 241
237140001-0		74LS32	U207, 238, 239
		74LS74	U229
237140003-0		74LS86	U240
		74LS90	U245
237140006-0		74LS92	U244
237140007-0		74LS107	U243
237160001-0		74LS138	U219
237160005-6		74S139	U220
237160003-0		74LS157	U213, 214, 215, 237
237160004-0		74LS166	U233
		74LS374	U221, 222, 224, 232
237160000-0		74LS193	U246
23720000-0		74LS245	U210, 223
235060001-0		4N33	U216, 217
235140000-0		MC1488	U227, 235
235140001-0		MC1489	U226, 234
271140000-0		NE556	U204
3502-11804	Resistor	180HM2W.J	R212
	Resistor	5100HM	R217, 218
		1/2 W.J	
3194-14753	Resistor	4.7M.1/4W.J	R206
3194-11753	Resistor	1.8M.1/4W.J	R204
3194-11053	Resistor	1M.1/4W.J	R205
3194-13323	Resistor	3.3K.1/4W.J	R201, 202, 207, 208, 209, 211, 213, 214
3194-12743	Resistor	570K.1/4W.J	R203
3194-11223	Resistor	1.2K.1/4W.J	R210
3194-12213	Resistor	2200HM.1/4W.J	R219, 220
3194-11013	Resistor	1000HM.1/4W.J	R215
42-T11331C	Capacitor	330uf/16v	C201
49-K11100C	Capacitor	10uf/16v	C203
	Capacitor	0.47uf/16v	C206
	Capacitor	0.1uf/50v	C231
	Capacitor	0.1uf/12v	C202, 204, 205, 207

			208,209
			210,211
			212,213
			214,215
			216,217
			218,219
			220,221
			222,223
			224,225
			230,232
			233,234
			239,240
			241,242
			243,244
			246
			210,211
			212,213
			214,215
			216,217
			218,219
			220,221
			222,223
			224,225
			230,232
			233,234
			239,240
			241,242
			243,244
			246
41-K234710	Capacitor	0.01uf/50v	C245
	Capacitor	470pf/50v	C226,227
			228,229
			235,236
			237,238
41-K23680C	Capacitor	68pf/50v	C247
1120-00010	Diode	1N4148	D201-227
382GA00000001	Crystal	18.432MH2	X201
377410018001	Dip SW	8 pin piano	SW201
		type	
37741001A001	Dip SW	10 pin piano	
		type	SW202,203
3786125H001	D Connector	25 pin right	
		angle	B201,202
1603-00004		5 pin RTB-	
		1.5-5	B203,204
	Post Connector	MICRO 7 pin	
		JST	B208
3781140P0001	IC Socket	40 pin	S201,204
3781128P001	IC Socket	28 pin	S202,203
3781124P001	IC Socket	24 pin	S205
	Jumper	62.5m/m	X.4
375T1200AL00	PCB		PB-200
Monitor Board			

Part #	Desc.	Generic Desc.	Component Location
3A2B1M1200017	12" CRT Tube	758Z12D31VRU	W01
1530000002HT5	Transistor	2SC681A	TR104
1330000020PH6	Transistor	1702L	TR102, TR103
1530000016NE8	Transistor	2SC2371L	TR101
1120000001GE6	Diode	V06C(1N4003)	D102, D104, D105, D107
1140620500NE7	Zener	6.2V	D101
213100001NE04	V. IC	uPC1031H2	IC101
3525R6J0E0011	Coil	5.6uH +5%	L101
352101K0G0014	Coil	100u +10%	L102
3621007000014	Coil	3 - 16uH	L103
356070MG00014	Coil	7uH	L104
39C1211200112	D. Yoke		Yoke 01
39B412P000018	Driver Transformer		T101
396B2M1200216	Flyback		T102
1110000004RE2	Diode	FR155	VD106
375T1200AM001	PCB		PCB01
11100000044E5	Diode	RGP15J	VD103
4C22022500024	2P Assembly Wire	250 m/m (Mini)	CN01
4C52064500014	6P Assembly Wire		Sock 01
4C22042500020	4P Assembly Wire	250 m/m (Mini)	CN04
4C22053500018	5P Assembly Wire	350 m/m (Mini)	CN05
3784102P00017	2P Base		Base 03
3784103P00011	3P Base		Base 01, 02
3784104P00014	4P Base		Base 04
441024050A771	Lead Wire	50 m/m	W01
48R500000001	Jump Wire	10m/m	J101, J102, J103, J104, J105 J106, J107, J108, J109, J110 J111
311R21R5JHC11	Resistor	1.5 OHM 1/2W J	R112
311R2330JHC15	Resistor	33 OHM 1/2W J	R107
31501330JHC16	Resistor	33 OHM 1W J	R116, R111
311R4470JHC16	Resistor	47 OHM 1/4W J	R102, R103
311R4331JHC13	Resistor	330 OHM 1/4W J	R124
311R4560JHC15	Resistor	56 OHM 1/4W J	R117
311R4101JHC17	Resistor	100 OHM 1/4W J	R104
311R2391JHC11	Resistor	390 OHM 1/2W J	R106
311R4471JHC11	Resistor	470 OHM 1/4W J	R114
311R2122JHC15	Resistor	1.2K 1/2W J	R105
311R2560JHC11	Resistor	56 OHM 1/2W J	R124
311R4182JHC11	Resistor	1.8K 1/4W J	R110, R101
311R4272JHC10	Resistor	2.7K 1/4W J	R108
311R4562JHC14	Resistor	5.6K 1/4W J	R109
311R2104JHC17	Resistor	100K 1/2W J	R118
311R2154JHC15	Resistor	150K 1/2W J	R119, R120
311R2184JHC16	Resistor	180K 1/2W J	R121
311R2274JHC15	Resistor	270K 1/2W J	R123
311R2225JHC11	Resistor	2.2M 1/2W J	R122

Part #	Desc.	Generic Desc.	Component Location
321B5B52B0016	Variable Resistor	16 ϕ 500B	VR101
32785B13V2011	Variable Resistor	8 ϕ 1K V Type	VR104
32785B24V3019	Variable Resistor	8 ϕ 20K V Type	VR103
32785B15V3010	Variable Resistor	8 ϕ 100K V Type	VR102, VR105
327D1B26V3017	Variable Resistor	15 ϕ 2M	VR106
337500271JSL3	Capacitor	270PF/50V	C103
338500103H0B2	Capacitor	10000PF/50V +20%	C101
336101472J020	Capacitor	4700PF/100V	C134
336601472K039	Capacitor	4700PF/600V	C129, C132, C133
336500223K014	Capacitor	22000PF/50V	C112
336401183K036	Capacitor	18000PF/400V	C127
338500473Z0B4	Capacitor	47000PF/50V +80, -20%	C122
334250010KG13	Capacitor	1 μ F/25V	C106
3331014R7TG14	Capacitor	4.7 μ F/100V +100, -10%	C130, C131
333160100TG17	Capacitor	10 μ F/16V +100, -10%	C105, C107
331250688MG13	Capacitor	(BP) 6.8 μ F/25V	C126
333101220TG11	Capacitor	22 μ F/100V +100, -10%	C104
333160470TG10	Capacitor	47 μ F/16V +100, -10%	C110
334160220KG16	Capacitor	22 μ F/16V	C117, C115
333160221TG15	Capacitor	220 μ F/16V +100, -10%	C113
3331602R2TG18	Capacitor	2.2 μ F/16V +100, -10%	C120
333250471TG14	Capacitor	470 μ F/25V +100, -10%	C124
333160471TG15	Capacitor	470 μ F/16V +100, -10%	C125
333160102TG18	Capacitor	1000 μ F/16V +100, -10%	C114
333160222TG11	Capacitor	2200 μ F/16V +100, -10%	C108
3331604R7TG12	Capacitor	4.7 μ F/16V +100, -10%	C137

Keyboard

231400001-0	CPU	8035	U301
233240002-0	EPR0M	2716	U305
237140000-0		74LS14	U306
237200000-0		74LS244	U302
237200001-0		74LS373	U304
237080000-0		SN75452	U307
271080000-0		NE555	U308
215030001-0	Regulator IC	7805	U309
3194-12233	Resistor	22K.1/4W.J	R307
3194-11033	Resistor	10K.1/4W.J	R302,303 304,305 317,318 319,320 321,322 323,324 325
3194-12223	Resistor	2.2K.1/4W.J	R306
3194-11023	Resistor	1K.1/4W.J	R301
3501-31014	Resistor	1000HM.1W.J	R308
	Capacitor	47uf/16v	C312,313
42-K12100C	Capacitor	10uf/16v	C309
	Capacitor	4.7uf/16v	C314
49-K11109D	Capacitor	1uf/16v	C303
	Capacitor	0.1uf/12v	C311
49-K11107C	Capacitor	0.01uf/50v	C305,306 C307,310 315
41-K23333C	Capacitor	0.033uf/50v	C308
41-K23331C	Capacitor	330Pf/50v	C304
41-J30220C	Capacitor	22Pf/50v	C301,302
1127-00002	Crystal	3.58MHZ	X301
1120-00010	Diode	1N4148	D301,302
3781140P0001	IC Socket	40 Pin	S301
3781124P001	IC Socket	24 Pin	S302
39A020R16801	Speaker	0.16W.8ohm	SP301
	Wafer	GPin Micro90	
		Degree JST	B309
377920040001	Keyboard	Key Top + Key SW. + Plate	KB301 PB300
375T1-200AK00	PCB		

Power Supply

215030000-0	Regulator IC	7805	U401
215030001-0	Regulator IC	7815	U402
215030002-0	Regulator IC	7912	U403
131000000015B	Tr	2N40373	Q401,403

15100000008M	Tr	MJ2955	Q402,404
11200000015	BR	KBPCG005	BR401,402
11200000016G	BR	W005M	BR403
3402-31803	Resistor	18ohm.2W.J	R401,403
3402-30393	Resistor	0.3ohm.2W.J	R402,404
42-T11472D	Capacitor	4700uf/25v	C401
42-T11472E	Capacitor	4700uf/35v	C406
42-T11471C	Capacitor	470uf/16v	C405
42-T11471D	Capacitor	470uf/25v	C410,411
			415
49-K11100C	Capacitor	10uf/16v	C403
49-K11100D	Capacitor	10uf/25v	C413,408
49-K11109E	Capacitor	1uf/35v	C402,412
			413
41-K23104E	Capacitor	0.1uf/50v	C404,409
			414
1603-00022	Wafer	GP-SVF Base	B405
1603-00004	Wafer	5P-SVF Base	B404
1603-00002	Wafer	3P-SVF Base	B406,407
1001-00015	Fuse	250V.1.5A FST	F401
37622S000001	Fuse Holder	Screw type	
377522261001	Power SW	2P2T B Type	SW401
412100A60001	Power Cord		PW401
377622260001	Power Select		
	SW	B Type	SW402
39B121133001	Transformer	115v/230v	XF401
375T1200A300	PCB		PB-400

Contrast

1603-00029	Base	7 Pin Micro JST	B508
3791204P0001	Telephone		
	Jack	PCB	B509
375T1200A600	PCB		PB500

Assembly Wire

3P Assembly	
Wire (Mini)	WA006,007
5P Assembly	
Wire (Mini)	WA004
6P Assembly	
Wire (Micro)	WA009
7P Assembly	
Wire (Micro)	QA008

KEY COMPONENT DATA SHEETS

8048H/8048H-1/8035HL/8035HL-1 HMOS SINGLE COMPONENT 8-BIT MICROCOMPUTER

- 8048H/8048H-1 Mask Programmable ROM
- 8035HL/8035HL-1 CPU Only with Power Down Mode

- 8-BIT CPU, ROM, RAM, I/O in Single Package
- High Performance HMOS
- Reduced Power Consumption
- 1.4 μ sec and 1.9 μ sec Cycle Versions
- All Instructions 1 or 2 Cycles
- Over 90 Instructions: 70% Single Byte
- 1K x 8 ROM
- 64 x RAM
- 27 I/O Lines
- Interval Timer/Event Counter
- Easily Expandable Memory and I/O
- Compatible with 8080/8085 Series Peripherals
- Two Single Level Interrupts

The Intel® 8048H/8048H-1/8035HL/8035HL-1 are totally self-sufficient, 8-bit parallel computers fabricated on single silicon chips using Intel's advanced N-channel silicon gate HMOS process.

The 8048H contains a 1K X 8 program memory, a 64 X 8 RAM data memory, 27 I/O lines, and an 8-bit timer/counter in addition to on-board oscillator and clock circuits. For systems that require extra capability the 8048H can be expanded using standard memories and MCS-80® /MCS-85® peripherals. The 8035HL is the equivalent of the 8048H without program memory and can be used with external ROM and RAM.

To reduce development problems to a minimum and provide maximum flexibility, a logically and functionally pin compatible version of the 8048H with UV-erasable user-programmable EPROM program memory is available. The 8748 will emulate the 8048H up to 6 MHz clock frequency with minor differences.

The 8048H is fully compatible with the 8048 when operated at 6MHz.

These microcomputers are designed to be efficient controllers as well as arithmetic processors. They have extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over 2 bytes in length.




Figure 1.
Block Diagram




Figure 2.
Logic Symbol




Figure 3. Pin Configuration
(top view)

Table 1. Pin Description

Symbol	Pin No.	Function	Symbol	Pin No.	Function
VSS	20	Circuit GND potential			
VDD	26	Low power standby pin			
VCC	40	Main power supply; +5V during operation.	\overline{RD}	8	Also testable with conditional jump instruction. (Active low) Output strobe activated during a BUS read. Can be used to enable data onto the bus from an external device.
PROG	25	Output strobe for 8243 I/O expander.			Used as a read strobe to external data memory. (Active low)
P10-P17 Port 1	27-34	8-bit quasi-bidirectional port.	\overline{RESET}	4	Input which is used to initialize the processor. (Active low) (Non TTL V _{IH})
P20-P27 Port 2	21-24	8-bit quasi-bidirectional port.	\overline{WR}	10	Output strobe during a bus write. (Active low) Used as write strobe to external data memory.
	35-38	P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243.	ALE	11	Address latch enable. This signal occurs once during each cycle and is useful as a clock output. The negative edge of ALE strobes address into external data and program memory.
DB0-DB7 BUS	12-19	True bidirectional port which can be written or read synchronously using the \overline{RD} , \overline{WR} strobes. The port can also be statically latched. Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of \overline{PSEN} . Also contains the address and data during an external RAM data store instruction, under control of ALE, \overline{RD} , and \overline{WR} .	\overline{PSEN}	9	Program store enable. This output occurs only during a fetch to external program memory. (Active low)
T0	1	Input pin testable using the conditional transfer instructions JT0 and JNT0. T0 can be designated as a clock output using ENT0 CLK instruction.	\overline{SS}	5	Single step input can be used in conjunction with ALE to "single step" the processor through each instruction. (Active low)
T1	39	Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/counter input using the STRT CNT instruction.	EA	7	External access input which forces all program memory fetches to reference external memory. Useful for emulation and debug, and essential for testing and program verification. (Active high)
\overline{INT}	6	Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset.	XTAL1	2	One side of crystal input for internal oscillator. Also input for external source. (Non TTL V _{IH})
			XTAL2	3	Other side of crystal input.

Table 2. Instruction Set

Accumulator			
Mnemonic	Description	Bytes	Cycles
ADD A, R	Add register to A	1	1
ADD A, @R	Add data memory to A	1	1
ADD A, # data	Add immediate to A	2	2
ADDC A, R	Add register with carry	1	1
ADDC A, @R	Add data memory with carry	1	1
ADDC A, # data	Add immediate with carry	2	2
ANL A, R	And register to A	1	1
ANL A, @R	And data memory to A	1	1
ANL A, # data	And immediate to A	2	2
ORL A, R	Or register to A	1	1
ORL A, @R	Or data memory to A	1	1
ORL A, # data	Or immediate to A	2	2
XRL A, R	Exclusive or register to A	1	1
XRL A, @R	Exclusive or data memory to A	1	1
XRL A, # data	Exclusive or immediate to A	2	2
INC A	Increment A	1	1
DEC A	Decrement A	1	1
CLR A	Clear A	1	1
CPL A	Complement A	1	1
DA A	Decimal adjust A	1	1
SWAP A	Swap nibbles of A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1

Input/Output			
Mnemonic	Description	Bytes	Cycles
IN A, P	Input port to A	1	2
OUTL P, A	Output A to port	1	2
ANL P, # data	And immediate to port	2	2
ORL P, # data	Or immediate to port	2	2
INS A, BUS	Input BUS to A	1	2
OUTL BUS, A	Output A to BUS	1	2
ANL BUS, # data	And immediate to BUS	2	2
ORL BUS, # data	Or immediate to BUS	2	2
MOVD A, P	Input expander port to A	1	2
MOVD P, A	Output A to expander port	1	2
ANLD P, A	And A to expander port	1	2
ORLD P, A	Or A to expander port	1	2

Registers			
Mnemonic	Description	Bytes	Cycles
INC R	Increment register	1	1
INC @R	Increment data memory	1	1
DEC R	Decrement register	1	1

Branch			
Mnemonic	Description	Bytes	Cycles
JMP addr	Jump unconditional	2	2
JMPP @A	Jump indirect	1	2
DJNZ R, addr	Decrement register and skip	2	2
JC addr	Jump on carry = 1	2	2
JNC addr	Jump on carry = 0	2	2
JZ addr	Jump on A zero	2	2
JNZ addr	Jump on A not zero	2	2
JTO addr	Jump on TO = 1	2	2
JNTO addr	Jump on TO = 0	2	2
JT1 addr	Jump on T1 = 1	2	2
JNT1 addr	Jump on T1 = 0	2	2
JF0 addr	Jump on F0 = 1	2	2
JF1 addr	Jump on F1 = 1	2	2
JTF addr	Jump on timer flag	2	2
JN1 addr	Jump on INT = 0	2	2
JBb addr	Jump on accumulator bit	2	2

Subroutine			
Mnemonic	Description	Bytes	Cycles
CALL addr	Jump to subroutine	2	2
RETR	Return	1	2
RETR	Return and restore status	1	2

Flags			
Mnemonic	Description	Bytes	Cycles
CLR C	Clear carry	1	1
CPL C	Complement carry	1	1
CLR F0	Clear flag 0	1	1
CPL F0	Complement flag 0	1	1
CLR F1	Clear flag 1	1	1
CPL F1	Complement flag 1	1	1

Data Moves			
Mnemonic	Description	Bytes	Cycles
MOV A, R	Move register to A	1	1
MOV A, @R	Move data memory to A	1	1
MOV A, # data	Move immediate to A	2	2
MOV R, A	Move A to register	1	1
MOV @R, A	Move A to data memory	1	1
MOV R, # data	Move immediate to register	2	2
MOV @R, #data	Move immediate to data memory	2	2
MOV A, PSW	Move PSW to A	1	1
MOV PSW, A	Move A to PSW	1	1
XCH A, R	Exchange A and register	1	1
XCH A, @R	Exchange A and data memory	1	1
XCHD A, @R	Exchange nibble of A and register	1	1
MOVX A, @R	Move external data memory to A	1	2
MOVX @R, A	Move A to external data memory	1	2
MOVP A, @A	Move to A from current page	1	2
MOVP3 A, @	Move to A from page 3	1	2

Timer/Counter			
Mnemonic	Description	Bytes	Cycles
MOV A, T	Read timer/counter	1	1
MOV T, A	Load timer/counter	1	1
STRT T	Start timer	1	1
STRT CNT	Start counter	1	1
STOP TCNT	Stop timer/counter	1	1
EN TCNT1	Enable timer/counter interrupt	1	1
DIS TCNT1	Disable timer/counter interrupt	1	1

Control			
Mnemonic	Description	Bytes	Cycles
EN 1	Enable external interrupt	1	1
DIS 1	Disable external interrupt	1	1
SEL RB0	Select register bank 0	1	1
SEL RB1	Select register bank 1	1	1
SEL MB0	Select memory bank 0	1	1
SEL MB1	Select memory bank 1	1	1
ENT 0 CLK	Enable clock output on T0	1	1

NOP			
Mnemonic	Description	Bytes	Cycles
NOP	No operation	1	1


ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
 Storage Temperature -65°C to +150°C
 Voltage On Any Pin With Respect
 to Ground -0.5V to +7V
 Power Dissipation 1.5 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS (TA = 0°C to 70°C, VCC = VDD = 5V + 10%, VSS = 0V)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
VIL	Input Low Voltage (All Except RESET, X1, X2)	-0.5		.8	V	
VIL1	Input Low Voltage (RESET, X1, X2)	-0.5		.6	V	
VIH	Input High Voltage (All Except XTAL1, XTAL2, RESET)	2.0		VCC	V	
VIH1	Input High Voltage (X1, X2, RESET)	3.8		VCC	V	
VOL	Output Low Voltage (BUS)			.45	V	IOL = 2.0 mA
VOL1	Output Low Voltage (RD, WR, PSEN, ALE)			.45	V	IOL = 1.8 mA
VOL2	Output Low Voltage (PROG)			.45	V	IOL = 1.0 mA
VOL3	Output Low Voltage (All Other Outputs)			.45	V	IOL = 1.6 mA
VOH	Output High Voltage (BUS)	2.4			V	IOH = -400µA
VOH1	Output High Voltage (RD, WR, PSEN, ALE)	2.4			V	IOH = -100µA
VOH2	Output High Voltage (All Other Outputs)	2.4			V	IOH = -40µA
IL1	Input Leakage Current (T1, INT)			± 10	µA	VSS ≤ VIN ≤ VCC
IL11	Input Leakage Current (P10-P17, P20-P27, EA, SS)			-500	µA	VSS + .45 ≤ VIN ≤ VCC
ILO	Output Leakage Current (BUS, TO) (High Impedance State)			± 10	µA	VSS + .45 ≤ VIN ≤ VCC
IDD	VDD Supply Current		4	8	mA	
IDD + ICC	Total Supply Current		40	80	mA	
VDD	RAM Standby Pin Voltage	2.2		5.5	V	Standby Mode, Reset ≤ 0.6V




A.C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = V_{DD} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)

Symbol	Parameter	F (t _{CY})	8048H 8035HL				8048H-1 8035HL-1		Unit	Conditions (Note 1)
			6 MHz		8 MHz		11 MHz			
			Min.	Max.	Min.	Max.	Min.	Max.		
t _{LL}	ALE Pulse Width	7/30 t _{CY} -170	410		260		150			
t _{AL}	Addr Setup to ALE	1/5 t _{CY} -110	390		260		160			
t _{LA}	Addr Hold from ALE	1/15 t _{CY} -40	120		80		50			
t _{CC1}	Control Pulse Width ($\overline{\text{RD}}$, $\overline{\text{WR}}$)	1/2 t _{CY} -200	1050		730		480			
t _{CC2}	Control Pulse Width (PSEN)	2/5 t _{CY} -200	800		550		350			
t _{DW}	Data Setup before $\overline{\text{WR}}$	13/30 t _{CY} -200	880		610		390			
t _{WD}	Data Hold after $\overline{\text{WR}}$	1/5 t _{CY} -150	350		220		120		(Note 2)	
t _{DR}	Data Hold ($\overline{\text{RD}}$, PSEN)	1/10 t _{CY} -30	0	220	0	160	0	110		
t _{RD1}	$\overline{\text{RD}}$ to Data in	2/5 t _{CY} -200		800		550		350		
t _{RD2}	PSEN to Data in	3/10 t _{CY} -200		550		360		210		
t _{AW}	Addr Setup to $\overline{\text{WR}}$	2/5 t _{CY} -150	850		600		300			
t _{AD1}	Addr Setup to Data ($\overline{\text{RD}}$)	23/30 t _{CY} -250		1670		1190		750		
t _{AD2}	Addr Setup to Data (PSEN)	3/5 t _{CY} -250		1250		880		480		
t _{AFC1}	Addr Float to $\overline{\text{RD}}$, $\overline{\text{WR}}$	2/15 t _{CY} -40	290		210		140			
t _{AFC2}	Addr Float to PSEN	1/30 t _{CY} -40	40		20		10			
t _{LAFC1}	ALE to Control ($\overline{\text{RD}}$, $\overline{\text{WR}}$)	1/5 t _{CY} -75	420		300		200			
t _{LAFC2}	ALE to Control (PSEN)	1/10 t _{CY} -75	170		110		60			
t _{CA1}	Control to ALE ($\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{PROG}}$)	1/15 t _{CY} -40	120		80		50			
t _{CA2}	Control to ALE (PSEN)	4/15 t _{CY} -40	620		460		320			
t _{CP}	Port Control Setup to $\overline{\text{PROG}}$	1/10 t _{CY} -40	210		140		100			
t _{PC}	Port Control Hold to $\overline{\text{PROG}}$	4/15 t _{CY} -200	460		300		160			
t _{PR}	$\overline{\text{PROG}}$ to P2 Input Valid	17/30 t _{CY} -120		1300		940		650		
t _{PF}	Input Data Hold from $\overline{\text{PROG}}$	1/10 t _{CY}		250	0	190	0	140		
t _{DP}	Output Data Setup	2/5 t _{CY} -150	850		600		400			
t _{PD}	Output Data Hold	1/10 t _{CY} -50	200		130		90			
t _{PP}	$\overline{\text{PROG}}$ Pulse Width	7/10 t _{CY} -250	1500		1060		700			
t _{PL}	Port 2 I/O Setup to ALE	4/15 t _{CY} -200	460		300		160			
t _{LP}	Port 2 I/O Hold to ALE	1/10 t _{CY} -100	150		80		40			
t _{PV}	Port Output from ALE	3/10 t _{CY} +100		850		660		510		
t _{CY}	Cycle Time		2.5		1.875		1.36			
t _{OPRR}	T0 Rep Rate	3/15 t _{CY}	500		370		270			


Notes:

- Control Outputs CL = 80pF
BUS Outputs CL = 150pF
- BUS High Impedance Load 20pF


WAVEFORMS




PORT 2 TIMING




I/O PORT TIMING



Crystal Oscillator Mode




LC Oscillator Mode



EACH C SHOULD BE APPROXIMATELY 20pF, INCLUDING STRAY CAPACITANCE

Driving From External Source





Rockwell

R6500 Microcomputer System
PRODUCT DESCRIPTIONR6551 Asynchronous Communications Interface Adapter
(ACIA)SECTION 1
INTRODUCTION

The Rockwell R6551 Asynchronous Communications Interface Adapter (ACIA) provides an easily implemented, program controlled interface between 8-bit microprocessor-based systems and serial communication data sets and modems.

The R6551 has an internal baud rate generator. This feature eliminates the need for multiple component support circuits, a crystal being the only other part required. The Transmitter baud rate can be selected under program control to be either 1 of 15 different rates from 50 to 19,200 baud, or at 1/16 times an external clock rate. The Receiver baud rate may be selected under program control to be either the Transmitter rate, or at 1/16 times the external clock rate. The R6551 has programmable word lengths of 5, 6, 7, or 8 bits; even, odd, or no parity; 1, 1-1/2, or 2 stop bits.

The R6551 is designed for maximum programmed control from the CPU, to simplify hardware implementation. Three separate registers permit the CPU to easily select the R6551's operating modes and data checking parameters and determine operational status.

The Command Register controls parity, receiver echo mode, transmitter interrupt control, the state of the \overline{RTS} line, receiver interrupt control, and the state of the \overline{DTR} line.

The Control Register controls the number of stop bits, word length, receiver clock source and baud rate.

The Status Register indicates the states of the \overline{IRQ} , \overline{DSR} , and \overline{DCD} lines, Transmitter and Receiver Data

Registers, and Overrun, Framing and Parity Error conditions.

The Transmitter and Receiver Data Registers are used for temporary data storage by the R6551 Transmit and Receiver circuits.

FEATURES

- Compatible with 8-bit microprocessors
- Full duplex operation with buffered receiver and transmitter
- Data set/modem control functions
- Internal baud rate generator with 15 programmable baud rates (50 to 19,200)
- Program-selectable internally or externally controlled receiver rate
- Programmable word lengths, number of stop bits, and parity bit generation and detection
- Programmable interrupt control
- Program reset
- Program-selectable serial echo mode
- Two chip selects
- 2 MHz or 1 MHz operation
- Single 5V \pm 5% power supply
- 28-pin plastic or ceramic DIP
- Full TTL compatibility

SECTION 2

R6551 INTERFACE REQUIREMENTS

This section describes the interface requirements for the R6551 ACIA. Figure 2-1 is the Interface Diagram and Figure 2-2 shows the pin-out configuration for the R6551.




Figure 2-1. R6551 INTERFACE DIAGRAM

2.1 MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION

\overline{RES} (Reset) (4)

During system initialization a low on the \overline{RES} input will cause a hardware reset to occur. The Command Register and the Control Register will be cleared. The Status Register will be cleared with the exception of the indications of Data Set Ready and Data Carrier Detect, which are externally controlled by the \overline{DSR} and DCD lines, and the transmitter Empty bit, which will be set. \overline{RES} must be held low for one $\phi 2$ clock cycle for a reset to occur.

$\phi 2$ (Input Clock) (27)

The input clock is the system $\phi 2$ clock and is used to clock all data transfers between the system microprocessor and the R6551.




Figure 2-2. R6551 PIN CONFIGURATION

R/\overline{W} (Read/Write) (28)

The R/\overline{W} input, generated by the microprocessor, is used to control the direction of data transfers. A high on the R/\overline{W} pin allows the processor to read the data supplied by the R6551, a low allows a write to the R6551.

\overline{IRQ} (Interrupt Request) (26)

The \overline{IRQ} pin is an interrupt output from the interrupt control logic. It is an open drain output, permitting several devices to be connected to the common \overline{IRQ} microprocessor input. Normally a high level, \overline{IRQ} goes low when an interrupt occurs.

D0-D7 (Data Bus) (18-25)

The D0-D7 pins are the eight data lines used to transfer data between the processor and the R6551. These lines are bi-directional and are normally high-impedance except during Read cycles when the R6551 is selected.

CS0, $\overline{CS1}$ (Chip Selects)(2,3)

The two chip select inputs are normally connected to the processor address lines either directly or through decoders. The R6551 is selected when CS0 is high and $\overline{CS1}$ is low.

RS0, CS1 (Register Selects)(13,14)

The two register select lines are normally connected to the processor address lines to allow the processor to select the various R6551 internal registers. The following table shows the internal register select coding.

RS1	RS0	Write	Read
0	0	Transmit Data Register	Receiver Data Register
0	1	Programmed Reset (Data is "Don't Care")	Status Register
1	0	Command Register	
1	1	Control Register	

Only the Command and Control registers are read/write. The Programmed Reset operation does not cause any data transfer, but is used to clear bits 4 through 0 in the Command register and bit 2 in the Status register. The Control Register is unchanged by a Programmed Reset. It should be noted that the Programmed Reset is slightly different from the Hardware Reset (RES); these differences are shown in Figures 3-2, 3-3, and 3-4.

2.2 ACIA/MODEM INTERFACE SIGNAL DESCRIPTION

XTLI, XTLO (Crystal Pins) (6, 7)

These pins are normally directly connected to the external crystal (1.8432 MHz) used to derive the various baud rates (see Section 4.5). Alternatively, an externally generated clock may be used to drive the XTLI pin, in which case the XTLO pin must float. XTLI is the input pin for the transmit clock.

TxD (Transmit Data) (10)

The TxD output line is used to transfer serial NRZ (nonreturn-to-zero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected or under control of an external clock. This selection is made by programming the Control Register.

RxD (Receive Data) (12)

The RxD input line is used to transfer serial NRZ data into the ACIA from the modem, LSB first. The receiver data

rate is either the programmed baud rate or under the control of an externally generated receiver clock. The selection is made by programming the Control Register.

RxC (Receive Clock) (5)

The RxC is a bi-directional pin which serves as either the receiver 16x clock input or the receiver 16x clock output. The latter mode results if the internal baud rate generator is selected for receiver data clocking.

RTS (Request to Send) (8)

The $\overline{\text{RTS}}$ output pin is used to control the modem from the processor. The state of the $\overline{\text{RTS}}$ pin is determined by the contents of the Command Register.

CTS (Clear to Send) (9)

The $\overline{\text{CTS}}$ input pin is used to control the transmitter operation. The enable state is with $\overline{\text{CTS}}$ low. The transmitter is automatically disabled if $\overline{\text{CTS}}$ is high.

DTR (Data Terminal Ready) (11)

This output pin is used to indicate the status of the R6551 to the modem. A low on $\overline{\text{DTR}}$ indicates the R6551 is enabled, a high indicates it is disabled. The processor controls this pin via bit 0 of the Command Register.

DSR (Data Set Ready) (17)

The $\overline{\text{DSR}}$ input pin is used to indicate to the R6551 the status of the modem. A low indicates the "ready" state and a high, "not-ready".

DCD (Data Carrier Detect) (16)

The $\overline{\text{DCD}}$ input pin is used to indicate to the R6551 the status of the carrier-detect output of the modem. A low indicates that the modem carrier signal is present and a high, that it is not.

SECTION 3 INTERNAL ORGANIZATION

This section provides a functional description of the R6551. A block diagram of the R6551 is presented in Figure 3-1.




Figure 3-1. INTERNAL ORGANIZATION

data bus and the direction of the transfer to or from the register.

The registers are selected by the Register Select and Chip Select and Read/Write lines as described in Table 2-3 previously.

3.4 TIMING AND CONTROL

The Timing and Control logic controls the timing of data transfers on the internal data bus and the registers, the Data Bus Buffer, and the microprocessor data bus, and the hardware reset features.

Timing is controlled by the system $\phi 2$ clock input. The chip will perform data transfers to or from the microcomputer data bus during the $\phi 2$ high period when selected.

All registers will be initialized by the Timing and Control Logic when the Reset (\overline{RES}) line goes low. See the individual register description for the state of the registers following a hardware reset.

3.1 DATA BUS BUFFERS

The Data Bus Buffer interfaces the system data lines to the internal data bus. The Data Bus Buffer is bi-directional. When the R/\overline{W} line is high and the chip is selected, the Data Bus Buffer passes the data from the system data lines to the R6551 internal data bus. When the R/\overline{W} line is low and the chip is selected, the Data Bus Buffer writes the data from the internal data bus to the system data bus.

3.2 INTERRUPT LOGIC

The Interrupt Logic will cause the \overline{IRQ} line to the microprocessor to go low when conditions are met that require the attention of the microprocessor. The conditions which can cause an interrupt will set bit 7 and the appropriate bit of bits 3 through 6 in the Status Register if enabled. Bits 5 and 6 correspond to the Data Carrier Detect (\overline{DCD}) logic and the Data Set Ready (\overline{DSR}) logic. Bits 3 and 4 correspond to the Receiver Data Register full and the Transmitter Data Register empty conditions. These conditions can cause an interrupt request if enabled by the Command Register.

3.3 I/O CONTROL

The I/O Control Logic controls the selection of internal registers in preparation for a data transfer on the internal

3.5 TRANSMITTER AND RECEIVER DATA REGISTERS

These registers are used as temporary data storage for the R6551 Transmit and Receive Circuits. Both the Transmitter and Receiver are selected by a Register Select 0 (RS_0) and Register Select 1 (RS_1) low condition. The Read/Write line determines which actually uses the internal data bus; the Transmitter Data Register is write only and the Receiver Data Register is read only.

Bit 0 is the first bit to be transmitted from the Transmitter Data Register (least significant bit first). The higher order bits follow in order. Unused bits in this register are "don't care".

The Receiver Data Register holds the first received data bit in bit 0 (least significant bit first). Unused high-order bits are "0". Parity bits are not contained in the Receiver Data Register. They are stripped off after being used for parity checking.

3.6 STATUS REGISTER

Figure 3-2 indicates the format of the R6551 Status Register. A description of each status bit follows.




Figure 3-2. STATUS REGISTER FORMAT

3.6.1 Receiver Data Register Full (Bit 3)

This bit goes to a "1" when the R6551 transfers data from the Receiver Shift Register to the Receiver Data Register, and goes to a "0" when the processor reads the Receiver Data Register.

3.6.2 Transmitter Data Register Empty (Bit 4)

This bit goes to a "1" when the R6551 transfers data from the Transmitter Data Register to the Transmitter Shift Register, and goes to a "0" when the processor writes new data onto the Transmitter Data Register.

3.6.3 Data Carrier Detect (Bit 5) and Data Set Ready (Bit 6)

These bits reflect the levels of the \overline{DCD} and \overline{DSR} inputs to the R6551. A "0" indicates a low level (true condition) and a "1" indicates a high (false). Whenever either of these inputs change state, an immediate processor interrupt occurs, unless the R6551 is disabled (bit 0 of the Command Register is a "0"). When the interrupt occurs, the status bits will indicate the levels of the inputs immediately after the change of state occurred. Subsequent level changes will not affect the status bits until the Status Register is interrogated by the processor. At that time, another interrupt will immediately occur and the status bits will reflect the new input levels.

3.6.4 Framing Error (Bit 1), Overrun (2), and Parity Error (Bit 0)

None of these bits causes a processor interrupt to occur, but they are normally checked at the time the Receiver Data Register is read so that the validity of the data can be verified.

3.6.5 Interrupt (Bit 7)

This bit goes to a "0" when the Status Register has been read by the processor, and goes to a "1" whenever any kind of interrupt occurs.

3.7 CONTROL REGISTER

The Control Register selects the desired baud rate, frequency source, word length, and the number of stop bits.

3.7.1 Selected Baud Rate (Bits 0, 1, 2, 3)

These bits, set by the processor, select the Transmitter baud rate, which can be at 1/16 an external clock rate or one of 15 other rates controlled by the internal baud rate generator as shown in Figure 3-3.




Figure 3-3. R6551 CONTROL REGISTER

3.7.2 Receiver Clock Source (Bit 4)

This bit controls the clock source to the Receiver. A "0" causes the Receiver to operate at a baud rate of 1/16 an external clock. A "1" causes the Receiver to operate at the same baud rate as is selected for the transmitter as shown in Figure 3-3.

3.7.3 Word Length (Bits 5, 6)

These bits determine the word length to be used (5, 6, 7 or 8 bits). Figure 3-3 shows the configuration for each number of bits desired.

3.7.4 Stop Bit Number (Bit 7)

This bit determines the number of stop bits used. A "0" always indicates one stop bit. A "1" indicates 1-1/2 stop bits if the word length is 5 with no parity selected, 1 stop bit if the word length is 8 with parity selected, and 2 stop bits in all other configurations.




Figure 3-4. R6551 COMMAND REGISTER

3.8 COMMAND REGISTER

The Command Register controls specific modes and functions.

3.8.1 Data Terminal Ready (Bit 0)

This bit enables all selected interrupts and controls the state of the Data Terminal Ready (DTR) line. A "0" indicates the microcomputer system is not ready by setting the DTR line high. A "1" indicates the microcomputer system is ready by setting the DTR line low.

3.8.2 Receiver Interrupt Control (Bit 1)

This bit disables the Receiver from generating an interrupt when set to a "1". The Receiver interrupt is enabled when this bit is set to a "0" and Bit 0 is set to a "1".

3.8.3 Transmitter Interrupt Control (Bits 2, 3)

These bits control the state of the Ready to Send (RTS) line and the Transmitter interrupt. Figure 3-4 shows the various configurations of the RTS line and Transmit Interrupt bit settings.

3.8.4 Receiver Echo Mode (Bit 4)

This bit enables the Receiver Echo Mode. Bits 2 and 3 must also be zero. In the Receiver Echo Mode, the Transmitter returns each transmission received by the Receiver delayed by one-half bit time. A "1" enables the Receiver Echo Mode. A "0" bit disables the mode.

3.8.5 Parity Mode Enable (Bit 5)

This bit enables parity bit generation and checking. A "0" disables parity bit generation by the Transmitter and parity bit checking by the Receiver. A "1" bit enables generation and checking of parity bits.

3.8.6 Parity Mode Control (Bits 6, 7)

These bits determine the type of parity generated by the Transmitter, (even, odd, mark or space) and the type of parity check done by the Receiver (even, odd, or no check). Figure 3-4 shows the possible bit configurations for the Parity Mode Control bits.

3.9 TRANSMITTER AND RECEIVER

Bits 0-3 of the Control Register select divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the transmitter, then RxC becomes an output and can be used to slave other circuits to the R6551. Figure 3-5 shows the transmitter and Receiver layout.




Figure 3-5. TRANSMITTER/RECEIVER CLOCK CIRCUITS

SECTION 4 OPERATION

4.1 TRANSMITTER AND RECEIVER OPERATION

4.1.1 Continuous Data Transmit (Figure 4-1)

In the normal operating mode, the processor interrupt ($\overline{\text{IRQ}}$) is used to signal when the R6551 is ready to accept the next data word to be transmitted. This interrupt occurs at the beginning of the Start Bit. When the processor reads the Status Register of the R6551, the interrupt is cleared.

The processor must then identify that the Transmit Data Register is ready to be loaded and must then load it with the next data word. This must occur before the end of the Stop Bit, otherwise a continuous "MARK" will be transmitted.




Figure 4-1. CONTINUOUS DATA TRANSMIT

4.1.2 Continuous Data Receive (Figure 4-2)

Similar to the above case, the normal mode is to generate a processor interrupt when the R6551 has received a full data word. This occurs at about the 9/16 point through the

Stop Bit. The processor must read the Status Register and read the data word before the next interrupt, otherwise the Overrun condition occurs.




Figure 4-2. CONTINUOUS DATA RECEIVE

4.1.3 Transmit Data Register Not Loaded by Processor (Figure 4-3)

If the processor is unable to load the Transmit Data Register in the allocated time, then the TxD line will go to the "MARK" condition until the data is loaded. Processor interrupts continue to occur at the same rate as previously,

except no data is transmitted. When the processor finally loads new data, a Start Bit immediately occurs, the data word transmission is started, and another interrupt is initiated, signaling for the next data word.




Figure 4-3. TRANSMIT DATA REGISTER NOT LOADED BY PROCESSOR

4.1.4 Effect of $\overline{\text{CTS}}$ on Transmitter (Figure 4-4)

$\overline{\text{CTS}}$ is the Clear-to-Send Signal generated by the modem. It is normally low (True State) but may go high in the event of some modem problems. When this occurs, the TxD line immediately goes to the "MARK" condition. Interrupts continue at the same rate, but the Status Register does not

indicate that the Transmit Data Register is empty. Since there is no status bit for $\overline{\text{CTS}}$, the processor must deduce that $\overline{\text{CTS}}$ has gone to the FALSE (high) state. This is covered later in this note. $\overline{\text{CTS}}$ is a transmit control line only, and has no effect on the R6551 Receiver Operation.




Figure 4-4. EFFECT OF CTS ON TRANSMITTER

4.1.5 Effect of Overrun on Receiver (Figure 4-5)

See 4.1.2 for normal Receiver operation. If the processor does not read the Receiver data Register in the allocated time, then, when the following interrupt occurs, the new data word is not transferred to the Receiver Data Register,

but the Overrun status bit is set. Thus, the Data Register will contain the last valid data word received and all following data is lost.




Figure 4-5. EFFECT OF OVERRUN ON RECEIVER

4.1.6 Echo Mode Timing (Figure 4-6)

In Echo Mode, the TxD line re-transmits the data on the RxD line, delayed by 1/2 of the bit time.




Figure 4-6. ECHO MODE TIMING

4.1.7 Effect of $\overline{\text{CTS}}$ on Echo Mode Operation (Figure 4-7)

See 4.1.4 for the effect of $\overline{\text{CTS}}$ on the Transmitter. Receiver operation is unaffected by $\overline{\text{CTS}}$, so, in Echo Mode, the Transmitter is affected in the same way as 4.1.4. In this

case, however, the processor interrupts signify that the Receiver Data Register is full, so the processor has no way of knowing that the Transmitter has ceased to echo.




Figure 4-7. EFFECT OF CTS ON ECHO MODE

4.1.8 Overrun in Echo Mode (Figure 4-8)

If Overrun occurs in Echo Mode, the Receiver is affected the same way as described in 4.1.5. For the re-transmitted data, when overrun occurs, the TxD line goes to the

"MARK" condition until the first Start Bit after the Receiver Data Register is read by the processor.




Figure 4-8. OVERRUN IN ECHO MODE

4.1.9 Framing Error (Figure 4-9)

Framing Error is caused by the absence of Stop Bit(s) on received data. The status bit is set when the processor interrupt occurs. Subsequent data words are tested for Framing Error separately, so the status bit will always reflect the last data word received.




Figure 4-9. FRAMING ERROR

4.1.10 Effect of $\overline{\text{DCD}}$ on Receiver (Figure 4-10)

$\overline{\text{DCD}}$ is a modem output used to indicate the status of the carrier-frequency-detection circuit of the modem. This line goes high for a loss of carrier. Normally, when this occurs, the modem will stop transmitting data (RxD on the R6551) some time later. The R6551 will cause a processor interrupt whenever $\overline{\text{DCD}}$ changes state and will indicate this condition via the Status Register.

Once such a change of state occurs, subsequent transitions will not cause interrupts or changes in the Status Register until the first interrupt is serviced. When the Status Register is read by the processor, the R6551 automatically checks the level of the $\overline{\text{DCD}}$ line, and if it has changed, another interrupt occurs.




Figure 4-10. EFFECT OF $\overline{\text{DCD}}$ ON RECEIVER

4.1.11 Timing with 1-1/2 Stop Bits (Figure 4-11)

It is possible to select 1-1/2 Stop Bits, but this occurs only for 5-bit data words with no parity bit. In this case, the processor interrupt for Receiver Data Register Full occurs in halfway through the trailing half-Stop Bit.




Figure 4-11. TIMING WITH 1-1/2 STOP BITS

4.1.12 Transmit Continuous "BREAK" (Figure 4-12)

This mode is selected via the R6551 Command Register and causes the Transmitter to send continuous "BREAK" characters, beginning with the next character transmitted. At least one full "BREAK" character will be transmitted,

even if the processor quickly re-programms the Command Register transmit mode. Later, when the Command Register is programmed back to normal transmit mode, an immediate Stop Bit will be generated and transmission will resume.




Figure 4-12. TRANSMIT CONTINUOUS "BREAK"

4.1.13 Receive Continuous "BREAK" (Figure 4-13)

In the event the modem transmits continuous "BREAK" characters, the R6551 will terminate receiving. Reception will resume only after a Stop Bit is encountered by the R6551.




Figure 4-13. RECEIVE CONTINUOUS "BREAK"

4.2 STATUS REGISTER OPERATION

Because of the special functions of the various status bits, there is a suggested sequence for checking them. When an interrupt occurs, the R6551 should be interrogated, as follows:

1. Read Status Register

This operation automatically clears Bit 7 (\overline{IRQ}). Subsequent transitions on \overline{DSR} and \overline{DCD} will cause another interrupt.

2. Check \overline{IRQ} Bit

If not set, interrupt source is not the R6551.

3. Check \overline{DCD} and \overline{DSR}

These must be compared to their previous levels, which must have been saved by the processor. If they are both "0" (modem "on-line") and they are unchanged then the remaining bits must be checked.

4. Check RDRF (Bit 3)

Check for Receiver Data Register Full.

5. Check Parity, Overrun, and Framing Error (Bits 0-2)

Only if Receiver Data Register is full.

6. Check TDRE (Bit 4)

Check for Transmitter Data Register Empty.

7. If none of the above, then \overline{CTS} must have gone to the FALSE (high) state.

4.3 PROGRAMMED RESET OPERATION

A program reset occurs when the processor performs a write operation to the R6551 with RS0 low and RS1 high. The program reset operates somewhat different from the hardware reset (\overline{RES} pin) and is described as follows:

1. Internal registers are not completely cleared. The data sheet indicates the effect of a program reset on internal registers.
2. The \overline{DTR} line goes high immediately.
3. Receiver and transmitter interrupts are disabled immediately. If \overline{IRQ} is low when the reset occurs, it stays low until serviced, unless interrupt was caused by \overline{DCD} or \overline{DSR} transition.
4. \overline{DCD} and \overline{DSR} interrupts disabled immediately. If \overline{IRQ} is low and was caused by \overline{DCD} or \overline{DSR} , then it goes high, also \overline{DCD} and \overline{DSR} status bits subsequently will follow the input lines, although no interrupt will occur.
5. Overrun cleared, if set.

4.4 MISCELLANEOUS NOTES ON OPERATION

1. If Echo Mode is selected, \overline{RTS} goes low.
2. If Bit 0 of Command Register is "0" (disabled), then:
 - a) All interrupts disabled, including those caused by \overline{DCD} and \overline{DSR} transitions.
 - b) Transmitter disabled immediately.
 - c) Receiver disabled, but a character currently being received will be completed first.

3. Odd parity occurs when the sum of all the "1" bits in the data word (including the parity bit) is odd.
4. In the receive mode, the received parity bit does not go into the Receiver Data Register, but is used to generate parity error for the Status Register.
5. Transmitter and Receiver may be in full operation simultaneously. This is "full-duplex" mode.
6. If the RxD line inadvertently goes low and then high right after a Stop Bit, the R6551 does not interpret this as a Start Bit, but samples the line again halfway into the bit to determine if it is a true Start Bit or a false one. For false Start Bit detection, the R6551 does not begin to receive data, instead, only a true Start Bit initiates receiver operation.
7. Precautions to consider with the crystal oscillator circuit:
 - a) The external crystal to be used should be a "series" mode crystal.
 - b) The XTALI input may be used as an external clock input. The unused pin must be floating and may not be used for any other function.
8. \overline{DCD} and \overline{DSR} transitions, although causing immediate processor interrupts, have no effect on transmitter operation. Data will continue to be sent, unless the processor forces transmitter to turn off. Since these are high-impedance inputs, they must not be permitted to

float (un-connected). If unused, they must be terminated either to GND or V_{CC} .

4.5 GENERATION OF NON-STANDARD BAUD RATES

4.5.1 Divisors

The internal counter/divider circuit selects the appropriate divisor for the crystal frequency by means of bits 0-3 of the R6551 Control Register.

The divisors, then, are determined by bits 0-3 in the Control Register and their values are shown in Figure 4-14.

4.5.2 Generating Other Baud Rates

By using a different crystal, other baud rates may be generated. These can be determined by:

$$\text{Baud Rate} = \frac{\text{Crystal Frequency}}{\text{Divisor}}$$

Furthermore, it is possible to drive the R6551 with an off-chip oscillator to achieve the same thing. In this case, XTALI (pin 6) must be the clock input and XTALO (pin 7) must be a no-connect.

CONTROL REGISTER BITS				DIVISOR SELECTED FOR THE INTERNAL COUNTER	BAUD RATE GENERATED WITH 1.8432 MHz CRYSTAL	BAUD RATE GENERATED WITH A CRYSTAL OF FREQUENCY (F)
3	2	1	0			
0	0	0	0	No Divisor Selected	$16 \times \text{External Clock at Pin R} \times C$	$16 \times \text{External Clock at Pin R} \times C$
0	0	0	1	36.864	$\frac{1.8432 \times 10^6}{36.864} = 50$	$\frac{F}{36.864}$
0	0	1	0	24.576	$\frac{1.8432 \times 10^6}{24.576} = 75$	$\frac{F}{24.576}$
0	0	1	1	16.769	$\frac{1.8432 \times 10^6}{16.769} = 109.92$	$\frac{F}{16.769}$
0	1	0	0	13.704	$\frac{1.8432 \times 10^6}{13.704} = 134.51$	$\frac{F}{13.704}$
0	1	0	1	12.288	$\frac{1.8432 \times 10^6}{12.288} = 150$	$\frac{F}{12.288}$
0	1	1	0	6.144	$\frac{1.8432 \times 10^6}{6.144} = 300$	$\frac{F}{6.144}$
0	1	1	1	3.072	$\frac{1.8432 \times 10^6}{3.072} = 600$	$\frac{F}{3.072}$
1	0	0	0	1.536	$\frac{1.8432 \times 10^6}{1.536} = 1.200$	$\frac{F}{1.536}$
1	0	0	1	1.024	$\frac{1.8432 \times 10^6}{1.024} = 1.800$	$\frac{F}{1.024}$
1	0	1	0	768	$\frac{1.8432 \times 10^6}{768} = 2.400$	$\frac{F}{768}$
1	0	1	1	512	$\frac{1.8432 \times 10^6}{512} = 3.600$	$\frac{F}{512}$
1	1	0	0	384	$\frac{1.8432 \times 10^6}{384} = 4.800$	$\frac{F}{384}$
1	1	0	1	256	$\frac{1.8432 \times 10^6}{256} = 7.200$	$\frac{F}{256}$
1	1	1	0	192	$\frac{1.8432 \times 10^6}{192} = 9.600$	$\frac{F}{192}$
1	1	1	1	96	$\frac{1.8432 \times 10^6}{96} = 19.200$	$\frac{F}{96}$

Figure 4-14. DIVISOR SELECTION FOR THE R6551

4.6 DIAGNOSTIC LOOP-BACK OPERATING MODES

A simplified block diagram for a system incorporating an R6551 ACIA is shown in Figure 4-15.




Figure 4-15. SIMPLIFIED SYSTEM DIAGRAM

Occasionally it may be desirable to include in the system a facility for "loop-back" diagnostic testing, of which there are two kinds:

1. Local Loop-Back

Loop-back from the point of view of the processor. In this case, the Modem and Data Link must be effectively disconnected and the ACIA transmitter connected back

to its own receiver, so that the processor can perform diagnostic checks on the system, excluding the actual data channel.

2. Remote Loop-Back

Loop-back from the point of view of the Data Link and Modem. In this case, the processor, itself, is disconnected and all received data is immediately retransmitted, so the system on the other end of the Data Link may operate independent of the local system.

The R6551 does not contain automatic loop-back operating modes, but they may be implemented with the addition of a small amount of external circuitry.

Figure 4-16 indicates the necessary logic to be used with the R6551.

The LLB line is the positive-true signal to enable local loop-back operation. Essentially, LLB = high does the following:

1. Disables outputs $\overline{\text{TxD}}$, $\overline{\text{DTR}}$, and $\overline{\text{RTS}}$ (to Modem).
2. Disables inputs $\overline{\text{RxD}}$, $\overline{\text{DCD}}$, $\overline{\text{CTS}}$, $\overline{\text{DSR}}$ (from Modem).
3. Connects transmitter outputs to respective receiver inputs:
 - a) $\overline{\text{TxD}}$ to $\overline{\text{RxD}}$
 - b) $\overline{\text{DTR}}$ to $\overline{\text{DCD}}$
 - c) $\overline{\text{RTS}}$ to $\overline{\text{CTS}}$

LLB may be tied to a peripheral control pin (from an R6520 or R6522, for example) to provide processor control of local loop-back operation. In this way, the processor can easily perform local loop-back diagnostic testing.




Figure 4-16. LOOP-BACK CIRCUIT SCHEMATIC

Remote loop-back does not require this circuitry, so LLB must be set low. However, the processor must select the following:

1. Control Register bit 4 must be "1", so that the transmitter clock = receiver clock.
2. Command Register bit 4 must be "1" to select Echo Mode.
3. Command Register bits 3 and 2 must be "1" and "0", respectively to disable $\overline{\text{IRQ}}$ interrupt to transmitter.
4. Command Register bit 1 must be "0" to disable $\overline{\text{IRQ}}$ interrupt for receiver.

In this way, the system re-transmits received data without any effect on the local system.

4.7 $\overline{\text{DCD}}$ AND $\overline{\text{DSR}}$ AS SWITCH SENSE INPUTS

The R6551 (Asynchronous Communication Interface Adapter) has several special-purpose control pins. Among them are the input signals, $\overline{\text{DCD}}$ (Data Carrier Detect) and $\overline{\text{DSR}}$ (Data Set Ready). The normal functions of these pins are adequately described in the R6551 data sheet and are not covered here. However, it is possible to use these pins as switch sense inputs; that is, as input pins used to detect the state of switches or circuit jumpers in the system.

An important requirement of the use of $\overline{\text{DCD}}$ and $\overline{\text{DSR}}$ as sense inputs is that they must not normally change state during system operation. If they do, and if the R6551 is enabled, then immediate processor interrupts will occur and normal operation will be interrupted. If, however, these pins are connected to switches or circuit-board jumper wires which do not change state during operation, then they can be sensed by the processor and may be used to select special operating modes.

The circuit connections are quite simple and are outlined in Figure 4-17.




Figure 4-17. $\overline{\text{DCD}}$ AND $\overline{\text{DSR}}$

Note that pull-up resistors are required, since $\overline{\text{DCD}}$ and $\overline{\text{DSR}}$ are high-impedance inputs on the R6551.

In order to sense the state of the inputs, it is necessary to do the following:

1. Disable the R6551 by setting bit 0 of the Command Register to a "0".
2. Read the R6551 Status Register. Bits 5 and 6 will then indicate the levels on $\overline{\text{DCD}}$ and $\overline{\text{DSR}}$, respectively. A "0" is a low level and a "1" is a high.

As long as the R6551 is disabled, the Status Register will reflect the levels on the pins and no interrupts will occur, even if the pins change state. However, if the R6551 is enabled, then changes of state of the $\overline{\text{DCD}}$ and $\overline{\text{DSR}}$ levels cause immediate interrupts and the Status Register indicates the levels taken on the interrupt. Subsequent level changes are not indicated by the Status Register until the interrupt is serviced. Thus, it is not convenient to use $\overline{\text{DCD}}$ and $\overline{\text{DSR}}$ as general switching inputs, but they may easily be used as inputs which do not change regularly.


APPENDIX CHARACTERISTICS AND RATINGS

READ/WRITE CYCLE CHARACTERISTICS


($V_{CC} = 5.0V \pm 5\%$, $T_A = 0$ to $70^\circ C$, unless otherwise noted)

Characteristic	Symbol	1 MHz		2 MHz		Unit
		Min	Max	Min	Max	
Cycle Time	t_{CYC}	1.0	40	0.5	40	μs
$\phi 2$ Pulse Width	t_C	400	—	200	—	ns
Address Set-Up Time	t_{AC}	120	—	70	—	ns
Address Hold Time	t_{CAH}	0	—	0	—	ns
R/ \bar{W} Set-Up Time	t_{WC}	120	—	70	—	ns
R/ \bar{W} Hold Time	t_{CWH}	0	—	0	—	ns
Data Bus Set-Up Time	t_{DCW}	150	—	60	—	ns
Data Bus Hold Time	t_{HW}	20	—	20	—	ns
Read Access Time (Valid Data)	t_{CDR}	—	200	—	150	ns
Read Hold Time	t_{HR}	20	—	20	—	ns
Bus Active Time (Invalid Data)	t_{CDA}	40	—	40	—	ns

(t_r and $t_f = 10$ to 30 ns)



Write Timing Characteristics



Read Timing Characteristics

SPECIFICATIONS

Maximum Ratings

Rating	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.3 to +7.0	Vdc
Input Voltage	V_{in}	-0.3 to +7.0	Vdc
Operating Temperature	T	0 to +70	$^{\circ}C$
Storage Temperature	T_{STG}	-55 to +150	$^{\circ}C$

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

Electrical Characteristics

($V_{CC} = 5.0 \pm 5\%$, $T_A = 0-70^{\circ}C$, unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Input High Voltage (Except XTLI and XTLO) (XTLI and XTLO)	V_{IH}	2.0 2.4	- -	V_{CC} V_{CC}	V
Input Low Voltage (Except XTLI and XTLO) (XTLI and XTLO)	V_{IL}	V_{SS} V_{SS}	- -	0.8 0.4	V
Input Leakage Current: $V_{IN} = 0$ to 5V. ($\emptyset 2$, R/W , \overline{RES} , $CS0$, $\overline{CS1}$, $RS0$, $RS1$, \overline{CTS} , RxD , \overline{DCD} , \overline{DSR})	I_{IN}	-		± 2.5	μA
Input Leakage Current for High Impedance State (Three State)	I_{TSI}	-		± 10.0	μA
Output High Voltage: $I_{LOAD} = -100 \mu A$ ($D0-D7$, TxD , RxC , \overline{RTS} , \overline{DTR})	V_{OH}	2.4	-	-	V
Output Low Voltage: $I_{LOAD} = 1.6 mA$ ($D0-D7$, TxD , RxC , \overline{RTS} , \overline{DTR} , \overline{IRQ})	V_{OL}	-	-	0.4	V
Output High Current (Sourcing): $V_{OH} = 2.4V$ ($D0-D7$, TxD , RxC , \overline{RTS} , \overline{DTR})	I_{OH}	-100		-	μA
Output Low Current (Sinking): $V_{OL} = 0.4V$ ($D0-D7$, TxD , RxC , \overline{RTS} , \overline{DTR} , \overline{IRQ})	I_{OL}	1.6	-	-	mA
Output Leakage Current (off state): $V_{OUT} = 5V$ (\overline{IRQ})	I_{OFF}	-		10.0	μA
Clock Capacitance ($\emptyset 2$)	C_{CLK}	-	-	20	pF
Input Capacitance (except XTLI and XTLO)	C_{IN}	-	-	10	pF
Output Capacitance	C_{OUT}	-	-	10	pF
Power Dissipation	P_D	-	170	300	mW

**MICRO
POWER**

ELECTRONIC DEVICES DIVISION REGIONAL ROCKWELL SALES OFFICES

HOME OFFICE

Electronic Devices Division
Rockwell International
3310 Miraloma Avenue
P.O. Box 3669
Anaheim, California 92803
(714) 632-3729
TWX: 910 591-1698

UNITED STATES

Electronic Devices Division
Rockwell International
1842 Reynolds
Irvine, California 92626
(714) 632-3710
DDD (714) 545-6227

Electronic Devices Division
Rockwell International
921 Bowser Road
Richardson, Texas 75080
(214) 996-6500
Telex: 73-307

Electronic Devices Division
Rockwell International
10700 West Higgins Rd., Suite 102
Rosemont, Illinois 60018
(312) 297-8862
TWX: 910 233-0179 (RI MED ROSM)

Electronic Devices Division
Rockwell International
5001B Greentree
Executive Campus, Rt. 73
Marlton, New Jersey 08053
(609) 596-0090
TWX: 710 940-1377

EUROPE

Electronic Devices Division
Rockwell International GmbH
Fraunhoferstrasse 11
D-8033 Munchen-Martinsried
Germany
(089) 859-9575
Telex: 0521/2650

Electronic Devices Division
Rockwell International
Heathrow House, Bath Rd.
Cranford, Hounslow,
Middlesex, England
(01) 759-9911
Telex: 851-25463

FAR EAST

Electronic Devices Division
Rockwell International Overseas Corp
Itohpia Hirakawa-cho Bldg
7-6, 2-chome, Hirakawa-cho
Chiyoda-ku, Tokyo 102, Japan
(03) 265-8806
Telex: J22198

YOUR LOCAL REPRESENTATIVE

3-81



Rockwell International

...where science gets down to business



MOTOROLA

SEMICONDUCTORS

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721

MC6802 MC6808 MC6802NS

MICROPROCESSOR WITH CLOCK AND OPTIONAL RAM

The MC6802 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the present MC6800 plus an internal clock oscillator and driver on the same chip. In addition, the MC6802 has 128 bytes of on-board RAM located at hex addresses \$0000 to \$007F. The first 32 bytes of RAM, at hex addresses \$0000 to \$001F, may be retained in a low power mode by utilizing V_{CC} standby; thus, facilitating memory retention during a power-down situation.

The MC6802 is completely software compatible with the MC6800 as well as the entire M6800 family of parts. Hence, the MC6802 is expandable to 64K words.

The MC6802NS is identical to the MC6802 without standby RAM feature. The MC6808 is identical to the MC6802 without on-board RAM.

- On-Chip Clock Circuit
- 128 x 8 Bit On-Chip RAM
- 32 Bytes of RAM are Retainable
- Software-Compatible with the MC6800
- Expandable to 64K Words
- Standard TTL-Compatible Inputs and Outputs
- 8-Bit Word Size
- 16-Bit Memory Addressing
- Interrupt Capability


PART NUMBER DESIGNATION BY SPEED

MC6802 (1.0 MHz)	MC6808 (1.0 MHz)	MC6802NS (1.0 MHz)
MC68A02 (1.5 MHz)	MC68A08 (1.5 MHz)	
MC68B02 (2.0 MHz)	MC68B08 (2.0 MHz)	


MOS

(N-CHANNEL, SILICON-GATE,
DEPLETION LOAD)

MICROPROCESSOR WITH CLOCK AND OPTIONAL RAM




L SUFFIX
CERAMIC PACKAGE
CASE 715




P SUFFIX
PLASTIC PACKAGE
CASE 711

PIN ASSIGNMENT



*Pin 35 must be tied to 5 V on the 6802NS
**Pin 36 must be tied to ground for the 6808

TYPICAL MICROCOMPUTER



This block diagram shows a typical cost effective microcomputer. The MPU is the center of the microcomputer system and is shown in a minimum system interfacing with a ROM combination chip. It is not intended that this system be limited to this function but that it be expandable with other parts in the M6800 Microcomputer family.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0	V
Input Voltage	V _{in}	-0.3 to +7.0	V
Operating Temperature Range	T _A	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

This input contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{CC}).

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Average Thermal Resistance (Junction to Ambient)			
Plastic	θ _{JA}	100	°C/W
Ceramic		50	

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \tag{1}$$

Where:

T_A = Ambient Temperature, °C

θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

P_D = P_{INT} + P_{PORT}

P_{INT} = I_{CC} × V_{CC}, Watts — Chip Internal Power

P_{PORT} = Port Power Dissipation, Watts — User Determined

For most applications P_{PORT} < P_{INT} and can be neglected. P_{PORT} may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between P_D and T_J (if P_{PORT} is neglected) is:

$$P_D = K + (T_J + 273^\circ\text{C}) \tag{2}$$

Solving equations 1 and 2 for K gives:

$$K = P_D \cdot (T_A + 273^\circ\text{C}) + \theta_{JA} \cdot P_D^2 \tag{3}$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A. Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A.



OPERATING TEMPERATURE RANGE

Device	Speed	Symbol	Value	Unit
MC6802P,L MC6802CP,CL	(1.0 MHz) (1.0 MHz)	T _A	0 to +70 -40 to +85	°C
MC68A02P,L MC68A02CP,CL	(1.5 MHz) (1.5 MHz)		0 to +70 -40 to +85	
MC68B02P,L MC68B02CP,CL	(2.0 MHz) (2.0 MHz)	T _A	0 to +70 -40 to +85	°C
MC6802NSP,L	(1.0 MHz)		0 to +70	
MC6808P,L MC68A08P,L MC68B08P,L	(1.0 MHz) (1.5 MHz) (2.0 MHz)	T _A	0 to +70	°C

DC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 Vdc ± 5%, V_{SS} = 0, T_A = 0 to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Input High Voltage Logic, EXTAL, RESET	V _{IH}	V _{SS} + 2.0 V _{SS} + 4.0	-	V _{CC} V _{CC}	V
Input Low Voltage Logic, EXTAL, RESET	V _{IL}	V _{SS} - 0.3	-	V _{SS} + 0.8	V
Input Leakage Current (V _{in} = 0 to 5.25 V, V _{CC} = max)	I _{in}	-	1.0	2.5	μA
Output High Voltage (I _{Load} = -205 μA, V _{CC} = min) (I _{Load} = -145 μA, V _{CC} = min) (I _{Load} = -100 μA, V _{CC} = min)	VOH D0-D7 A0-A15, R/W, VMA, E BA	V _{SS} + 2.4 V _{SS} + 2.4 V _{SS} + 2.4	- - -	- - -	V
Output Low Voltage (I _{Load} = 1.6 mA, V _{CC} = min)	VOL	-	-	V _{SS} + 0.4	V
Internal Power Dissipation (Measured at T _A = 0°C)	P _{INT}	-	0.600	1.0	W
V _{CC} Standby Power Down Power Up	V _{SBB} V _{SB}	4.0 4.75	- -	5.25 5.25	V
Standby Current	I _{SBB}	-	-	8.0	mA
Capacitance # (V _{in} = 0, T _A = 25°C, f = 1.0 MHz)	C _{in} D0-D7 Logic Inputs, EXTAL C _{out} A0-A15, R/W, VMA	- - -	10 6.5 -	12.5 10 12	pF

*In power-down mode, maximum power dissipation is less than 42 mW.

#Capacitances are periodically sampled rather than 100% tested.

CONTROL TIMING (V_{CC} = 5.0 V ± 5%, V_{SS} = 0, T_A = T_L to T_H, unless otherwise noted)


Characteristics	Symbol	MC6802NS, MC6808		MC68A02, MC68A08		MC68B02, MC68B08		Unit
		Min	Max	Min	Max	Min	Max	
Frequency of Operation	f _o	0.1	1.0	0.1	1.5	0.1	2.0	MHz
Crystal Frequency	f _{XTAL}	1.0	4.0	1.0	6.0	1.0	8.0	MHz
External Oscillator Frequency	4xf _o	0.4	4.0	0.4	6.0	0.4	8.0	MHz
Crystal Oscillator Start Up Time	t _{rc}	100	-	100	-	100	-	ms
Processor Controls (HALT, MR, RE, RESET, IRQ NMI)								
Processor Control Setup Time	t _{PCS}	200	-	140	-	110	-	ns
Processor Control Rise and Fall Time (Does Not Apply to RESET)	t _{PCr} t _{PCf}	-	100	-	100	-	100	ns



BUS TIMING CHARACTERISTICS

Ident. Number	Characteristic	Symbol	MC6802NS MC6802 MC6808		MC68A02 MC68A08		MC68B02 MC68B08		Unit
			Min	Max	Min	Max	Min	Max	
1	Cycle Time	t_{cyc}	1.0	10	0.667	10	0.5	10	μs
2	Pulse Width, E Low	PWEL	450	5000	280	5000	210	5000	ns
3	Pulse Width, E High	PWEH	450	9500	280	9700	220	9700	ns
4	Clock Rise and Fall Time	t_r, t_f	-	25	-	25	-	20	ns
9	Address Hold Time	t_{AH}	20	-	20	-	20	-	ns
12	Non-Muxed Address Valid Time to E (See Note 5)	t_{AV1} t_{AV2}	160 -	- 270	100 -	- -	50 -	- -	ns
17	Read Data Setup Time	t_{DSR}	100	-	70	-	60	-	ns
18	Read Data Hold Time	t_{DHR}	10	-	10	-	10	-	ns
19	Write Data Delay Time	t_{DDW}	-	225	-	170	-	160	ns
21	Write Data Hold Time	t_{DHW}	30	-	20	-	20	-	ns
29	Usable Access Time (See Note 4)	t_{ACC}	605	-	310	-	235	-	ns

FIGURE 2 – BUS TIMING



NOTES:

1. Voltage levels shown are $V_L \leq 0.4 V$, $V_H \geq 2.4 V$, unless otherwise specified.
2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise noted.
3. All electricals shown for the MC6802 apply to the MC6802NS and MC6808, unless otherwise noted.
4. Usable access time is computed by: $12 + 3 + 4 - 17$.
5. If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A and B parts (MC68A02, MC68A08, MC68B02, MC68B08). On-board RAM can be used for data storage with all parts.



FIGURE 3 — BUS TIMING TEST LOAD

C = 130 pF for D0-D7, E
 = 90 pF for A0-A15, R/W, and VMA
 = 30 pF for BA
 R = 11.7 kΩ for D0-D7, E
 = 16.5 kΩ for A0-A15, R/W, and VMA
 = 24 kΩ for BA




FIGURE 4 — TYPICAL DATA BUS OUTPUT DELAY versus CAPACITIVE LOADING




FIGURE 5 — TYPICAL READ/WRITE, VMA AND ADDRESS OUTPUT DELAY versus CAPACITIVE LOADING





FIGURE 6 — EXPANDED BLOCK DIAGRAM



MPU REGISTERS

A general block diagram of the MC6802 is shown in Figure 6. As shown, the number and configuration of the registers are the same as for the MC6800. The 128 x 8-bit RAM* has been added to the basic MPU. The first 32 bytes can be retained during power-up and power-down conditions via the RE signal.

The MC6802NS is identical to the MC6802 except for the standby feature on the first 32 bytes of RAM. The standby feature does not exist on the MC6802NS and thus pin 35 must be tied to 5 V.

The MC6808 is identical to the MC6802 except for on-board RAM. Since the MC6808 does not have on-board RAM pin 36 must be tied to ground allowing the processor to utilize up to 64K bytes of external memory.

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Figure 7).

PROGRAM COUNTER

The program counter is a two byte (16-bit) register that points to the current program address.

STACK POINTER

The stack pointer is a two byte register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access

read/write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

INDEX REGISTER

The index register is a two byte register that is used to store data or a 16-bit memory address for the indexed mode of memory addressing.

ACCUMULATORS

The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).

CONDITION CODE REGISTER

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from-bit 7 (C), and Half Carry from bit 3 (H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the Condition Code Register (b6 and b7) are ones.

Figure 8 shows the order of saving the microprocessor status within the stack.

*If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A and B parts (MC68A02, MC68A08, MC68B02, and MC68B08). On-board RAM can be used for data storage with all parts.

FIGURE 7 – PROGRAMMING MODEL OF THE MICROPROCESSING UNIT





FIGURE 8 — SAVING THE STATUS OF THE MICROPROCESSOR IN THE STACK

SP = Stack Pointer
 CC = Condition Codes (Also called the Processor Status Byte)
 ACCB = Accumulator B
 ACCA = Accumulator A
 IXH = Index Register, Higher Order 8 Bits
 IXL = Index Register, Lower Order 8 Bits
 PCH = Program Counter, Higher Order 8 Bits
 PCL = Program Counter, Lower Order 8 Bits



MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor. These control and timing signals are similar to those of the MC6800 except that TSC, DBE, $\phi 1$, $\phi 2$ input, and two unused pins have been eliminated, and the following signal and timing lines have been added:

RAM Enable (RE)
 Crystal Connections EXTAL and XTAL
 Memory Ready (MR)
 V_{CC} Standby
 Enable $\phi 2$ Output (E)

The following is a summary of the MPU signals:

ADDRESS BUS (A0-A15)

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90 pF. These lines do not have three-state capability.

DATA BUS (D0-D7)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130 pF.

Data bus will be in the output mode when the internal RAM is accessed and RE will be high. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$007F. External RAM at \$0000 to \$007F must be disabled when internal RAM is accessed.

$\overline{\text{HALT}}$

When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the $\overline{\text{HALT}}$ mode, the machine will stop at the end of an instruc-

tion, bus available will be at a high state, valid memory address will be at a low state. The address bus will display the address of the next instruction.

To ensure single instruction operation, transition of the $\overline{\text{HALT}}$ line must occur tPCS before the falling edge of E and the $\overline{\text{HALT}}$ line must go high for one clock cycle.

$\overline{\text{HALT}}$ should be tied high if not used. This is good engineering design practice in general and necessary to ensure proper operation of the part.

READ/WRITE (R/ $\overline{\text{W}}$)

This TTL-compatible output signals the peripherals and memory devices whether the MPU is in a read (high) or write (low) state. The normal standby state of this signal is read (high). When the processor is halted, it will be in the read state. This output is capable of driving one standard TTL load and 90 pF.

VALID MEMORY ADDRESS (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90 pF may be directly driven by this active high signal.

BUS AVAILABLE (BA) — The bus available signal will normally be in the low state; when activated, it will go to the high state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the $\overline{\text{HALT}}$ line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off-state and other outputs to their normally inactive level. The processor is removed from the



WAIT state by the occurrence of a maskable (mask bit I = 0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF.

INTERRUPT REQUEST (\overline{IRQ})

A low level on this input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the condition code register is not set, the machine will begin an interrupt sequence. The index register, program counter, accumulators, and condition code register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFF8 and \$FFF9 is loaded which causes the MPU to branch to an interrupt routine in memory.

The \overline{HALT} line must be in the high state for interrupts to be serviced. Interrupts will be latched internally while \overline{HALT} is low.

A nominal 3 k Ω pullup resistor to V_{CC} should be used for wire-OR and optimum control of interrupts. \overline{IRQ} may be tied directly to V_{CC} if not used.

RESET

This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is low, the MPU is inactive and the information in the registers will be lost. If a high level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execu-

tion of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (\$FFE, \$FFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by \overline{IRQ} . Power-up and reset timing and power-down sequences are shown in Figures 9 and 10, respectively.

\overline{RESET} , when brought low, must be held low at least three clock cycles. This allows adequate time to respond internally to the reset. This is independent of the t_{rc} power-up reset that is required.

When \overline{RESET} is released it *must* go through the low-to-high threshold without bouncing, oscillating, or otherwise causing an erroneous reset (less than three clock cycles). This may cause improper MPU operation until the next valid reset.


NON-MASKABLE INTERRUPT (\overline{NMI})

A low-going edge on this input requests that a non-maskable interrupt sequence be generated within the processor. As with the interrupt request signal, the processor will complete the current instruction that is being executed before it recognizes the \overline{NMI} signal. The interrupt mask bit in the condition code register has no effect on \overline{NMI} .

The index register, program counter, accumulators, and condition code registers are stored away on the stack. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFFC and \$FFFD is loaded causing the MPU to branch to an interrupt service routine in memory.

A nominal 3 k Ω pullup resistor to V_{CC} should be used for wire-OR and optimum control of interrupts. \overline{NMI} may be tied

FIGURE 9 — POWER-UP AND RESET TIMING



NOTE: If option 1 is chosen, \overline{RESET} and RE pins can be tied together.



directly to V_{CC} if not used.

Inputs \overline{IRQ} and \overline{NMI} are hardware interrupt lines that are sampled when E is high and will start the interrupt routine on a low E following the completion of an instruction.

Figure 11 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.

TABLE 1 — MEMORY MAP FOR INTERRUPT VECTORS

Vector		Description
MS	LS	
\$FFFE	\$FFFF	Restart
\$FFFC	\$FFFD	Non-Maskable Interrupt
\$FFFA	\$FFFB	Software Interrupt
\$FFF8	\$FFF9	Interrupt Request

FIGURE 10 — POWER-DOWN SEQUENCE




FIGURE 11 — MPU FLOWCHART






FIGURE 12 — CRYSTAL SPECIFICATIONS



Y1	C _{in}	C _{out}
3.58 MHz	27 pF	27 pF
4 MHz	27 pF	27 pF
6 MHz	20 pF	20 pF
8 MHz	18 pF	18 pF

Crystal Loading



Nominal Crystal Parameters*

	3.58 MHz	4.0 MHz	6.0 MHz	8.0 MHz
R _S	60 Ω	50 Ω	30-50 Ω	20-40 Ω
C ₀	3.5 pF	6.5 pF	4-6 pF	4-6 pF
C ₁	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF
Q	> 40K	> 30K	> 20K	> 20K

*These are representative AT-cut parallel resonance crystal parameters only. Crystals of other types of cuts may also be used.

Figure 13 — SUGGESTED PC BOARD LAYOUT

Example of Board Design Using the Crystal Oscillator




FIGURE 14 — MEMORY READY SYNCHRONIZATION






FIGURE 15 — MR NEGATIVE SETUP TIME REQUIREMENT



The E clock will be stretched at end of E high of the cycle during which MR negative meets the t_{PCS} setup time. The t_{PCS} setup time is referenced to the fall of E. If the t_{PCS} setup time is not met, E will be stretched at the end of the next E-high $\frac{1}{2}$ cycle. E will be stretched in integral multiples of $\frac{1}{2}$ cycles.



The E clock will resume normal operation at the end of the $\frac{1}{2}$ cycle during which MR assertion meets the t_{PCS} setup time. The t_{PCS} setup time is referenced to transitions of E were it not stretched. If t_{PCS} setup time is not met, E will fall at the second possible transition time after MR is asserted. There is no direct means of determining when the t_{PCS} references occur, unless the synchronizing circuit of Figure 14 is used.



RAM ENABLE (RE — MC6802 + MC6802NS ONLY)

A TTL-compatible RAM enable input controls the on-chip RAM of the MC6802. When placed in the high state, the on-chip memory is enabled to respond to the MPU controls. In the low state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during a power-down situation. RAM Enable must be low three cycles before V_{CC} goes below 4.75 V during power-down. RAM enable must be tied low on the MC6808. RE should be tied to the correct high or low state if not used.

EXTAL AND XTAL

These inputs are used for the internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (see Figure 12). (AT-cut.) A divide-by-four circuit has been added so a 4 MHz crystal may be used in lieu of a 1 MHz crystal for a more cost-effective system. An example of the crystal circuit layout is shown in Figure 13. Pin 39 may be driven externally by a TTL input signal four times the required E clock frequency. Pin 38 is to be grounded.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the on-chip oscillator.

LC networks are not recommended to be used in place of the crystal.

If an external clock is used, it may not be halted for more than $t_{PW\phi L}$. The MC6802, MC6808 and MC6802NS are dynamic parts except for the internal RAM, and require the external clock to retain information.

MEMORY READY (MR)

MR is a TTL-compatible input signal controlling the stretching of E. Use of MR requires synchronization with the $4\phi_0$ signal, as shown in Figure 14. When MR is high, E will be in normal operation. When MR is low, E will be stretched integral numbers of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Figure 15.

MR should be tied high (connected directly to V_{CC}) if not used. This is necessary to ensure proper operation of the part. A maximum stretch is t_{cyc} .

ENABLE (E)

This pin supplies the clock for the MPU and the rest of the system. This is a single-phase, TTL-compatible clock. This clock may be conditioned by a memory read signal. This is equivalent to ϕ_2 on the MC6800. This output is capable of driving one standard TTL load and 130 pF.

 V_{CC} STANDBY (MC6802 ONLY)

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus, retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed. Maximum current drain at V_{SB} maximum is I_{SBB} . For the MC6802NS this pin must be connected to V_{CC} .

MPU INSTRUCTION SET

The instruction set has 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions (Tables 2 through 6). The instruction set is the same as that for the MC6800.

MPU ADDRESSING MODES

There are seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 7 along with the associated instruction execution time that is given in machine cycles. With a bus frequency of 1 MHz, these times would be microseconds.

ACCUMULATOR (ACCX) ADDRESSING

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

IMMEDIATE ADDRESSING

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MPU addresses this location when it fetches the immediate instruction for execution. These are two- or three-byte instructions.

DIRECT ADDRESSING

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine, i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random-access memory. These are two-byte instructions.

EXTENDED ADDRESSING

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight bits of the address of the operand. The third byte of the instruction is used as the lower eight bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

INDEXED ADDRESSING

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MPU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.



IMPLIED ADDRESSING

In the implied addressing mode, the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

RELATIVE ADDRESSING

In relative addressing, the address contained in the second

byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of - 125 to + 129 bytes of the present instruction. These are two-byte instructions.

TABLE 2 — MICROPROCESSOR INSTRUCTION SET — ALPHABETIC SEQUENCE

ABA	Add Accumulators	CLR	Clear	PUL	Pull Data
ADC	Add with Carry	CLV	Clear Overflow	ROL	Rotate Left
ADD	Add	CMP	Compare	ROR	Rotate Right
AND	Logical And	COM	Complement	RTI	Return from Interrupt
ASL	Arithmetic Shift Left	CPX	Compare Index Register	RTS	Return from Subroutine
ASR	Arithmetic Shift Right	DAA	Decimal Adjust	SBA	Subtract Accumulators
BCC	Branch if Carry Clear	DEC	Decrement	SBC	Subtract with Carry
BCS	Branch if Carry Set	DES	Decrement Stack Pointer	SEC	Set Carry
BEQ	Branch if Equal to Zero	DEX	Decrement Index Register	SEI	Set Interrupt Mask
BGE	Branch if Greater or Equal Zero	EOR	Exclusive OR	SEV	Set Overflow
BGT	Branch if Greater than Zero	INC	Increment	STA	Store Accumulator
BHI	Branch if Higher	INS	Increment Stack Pointer	STS	Store Stack Register
BIT	Bit Test	INX	Increment Index Register	STX	Store Index Register
BLE	Branch if Less or Equal	JMP	Jump	SUB	Subtract
BLS	Branch if Lower or Same	JSR	Jump to Subroutine	SWI	Software Interrupt
BLT	Branch if Less than Zero	LDA	Load Accumulator	TAB	Transfer Accumulators
BMI	Branch if Minus	LDS	Load Stack Pointer	TAP	Transfer Accumulators to Condition Code Reg.
BNE	Branch if Not Equal to Zero	LDX	Load Index Register	TBA	Transfer Accumulators
BPL	Branch if Plus	LSR	Logical Shift Right	TPA	Transfer Condition Code Reg. to Accumulator
BRA	Branch Always	NEG	Negate	TST	Test
BSR	Branch to Subroutine	NOP	No Operation	TSX	Transfer Stack Pointer to Index Register
BVC	Branch if Overflow Clear	ORA	Inclusive OR Accumulator	TXS	Transfer Index Register to Stack Pointer
BVS	Branch if Overflow Set	PSH	Push Data	WAI	Wait for Interrupt
CBA	Compare Accumulators				
CLC	Clear Carry				
CLI	Clear Interrupt Mask				



TABLE 3 — ACCUMULATOR AND MEMORY INSTRUCTIONS

OPERATIONS	MNEMONIC	ADDRESSING MODES					BOOLEAN/ARITHMETIC OPERATION (All register labels refer to contents)	COND. CODE REG.							
		IMMED	DIRECT	INDEX	EXTND	IMPLIED		5	4	3	2	1	0		
		OP ~ =	OP ~ =	OP ~ =	OP ~ =	OP ~ =		H	I	N	Z	V	C		
Add	ADDA	38 2 2	98 3 2	A8 5 2	B8 4 3		A · M · A	·	·	·	·	·	·	·	·
	ADDB	CB 2 2	DB 3 2	EB 5 2	FB 4 3		B · M · B	·	·	·	·	·	·	·	·
Add Acmltrs	ABA					1B 2 1	A · B · A	·	·	·	·	·	·	·	·
Add with Carry	ADCA	89 2 2	99 3 2	A9 5 2	B9 4 3		A · M · C · A	·	·	·	·	·	·	·	·
	ADCB	C9 2 2	D9 3 2	E9 5 2	F9 4 3		B · M · C · B	·	·	·	·	·	·	·	·
And	ANDA	84 2 2	94 3 2	A4 5 2	B4 4 3		A · M · A	·	·	·	·	·	·	R	·
	ANDB	C4 2 2	D4 3 2	E4 5 2	F4 4 3		B · M · B	·	·	·	·	·	·	R	·
Bit Test	BITA	85 2 2	95 3 2	A5 5 2	B5 4 3		A · M	·	·	·	·	·	·	R	·
	BITB	C5 2 2	D5 3 2	E5 5 2	F5 4 3		B · M	·	·	·	·	·	·	R	·
Clear	CLR			6F 7 2	7F 6 3		00 · M	·	·	R	S	R	R	R	·
	CLRA					4F 2 1	00 · A	·	·	R	S	R	R	R	·
	CLRB					5F 2 1	00 · B	·	·	R	S	R	R	R	·
Compare	CMPA	81 2 2	91 3 2	A1 5 2	B1 4 3		A · M	·	·	·	·	·	·	·	·
	CMPB	C1 2 2	D1 3 2	E1 5 2	F1 4 3		B · M	·	·	·	·	·	·	·	·
Compare Acmltrs	CBA					11 2 1	A · B	·	·	·	·	·	·	·	·
Complement 1's	COM			63 7 2	73 6 3		\bar{M} · M	·	·	·	·	·	·	R	S
	COMA					43 2 1	\bar{A} · A	·	·	·	·	·	·	R	S
	COMB					53 2 1	\bar{B} · B	·	·	·	·	·	·	R	S
Complement 2's (Negate)	NEG			60 7 2	70 6 3		00 · M · M	·	·	·	·	·	·	①	②
	NEGA					40 2 1	00 · A · A	·	·	·	·	·	·	①	②
	NEGB					50 2 1	00 · B · B	·	·	·	·	·	·	①	②
Decimal Adjust A	DAA					19 2 1	Converts Binary Add of BCD Characters into BCD Format	·	·	·	·	·	·	·	③
Decrement	DEC			6A 7 2	7A 6 3		M · 1 · M	·	·	·	·	·	·	④	·
	DECA					4A 2 1	A · 1 · A	·	·	·	·	·	·	④	·
	DECB					5A 2 1	B · 1 · B	·	·	·	·	·	·	④	·
Exclusive OR	EXORA	88 2 2	98 3 2	A8 5 2	B8 4 3		A ⊕ M · A	·	·	·	·	·	·	R	·
	EXORB	C8 2 2	D8 3 2	E8 5 2	F8 4 3		B ⊕ M · B	·	·	·	·	·	·	R	·
Increment	INCA			6C 7 2	7C 6 3		M · 1 · M	·	·	·	·	·	·	⑤	·
	INCB					4C 2 1	A · 1 · A	·	·	·	·	·	·	⑤	·
Load Acmltr	LDAA	86 2 2	96 3 2	A6 5 2	B6 4 3		M · A	·	·	·	·	·	·	R	·
	LDAB	C6 2 2	D6 3 2	E6 5 2	F6 4 3		M · B	·	·	·	·	·	·	R	·
Or, Inclusive	ORAA	8A 2 2	9A 3 2	AA 5 2	BA 4 3		A · M · A	·	·	·	·	·	·	R	·
	ORAB	CA 2 2	DA 3 2	EA 5 2	FA 4 3		B · M · B	·	·	·	·	·	·	R	·
Push Data	PSHA					36 4 1	A · Msp · SP · 1 · SP	·	·	·	·	·	·	·	·
	PSHB					37 4 1	B · Msp · SP · 1 · SP	·	·	·	·	·	·	·	·
Pull Data	PULA					32 4 1	SP · 1 · SP · Msp · A	·	·	·	·	·	·	·	·
	PULB					33 4 1	SP · 1 · SP · Msp · B	·	·	·	·	·	·	·	·
Rotate Left	ROL			69 7 2	79 6 3		M	·	·	·	·	·	·	·	⑥
	ROLA					49 2 1	A	·	·	·	·	·	·	·	⑥
	ROLB					59 2 1	B	·	·	·	·	·	·	·	⑥
Rotate Right	ROR			66 7 2	76 6 3		M	·	·	·	·	·	·	·	⑥
	RORA					46 2 1	A	·	·	·	·	·	·	·	⑥
	RORB					56 2 1	B	·	·	·	·	·	·	·	⑥
Shift Left, Arithmetic	ASL			68 7 2	78 6 3		M	·	·	·	·	·	·	·	⑥
	ASLA					48 2 1	A	·	·	·	·	·	·	·	⑥
	ASLB					58 2 1	B	·	·	·	·	·	·	·	⑥
Shift Right, Arithmetic	ASR			67 7 2	77 6 3		M	·	·	·	·	·	·	·	⑥
	ASRA					47 2 1	A	·	·	·	·	·	·	·	⑥
	ASRB					57 2 1	B	·	·	·	·	·	·	·	⑥
Shift Right, Logic	LSR			64 7 2	74 6 3		M	·	·	·	·	·	·	·	⑥
	LSRA					44 2 1	A	·	·	·	·	·	·	·	⑥
	LSRB					54 2 1	B	·	·	·	·	·	·	·	⑥
Store Acmltr	STAA		97 4 2	A7 6 2	B7 5 3		A · M	·	·	·	·	·	·	·	R
	STAB		D7 4 2	E7 6 2	F7 5 3		B · M	·	·	·	·	·	·	·	R
Subtract	SUBA	80 2 2	90 3 2	A0 5 2	B0 4 3		A · M · A	·	·	·	·	·	·	·	·
	SUBB	C0 2 2	D0 3 2	E0 5 2	F0 4 3		S · M · B	·	·	·	·	·	·	·	·
Subtract Acmltrs	SBA					10 2 1	A · B · A	·	·	·	·	·	·	·	·
Subtr with Carry	SBCA	82 2 2	92 3 2	A2 5 2	B2 4 3		A · M · C · A	·	·	·	·	·	·	·	·
	SBCB	C2 2 2	D2 3 2	E2 5 2	F2 4 3		B · M · C · B	·	·	·	·	·	·	·	·
Transfer Acmltrs	TAB					16 2 1	A · B	·	·	·	·	·	·	·	R
	TBA					17 2 1	B · A	·	·	·	·	·	·	·	R
Test, Zero or Minus	TST			6D 7 2	7D 6 3		M · 00	·	·	·	·	·	·	·	R
	TSTA					4D 2 1	A · 00	·	·	·	·	·	·	·	R
	TSTB					5D 2 1	B · 00	·	·	·	·	·	·	·	R

LEGEND:

- OP Operation Code (Hexadecimal)
- ~ Number of MPU Cycles.
- = Number of Program Bytes.
- + Arithmetic Plus.
- Arithmetic Minus.
- Boolean AND.
- Msp Contents of memory location pointed to be Stack Pointer
- ⊕ Boolean Inclusive OR
- ⊖ Boolean Exclusive OR
- \bar{M} Complement of M
- Transfer Into.
- 0 Bit = Zero.
- 00 Byte = Zero.

CONDITION CODE SYMBOLS:

- H Half carry from bit 3.
- I Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry from bit 7
- R Reset Always
- S Set Always
- : Test and set if true, cleared otherwise
- Not Affected


Note - Accumulator addressing mode instructions are included in the column for IMPLIED addressing




FIGURE 16 — SPECIAL OPERATIONS

SPECIAL OPERATIONS

JSR, JUMP TO SUBROUTINE:




BSR, BRANCH TO SUBROUTINE:



JMP, JUMP:



RTS, RETURN FROM SUBROUTINE:



RTI, RETURN FROM INTERRUPT:




TABLE 6 — CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

OPERATIONS	MNEMONIC	IMPLIED		BOOLEAN OPERATION	COND. CODE REG.					
		OP	~ =		5	4	3	2	1	0
					H	I	N	Z	V	C
Clear Carry	CLC	0C	2 1	0 - C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2 1	0 - I	•	R	•	•	•	•
Clear Overflow	CLV	0A	2 1	0 - V	•	•	•	•	R	•
Set Carry	SEC	0D	2 1	1 - C	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	2 1	1 - I	•	S	•	•	•	•
Set Overflow	SEV	0B	2 1	1 - V	•	•	•	•	•	S
Acmitr A ← CCR	TAP	06	2 1	A ← CCR	12					
CCR ← Acmitr A	TPA	07	2 1	CCR ← A	•	•	•	•	•	•

CONDITION CODE REGISTER NOTES: (Bit set if test is true and cleared otherwise)

- 1 (Bit V) Test: Result = 10000000?
- 2 (Bit C) Test: Result ≠ 00000000?
- 3 (Bit C) Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set.)
- 4 (Bit V) Test: Operand = 10000000 prior to execution?
- 5 (Bit V) Test: Operand = 01111111 prior to execution?
- 6 (Bit V) Test: Set equal to result of N←C after shift has occurred.
- 7 (Bit N) Test: Sign bit of most significant (MS) byte = 1?
- 8 (Bit V) Test: 2's complement overflow from subtraction of MS bytes?
- 9 (Bit N) Test: Result less than zero? (Bit 15 = 1)
- 10 (All) Load Condition Code Register from Stack. (See Special Operations)
- 11 (Bit I) Set when interrupt occurs. If previously set, a Non Maskable Interrupt is required to exit the wait state.
- 12 (All) Set according to the contents of Accumulator A.



TABLE 7 — INSTRUCTION ADDRESSING MODES AND ASSOCIATED EXECUTION TIMES
(Times in Machine Cycle)

	(Dual Operand)								(Dual Operand)							
		ACCX	Immediate	Direct	Extended	Indexed	Implied	Relative		ACCX	Immediate	Direct	Extended	Indexed	Implied	
ABA		•	•	•	•	•	•	2	•							
ADC	x	•	2	3	4	5	•	•	•	2	•	•	6	7	•	
ADD	x	•	2	3	4	5	•	•	•	•	•	•	•	•	4	
AND	x	•	2	3	4	5	•	•	•	•	•	3	4	•	•	
ASL		2	•	•	6	7	•	•	•	•	•	9	8	•	•	
ASR		2	•	•	6	7	•	•	•	•	•	•	•	•	•	
BCC		•	•	•	•	•	•	4	•	•	•	•	•	•	•	
BCS		•	•	•	•	•	•	4	•	•	•	•	•	•	•	
BEA		•	•	•	•	•	•	4	•	•	•	•	•	•	•	
BGE		•	•	•	•	•	•	4	•	•	•	•	•	•	•	
BGT		•	•	•	•	•	•	4	•	•	•	•	•	•	•	
BHI		•	•	•	•	•	•	4	•	•	•	•	•	•	•	
BIT	x	•	2	3	4	5	•	•	•	•	•	•	•	•	4	
BLE		•	•	•	•	•	•	4	•	•	•	•	•	•	•	
BLS		•	•	•	•	•	•	4	•	•	•	•	•	•	•	
BLT		•	•	•	•	•	•	4	•	•	•	•	•	•	•	
BMI		•	•	•	•	•	•	4	•	•	•	•	•	•	•	
BNE		•	•	•	•	•	•	4	•	•	•	•	•	•	•	
BPL		•	•	•	•	•	•	4	•	•	•	•	•	•	•	
BRA		•	•	•	•	•	•	4	•	•	•	•	•	•	•	
BSR		•	•	•	•	•	•	8	•	•	•	•	•	•	•	
BVC		•	•	•	•	•	•	4	•	•	•	•	•	•	•	
BVS		•	•	•	•	•	•	4	•	•	•	•	•	•	•	
CBA		•	•	•	•	•	2	•	•	•	•	•	•	•	•	
CLC		•	•	•	•	•	2	•	•	•	•	•	•	•	•	
CLI		•	•	•	•	•	2	•	•	•	•	•	•	•	•	
CLR		2	•	•	6	7	•	•	•	•	•	•	•	•	•	
CLV		•	•	•	•	•	2	•	•	•	•	•	•	•	•	
CMP	x	•	2	3	4	5	•	•	•	•	•	•	•	•	•	
COM		2	•	•	6	7	•	•	•	•	•	•	•	•	•	
CPX		•	3	4	5	6	•	•	•	•	•	•	•	•	•	
DAA		•	•	•	•	•	2	•	•	•	•	•	•	•	•	
DEC		2	•	•	6	7	•	•	•	•	•	•	•	•	•	
DES		•	•	•	•	•	4	•	•	•	•	•	•	•	•	
DEX		•	•	•	•	•	4	•	•	•	•	•	•	•	•	
EOR	x	•	2	3	4	5	•	•	•	•	•	•	•	•	•	
INC		2	•	•	•	•	•	•	•	•	•	6	7	•	•	
INS		•	•	•	•	•	•	•	•	•	•	•	•	•	4	
INX		•	•	•	•	•	•	•	•	•	•	•	•	•	4	
JMP		•	•	•	•	•	•	•	•	•	•	3	4	•	•	
JSR		•	•	•	•	•	•	•	•	•	•	9	8	•	•	
LDA	x	•	2	3	4	5	•	•	•	•	•	•	•	•	•	
LDS		•	•	3	4	5	6	•	•	•	•	•	•	•	•	
LDX		•	•	3	4	5	6	•	•	•	•	•	•	•	•	
LSR		2	•	•	•	•	•	•	•	•	•	6	7	•	•	
NEG		2	•	•	•	•	•	•	•	•	•	6	7	•	•	
NOP		•	•	•	•	•	•	•	•	•	•	•	•	•	2	
ORA	x	•	2	3	4	5	•	•	•	•	•	•	•	•	•	
PSH		•	•	•	•	•	•	•	•	•	•	•	•	•	4	
PUL		•	•	•	•	•	•	•	•	•	•	•	•	•	4	
ROL		2	•	•	•	•	•	•	•	•	•	6	7	•	•	
ROR		2	•	•	•	•	•	•	•	•	•	6	7	•	•	
RTI		•	•	•	•	•	•	•	•	•	•	•	•	•	10	
RTS		•	•	•	•	•	•	•	•	•	•	•	•	•	5	
SBA		•	•	•	•	•	•	•	•	•	•	•	•	•	2	
SBC	x	•	2	3	4	5	•	•	•	•	•	•	•	•	•	
SEC		•	•	•	•	•	•	•	•	•	•	•	•	•	2	
SEI		•	•	•	•	•	•	•	•	•	•	•	•	•	2	
SEV		•	•	•	•	•	•	•	•	•	•	•	•	•	2	
STA	x	•	•	•	4	5	6	•	•	•	•	•	•	•	•	
STS		•	•	•	5	6	7	•	•	•	•	•	•	•	•	
STX		•	•	•	5	6	7	•	•	•	•	•	•	•	•	
SUB	x	•	2	3	4	5	•	•	•	•	•	•	•	•	•	
SWI		•	•	•	•	•	•	•	•	•	•	•	•	•	12	
TAB		•	•	•	•	•	•	•	•	•	•	•	•	•	2	
TAP		•	•	•	•	•	•	•	•	•	•	•	•	•	2	
TBA		•	•	•	•	•	•	•	•	•	•	•	•	•	2	
TPA		•	•	•	•	•	•	•	•	•	•	•	•	•	2	
TST		2	•	•	•	•	•	•	•	•	•	6	7	•	•	
TSX		•	•	•	•	•	•	•	•	•	•	•	•	•	4	
TSX		•	•	•	•	•	•	•	•	•	•	•	•	•	4	
TSX		•	•	•	•	•	•	•	•	•	•	•	•	•	4	
WAI		•	•	•	•	•	•	•	•	•	•	•	•	•	9	

NOTE Interrupt time is 12 cycles from the end of the instruction being executed, except following a WAI instruction. Then it is 4 cycles.



SUMMARY OF CYCLE-BY-CYCLE OPERATION

Table 8 provides a detailed description of the information present on the address bus, data bus, valid memory address line (VMA), and the read/write line (R/W) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware

as the control program is executed. The information is categorized in groups according to addressing modes and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table.)

TABLE 8 — OPERATIONS SUMMARY

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
IMMEDIATE						
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	2	1 2	1 1	Op Code Address Op Code Address + 1	1 1	Op Code Operand Data
CPX LDS LDX	3	1 2 3	1 1 1	Op Code Address Op Code Address + 1 Op Code Address + 2	1 1 1	Op Code Operand Data (High Order Byte) Operand Data (Low Order Byte)
DIRECT						
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	3	1 2 3	1 1 1	Op Code Address Op Code Address + 1 Address of Operand	1 1 1	Op Code Address of Operand Operand Data
CPX LDS LDX	4	1 2 3 4	1 1 1 1	Op Code Address Op Code Address + 1 Address of Operand Operand Address + 1	1 1 1 1	Op Code Address of Operand Operand Data (High Order Byte) Operand Data (Low Order Byte)
STA	4	1 2 3 4	1 1 0 1	Op Code Address Op Code Address + 1 Destination Address Destination Address	1 1 1 0	Op Code Destination Address Irrelevant Data (Note 1) Data from Accumulator
STS STX	5	1 2 3 4 5	1 1 0 1 1	Op Code Address Op Code Address + 1 Address of Operand Address of Operand Address of Operand + 1	1 1 1 0 0	Op Code Address of Operand Irrelevant Data (Note 1) Register Data (High Order Byte) Register Data (Low Order Byte)
INDEXED						
JMP	4	1 2 3 4	1 1 0 0	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry)	1 1 1 1	Op Code Offset Irrelevant Data (Note 1) Irrelevant Data (Note 1)
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	5	1 2 3 4 5	1 1 0 0 1	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry) Index Register Plus Offset	1 1 1 1 1	Op Code Offset Irrelevant Data (Note 1) Irrelevant Data (Note 1) Operand Data
CPX LDS LDX	6	1 2 3 4 5 6	1 1 0 0 1 1	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry) Index Register Plus Offset Index Register Plus Offset + 1	1 1 1 1 1 1	Op Code Offset Irrelevant Data (Note 1) Irrelevant Data (Note 1) Operand Data (High Order Byte) Operand Data (Low Order Byte)



TABLE 8 — OPERATIONS SUMMARY (CONTINUED)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/ \bar{W} Line	Data Bus
INDEXED (Continued)						
STA	6	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data
ASL LSR ASR NEG CLR ROL COM ROR DEC TST INC	7	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	1	Index Register Plus Offset	1	Current Operand Data
		6	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		7	1/0 (Note 3)	Index Register Plus Offset	0	New Operand Data (Note 3)
STS STX	7	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data (High Order Byte)
		7	1	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
JSR	8	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer	0	Return Address (Low Order Byte)
		5	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer - 2	1	Irrelevant Data (Note 1)
		7	0	Index Register	1	Irrelevant Data (Note 1)
		8	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
EXTENDED						
JMP	3	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	1	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	1	Address of Operand	1	Operand Data
CPX LDS LDX	5	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	1	Address of Operand	1	Operand Data (High Order Byte)
		5	1	Address of Operand + 1	1	Operand Data (Low Order Byte)
STA A STA B	5	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Destination Address (High Order Byte)
		3	1	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	0	Operand Destination Address	1	Irrelevant Data (Note 1)
		5	1	Operand Destination Address	0	Data from Accumulator
ASL LSR ASR NEG CLR ROL COM ROR DEC TST INC	6	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	1	Address of Operand	1	Current Operand Data
		5	0	Address of Operand	1	Irrelevant Data (Note 1)
		6	1/0 (Note 3)	Address of Operand	0	New Operand Data (Note 3)



TABLE 8 — OPERATIONS SUMMARY (CONTINUED)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
EXTENDED (Continued)						
STS STX	6	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	0	Address of Operand	1	Irrelevant Data (Note 1)
		5	1	Address of Operand	0	Operand Data (High Order Byte)
		6	1	Address of Operand + 1	0	Operand Data (Low Order Byte)
JSR	9	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Subroutine (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
		4	1	Subroutine Starting Address	1	Op Code of Next Instruction
		5	1	Stack Pointer	0	Return Address (Low Order Byte)
		6	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		7	0	Stack Pointer - 2	1	Irrelevant Data (Note 1)
		8	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
		9	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
INHERENT						
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
DES DEX INS INX	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	0	Previous Register Contents	1	Irrelevant Data (Note 1)
		4	0	New Register Contents	1	Irrelevant Data (Note 1)
PSH	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	1	Stack Pointer	0	Accumulator Data
		4	0	Stack Pointer - 1	1	Accumulator Data
PUL	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Operand Data from Stack
TSX	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	0	New Index Register	1	Irrelevant Data (Note 1)
TXS	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	0	Index Register	1	Irrelevant Data
		4	0	New Stack Pointer	1	Irrelevant Data
RTS	5	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 2)
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
		5	1	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)



TABLE 8 — OPERATIONS SUMMARY (CONCLUDED)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/ \bar{W} Line	Data Bus
INHERENT (Continued)						
WAI	9	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		5	1	Stack Pointer - 2	0	Index Register (Low Order Byte)
		6	1	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	1	Stack Pointer - 4	0	Contents of Accumulator A
		8	1	Stack Pointer - 5	0	Contents of Accumulator B
		9	1	Stack Pointer - 6	1	Contents of Cond. Code Register
RTI	10	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 2)
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Contents of Cond. Code Register from Stack
		5	1	Stack Pointer + 2	1	Contents of Accumulator B from Stack
		6	1	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	1	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
		8	1	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
		9	1	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
		10	1	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI	12	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 1)
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		5	1	Stack Pointer - 2	0	Index Register (Low Order Byte)
		6	1	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	1	Stack Pointer - 4	0	Contents of Accumulator A
		8	1	Stack Pointer - 5	0	Contents of Accumulator B
		9	1	Stack Pointer - 6	0	Contents of Cond. Code Register
		10	0	Stack Pointer - 7	1	Irrelevant Data (Note 1)
		11	1	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	1	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)
RELATIVE						
BCC BHI BNE BCS BLE BPL BEQ BLS BRA BGE BLT BVC BGT BMI BVS	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Branch Offset
		3	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
		4	0	Branch Address	1	Irrelevant Data (Note 1)
BSR	8	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Branch Offset
		3	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer	0	Return Address (Low Order Byte)
		5	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer - 2	1	Irrelevant Data (Note 1)
		7	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
		8	0	Subroutine Address (Note 4)	1	Irrelevant Data (Note 1)

NOTES:

1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high-impedance three-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.
2. Data is ignored by the MPU.
3. For TST, VMA=0 and Operand data does not change.
4. MS Byte of Address Bus = MS Byte of Address of BSR instruction and LS Byte of Address Bus = LS Byte of Sub-Routine Address.



ORDERING INFORMATION

MC68A02CP

Motorola Integrated Circuit _____
 M6800 Family _____
 Blanks = 1.0 MHz _____
 A = 1.5 MHz _____
 B = 2.0 MHz _____
 Device Designation _____
 In M6800 Family _____
 Temperature Range _____
 Blank = 0° → +70°C _____
 C = -40° → +85°C _____
 Package _____
 P = Plastic _____
 S = Cerdip _____
 L = Ceramic _____

BETTER PROGRAM

Better program processing is available on all types listed. Add suffix letters to part number.

Level 1 add "S" Level 2 add "D" Level 3 add "DS"

Level 1 "S" = 10 Temp Cycles - (-25 to 150°C),
 Hi Temp testing at T_A max.
 Level 2 "D" = 168 Hour Burn-in at 125°C
 Level 3 "DS" = Combination of Level 1 and 2.

PACKAGE DIMENSIONS

L SUFFIX
CERAMIC PACKAGE
CASE 715-04

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	50.29	51.31	1.980	2.020
B	14.94	15.34	0.588	0.604
C	3.05	4.06	0.120	0.160
D	0.38	0.53	0.015	0.021
F	0.76	1.40	0.030	0.055
G	2.54 BSC		0.100 BSC	
H	0.76	1.78	0.030	0.070
J	0.20	0.33	0.008	0.013
K	2.54	4.19	0.100	0.165
L	14.99	15.49	0.590	0.610
M	-	10°	-	10°
N	1.02	1.52	0.040	0.060

NOTES:
 1. LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIA (AT SEATING PLANE), AT MAX MAT'L CONDITION.
 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.

P SUFFIX
PLASTIC PACKAGE
CASE 711-03

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	51.69	52.45	2.035	2.065
B	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24 BSC		0.600 BSC	
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

NOTES:
 1. POSITIONAL TOLERANCE OF LEADS (D) SHALL BE WITHIN 0.25 mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.



MOTOROLA Semiconductor Products Inc.

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC



MOTOROLA

SEMICONDUCTORS

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721

MC6821
(1.0 MHz)

MC68A21
(1.5 MHz)

MC68B21
(2.0 MHz)

PERIPHERAL INTERFACE ADAPTER (PIA)

The MC6821 Peripheral Interface Adapter provides the universal means of interfacing peripheral equipment to the M6800 family of microprocessors. This device is capable of interfacing the MPU to peripherals through two 8-bit bidirectional peripheral data buses and four control lines. No external logic is required for interfacing to most peripheral devices.

The functional configuration of the PIA is programmed by the MPU during system initialization. Each of the peripheral data lines can be programmed to act as an input or output, and each of the four control/interrupt lines may be programmed for one of several control modes. This allows a high degree of flexibility in the overall operation of the interface.

- 8-Bit Bidirectional Data Bus for Communication with the MPU
- Two Bidirectional 8-Bit Buses for Interface to Peripherals
- Two Programmable Control Registers
- Two Programmable Data Direction Registers
- Four Individually-Controlled Interrupt Input Lines; Two Usable as Peripheral Control Outputs
- Handshake Control Logic for Input and Output Peripheral Operation
- High-Impedance Three-State and Direct Transistor Drive Peripheral Lines
- Program Controlled Interrupt and Interrupt Disable Capability
- CMOS Drive Capability on Side A Peripheral Lines
- Two TTL Drive Capability on All A and B Side Buffers
- TTL-Compatible
- Static Operation

MAXIMUM RATINGS

Characteristics	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0	V
Input Voltage	V _{in}	-0.3 to +7.0	V
Operating Temperature Range MC6821, MC68A21, MC68B21 MC6821C, MC68A21C, MC68B21C	T _A	T _L to T _H 0 to 70 -40 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

THERMAL CHARACTERISTICS


Characteristic	Symbol	Value	Unit
Thermal Resistance Ceramic Plastic Cerdip	θ_{JA}	50 100 60	°C/W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage (i.e., either V_{SS} or V_{CC}).


MOS

(N-CHANNEL, SILICON-GATE,
DEPLETION LOAD)


PERIPHERAL INTERFACE ADAPTER



L SUFFIX
CERAMIC PACKAGE
CASE 715




S SUFFIX
CERDIP PACKAGE
CASE 734



P SUFFIX
PLASTIC PACKAGE
CASE 711

PIN ASSIGNMENT



POWER CONSIDERATIONS

The average chip-junction temperature, T_J , in $^{\circ}\text{C}$ can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (1)$$

Where:

T_A = Ambient Temperature, $^{\circ}\text{C}$

θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, $^{\circ}\text{C}/\text{W}$

$P_D = P_{INT} + P_{PORT}$

$P_{INT} = I_{CC} \times V_{CC}$, Watts – Chip Internal Power

P_{PORT} = Port Power Dissipation, Watts – User Determined

For most applications $P_{PORT} \ll P_{INT}$ and can be neglected. P_{PORT} may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between P_D and T_J (if P_{PORT} is neglected) is:

$$P_D = K + (T_J + 273^{\circ}\text{C}) \quad (2)$$

Solving equations 1 and 2 for K gives:

$$K = P_D \cdot (T_A + 273^{\circ}\text{C}) + \theta_{JA} \cdot P_D^2 \quad (3)$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ Vdc} \pm 5\%$, $V_{SS} = 0$, $T_A = T_L$ to T_H unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

BUS CONTROL INPUTS (R/\overline{W} , Enable, $\overline{\text{RESET}}$, RS0, RS1, CS0, CS1, CS2)

Input High Voltage	V_{IH}	$V_{SS} + 2.0$	–	V_{CC}	V
Input Low Voltage	V_{IL}	$V_{SS} - 0.3$	–	$V_{SS} + 0.8$	V
Input Leakage Current ($V_{in} = 0$ to 5.25 V)	I_{in}	–	1.0	2.5	μA
Capacitance ($V_{in} = 0$, $T_A = 25^{\circ}\text{C}$, $f = 1.0 \text{ MHz}$)	C_{in}	–	–	7.5	pF

INTERRUPT OUTPUTS ($\overline{\text{IRQA}}$, $\overline{\text{IRQB}}$)

Output Low Voltage ($I_{Load} = 3.2 \text{ mA}$)	V_{OL}	–	–	$V_{SS} + 0.4$	V
Three-State Output Leakage Current	I_{OZ}	–	1.0	10	μA
Capacitance ($V_{in} = 0$, $T_A = 25^{\circ}\text{C}$, $f = 1.0 \text{ MHz}$)	C_{out}	–	–	5.0	pF

DATA BUS (D0-D7)

Input High Voltage	V_{IH}	$V_{SS} + 2.0$	–	V_{CC}	V
Input Low Voltage	V_{IL}	$V_{SS} - 0.3$	–	$V_{SS} + 0.8$	V
Three-State Input Leakage Current ($V_{in} = 0.4$ to 2.4 V)	I_{IZ}	–	2.0	10	μA
Output High Voltage ($I_{Load} = -205 \mu\text{A}$)	V_{OH}	$V_{SS} + 2.4$	–	–	V
Output Low Voltage ($I_{Load} = 1.6 \text{ mA}$)	V_{OL}	–	–	$V_{SS} + 0.4$	V
Capacitance ($V_{in} = 0$, $T_A = 25^{\circ}\text{C}$, $f = 1.0 \text{ MHz}$)	C_{in}	–	–	12.5	pF

PERIPHERAL BUS (PA0-PA7, PB0-PB7, CA1, CA2, CB1, CB2)

Input Leakage Current ($V_{in} = 0$ to 5.25 V)	R/\overline{W} , $\overline{\text{RESET}}$, RS0, RS1, CS0, CS1, $\overline{\text{CS2}}$, CA1, CB1, Enable	I_{in}	–	1.0	2.5	μA
Three-State Input Leakage Current ($V_{in} = 0.4$ to 2.4 V)	PB0-PB7, CB2	I_{IZ}	–	2.0	10	μA
Input High Current ($V_{IH} = 2.4 \text{ V}$)	PA0-PA7, CA2	I_{IH}	–200	–400	–	μA
Darlington Drive Current ($V_O = 1.5 \text{ V}$)	PB0-PB7, CB2	I_{OH}	–1.0	–	–10	mA
Input Low Current ($V_{IL} = 0.4 \text{ V}$)	PA0-PA7, CA2	I_{IL}	–	–1.3	–2.4	mA
Output High Voltage ($I_{Load} = -200 \mu\text{A}$) ($I_{Load} = -10 \mu\text{A}$)	PA0-PA7, PB0-PB7, CA2, CB2 PA0-PA7, CA2	V_{OH}	$V_{SS} + 2.4$ $V_{CC} - 1.0$	– –	– –	V
Output Low Voltage ($I_{Load} = 3.2 \text{ mA}$)		V_{OL}	–	–	$V_{SS} + 0.4$	V
Capacitance ($V_{in} = 0$, $T_A = 25^{\circ}\text{C}$, $f = 1.0 \text{ MHz}$)		C_{in}	–	–	10	pF

POWER REQUIREMENTS

Internal Power Dissipation (Measured at $T_A = T_L$)	P_{INT}	–	–	550	mW
---	-----------	---	---	-----	----




BUS TIMING CHARACTERISTICS (See Notes 1 and 2)

Ident. Number	Characteristic	Symbol	MC6821		MC68A21		MC68B21		Unit
			Min	Max	Min	Max	Min	Max	
1	Cycle Time	t_{cyc}	1.0	10	0.67	10	0.5	10	μs
2	Pulse Width, E Low	PWEL	430	—	280	—	210	—	ns
3	Pulse Width, E High	PWEH	450	—	280	—	220	—	ns
4	Clock Rise and Fall Time	t_r, t_f	—	25	—	25	—	20	ns
9	Address Hold Time	t_{AH}	10	—	10	—	10	—	ns
13	Address Setup Time Before E	t_{AS}	80	—	60	—	40	—	ns
14	Chip Select Setup Time Before E	t_{CS}	80	—	60	—	40	—	ns
15	Chip Select Hold Time	t_{CH}	10	—	10	—	10	—	ns
18	Read Data Hold Time	t_{DHR}	20	50*	20	50*	20	50*	ns
21	Write Data Hold Time	t_{DHW}	10	—	10	—	10	—	ms
30	Output Data Delay Time	t_{DDR}	—	290	—	180	—	150	ns
31	Input Data Setup Time	t_{DSW}	165	—	80	—	60	—	ns

*The data bus output buffers are no longer sourcing or sinking current by t_{DHRmax} (High Impedance).

FIGURE 1 — BUS TIMING



Notes:

1. Voltage levels shown are $V_L \leq 0.4 V$, $V_H \geq 2.4 V$, unless otherwise specified.
2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.



PERIPHERAL TIMING CHARACTERISTICS ($V_{CC}=5.0\text{ V} \pm 5\%$, $V_{SS}=0\text{ V}$, $T_A=T_L$ to T_H unless otherwise specified)

Characteristic	Symbol	MC6821		MC68A21		MC68B21		Unit	Reference Fig. No.
		Min	Max	Min	Max	Min	Max		
Data Setup Time	t_{PDS}	200	—	135	—	100	—	ns	6
Data Hold Time	t_{PDH}	0	—	0	—	0	—	ns	6
Delay Time, Enable Negative Transition to CA2 Negative Transition	t_{CA2}	—	1.0	—	0.670	—	0.500	μs	3, 7, 8
Delay Time, Enable Negative Transition to CA2 Positive Transition	t_{RS1}	—	1.0	—	0.670	—	0.500	μs	3, 7
Rise and Fall Times for CA1 and CA2 Input Signals	t_r, t_f	—	1.0	—	1.0	—	1.0	μs	8
Delay Time from CA1 Active Transition to CA2 Positive Transition	t_{RS2}	—	2.0	—	1.35	—	1.0	μs	3, 8
Delay Time, Enable Negative Transition to Data Valid	t_{PDW}	—	1.0	—	0.670	—	0.5	μs	3, 9, 10
Delay Time, Enable Negative Transition to CMOS Data Valid PA0-PA7, CA2	t_{CMOS}	—	2.0	—	1.35	—	1.0	μs	4, 9
Delay Time, Enable Positive Transition to CB2 Negative Transition	t_{CB2}	—	1.0	—	0.670	—	0.5	μs	3, 11, 12
Delay Time, Data Valid to CB2 Negative Transition	t_{DC}	20	—	20	—	20	—	ns	3, 10
Delay Time, Enable Positive Transition to CB2 Positive Transition	t_{RS1}	—	1.0	—	0.670	—	0.5	μs	3, 11
Control Output Pulse Width, CA2/CB2	PW_{CT}	500	—	375	—	250	—	ns	3, 11
Rise and Fall Time for CB1 and CB2 Input Signals	t_r, t_f	—	1.0	—	1.0	—	1.0	μs	12
Delay Time, CB1 Active Transition to CB2 Positive Transition	t_{RS2}	—	2.0	—	1.35	—	1.0	μs	3, 12
Interrupt Release Time, \overline{IRQA} and \overline{IRQB}	t_{IR}	—	1.60	—	1.10	—	0.85	μs	5, 14
Interrupt Response Time	t_{RS3}	—	1.0	—	1.0	—	1.0	μs	5, 13
Interrupt Input Pulse Time	PW_I	500	—	500	—	500	—	ns	13
\overline{RESET} Low Time*	t_{RL}	1.0	—	0.66	—	0.5	—	μs	15

*The \overline{RESET} line must be high a minimum of 1.0 μs before addressing the PIA.

FIGURE 2 — BUS TIMING TEST LOADS




FIGURE 3 — TTL EQUIVALENT TEST LOAD




FIGURE 4 — CMOS EQUIVALENT TEST LOAD




FIGURE 5 — NMOS EQUIVALENT TEST LOAD




FIGURE 6 — PERIPHERAL DATA SETUP AND HOLD TIMES
(Read Mode)




FIGURE 8 — CA2 DELAY TIME
(Read Mode; CRA-5=1, CRA-3=CRA-4=0)




FIGURE 7 — CA2 DELAY TIME
(Read Mode; CRA-5=CRA-3=1, CRA-4=0)




FIGURE 9 — PERIPHERAL CMOS DATA DELAY TIMES
(Write Mode; CRA-5=CRA-3=1, CRA-4=0)






FIGURE 10 — PERIPHERAL DATA AND CB2 DELAY TIMES
(Write Mode; CRB-5=CRB-3=1, CRB-4=0)




*CB2 goes low as a result of the positive transition of Enable.

FIGURE 11 — CB2 DELAY TIME
(Write Mode; CRB-5=CRB-3=1, CRB-4=0)




* Assumes part was deselected during the previous E pulse.

FIGURE 12 — CB2 DELAY TIME
(Write Mode; CRB-5=1, CRB-3=CRB-4=0)



* Assumes part was deselected during any previous E pulse.

FIGURE 13 — INTERRUPT PULSE WIDTH AND \overline{IRQ} RESPONSE



* Assumes Interrupt Enable Bits are set.

Note: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.



FIGURE 14 — $\overline{\text{IRQ}}$ RELEASE TIME






FIGURE 15 — $\overline{\text{RESET}}$ LOW TIME



*The $\overline{\text{RESET}}$ line must be a V_{IH} for a minimum of $1.0 \mu\text{s}$ before addressing the PIA.

Note: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

FIGURE 16 — EXPANDED BLOCK DIAGRAM



PIA INTERFACE SIGNALS FOR MPU

The PIA interfaces to the M6800 bus with an 8-bit bidirectional data bus, three chip select lines, two register select lines, two interrupt request lines, a read/write line, an enable line and a reset line. To ensure proper operation with the MC6800, MC6802, or MC6808 microprocessors, VMA should be used as an active part of the address decoding.

Bidirectional Data (D0-D7) — The bidirectional data lines (D0-D7) allow the transfer of data between the MPU and the PIA. The data bus output drivers are three-state devices that remain in the high-impedance (off) state except when the MPU performs a PIA read operation. The read/write line is in the read (high) state when the PIA is selected for a read operation.

Enable (E) — The enable pulse, E, is the only timing signal that is supplied to the PIA. Timing of all other signals is referenced to the leading and trailing edges of the E pulse.

Read/Write (R/ \overline{W}) — This signal is generated by the MPU to control the direction of data transfers on the data bus. A low state on the PIA read/write line enables the input buffers and data is transferred from the MPU to the PIA on the E signal if the device has been selected. A high on the read/write line sets up the PIA for a transfer of data to the bus. The PIA output buffers are enabled when the proper address and the enable pulse E are present.

\overline{RESET} — The active low \overline{RESET} line is used to reset all register bits in the PIA to a logical zero (low). This line can be used as a power-on reset and as a master reset during system operation.

Chip Selects (CS0, CS1, and $\overline{CS2}$) — These three input signals are used to select the PIA. CS0 and CS1 must be high and $\overline{CS2}$ must be low for selection of the device. Data transfers are then performed under the control of the enable and read/write signals. The chip select lines must be stable

for the duration of the E pulse. The device is deselected when any of the chip selects are in the inactive state.

Register Selects (RS0 and RS1) — The two register select lines are used to select the various registers inside the PIA. These two lines are used in conjunction with internal Control Registers to select a particular register that is to be written or read.

The register and chip select lines should be stable for the duration of the E pulse while in the read or write cycle.

Interrupt Request (\overline{IROA} and \overline{IROB}) — The active low Interrupt Request lines (\overline{IROA} and \overline{IROB}) act to interrupt the MPU either directly or through interrupt priority circuitry. These lines are "open drain" (no load device on the chip). This permits all interrupt request lines to be tied together in a wire-OR configuration.

Each Interrupt Request line has two internal interrupt flag bits that can cause the Interrupt Request line to go low. Each flag bit is associated with a particular peripheral interrupt line. Also, four interrupt enable bits are provided in the PIA which may be used to inhibit a particular interrupt from a peripheral device.

Servicing an interrupt by the MPU may be accomplished by a software routine that, on a prioritized basis, sequentially reads and tests the two control registers in each PIA for interrupt flag bits that are set.

The interrupt flags are cleared (zeroed) as a result of an MPU Read Peripheral Data Operation of the corresponding data register. After being cleared, the interrupt flag bit cannot be enabled to be set until the PIA is deselected during an E pulse. The E pulse is used to condition the interrupt control lines (CA1, CA2, CB1, CB2). When these lines are used as interrupt inputs, at least one E pulse must occur from the inactive edge to the active edge of the interrupt input signal to condition the edge sense network. If the interrupt flag has been enabled and the edge sense circuit has been properly conditioned, the interrupt flag will be set on the next active transition of the interrupt input pin.

PIA PERIPHERAL INTERFACE LINES

The PIA provides two 8-bit bidirectional data buses and four interrupt/control lines for interfacing to peripheral devices.

Section A Peripheral Data (PA0-PA7) — Each of the peripheral data lines can be programmed to act as an input or output. This is accomplished by setting a "1" in the corresponding Data Direction Register bit for those lines which are to be outputs. A "0" in a bit of the Data Direction Register causes the corresponding peripheral data line to act as an input. During an MPU Read Peripheral Data Operation, the data on peripheral lines programmed to act as inputs appears directly on the corresponding MPU Data Bus lines. In the input mode, the internal pullup resistor on these lines represents a maximum of 1.5 standard TTL loads.

The data in Output Register A will appear on the data lines that are programmed to be outputs. A logical "1" written into the register will cause a "high" on the corresponding data

line while a "0" results in a "low." Data in Output Register A may be read by an MPU "Read Peripheral Data A" operation when the corresponding lines are programmed as outputs. This data will be read properly if the voltage on the peripheral data lines is greater than 2.0 volts for a logic "1" output and less than 0.8 volt for a logic "0" output. Loading the output lines such that the voltage on these lines does not reach full voltage causes the data transferred into the MPU on a Read operation to differ from that contained in the respective bit of Output Register A.

Section B Peripheral Data (PB0-PB7) — The peripheral data lines in the B Section of the PIA can be programmed to act as either inputs or outputs in a similar manner to PA0-PA7. They have three-state capability, allowing them to enter a high-impedance state when the peripheral data line is used as an input. In addition, data on the peripheral data lines



PB0-PB7 will be read properly from those lines programmed as outputs even if the voltages are below 2.0 volts for a "high" or above 0.8 V for a "low". As outputs, these lines are compatible with standard TTL and may also be used as a source of up to 1 milliampere at 1.5 volts to directly drive the base of a transistor switch.

Interrupt Input (CA1 and CB1) — Peripheral input lines CA1 and CB1 are input only lines that set the interrupt flags of the control registers. The active transition for these signals is also programmed by the two control registers.

Peripheral Control (CA2) — The peripheral control line CA2 can be programmed to act as an interrupt input or as a

peripheral control output. As an output, this line is compatible with standard TTL; as an input the internal pullup resistor on this line represents 1.5 standard TTL loads. The function of this signal line is programmed with Control Register A.

Peripheral Control (CB2) — Peripheral Control line CB2 may also be programmed to act as an interrupt input or peripheral control output. As an input, this line has high input impedance and is compatible with standard TTL. As an output it is compatible with standard TTL and may also be used as a source of up to 1 milliampere at 1.5 volts to directly drive the base of a transistor switch. This line is programmed by Control Register B.

INTERNAL CONTROLS

INITIALIZATION

A **RESET** has the effect of zeroing all PIA registers. This will set PA0-PA7, PB0-PB7, CA2 and CB2 as inputs, and all interrupts disabled. The PIA must be configured during the restart program which follows the reset.

There are six locations within the PIA accessible to the MPU data bus: two Peripheral Registers, two Data Direction Registers, and two Control Registers. Selection of these locations is controlled by the RS0 and RS1 inputs together with bit 2 in the Control Register, as shown in Table 1.

Details of possible configurations of the Data Direction and Control Register are as follows:

TABLE 1 — INTERNAL ADDRESSING

RS1	RS0	Control Register Bit		Location Selected
		CRA-2	CRB-2	
0	0	1	X	Peripheral Register A
0	0	0	X	Data Direction Register A
0	1	X	X	Control Register A
1	0	X	1	Peripheral Register B
1	0	X	0	Data Direction Register B
1	1	X	X	Control Register B

X = Don't Care

PORT A-B HARDWARE CHARACTERISTICS

As shown in Figure 17, the MC6821 has a pair of I/O ports whose characteristics differ greatly. The A side is designed to drive CMOS logic to normal 30% to 70% levels, and incorporates an internal pullup device that remains connected even in the input mode. Because of this, the A side requires more drive current in the input mode than Port B. In contrast, the B side uses a normal three-state NMOS buffer which cannot pullup to CMOS levels without external resistors. The B side can drive extra loads such as Darlington transistors without problem. When the PIA comes out of reset, the A port represents inputs with pullup resistors, whereas the B side (input mode also) will float high or low, depending upon the load connected to it.

Notice the differences between a Port A and Port B read operation when in the output mode. When reading Port A, the actual pin is read, whereas the B side read comes from an output latch, ahead of the actual pin.

CONTROL REGISTERS (CRA and CRB)

The two Control Registers (CRA and CRB) allow the MPU to control the operation of the four peripheral control lines CA1, CA2, CB1, and CB2. In addition they allow the MPU to enable the interrupt lines and monitor the status of the interrupt flags. Bits 0 through 5 of the two registers may be written or read by the MPU when the proper chip select and register select signals are applied. Bits 6 and 7 of the two registers are read only and are modified by external interrupts occurring on control lines CA1, CA2, CB1, or CB2. The format of the control words is shown in Figure 18.

DATA DIRECTION ACCESS CONTROL BIT (CRA-2 and CRB-2)

Bit 2, in each Control Register (CRA and CRB), determines selection of either a Peripheral Output Register or the corresponding Data Direction E Register when the proper register select signals are applied to RS0 and RS1. A "1" in bit 2 allows access of the Peripheral Interface Register, while a "0" causes the Data Direction Register to be addressed.

Interrupt Flags (CRA-6, CRA-7, CRB-6, and CRB-7) — The four interrupt flag bits are set by active transitions of signals on the four Interrupt and Peripheral Control lines when those lines are programmed to be inputs. These bits cannot be set directly from the MPU Data Bus and are reset indirectly by a Read Peripheral Data Operation on the appropriate section.

Control of CA2 and CB2 Peripheral Control Lines (CRA-3, CRA-4, CRA-5, CRB-3, CRB-4, and CRB-5) — Bits 3, 4, and 5 of the two control registers are used to control the CA2 and CB2 Peripheral Control lines. These bits determine if the control lines will be an interrupt input or an output control signal. If bit CRA-5 (CRB-5) is low, CA2 (CB2) is an interrupt input line similar to CA1 (CB1). When CRA-5 (CRB-5) is high, CA2 (CB2) becomes an output signal that may be used to control peripheral data transfers. When in the output mode, CA2 and CB2 have slightly different loading characteristics.



FIGURE 18 — CONTROL WORD FORMAT

Determine Active CA1 (CB1) Transition for Setting Interrupt Flag IRQA(B)1 — (bit 7)

b1 = 0: IRQA(B)1 set by high-to-low transition on CA1 (CB1)
 b1 = 1: IRQA(B)1 set by low-to-high transition on CA1 (CB1).


IRQA(B) 1 Interrupt Flag (bit 7)

Goes high on active transition of CA1 (CB1); Automatically cleared by MPU Read of Output Register A(B). May also be cleared by hardware Reset.

CA1 (CB1) Interrupt Request Enable/Disable

b0=0: Disables IRQA(B) MPU Interrupt by CA1 (CB1) active transition.¹
 b0=1: Enable IRQA(B) MPU Interrupt by CA1 (CB1) active transition.

1. IRQA(B) will occur on next (MPU generated) positive transition of b0 if CA1 (CB1) active transition occurred while interrupt was disabled.



IRQA(B)2 Interrupt Flag (bit 6)

When CA2 (CB2) is an input, IRQA(B) goes high on active transition CA2 (CB2); Automatically cleared by MPU Read of Output Register A(B). May also be cleared by hardware Reset.


CA2 (CB2) Established as Output (b5=1): IRQA(B) 2=0, not affected by CA2 (CB2) transitions.

Determines Whether Data Direction Register Or Output Register is Addressed


b2=0: Data Direction Register selected.
 b2=1: Output Register selected.

CA2 (CB2) Established as Output by b5 = 1


(Note that operation of CA2 and CB2 output functions are not identical)



CA2 (CB2) Established as Input by b5 = 0




PACKAGE DIMENSIONS



L SUFFIX
CERAMIC PACKAGE
CASE 715-04

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	50.29	51.31	1.980	2.020
B	14.94	15.34	0.588	0.604
C	3.05	4.06	0.120	0.160
D	0.38	0.53	0.015	0.021
F	0.76	1.40	0.030	0.055
G	2.54 BSC		0.100 BSC	
H	0.76	1.78	0.030	0.070
J	0.20	0.33	0.008	0.013
K	2.54	4.19	0.100	0.165
L	14.99	15.49	0.590	0.610
M		10°		10°
N	1.02	1.52	0.040	0.060


- NOTES:
- LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIA (AT SEATING PLANE), AT MAX MAT'L CONDITION.
 - DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.



P SUFFIX
PLASTIC PACKAGE
CASE 711-03

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	51.69	52.45	2.035	2.065
B	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24 BSC		0.600 BSC	
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

- NOTES:
- POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
 - DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 - DIMENSION B DOES NOT INCLUDE MOLD FLASH.



S SUFFIX
CERDIP PACKAGE
CASE 734-03

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	51.31	53.24	2.020	2.096
B	12.70	15.49	0.500	0.610
C	4.06	5.84	0.160	0.230
D	0.38	0.56	0.015	0.022
F	1.27	1.65	0.050	0.065
G	2.54 BSC		0.100 BSC	
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	15.24 BSC		0.600 BSC	
M	5°	15°	5°	15°
N	0.51	1.27	0.020	0.050

- NOTES:
- DIMENSION A-IS DATUM.
 - POSITIONAL TOLERANCE FOR LEADS
 $\pm 0.25 (0.010) \text{ T A}$
 - \square IS SEATING PLANE
 - DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 - DIMENSION A AND B INCLUDES MENISCUS.



Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.



MOTOROLA Semiconductor Products Inc.

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.



MOTOROLA

SEMICONDUCTORS

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721

MC6845
(1.0 MHz)

MC6845 ☆ 1
(1.0 MHz)

MC68A45
(1.5 MHz)

MC68A45 ☆ 1
(1.5 MHz)

MC68B45
(2.0 MHz)

MC68B45 ☆ 1
(2.0 MHz)

CRT CONTROLLER (CRTC)

The MC6845 CRT Controller performs the interface between an MPU and a raster-scan CRT display. It is intended for use in MPU-based controllers for CRT terminals in stand-alone or cluster configurations.

The CRTC is optimized for the hardware/software balance required for maximum flexibility. All keyboard functions, reads, writes, cursor movements, and editing are under processor control. The CRTC provides video timing and refresh memory addressing.

- Useful in Monochrome or Color CRT Applications
- Applications Include "Glass-Teletype," Smart, Programmable, Intelligent CRT Terminals; Video Games; Information Displays
- Alphanumeric, Semi-Graphic, and Full-Graphic Capability
- Fully Programmable Via Processor Data Bus. Timing May Be Generated for Almost Any Alphanumeric Screen Format, e.g., 80 x 24, 72 x 64, 132 x 20
- Single +5 V Supply
- M6800 Compatible Bus Interface
- TTL-Compatible Inputs and Outputs
- Start Address Register Provides Hardware Scroll (by Page, Line, or Character)
- Programmable Cursor Register Allows Control of Cursor Format and Blink Rate
- Light Pen Register
- Refresh (Screen) Memory May be Multiplexed Between the CRTC and the MPU Thus Removing the Requirements for Line Buffers or External DMA Devices
- Programmable Interlace or Non-Interlace Scan Modes
- 14-Bit Refresh Address Allows Up to 16K of Refresh Memory for Use in Character or Semi-Graphic Displays
- 5-Bit Row Address Allows Up to 32 Scan-Line Character Blocks
- By Utilizing Both the Refresh Addresses and the Row Addresses, a 512K Address Space is Available for Use in Graphics Systems
- Refresh Addresses are Provided During Retrace, Allowing the CRTC to Provide Row Addresses to Refresh Dynamic RAMs
- Programmable Skew for Cursor and Display Enable (DE)
- Pin Compatible with the MC6835

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC} *	-0.3 to +7.0	V
Input Voltage	V _{in} *	-0.3 to +7.0	V
Operating Temperature Range MC6845, MC68A45, MC68B45 MC6845C, MC68A45C, MC68B45C	T _A	T _L to T _H 0 to 70 -40 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

THERMAL CHARACTERISTICS


Characteristic	Symbol	Value	Rating
Thermal Resistance Plastic Package Cerdip Package Ceramic Package	θ _{JA}	100 60 50	°C/W

*This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.

MOS

(N-CHANNEL, SILICON-GATE)

CRT CONTROLLER (CRTC)



L SUFFIX
CERAMIC PACKAGE
CASE 715



S SUFFIX
CERDIP PACKAGE
CASE 734



P SUFFIX
PLASTIC PACKAGE
CASE 711

☆ = Package Suffix

FIGURE 1 — PIN ASSIGNMENTS





FIGURE 2 – TYPICAL CRT CONTROLLER APPLICATION



RECOMMENDED OPERATING CONDITIONS

Characteristics	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.75	5.0	5.25	V
Input Low Voltage	V _{IL}	-0.3	-	0.8	V
Input High Voltage	V _{IH}	2.0	-	V _{CC}	V

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \tag{1}$$

Where:

T_A ≡ Ambient Temperature, °C

θ_{JA} ≡ Package Thermal Resistance, Junction-to-Ambient, °C/W

P_D ≡ P_{INT} + P_{PORT}

P_{INT} ≡ I_{CC} × V_{CC}, Watts – Chip Internal Power

P_{PORT} ≡ Port Power Dissipation, Watts – User Determined

For most applications P_{PORT} ≪ P_{INT} and can be neglected. P_{PORT} may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between P_D and T_J (if P_{PORT} is neglected) is:

$$P_D = K + (T_J + 273^\circ\text{C}) \tag{2}$$

Solving equations 1 and 2 for K gives:

$$K = P_D \cdot (T_A + 273^\circ\text{C}) + \theta_{JA} \cdot P_D^2 \tag{3}$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A. Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A.



DC ELECTRICAL CHARACTERISTICS ($V_{CC}=5.0\text{ Vdc} \pm 10\%$, $V_{SS}=0$, $T_A=0$ to 70°C unless otherwise noted, see Figures 3-5)


Characteristic	Symbol	Min	Typ	Max	Unit
Input High Voltage	V_{IH}	2.0	—	V_{CC}	V
Input Low Voltage	V_{IL}	-0.3	—	0.8	V
Input Leakage Current	I_{in}	—	0.1	2.5	μA
Three-State ($V_{CC}=5.25\text{ V}$) ($V_{in}=0.4$ to 2.4 V)	ITSI	-10	—	10	μA
Output High Voltage ($I_{Load} = -205\ \mu\text{A}$) ($I_{Load} = -100\ \mu\text{A}$)	D0-D7 Other Outputs	V_{OH}	2.4 3.0	— 3.0	V
Output Low Voltage ($I_{Load} = 1.6\text{ mA}$)		V_{OL}	—	0.3 0.4	V
Internal Power Dissipation (Measured at $T_A=0^\circ\text{C}$)	PINT	—	600	750	mW
Input Capacitance	D0-D7 All Others	C_{in}	— —	12.5 10	pF
Output Capacitance	All Outputs	C_{out}	—	10	pF

BUS TIMING CHARACTERISTICS (See Notes 1 and 2) (Reference Figures 3 and 4)

Ident. Number	Characteristic	Symbol	MC6845		MC68A45		MC68B45		Unit
			MC6845 $\star 1$		MC68A45 $\star 1$		MC68B45 $\star 1$		
			Min	Max	Min	Max	Min	Max	
1	Cycle Time	t_{cyc}	1.0	10	0.67	10	0.5	10	μs
2	Pulse Width, E Low	PWEL	430	9500	280	9500	210	9500	ns
3	Pulse Width, E High	PWEH	450	9500	280	9500	220	9500	ns
4	Clock Rise and Fall Time	t_r, t_f	—	25	—	25	—	20	ns
9	Address Hold Time (RS)	t_{AH}	10	—	10	—	10	—	ns
13	RS Setup Time Before E	t_{AS}	90	—	60	—	40	—	ns
14	R/W and $\overline{\text{CS}}$ Setup Time Before E	t_{CS}	80	—	60	—	40	—	ns
15	R/W and $\overline{\text{CS}}$ Hold Time	t_{CH}	10	—	10	—	10	—	ns
18	Read Data Hold Time	t_{DHR}	20	50*	20	50*	20	50*	ns
21	Write Data Hold Time	t_{DHW}	10	—	10	—	10	—	ns
30	Peripheral Output Data Delay Time	t_{DDR}	—	290	—	180	0	150	ns
31	Peripheral Input Data Setup Time	t_{DSW}	165	—	80	—	60	—	ns

*The data bus output buffers are no longer sourcing or sinking current by t_{DHR} max (high impedance).

FIGURE 3 — MC6845 BUS TIMING



NOTES:

1. Voltage levels shown are $V_L \leq 0.4\text{ V}$, $V_H \geq 2.4\text{ V}$, unless otherwise specified.
2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.



FIGURE 4 – BUS TIMING TEST LOAD






FIGURE 5 – CRTC TIMING CHART



NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts unless otherwise noted.



FIGURE 6 — CRTC-CLK, MA0-MA13, AND LPSTB TIMING



When the CRTC detects the rising edge of LPSTB in this period, the CRTC sets the Refresh Memory Address 'M + 2' into the LIGHT PEN REGISTER.

t_{LPD1} , t_{LPD2} : Period of uncertainty for the Refresh Memory Address.

NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

CRTC TIMING CHARACTERISTICS (Reference Figures 5 and 6)

Characteristic	Symbol	Min	Max	Unit
Minimum Clock Pulse Width, Low	PW_{CL}	160	—	ns
Minimum Clock Pulse Width, High	PW_{CH}	200	—	ns
Clock Frequency	f_c	—	2.5	MHz
Rise and Fall Time for Clock Input	t_{cr} , t_{cf}	—	20	ns
Memory Address Delay Time	t_{MAD}	—	160	ns
Raster Address Delay Time	t_{RAD}	—	160	ns
Display Timing Delay Time	t_{DTD}	—	300	ns
Horizontal Sync Delay Time	t_{HSD}	—	300	ns
Vertical Sync Delay Time	t_{VSD}	—	300	ns
Cursor Display Timing Delay Time	t_{CDD}	—	300	ns
Light Pen Strobe Minimum Pulse Width	PW_{LPH}	100	—	ns
Light Pen Strobe Disable Time	t_{LPD1}	—	120	ns
	t_{LPD2}	—	0	ns

NOTE: The light pen strobe must fall to low level before VS pulse rises.



CRTC INTERFACE SYSTEM DESCRIPTION

The CRT controller generates the signals necessary to interface a digital system to a raster scan CRT display. In this type of display, an electron beam starts in the upper left hand corner, moves quickly across the screen and returns. This action is called a horizontal scan. After each horizontal scan the beam is incrementally moved down in the vertical direction until it has reached the bottom. At this point one frame has been displayed, as the beam has made many horizontal scans and one vertical scan.

Two types of raster scanning are used in CRTs, interlace and non-interlace, shown in Figures 7 and 8. Non-interlace scanning consists of one field per frame. The scan lines in Figure 7 are shown as solid lines and the retrace patterns are indicated by the dotted lines. Increasing the number of frames per second will decrease the flicker. Ordinarily, either a 50 or 60 frame per second refresh rate is used to minimize beating between the CRT and the power line frequency. This prevents the displayed data from weaving.

Interlace scanning is used in broadcast TV and on data monitors where high density or high resolution data must be displayed. Two fields, or vertical scans are made down the screen for each single picture or frame. The first field (even field) starts in the upper left hand corner; the second (odd field) in the upper center. Both fields overlap as shown in Figure 8, thus interlacing the two fields into a single frame.

In order to display the characters on the CRT screen the frames must be continually repeated. The data to be displayed is stored in the refresh (screen) memory by the MPU controlling the data processing system. The data is usually written in ASCII code, so it cannot be directly displayed as characters. A character generator ROM is typically used to convert the ASCII codes into the "dot" pattern for every character.

The most common method of generating characters is to create a matrix of dots "x" dots (columns) wide and "y" dots (rows) high. Each character is created by selectively filling in the dots. As "x" and "y" get larger a more detailed character may be created. Two common dot matrices are 5 x 7 and 7 x 9. Many variations of these standards will allow Chinese, Japanese, or Arabic letters instead of English. Since characters require some space between them, a character block larger than the character is typically used, as shown in Figure 9. The figure also shows the corresponding timing and levels for a video signal that would generate the characters.

Referring to Figure 2, the CRT controller generates the refresh addresses (MA0-MA13), row addresses (RA0-RA4),

and the video timing (vertical sync — VS, horizontal sync — HS, and display enable — DE). Other functions include an internal cursor register which generates a cursor output when its contents compare to the current refresh address. A light pen strobe input signal allows capture of the refresh address in an internal light pen register.

All timing in the CRTC is derived from the CLK input. In alphanumeric terminals, this signal is the character rate. The video rate or "dot" clock is externally divided by high-speed logic (TTL) to generate the CLK input. In alphanumeric terminals, this signal is the character rate. The video rate or "dot" clock is externally divided by high-speed logic (TTL) to generate the CLK signal. The high-speed logic must also generate the timing and control signals necessary for the shift register, latch, and MUX control.

The processor communicates with the CRTC through an 8-bit data bus by reading or writing into the 19 registers.

The refresh memory address is multiplexed between the processor and the CRTC. Data appears on a secondary bus separate from the processor's bus. The secondary data bus concept in no way precludes using the refresh RAM for other purposes. It looks like any other RAM to the processor. A number of approaches are possible for solving contentions for the refresh memory:

1. Processor always gets priority. (Generally, "hash" occurs as MPU and CRTC clocks are not synchronized.)
2. Processor gets priority access anytime, but can be synchronized by an interrupt to perform accesses only during horizontal and vertical retrace times.
3. Synchronize the processor with memory wait cycles (states).
4. Synchronize the processor to the character rate as shown in Figure 10. The M6800 processor family works very well in this configuration as constant cycle lengths are present. This method provides no overhead for the processor as there is never a contention for a memory access. All accesses are transparent.

The present version of the CRTC is being upgraded to improve functionality. This data sheet contains the information describing both the MC6845 (present CRTC) and the MC6845 \star 1 (upgraded CRTC). Complete compatibility between both versions is maintained by programming all register bits, which are undefined/unused, in the MC6845 with zero's.

FIGURE 7 — RASTER SCAN SYSTEM (NON-INTERLACE)





FIGURE 8 — RASTER SCAN SYSTEM (INTERLACE)



————— Even Number Field (First)
 - - - - - Odd Number Field (Second)

FIGURE 9 — CHARACTER DISPLAY ON THE SCREEN AND VIDEO SIGNAL





FIGURE 10 — TRANSPARENT REFRESH MEMORY CONFIGURATION TIMING USING M6800 FAMILY MPU



Where: m, n are integers; t_c is character period

TABLE 1 — CRTC OPERATING MODE

RESET	LPSTB	Operating Mode
0	0	Reset
0	1	Test Mode
1	0	Normal Mode
1	1	Normal Mode

The test mode configures the memory addresses as two independent 7-bit counters to minimize test time.

PIN DESCRIPTION

PROCESSOR INTERFACE

The CRTC interfaces to a processor bus on the bidirectional data bus (D0-D7) using \overline{CS} , RS, E, and R/W for control signals.

Data Bus (D0-D7) — The bidirectional data lines (D0-D7) allow data transfers between the internal CRTC register file and the processor. Data bus output drivers are high-impedance state until the processor performs a CRTC read operation.

Enable (E) — The Enable signal is a high-impedance TTL/MOS compatible input which enables the data bus input/output buffers and clocks data to and from the CRTC. This signal is usually derived from the processor clock. The high-to-low transition is the active edge.

Chip Select (\overline{CS}) — The CS line is a high-impedance TTL/MOS compatible input which selects the CRTC, when low, to read or write to the internal register file. This signal should only be active when there is a valid stable address being decoded from the processor.

Register Select (RS) — The RS line is a high-impedance TTL/MOS compatible input which selects either the address register (RS = "0") or one of the data register (RS = "1") or the internal register file.

Read/Write ($\overline{R/W}$) — The $\overline{R/W}$ line is a high-impedance TTL/MOS compatible input which determines whether the internal register file gets written or read. A write is defined as a low level.

CRT CONTROL

The CRTC provides horizontal sync (HS), vertical sync (VS), and display enable (DE) signals.

NOTE

Care should be exercised when interfacing to CRT monitors, as many monitors claiming to be "TTL compatible" have transistor input circuits which require the CRTC or TTL devices buffering signals from the CRTC/video circuits to exceed the maximum-rated drive currents.

Vertical Sync (VS) and Horizontal Sync (HS) — These TTL-compatible outputs are active high signals which drive the monitor directly or are fed to the video processing circuitry to generate a composite video signal. The VS signal determines the vertical position of the displayed text while the HS signal determines the horizontal position of the displayed text.

Display Enable (DE) — This TTL-compatible output is an active high signal which indicates the CRTC is providing addressing in the active display area.

REFRESH MEMORY/CHARACTER GENERATOR ADDRESSING

The CRTC provides memory addresses (MA0-MA13) to scan the refresh RAM. Row addresses (RA0-RA4) are also provided for use with character generator ROMs. In a graphics system, both the memory addresses and the row addresses would be used to scan the refresh RAM. Both the memory addresses and the row addresses continue to run during vertical retrace thus allowing the CRTC to provide the refresh addresses required to refresh dynamic RAMs.

Refresh Memory Addresses (MA0-MA13) — These 14 outputs are used to refresh the CRT screen with pages of data located within a 16K block of refresh memory. These outputs are capable of driving one standard TTL load and 30 pF.

Row Addresses (RA0-RA4) — These five outputs from the internal row address counter are used to address the character generator ROM. These outputs are capable of driving one standard TTL load and 30 pF.

OTHER PINS

Cursor — This TTL-compatible output indicates a valid cursor address to external video processing logic. It is an active high signal.

Clock (CLK) — The CLK is a TTL/MOS-compatible input used to synchronize all CRT functions except for the processor interface. An external dot counter is used to derive this signal which is usually the character rate in an alphanumeric CRT. The active transition is high-to-low.



Light Pen Strobe (LPSTB) — A low-to-high transition on this high-impedance TTL/MOS-compatible input latches the current Refresh Address in the light pen register. The latching of the refresh address is internally synchronized to the character clock (CLK).

V_{CC}, V_{SS} — These inputs supply +5 Vdc \pm 5% to the CRTC.

RESET — The $\overline{\text{RESET}}$ input is used to reset the CRTC. A low level on the $\overline{\text{RESET}}$ input forces the CRTC into the following state:

- (a) All counters in the CRTC are cleared and the device stops the display operation.
- (b) All the outputs are driven low.

CRTC DESCRIPTION (Figure 11 CRTC Block Diagram)

The CRTC consists of programmable horizontal and vertical timing generators, programmable linear address register, programmable cursor logic, light pen capture register, and control circuitry for interface to a processor bus.

All CRTC timing is derived from CLK, usually the output of an external dot rate counter. Coincidence (CO) circuits continuously compare counter contents to the contents of the programmable register file, R0-R17. For horizontal timing generation, comparisons result in: 1) horizontal sync pulse (HS) of a frequency, position, and width determined by the registers; 2) horizontal display signal of a frequency, position, and duration determined by the registers.

The horizontal counter produces H clock which drives the scan line counter and vertical control. The contents of the Raster Counter are continuously compared to the maximum scan line address register. A coincidence resets the raster counter and clocks the vertical counter.

Comparisons of vertical counter contents and vertical registers result in: 1) vertical sync pulse (VS) of a frequency, width and position determined by the registers; 2) vertical display of a frequency and position determined by the registers.

The vertical control logic has other functions.

1. Generate row selects, RA0-RA4, from the raster count for the corresponding interlace or non-interlace modes.
2. Extend the number of scan lines in the vertical total by the amount programmed in the vertical total adjust register.

The linear address generator is driven by CLK and locates the relative positions of characters in memory with their positions on the screen. Fourteen lines, MA0-MA13, are available for addressing up to four pages of 4K characters, 8 pages of 2K characters, etc. Using the start address register, hardware scrolling through 16K characters is possible. The linear address generator repeats the same sequence of addresses for each scan line of a character row.

The cursor logic determines the cursor location, size, and blink rate on the screen. All are programmable.

The light pen strobe going high causes the current contents of the address counter to be latched in the light pen

(c) The control registers of the CRTC are not affected and remain unchanged.

Functionality of $\overline{\text{RESET}}$ differs from that of other M6800 parts in the following functions:

- (a) The $\overline{\text{RESET}}$ input and the LPSTB input are encoded as shown in Table 1.
- (b) After $\overline{\text{RESET}}$ has gone low and (LPSTB = "0"), MA0-MA13 and RA0-RA4 will be driven low on the falling edge of CLK. $\overline{\text{RESET}}$ must remain low for at least one cycle of the character clock (CLK).
- (c) The CRTC resumes the display operation immediately after the release of $\overline{\text{RESET}}$. DE is not active until after the first VS pulse occurs.

register. The contents of the light pen register are subsequently read by the processor.

Internal CRTC registers are programmed by the processor through the data bus, D0-D7, and the control signals — R/W, $\overline{\text{CS}}$, RS, and E.

REGISTER FILE DESCRIPTIONS

The nineteen registers of the CRTC may be accessed through the data bus. Only two memory locations are required as one location is used as a pointer to address one of the remaining eighteen registers. These eighteen registers control horizontal timing, vertical timing, interlace operation, row address operation, and define the cursor, cursor address, start address, and light pen register. The register addresses and sizes are shown in Table 2.

ADDRESS REGISTER

The address register is a 5-bit write-only register used as an "indirect" or "pointer" register. It contains the address of one of the other eighteen registers. When both RS and $\overline{\text{CS}}$ are low, the address register is selected. When $\overline{\text{CS}}$ is low and RS is high, the register pointed to by the address register is selected.


TIMING REGISTERS R0-R9

Figure 12 shows the visible display area of a typical CRT monitor giving the point of reference for horizontal registers as the left most displayed character position. Horizontal registers are programmed in character clock time units with respect to the reference as shown in Figure 13. The point of reference for the vertical registers is the top character position displayed. Vertical registers are programmed in scan line times with respect to the reference as shown in Figure 14.

Horizontal Total Register (R0) — This 8-bit write-only register determines the horizontal sync (HS) frequency by defining the HS period in character times. It is the total of the displayed characters plus the non-displayed character times (retrace) minus one.



FIGURE 11 — CRTC BLOCK DIAGRAM



Horizontal Displayed Register (R1) — This 8-bit write-only register determines the number of displayed characters per line. Any 8-bit number may be programmed as long as the contents of R0 are greater than the contents of R1.

Horizontal Sync Position Register (R2) — This 8-bit write-only register controls the HS position. The horizontal sync position defines the horizontal sync delay (Front Porch) and the horizontal scan delay (Back Porch). When the programmed value of this register is increased, the display on the CRT screen is shifted to the left. When the programmed value is decreased the display is shifted to the right. Any 8-bit number may be programmed as long as the sum of the contents of R1, R2, and R3 are less than the contents of R0.

Sync Width Register (R3) — This 8-bit write-only register determines the width of the vertical sync (VS) pulse and the horizontal sync (HS) pulse for the MC6845 \star 1 CRT. The vertical sync pulse width is fixed at 16 scan-line times for the MC6845 and the upper four bits of this register are treated as "don't cares."

The MC6845 \star 1 allows control of the VS pulse width for 1-to-16 scan-line times. Programming the upper four bits for 1-to-15 will select pulse widths from 1-to-15 scan-line times. Programming the upper four bits as zeros will select a VS pulse width of 16 scan-line times, allowing compatibility with the MC6845.

For both the MC6845 and the MC6845 \star 1, the HS pulse width may be programmed from 1-to-15 character clock periods thus allowing compatibility with the HS pulse width specifications of many different monitors. If zero is written into this register then no HS is provided.

Horizontal Timing Summary (Figure 13) — The difference between R0 and R1 is the horizontal blanking interval. This interval in the horizontal scan period allows the beam to return (retrace) to the left side of the screen. The retrace time is determined by the monitor's horizontal scan components. Retrace time is less than the horizontal blanking interval. A good rule of thumb is to make the horizontal blanking about 20% of the total horizontal scanning period for a CRT. In inexpensive TV receivers, the beam overscans the display screen so that aging of parts does not result in underscanning. Because of this, the retrace time should be about $\frac{1}{3}$ the horizontal scanning period. The horizontal sync delay, HS pulse width, and horizontal scan delay are typically programmed with a 1:2:2 ratio.

Vertical Total Register (R4) and Vertical Total Adjust Register (R5) — The frequency of VS is determined by both R4 and R5. The calculated number of character line times is usually an integer plus a fraction to get exactly a 50 or 60 Hz vertical refresh rate. The integer number of character line times minus one is programmed in the 7-bit write-only vertical total register (R4). The fraction of character line times is programmed in the 5-bit write-only vertical total adjust register (R5) as a number of scan-line times.

Vertical Displayed Register (R6) — This 7-bit write-only register specifies the number of displayed character rows on the CRT screen, and is programmed in character row times. Any number smaller than the contents of R4 may be programmed into R6.

Vertical Sync Position (R7) — This 7-bit write-only register controls the position of vertical sync with respect to the reference. It is programmed in character row times. The

value programmed in the register is one less than the number of computed character-line times. When the programmed value of this register is increased, the display position of the CRT screen is shifted up. When the programmed value is decreased the display position is shifted down. Any number equal to or less than the vertical total (R4) may be used.

Interlace Mode and Skew Register (R8) — The MC6845 only allows control of the interlace modes as programmed by the low order two bits of this write-only register. The MC6845-1 controls the interlace modes and allows a programmable delay of zero-to-two character clock times for the DE (display enable) and cursor outputs. Table 3 describes operation of the cursor and DE skew bits. Cursor skew is controlled by bits 6 and 7 of R8 while DE skew is controlled by bits 4 and 5. Table 4 shows the interlace modes available to the user. These modes are selected using the two low order bits of this 6-bit write-only register.

In the normal sync mode (non-interlace) only one field is available as shown in Figures 7 and 15a. Each scan line is refreshed at the VS frequency (e.g., 50 or 60 Hz).

Two interlace modes are available as shown in Figures 8, 15b, and 15c. The frame time is divided between even and odd alternating fields. The horizontal and vertical timing relationship (VS delayed by $\frac{1}{2}$ scan line time) results in the displacement of scan lines in the odd field with respect to the even field.

In the interlace sync mode the same information is painted in both fields as shown in Figure 15b. This is a useful mode for filling in a character to enhance readability.

In the interlace sync and video mode, shown in Figure 15c, alternating lines of the character are displayed in the even field and the odd field. This effectively doubles the given bandwidth of the CRT monitor.

Care must be taken when using either interlace mode to avoid an apparent flicker effect. This flicker effect is due to the doubling of the refresh time for all scan lines since each field is displayed alternately and may be minimized with proper monitor design (e.g., longer persistence phosphors).

In addition, there are restrictions on the programming of the CRT registers for interlace operation:


1. For the MC6845:
 - a. The horizontal total register value, R0, must be odd (i.e., an even number of character times).
 - b. For interlace sync and video mode only, the maximum scan-line address, R9, must be odd (i.e., an even number of scan lines).
 - c. For interlace sync and video mode only, the vertical displayed register (R6) must be even. The programmed number Nvd, must be $\frac{1}{2}$ the actual number required. The even numbered scan lines are displayed in the even field and the odd numbered scan lines are displayed in the odd field.
 - d. For interlace sync and video mode only, the cursor start register (R10) and cursor end register (R11) must both be even or both odd depending on which field the cursor is to be displayed in.
2. For the MC6845 \star 1:
 - a. The horizontal total register value, R0, must be odd (i.e., an even number of character times).
 - b. For the interlace sync and video mode only, the vertical displayed register (R6) must be even. The programmed number, Nvd, must be $\frac{1}{2}$ the actual number required.



TABLE 3 — CURSOR AND DE SKEW CONTROL

Value	Skew
00	No Character Skew
01	One Character Skew
10	Two Character Skew
11	Not Available

FIGURE 13 — CRTC HORIZONTAL TIMING



*Timing is shown for first displayed scan row only. See Chart in Figure 16 for other rows. The initial MA is determined by the contents of Start Address Register, R12/R13. Timing is shown for R12/R13=0.


Note 1: Timing values are described in Table 8.





FIGURE 14 - CRTC VERTICAL TIMING

tF = (Nvt + 1) x trc + Nadj x tsl
Field Time



- * N_{ht} must be an odd number for both interlace modes.
- **Initial MA is determined by R12/R13 (Start Address Register), which is zero in this timing example.
- *** N_{sl} must be an odd number for Interlace Sync and Video Mode.

- NOTES:
1. Refer to Figure 8 - The Odd Field is offset $\frac{1}{2}$ horizontal scan time.
 2. Timing values are described in Table 8.
 3. Vertical Sync Pulse width may be programmed from 1 to 16 scan line times for the MC6845 \star 1.