

Card and Disk System Components Reference Manual

This manual contains a description of the complete System/3 Card and Disk Systems. A detailed discussion of operations that can be performed, the instructions and procedures necessary to perform these operations, and any programming factors that must be considered in performing these operations are included.

Preface

This manual is intended as a reference manual for those interested in the operation and characteristics of IBM System/3 Card and Disk Systems. It is assumed that the reader is familiar with programming and with the terminology of data processing. For more information on the IBM 1255 Magnetic Character Reader refer to *IBM 1255 Magnetic Character Reader Components Description*, Order No. GA24-3542. For more information about binary communications concepts, data link operations, transmission codes, message formats, etc., consult IBM Order No. GA27-3004, *General Information—Binary Synchronous Communications*. For a comprehensive listing of IBM teleprocessing publications refer to IBM Order No. GA24-3089, *IBM Tele-Processing Bibliography*.

Second Edition (April 1970)

This edition supersedes and obsoletes Order No. GA21-9103-0. Minor changes have been made throughout the manual, and a new section, "Binary Synchronous Communications Adapter" has been added to the text.

Significant changes to previously-published sections have been denoted by a line to the left of changed or added text. Changed illustrations and added illustrations are denoted by a bullet (●) to the left of the figure caption.

Some illustrations in this manual have a code number in the lower corner. This is a publishing control number and is not related to the subject matter.

Significant changes or additions to the specifications contained in this publication are continually being made. When using this publication in connection with the operation of IBM equipment, check with the local IBM branch office for the latest Technical Newsletters or revisions to the manual.

Requests for copies of IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

Address comments concerning the contents of this publication to IBM Corporation, Product Publications, Department 245, Rochester, Minnesota 55901.

Reference Manual

- Chapter 1. IBM System/3, Card and Disk Systems
- Chapter 2. IBM 5410 Processing Unit
- Chapter 3. System Control Panel
- Chapter 4. IBM 5424 Multi-Function Card Unit (MFCU)
- Chapter 5. IBM 5203 Printer
- Chapter 6. IBM 5444 Disk Storage Drive
- Chapter 7. IBM 5475 Data Entry Keyboard
- Chapter 8. IBM 5471 Printer-Keyboard
- Chapter 9. Serial Input/Output Channel Adapter
- Chapter 10. IBM 1255 Magnetic Character Reader
- Chapter 11. Binary Synchronous Communications Adapter (BSCA)
- Appendix



**IBM System/3
Card and Disk
System Components**

Contents

IBM SYSTEM/3, CARD AND DISK SYSTEMS	1-1	IBM 5424 MULTI-FUNCTION CARD UNIT (MFCU)	4-1
System Configurations	1-1	MFCU I/O Instructions	4-2
System/3 Data	1-1	Test I/O and Branch	4-2
Data Formats	1-3	Load I/O	4-4
Addressing	1-4	Sense I/O	4-5
Instruction Formats	1-5	Start I/O	4-6
Command Instructions	1-5	Card Read Operations	4-7
One-Address Instructions	1-6	IPL Read	4-8
Two-Address Instructions	1-6	Punch Operations	4-8
IBM 5410 PROCESSING UNIT	2-1	Print Operations	4-8
Processing Unit Data Flow	2-1	Combined Operation	4-9
Storage	2-2	Stacker Selection	4-9
Storage Data Register	2-3	Check Conditions	4-9
A and B Registers	2-3	Read Check	4-9
Arithmetic-and-Logical Unit	2-3	Punch Check	4-9
Storage Address Register	2-3	Punch Invalid	4-9
Condition Register	2-3	Print Data Check	4-10
Q Register	2-3	Print Clutch Check	4-10
Op Code Register	2-3	Hopper Check	4-10
Local Storage Registers	2-3	IBM 5203 PRINTER	5-1
Cycles and Phases	2-5	Print Area Restrictions	5-2
Time Sharing	2-6	Dual Feed Carriage Print Considerations	5-2
Interrupt	2-6	Instructions	5-2
Interrupt Priorities	2-6	Start I/O	5-2
Interrupt Operation	2-6	Test I/O and Branch	5-3
Input/Output Facilities	2-7	Advance Program Level	5-4
Channel Organization	2-7	Error Checks	5-6
Device Control	2-7	IBM 5444 DISK STORAGE DRIVE	6-1
Dual Programming Feature	2-7	Disk Organization	6-2
Instructions and Programming Considerations	2-8	Track Format	6-2
Arithmetic Instructions	2-8	Sector Identifier Format and Addressing	6-3
Logical Instructions	2-21	Disk Operating Restrictions	6-4
Halt Instructions	2-25	Disk Operations	6-4
Input/Output Instructions	2-27	Seek	6-4
Dual Programming Instructions	2-29	Read Data	6-5
SYSTEM CONTROL PANEL	3-1	Read Identifier	6-6
Operator Controls	3-2	Read Diagnostic	6-6
Emergency Power Off and Meter Panel	3-2	Read IPL	6-7
(Figure 3-2)	3-2	Verify	6-7
System Controls (Figure 3-3)	3-2	Write Data	6-7
Dual Program Control Panel (Figure 3-4)	3-4	Write Identifier	6-8
File Control Panel (Figure 3-5)	3-4	Scan	6-8
Console Display	3-5	Disk Instructions	6-9
Display Panel (Figure 3-6)	3-5	Start I/O	6-9
CE Controls	3-11	Test I/O and Branch	6-11
CE Panel (Figure 3-9)	3-11	Advance Program Level	6-12
Manual Operation Procedures	3-13	Sense I/O	6-13
Altering Storage Addresses	3-13	Check Conditions and Status	6-14
Altering Storage	3-13	Status Byte 0	6-14
Displaying Storage	3-13	Byte 1	6-15
Displaying Local Storage Registers	3-13	Byte 2	6-15
Stopping at a Particular Address	3-13	Flagging	6-16
Check Conditions	3-14	Track Initialization Procedures	6-17
Processor Checks	3-14	Error Recovery Procedures	6-17
I/O Attention	3-14		
Unit Check	3-14		


IBM 5475 DATA ENTRY KEYBOARD	7-1	Subfeatures of the Communications Adapter	11-2
Principles of Operation	7-1	Station Selection (Special Feature)	11-2
Keys and Switches	7-2	Internal Clock (Special Feature)	11-2
Data Keys	7-4	High-Speed Interface (No-Charge Selective Feature)	11-2
Indicators	7-4	Auto Call (Special Feature)	11-3
Programming Considerations	7-4	Full Transparent Text Mode (Special Feature)	11-3
Instructions	7-5	Local Storage Registers Used by Communications Adapter	11-3
Start I/O	7-5	Stop Address Register	11-3
Test I/O and Branch	7-5	Current Address Register	11-3
Advance Program Level	7-5	Transition Address Register	11-3
Load I/O	7-5	BSCA Terminal Control	11-4
Sense I/O	7-6	Control Characters and Sequences (Figure 11-2)	11-4
		Pad Characters	11-5
IBM 5471 PRINTER-KEYBOARD	8-1	BSCA Synchronization	11-5
Printer Characteristics	8-1	Framing the Message	11-5
Keyboard Characteristics	8-2	Interrupts	11-6
Attachment Characteristics	8-2	Op End Interrupt	11-6
Keyboard Attachment	8-2	ITB Interrupt	11-6
Printer Attachment	8-3	Communications Adapter Instructions	11-7
Instructions	8-3	Start I/O	11-7
Start I/O	8-3	Load I/O	11-9
Load I/O	8-4	Test I/O and Branch	11-9
Sense I/O	8-4	Advance Program Level	11-10
Test I/O and Branch and Advance Program Level	8-4	Sense I/O	11-10
		BSCA Operations	11-12
SERIAL INPUT/OUTPUT CHANNEL ADAPTER	9-1	Enable/Disable BSCA	11-14
SIOC Registers	9-1	Auto Call Operation	11-14
SIOC Operation	9-2	Initialization Sequences	11-14
Instructions	9-2	Transmit and Receive Operation	11-15
Test I/O and Branch	9-2	Disconnect Operation	11-16
Advance Program Level	9-2	Receive Operation	11-17
Load I/O	9-3	Two Second Timeout	11-17
Sense I/O	9-3	Testing and Advancing Program Level	11-17
Start I/O	9-4	Loading the Registers	11-17
Checking	9-6	Sensing	11-17
		Suggested Error Recovery Procedures	11-18
IBM 1255 MAGNETIC CHARACTER READER	10-1	Transmission Statistics	11-18
Operation	10-1	Reception Statistics	11-18
General Programming Requirements	10-1		
Feeding Documents	10-1	APPENDIX A: INSTRUCTION FORMATS	A-1
Retrieving Data From Documents	10-1	APPENDIX B: CODE CONVERSIONS	B-1
Directing the Disposition of Documents	10-2	APPENDIX C: POWERS OF TWO TABLE	C-1
Obtaining Information About the Condition of the Reader	10-2	APPENDIX D: BINARY AND HEXADECIMAL NUMBER NOTATION	D-1
Instructions	10-2	Binary Number Notation	D-1
Start I/O	10-2	Hexadecimal Number System	D-1
Load I/O	10-3	APPENDIX E: HEXADECIMAL-DECIMAL CONVERSION TABLES	E-1
Sense I/O	10-3	APPENDIX F: INSTRUCTION EXAMPLES	F-1
Test I/O and Advance Program Level	10-4	APPENDIX G: TIMING SUMMARY	G-1
Features	10-4	GLOSSARY	H-1
Account Number Checking	10-4	INDEX	X-1
51-Column Sort Feature	10-4		
Dash Symbol Transmission	10-4		
Document Counter	10-4		
BINARY SYNCHRONOUS COMMUNICATIONS ADAPTER (BSCA)	11-1		
Point-to-Point Communications Networks	11-1		
Multipoint Communications Networks	11-1		
Data Rates	11-1		
Data Sets (Modems)	11-1		
Transmission Rate Control	11-1		
Transmission Codes	11-2		

The IBM System/3 (Figure 1-1) extends the use of stored-program data processing to the smaller data processing users. With its high internal speed and new, extended-capacity card, it is possible to perform operations in a single pass of the cards that formerly required two or more passes on various machines. The minimum configuration (processing unit, line printer, and multi-function card unit) provides most of the functions a punched card accounting installation can perform.

SYSTEM CONFIGURATIONS


Figure 1-2 shows the units that make up System/3. Each System/3 card or disk system must have the following:

1. An IBM 5410 Processing Unit. The basic storage size is 8,192 bytes. Additional storage is available as shown in Figure 1-2. Basic storage size for program supported disk system is 12,288 bytes. Included as special features are dual programming, which allows the operation of two independent programs at the same time, and a serial input/output channel.



53299

Figure 1-1. IBM System/3



● Figure 1-2. System/3 Configuration

2. An IBM 5424 Multi-Function Card Unit. This unit provides the combined functions of a card reader, a card punch, an interpreter, a sorter, and a collator.
3. An IBM 5203 Printer. This printer is referred to as the line printer to distinguish it from the printing function of the multi-function card unit. The basic printer prints one hundred 96-character lines per minute with a 48-character chain.

In addition to the preceding units, the disk system requires at least one disk storage drive.

The following units can be included in either the card or disk system as special features:

1. An IBM 5475 Data Entry Keyboard. This keyboard resembles that of the IBM 5496 Data Recorder. It serves as an input device to System/3. This unit excludes the printer-keyboard.
2. An IBM 5471 Printer-KeyBoard. This device combines the facility for entering data from a keyboard with the capacity for printing data on an on-line printer. It can be used as an inquiry station in disk systems. This unit excludes the data entry keyboard.

3. An IBM 1255 Magnetic Character Reader. This unit provides the capability to read magnetic ink characters and sort paper documents. It is attached to the system through the serial I/O channel.
4. An IBM 2074 Binary Synchronous Communications Adapter (BSCA) that enables the system to communicate with other systems or remote terminals over communications facilities.

SYSTEM/3 DATA

Data can be entered into System/3 through the medium of punched cards. The card (Figure 1-3) provides 96 positions for recording data in three tiers of 32 columns each. Each of the four print lines provides 32 positions for printing.




Figure 1-3. System/3 Card

Data Formats

Data is stored in System/3 in extended binary coded decimal interchange code (EBCDIC) using eight bits plus a parity bit for each byte.

Zoned Decimal Format

In zoned decimal format each byte of data is considered to be divided into two groups of four bits each. Bits 0-3 constitute the zone portion and bits 4-7 constitute the digit portion. Figure 1-4 shows the byte as interpreted for zoned decimal format. When data is handled in this format, the zone bits do not participate in any arithmetic operations. The zone bits of the low-order byte are used to indicate the sign of the field for arithmetic operations.




Figure 1-4. Zoned Decimal Format

Binary Format (Logical Data)

Data handled in binary format is treated as an eight-bit binary integer as shown in Figure 1-5. Note that all data in storage looks the same to the processing unit, eight binary bits. Instructions in the processing unit determine whether the data is treated as zoned decimal, graphic characters, or as binary integers.

Parity

In addition to the eight data bits, each byte contains one other bit called a parity bit. This bit is used to maintain an odd number of bits in the byte. Any time a byte is used, it is checked to ensure that it contains an odd number of bits. If an even number of bits is detected, the processing unit stops with a process check.




Figure 1-5. Binary Format

Six-Bit Card Code

Data is stored in the System/3 card in six-bit form. Each of the ninety-six columns in the card can contain one six-bit character, which is converted during input operations to eight-bit extended binary coded decimal interchange code (EBCDIC) format. On output to the punch, EBCDIC is converted to card code. Figure 1-6 shows the card code representation of each character.

Eight-Bit Program Card Code

Six-bit card code limits the number of characters (bit patterns) to sixty-four. The eight-bit bytes used internally in the processing unit allow a maximum of 256 different combinations. The instructions to the system require all of the 256 different combinations. The system provides a method of reading eight bits into storage while using six-bit card code.

Eight-bit code is read by using tier 3 of the card to provide two extra bits for each column in tiers 1 and 2. These bits are designated C and D. For tier 1 columns, the 4 bit of the corresponding tier 3 column serves as the C bit, and the 8 bit serves as the D bit. For tier 2 the 1 bit of the corresponding tier 3 column serves as the C bit, and the 2 bit serves as the D bit. For example, columns 1 and 33 use column 65 for their C and D bits, columns 2 and 34 use column 66, etc. Figure 1-7 shows an example of program card punching. The full card code including the characters that must be punched to obtain eight-bit code are shown in *Appendix B*.




Figure 1-6. System/3 Card Code




Figure 1-7. Program Card Code

ADDRESSING

Byte locations in storage are expressed in binary form and consecutively numbered from hexadecimal 0000 to the upper limit of storage. *Appendix D* explains the binary number system, and *Appendix E* contains the hexadecimal representation for addresses 0000 to 4095. The location of any field or group of bytes is specified by the address of either the *leftmost (high-order, lowest address)* byte or the *rightmost (low-order, highest address)* byte of the field, depending on the instruction.

An address used to refer to main storage can be specified by either of two methods; direct addressing or base-displacement addressing. The type of addressing to be used is specified by bits 0-3 of the first byte of the instruction. These four bits are treated as two groups of two bits each, group 0-1 and group 2-3. Bits 0 and 1 control addressing for operand 1; bits 2 and 3 control addressing for operand 2.

Direct Addressing

When either or both of bit groups 0-1 or 2-3 equals 00, the specified operand uses direct addressing.

When direct addressing is employed, the storage address is taken directly from the instruction. The address in the instruction is two bytes long.

Base-Displacement Addressing

A specified operand uses base-displacement addressing when either or both of the bit groups have *one* bit = 1 and the other bit = 0.

In base-displacement addressing, the contents of the one-byte address in the instruction is added to the contents of a two-byte address in an index register. The index register to be used is determined by the bit of the bit group that is 1. If the low-order bit (bit 1 or bit 3) is 1, index register 1 is used. If the high-order bit of the bit group (bit 0 or bit 2) is 1, index register 2 is used. Both bit groups can use the same index register during the execution of an instruction.

Any one value of an index register allows access to 256 storage positions.

INSTRUCTION FORMATS

System/3 provides three instruction formats of varying length. These instruction formats are distinguished by their ability to address storage. The length of each instruction is determined by the type of addressing being performed.

As Figure 1-8 shows, all instruction formats have two elements in common: the op code and the Q code. Each of these elements is one byte. The op code determines the type of addressing to be performed (and thereby the length of the instruction) and the operation to be performed. The function of the Q byte is determined by the instruction being performed and will be discussed with each individual instruction.

Command Instructions

Command instructions are always three bytes long. In a command instruction the Q code contains the following information, depending on the instruction:

1. Device address and function specification.
2. Jump condition.
3. Halt identifier (tens position).

The command instruction is distinguished by having bits 0-3 of the op code all ones.

Command Instruction

Op Code 1111 1111	Q Byte	Command
0 3 Bits		

One Address Instruction — Base-Displacement Addressing

Op Code 1110 1101 1011 0111 1111	Q Byte	Displacement Operand
0 3 Bits		

One Address Instruction — Direct Addressing

Op Code 0011 1100 1111	Q Byte	(High Order Byte of Address) Operand	(Low Order Byte of Address) Operand
0 3 Bits			

Two Address Instruction — Both Addresses Base-Displacement

Op Code 0101 0110 1001 1010 1111	Q Byte	Operand 1 Displacement	Operand 2 Displacement
0 3 Bits			

Two Address Instruction — Operand 1 Address Direct

Op Code 0001 0010 1111	Q Byte	Operand 1 (High Order Address Byte)	Operand 1 (Low Order Address Byte)	Operand 2 Displacement
0 3 Bits				

Two Address Instruction — Operand 2 Address Direct

Op Code 0100 1000 1111	Q Byte	Operand 1 Displacement	Operand 2 (High Order Address Byte)	Operand 2 (Low Order Address Byte)
0 3 Bits				

Two Address Instruction — Both Addresses Direct

Op Code 0000 1111	Q Byte	Operand 1 (High Order Address Byte)	Operand 1 (Low Order Address Byte)	Operand 2 (High Order Address Byte)	Operand 2 (Low Order Address Byte)
0 3 Bits					

● Figure 1-8. Instruction Formats

One-Address Instructions

One-address instructions can be either three or four bytes long. These instructions are distinguished by having *either* bits 0-1 *or* bits 2-3 of the op code byte both ones. The two bits that are not both one (0 and 1, or 2 and 3) can be 01, 10, or 00. If these bits are 00, addressing is direct and the instruction is four bytes long. If the bits are 01 or 10, addressing is base displacement; the instruction is three bytes long; and index register 1 (01) or index register 2 (10) is used. The Q byte of a one-address instruction can contain:

1. An immediate operand.
2. A mask.
3. A branch condition.
4. A data selection.

Two-Address Instructions

Two-address instructions can be four, five, or six bytes long. This instruction type is distinctive in that *neither* bit group 0-1 *nor* bit group 2-3 of the op code byte are both ones. If all four of bits 0-3 are zero, addressing is direct, and the instruction is six bytes long. If any *one* of bits 0-3 is one, one of the addresses is direct, the other address is base displacement, and the instruction is five bytes long. If one bit from each of the bit groups is one, all addressing is base displacement and the instruction is four bytes long.

The index register to be used in base displacement addressing for either operand is determined by the bit in the bit group that is 1. If the bit group = 01, index register 1 is used; if the bit group = 10, index register 2 is used. Both addresses can use the same index register during one instruction.

The processing unit (Figure 2-1) is the heart of the system. It controls the input of data to the system (by calling for data when required), the output of data from the system, and the operations performed on the data while it is in the system.

1. Op code register.
2. Q register.
3. Condition register.
4. One of the local storage registers (LSRs).
5. Out to an I/O unit.


PROCESSING UNIT DATA FLOW

Figure 2-2 shows the data flow for the basic processing unit. Data is taken from storage through the storage data register (SDR) to the B register. From the B register data enters the arithmetic-and-logical unit (ALU) to be operated on and directed to one of the following units:

The data can also be sent to the SDR to be returned to storage. In certain operations part of the data is returned to storage from the SDR without passing through the B register and ALU.


Data coming into the system enters the A register, passes through ALU, and enters storage through the SDR.

2



53303

Figure 2-1. Processing Unit



● Figure 2-2. Processing Unit Data Flow

Storage

Main storage consists of 8,192; 12,288; 16,384; 24,576; or 32,768 positions of magnetic core storage. Each position has its own distinct address (method of locating the position). Each position can store an eight-bit unit of information and a parity bit called a byte. Coded combinations of bits within a byte can represent alphabetic, numeric, or logical data.

Main storage is used to hold all the data that is to be operated upon, or processed, at a given time. It also holds the instructions, or program, that control the operation of the system. For each individual job performed by the system, certain portions of main storage are assigned to store instructions and certain portions to store data to be processed.

Storage Data Register

This register serves as a place to store data temporarily as it passes between the processing portions of the processing unit and main storage. Data can enter the storage data register from ALU or from main storage. Data can be sent from the storage data register to either the B register or to main storage. The storage data register in an 8,192 storage position CPU holds one byte of data. In every other CPU, the storage data register holds two bytes of data; however, only one of these bytes is addressed during a single CPU cycle.

A and B Registers

The A and B registers serve as temporary storage for data to be processed by the ALU. Each of these registers holds one byte of data and each can be entered from several other units in the data flow.

Arithmetic-and-Logical Unit

The ALU performs all the arithmetic and logical functions for the processing unit. It is capable of decimal add, decimal subtract, binary add, binary subtract, compare logical AND-OR, pass A register, and pass B register functions. All data that is to be moved from any unit in the data flow to any other unit in the data flow (except the storage address register and A and B registers) must pass through the ALU. (Data enters the A and B registers only if it is to pass through ALU.) ALU accepts two bytes of input and produces one byte of output.

Storage Address Register

The storage address register (SAR) holds the address that is to be accessed in main storage. The SAR holds two bytes.

Condition Register

The condition register stores bits that indicate what happened as the result of processing various operations. For example, bits in the condition register can indicate a high, a low, or an equal condition after a compare operation; after an arithmetic operation, bits may indicate that a binary or decimal overflow has occurred. The program can test this register for these conditions.

The various bits of the condition register are assigned names as follows:

<i>Bit</i>	<i>Name</i>
7	Equal
6	Low
5	High
4	Decimal overflow
3	Test false
2	Binary overflow
1	Unassigned
0	Unassigned

The bits are referred to by these names in the remaining sections of this manual.

Q Register

This register accepts the Q byte from the instruction. The Q byte is read from this register to circuitry that controls the operations performed by instructions.

Op Code Register

The op code register holds the op code byte of each instruction taken from storage to enable the control circuitry to perform the desired operation.

Local Storage Registers

The local storage registers are a group of sixteen registers that contain data required for the execution of instructions. Sixteen registers are required for the basic card system. Additional registers are added for disk systems and to accommodate certain special features. These are referred to as feature 1 LSRs and feature 2 LSRs. Each of the local storage registers contains two bytes.

In the following text, these acronyms apply: P1 = program level 1, P2 = program level 2 (which applies only to systems with the dual programming feature), IAR = instruction address register, PSR = program status register, XR = index register, and DAR = data address register.

Pressing the system reset key resets P1 IAR, P1 PSR, and P2 PSR to zero. *Pressing the program load key* resets P1 IAR, P1 PSR, P2 PSR, and the I/O (MFCU or Disk) DAR that was used for the program load function, to zero. *All other IARs, XRs, and I/O LSRs* must be initialized by a load register instruction or a load I/O instruction prior to their use. Fetching the first instruction from storage sets the PSR to condition equal. After the execution of the first instruction, the P1 PSR resets to condition equal unless

the instruction itself has caused some condition other than equal to exist, in which case the P1 PSR sets to the resulting condition.

Instruction Address Register (IAR)

This register contains the address of the instruction bytes as they are addressed. It is increased by one each time an instruction byte is taken from storage. The basic group of registers contains two instruction address registers: the instruction address register for program level 1 (the main program in the basic system, which does not have the dual programming feature installed) and the instruction address register for interrupt level 1 (the interrupt level for the data entry keyboard or the printer-keyboard). In feature 1 there are instruction address registers for: program level 2 (if dual programming feature is installed), interrupt level 0 (if dual programming feature is installed), interrupt level 2 (if BSCA is installed), and interrupt level 4 (if SIOC is installed). When the system reset or program load key is pressed, the IAR register is reset to zero.

Address Recall Register (ARR)

The address recall register is used by certain instructions to store a beginning address for execution of the instruction or the address of the next sequential instruction. As with the instruction address register there are address recall registers for program levels 1 and 2 and for interrupt levels 0, 1, and 4. The address recall register is affected only by branch, decimal, and insert-and-test characters instructions.

After a system reset or program load key is pressed, the values of the ARR and the IAR may have been exchanged, so the value in the ARR should not be used as though it remained constant throughout the system reset or program load operation.

Operand 2 Address Register (AAR)

This register is set during instruction readout from storage and is used to address the various bytes of operand 2. It is updated as each individual byte of operand 2 participates in the execution of the instruction. This register cannot be addressed by the program.

Index Registers (XR1 and XR2)

Two index registers are provided in the base system. These 16-bit registers contain the base address for base-displacement addressing. A second pair of index registers is provided with the dual programming feature.

Program Status Register (PSR)

Separate program status registers are provided for the base system (program level 1 program status register) and for the second program level provided by the dual programming feature (program level 2 program status register). The high-order byte is used as a length count recall register during an interrupt. The low-order byte is used as a condition recall register during an interrupt. Loading this register automatically sets the condition register to the same value.

Operand 1 Address Register (BAR)

This register is set during instruction readout and is used to address the various bytes of operand 1 as they are required by the instruction. This register is updated as each individual byte of operand 1 participates in the instruction. This register cannot be addressed by the program.

MFCU Print Data Address Register (MPTAR)

This register is set to contain the address of the high-order byte of the area of storage that contains the print data for the MFCU.

Line Printer Data Address Register (LPDAR)

This register contains the address of the high-order byte of the area of storage from which data for the line printer is taken.

Line Printer Image Address Register (LPIAR)

This register contains the address of the high-order byte of an area in storage that holds an image of the character order for the line printer chain.

MFCU Punch Data Address Register (MPDAR)

This register contains the address of the high-order byte of the storage area from which data is punched in the MFCU.

Length Count/Data Recall Registers (LCR and DRR)

These two registers occupy one LSR. Each is one byte in size. The length count register stores the length count from two-address instructions. The data recall register is used in two-operand type instructions to hold a byte of one operand while a byte of the other operand is retrieved from storage. These registers are not accessible to the program.

MFCU Read Address Register (MRDAR)

This register contains the address of the high-order byte of the storage area into which data is entered by the MFCU reader.

Disk Control Address Register

This register is available only on disk systems. It holds the address of the high-order byte of a four-byte disk control field.

Serial I/O Channel Address Register (SIAR)

This register is available only when the serial I/O channel special feature is installed. It stores the address of the high-order byte of the field into which or from which serial I/O channel data is transferred.

Disk Data Address Register

This register is available only on disk systems. It stores the address of the high-order byte of the disk data area in storage.

CYCLES AND PHASES

Each operation that the processing unit performs is performed in two phases: instruction phase and execution phase. Some instructions combine the phases so that there is no distinct execution phase.

During the instruction phase, the processing unit retrieves an instruction from storage. The op code byte of the instruction is sent to the op register, the Q byte is sent to the Q register, and the operand addresses are developed and sent to the address LSRs.

During the execution phase, the instruction just retrieved from storage is executed to perform the desired operation. The data contained in the operands is retrieved from storage and examined, moved, or modified as directed by the instruction.

The time interval in which the processing unit reads one byte from storage or writes one byte into storage is known as a cycle. The processing unit must perform at least three cycles for each instruction (3 bytes x 1 cycle per byte). Cycles (accesses to storage) can also be taken by the I/O units.

Storage access cycles are designated by the phase in which they occur, and the type of operations performed in them is as follows:

<i>Cycle</i>	<i>Operation</i>
I-Op	The op code is moved from the storage to the op code register.
I-Q	The Q byte is moved from storage to the Q register.
I-R	Third instruction cycle when the instruction uses no addresses.
I-X1	Establishes the first operand address in BAR when the first operand is addressed by base displacement.
I-H1	Establishes the high-order byte of the first operand address in the high-order byte of the BAR when the first operand is directly addressed.
I-L1	Establishes the low-order byte of the first operand in the low-order byte of the BAR when the first operand is directly addressed.
I-X2	Establishes the second operand address in the AAR when the second operand is addressed by base displacement.
I-H2	Establishes the high-order byte of the second operand address in the high-order byte of AAR when the second operand is directly addressed.
I-L2	Establishes the low-order byte of the second operand address in the low-order byte of the AAR when the second operand is directly addressed.
E-A	Moves a byte of the second operand from storage to the data recall register.
E-B	Moves a byte of the first operand from storage, operates on it, and returns it to storage.
I/O	Moves a byte of data between storage and an input/output unit.

TIME SHARING

System/3 operates in a mode known as time sharing. Time sharing is a mode of operation in which I/O operations are overlapped with processing operations so that processing operations can continue while I/O operations are in process. This is accomplished by allowing I/O units to steal processing unit cycles between processing cycles. The processing unit must check the I/O units to determine when an I/O operation is completed and the input data can be used or the output data can be replaced with the new data.

INTERRUPT

Certain I/O units require special subroutines to handle data entered by them within a limited period of time or for other similar reasons. To provide for these special subroutines, an interrupt system is installed. This interrupt system permits the processing unit to change state as a result of a condition external to the system. External conditions encountered in System/3 originate at an I/O device that has requested special attention by the processing unit. Generally, an interrupt implies that the processing unit must interrupt a current instruction sequence, perform an intervening instruction sequence requested by the interrupting I/O device, and return to the interrupted program.

It is apparent from the nature of an interrupt that a means of retaining the stopping point of an interrupted program and the starting point of an intervening program is an important characteristic. The system provides an instruction address register and an address recall register for each level of interrupt.

Interrupt Priorities


Five levels of interrupt have been implemented in System/3. I/O devices and their interrupt levels, in order of descending priorities, are:

Serial I/O Channel	Level 4
Unassigned	Level 3
BSCA	Level 2
Data Entry Keyboard or Printer Keyboard	Level 1
Dual Programming Control (Interrupt Key)	Level 0

Any level of interrupt can interrupt the main program or any lower level of interrupt.

Interrupt Operation

When an interrupt is acknowledged, at the completion of the instruction in process, the processing unit interrupts execution of further instructions based on the interrupted program's instruction address register and proceeds to execute those instructions designated by the interrupting level's instruction address register. The interrupted instruction address register and address recall register remain intact. The interrupting program is responsible for storing and restoring index registers 1 and 2 and the program status register for the interrupted program. The end of the interrupt routine is signaled by a start I/O instruction telling the interrupting device to reset its interrupt request. Figure 2-3 shows the recommended generalized interrupt routine.



Note: The interrupt instruction address register must be set to the address of (A) or (B) before the first interrupt occurs. The normal operation of the processing unit will leave the interrupt instruction address register at the address of (B) at the end of the interrupt routine.

Figure 2-3. Interrupt Routine

INPUT/OUTPUT FACILITIES

The processing unit acts as a controller for all I/O devices operating over a single I/O attachment interface. The I/O devices time-share the processing unit according to defined priorities established for each device.

The processing unit communicates with the I/O devices via an interface called the Input/Output Channel. The I/O channel consists of:

1. A set of signal lines that carry information to and from the processing unit.
2. Logic to establish cycle steal and interrupt priorities and to translate card code data into EBCDIC and EBCDIC to card code.

Channel Organization

The channel serves as a data and instruction path between the processing unit and the I/O attachment circuits of the attached I/O devices. The device I/O attachments are integral with the processing unit. All I/O attachments are connected to the same set of signal lines in the channel. Thus, the recognition of its own address by a device is the only indication a device has that its services are required.

Device Control

The following instructions control I/O devices:

1. Start I/O.
2. Load I/O.
3. Sense I/O.
4. Test I/O and Branch.
5. Advance Program Level.

Each of these instructions carries within itself the address of the device that is to perform the operation and the exact operation to be performed. The individual formats of these instructions will be discussed in the chapters dealing with the individual I/O devices.

The interrupt mode was discussed earlier in this chapter. The second mode of operation is the cycle steal mode. In this mode of operation the I/O device is started by a start I/O instruction, then is left to perform its operations until storage is required by those operations. When storage is needed, the I/O device is allowed to steal one or more cycles from other processing unit operations in order to store or retrieve from storage the necessary data. The processing unit then continues to perform other operations until the I/O unit requires storage cycles again.

DUAL PROGRAMMING FEATURE

The dual programming feature provides the system with the capability to execute two independent programs on a time-sharing basis. This feature allows the processing unit to transfer to a different program when the current program must wait for completion of an I/O operation. This uses the high performance capabilities of the processing unit rather than forcing it to wait for completion of the execution by active I/O devices.

The dual programming feature is program supported only on disk systems with 12,288 or more bytes of main storage. The feature allows two independent object programs to reside in storage simultaneously.

The transfer from one program level to the other is called program level advance. Program level advance can be either automatic or program controlled. Unlike interrupt, program level advance does not require that index registers 1 and 2 and the program status register be stored, because separate index registers, instruction registers, address recall registers, and program status registers are provided for each program level.

An automatic program level advance occurs when:

1. Operation on one program level is instructed to halt.
2. An I/O device is instructed to operate when the device requires operator attention.
3. An I/O device is instructed to operate when the device is already performing an operation.

A program controlled program level advance is accomplished by issuing an instruction.

Program Note: After a system reset, a program level advance from program level 1 to program level 2 will initialize the condition register to the high condition.

Because one program can finish operating before the other, and thus require a new program to be entered while one of the old programs is running, it is the responsibility of the supervising program to ensure that the two programs do not use the same I/O devices or overlapping storage areas.

**INSTRUCTIONS AND PROGRAMMING
 CONSIDERATIONS**

Because the instruction format is so variable and the length of the instruction is determined by the high-order hex digit of the op code byte, the following conventions will be used in discussing the instructions:

1. A high-order digit of X in the op code designates a two-address type of instruction. The actual high-order hex digit of the op code can be any of: 0, 1, 2, 4, 5, 6, 8, 9, or A.
2. A high-order digit of Y in the op code designates a one-address instruction using operand 1 addressing. The actual high-order hex digit of the op code can be 3, 7, or B.
3. A high-order op code digit of Z designates a one-address instruction using operand 2 addressing. The actual high-order hex digit in the op code can be C, D, or E.
4. A high-order op code digit of F designates a command type instruction and is the true high-order hex digit of that op code.
5. Op codes are expressed in hexadecimal notation. Q codes may be expressed in either hexadecimal or binary notation or may have symbols to indicate the significance of the individual bits or groups of bits of the Q byte.
6. Minimum length of the instruction will be shown in solid blocks; maximum and intermediate lengths will be indicated by dotted blocks attached to the minimum length blocks.
7. The following abbreviations will be used in the instruction timing formulas:

N = Instruction length in bytes.

L1 = Number of bytes by which the length of the first operand exceeds the length of the second operand.

L2 = 1 less than the number of bytes in the second operand.


L = Length of the operands when the length of operand 1 must equal the length of operand 2.

R = Length of operand 1 when recomplementing is necessary.

Arithmetic Instructions

Zero and Add Zoned

Mnemonic: ZAZ



Operation: The second operand is placed byte by byte in the first operand. Extra high-order zeros are inserted into those positions by which the first operand exceeds the second in length. The zone bits in each byte of the result except the rightmost are set to all ones. The zone bits of the rightmost byte of the first operand are set to all ones if the result is positive or zero. If the result is negative, the zone bits of the rightmost byte are set to 1101. The operands are addressed by their rightmost bytes. Zero results are positive.

The first and second operand fields may overlap when the rightmost byte of the first operand is coincident with or to the right of the rightmost byte of the second operand.

The Q byte designates the length of the two operands. L2 is 1 less than the number of bytes in the second operand. L1 is the number of bytes by which the length of the first operand exceeds the length of the second operand. L1 and L2 are expressed in binary notation. The maximum length of operand 2 is 16 bytes. The maximum length of operand 1 is 31 bytes.





The second operand remains unchanged unless the fields overlap. No check is made for valid decimal digits in either operand.

Resulting Condition Register Settings:


Equal	Result is zero.
Low	Result is negative.
High	Result is positive.
Decimal Overflow	Not affected.
Test False	Not affected.
Binary Overflow	Not affected.

Instruction Timing: Time in microseconds = 1.52 (N + L1 + L2) + 1.52 (R).


Example:



Condition Register Before Operation




Condition Register After Operation



Next Instruction Address: Next Sequential Instruction

Add Zoned Decimal

Mnemonic: AZ



Operation: The second operand is added algebraically to the first operand, byte by byte, and the result is stored in the first operand. The operands are addressed by their rightmost bytes. The zone bits of all except the rightmost byte of operand 1 are set to all ones. The zone bits of the rightmost byte are set to all ones if the result is positive or zero. If the result is negative, the zone bits of the rightmost byte of operand 1 are set to 1101.

The Q byte specifies the length of the operands. L2 is 1 less than the length in bytes of the second operand. L1 is the number of bytes by which the length of the first operand exceeds the length of the second operand. The maximum length of operand 2 is 16 bytes. The maximum length of operand 1 is 31 bytes.

The first and second operand fields may overlap if the rightmost byte of the first operand is coincident with or to the right of the rightmost byte of the second operand.

The second operand remains unchanged unless the fields overlap.

No check is made for valid decimal digits in either operand.

2





Resulting Condition Register Settings:

Equal	Result is zero.
Low	Result is negative.
High	Result is positive.
Decimal Overflow	Carry occurred from the high-order position of operand 1.
Test False	Not affected.
Binary Overflow	Not affected.

Program Note: The decimal overflow condition code is reset only by machine reset or by testing decimal overflow with a branch-on-condition or jump-on-condition instruction.

Instruction Timing: Time in microseconds = 1.52 (N + L1 + L2) + 1.52 (R).


Example:



Next Instruction Address: Next Sequential Instruction

Subtract Zoned Decimal

Mnemonic: SZ



Operation: Operand 2 is subtracted algebraically from operand 1, byte by byte, and the result is placed in operand 1. The operands are addressed by their rightmost bytes. The zone bits of all except the rightmost byte of operand 1 are set to all ones. The zone bits of the rightmost byte of operand 1 are set to all ones if the result is positive or zero. If the result is negative, the zone bits of the rightmost byte of operand 1 are set to 1101.

The Q byte specifies the length of the operands. L2 is 1 less than the number of bytes in the second operand. L1 is the number of bytes by which operand 1 exceeds the length of operand 2. The maximum length of operand 2 is 16 bytes. The maximum length of operand 1 is 31 bytes.

The first and second operand fields may overlap if the rightmost byte of the first operand is coincident with or to the right of the rightmost byte of the second operand.

The second operand remains unchanged unless the fields overlap.

No check is made for valid decimal digits in either field.

Resulting Condition Register Settings:

Equal	Result is zero.
Low	Result is negative.
High	Result is positive.
Decimal Overflow	Carry occurred from the high-order position of operand 1.
Test False	Not affected.
Binary Overflow	Not affected.

Program Note: The decimal overflow condition code is reset only by machine reset or by testing decimal overflow with a branch-on-condition or jump-on-condition instruction.

Instruction Timing: Time in microseconds = 1.52 (N + L1 + L2) + 1.52 (R).

Example:

Instruction

07	22	00	10	00	20
----	----	----	----	----	----

Operand 1 Before Operation

F7	F6	F3	F6	F9
000C	000D	000E	000F	0010 (Addresses)

Operand 2

F4	F2	F5
001E	001F	0020 (Addresses)

Operand 1 After Operation

F7	F5	F9	F4	F4
000C	000D	000E	000F	0010

Condition Register Before Operation

00000000
0 Bits 7

Condition Register After Operation

00000100
0 Bits 7

Next Instruction Address: Next Sequential Instruction

Add Logical Characters

Mnemonic: ALC

Op Code Q Byte Operand Addresses (2 to 4 Bytes)

XE	L				
----	---	--	--	--	--

Operation: The unsigned binary number contained in the bytes of operand 2 is added to the unsigned binary number contained in the bytes of operand 1. The result is stored in operand 1. The operands are addressed by their rightmost bytes.

The Q byte specifies the length of the operands. L is 1 less than the length in bytes of either operand. Both operands must be the same length. The maximum length of the operands is 256 (1 + hex FF) bytes.

The operands may overlap if the rightmost byte of operand 1 is coincident with or to the right of the rightmost byte of operand 2.

Operand 2 is not changed unless it overlaps operand 1.





Resulting Condition Register Settings:

Equal	Result is zero.
Low	No carry occurred out of the high-order byte and the result is not zero.
High	Carry occurred out of the high-order byte and the result is not zero.
Decimal Overflow Test False	Not affected.
Binary Overflow	Carry occurred out of the high-order byte.

Program Note: Binary overflow bit is reset during the instruction phase of this operation.

Instruction Timing: Time in microseconds = 1.52 (N + 2L).


Example:



Next Instruction Address: Next Sequential Instruction

Subtract Logical Characters

Mnemonic: SLC



Operation: The unsigned binary number contained in the bytes of the second operand is subtracted from the unsigned binary number contained in the bytes of the first operand. The result is stored in the first operand. The operands are addressed by their rightmost bytes. If the second operand is larger than the first operand, the answer is developed as though the first operand had an additional high-order binary digit. The result can never be negative. For example:

First operand	0110 1101
Second operand	<u>0111 1110</u>
Result	1110 1111

The Q byte specifies the length in bytes of the operands. L is one less than the length of either operand. Both operands must be the same length. The maximum length of the operands is 256 bytes (1 + hex FF).

The operands can overlap if the rightmost byte of operand 1 is coincident with or to the right of the rightmost byte of operand 2.


The second operand is not changed unless the operands overlap.

Resulting Condition Register Settings:


Equal	Result is zero.
Low	First operand is smaller than second operand.
High	First operand is greater than second operand.
Decimal Overflow	Not affected.
Test False	Not affected.
Binary Overflow	Not affected.

Instruction Timing: Time in microseconds = 1.52 (N + 2L).


Example:




Operand 1 Before Operation




Operand 2




Operand 1 After Operation



Condition Register Before Operation




Condition Register After Operation



Next Instruction Address: Next Sequential Instruction

Add to Register

Mnemonic: A



Operation: The unsigned binary number contained in the two-byte field addressed by the operand address is added to the contents of the two-byte register selected by the Q code. The result replaces the contents of the register. The operand is addressed by its rightmost byte and is not changed by the operation.

The Q code selects the register to be modified. The high-order bit (bit 0) of the Q code determines which of two groups of registers will be modified. The remaining bits of the Q code determine which specific register within the group will be modified.

If bit 0 of the Q code is 0, the remaining bits cause modification of the registers as follows:

Bit	Register
1	Program level 2 instruction address register.
2	Program level 1 instruction address register.
3	Instruction address register in use when the add-to-register instruction is executed.
4	Address recall register.
5	Program status register.
6	Index register 2.
7	Index register 1.

If the high-order bit of the Q code is 1, the selected group is the five instruction address registers for the five interrupt levels. The instruction address registers are selected by the remaining bits as follows:

Bit	Interrupt Level
None	Interrupt level 0.
1	Interrupt level 1.
2	Interrupt level 2.
3	Interrupt level 3.
4	Interrupt level 4.

This instruction must not be used to add to more than one register at a time. The result of attempting to add to two registers simultaneously can be either incorrect parity or incorrect results in the registers.

Resulting Condition Register Settings:

Equal	Result is zero.
Low	No carry occurred from the high-order byte and the result is not zero.
High	Carry occurred from the high-order byte and the result is not zero.
Decimal Overflow	Not affected.
Test False	Not affected.
Binary Overflow	Carry occurred from the high-order byte.


Program Note: Even though this instruction can modify the program status register, the contents of the condition register will be placed in the low-order byte of the program status register during I-phase of the next instruction.

The binary overflow bit in the condition register is turned off during I-phase of this instruction.


Instruction Timing: Time in microseconds = 1.52 (N + 2).

Example:



Instruction




Operand 1



Index Register 2




Condition Register After Operation



Data Handling Instructions

Move Hex Character

Mnemonic: MVX



Operation: The numeric (low-order four bits) portion or the zone (high-order four bits) portion of the single-byte second operand is placed in the numeric portion or zone portion of the single-byte first operand. The second operand is not changed unless both operands address the same byte.

The Q code specifies which portion of each operand is to be used in the operation.

Hex Value of Q Code	Operand 2		Operand 1
00	Zone	to	Zone
01	Numeric	to	Zone
02	Zone	to	Numeric
03	Numeric	to	Numeric


The high-order six bits of the Q byte should be all zeros.

Resulting Condition Register Settings: The condition register is not affected by this instruction.

Instruction Timing: Time in microseconds = 1.52 (N + 2).


Example:

Instruction




Index Register 1 = 2B15
Index Register 2 = 1F20


Operand 1 Before Operation



Operand 2




Operand 1 After Operation



Move Characters

Mnemonic: MVC



Operation: The second operand is placed byte by byte in the first operand location. The operands are addressed by their rightmost bytes. One character can be propagated through an entire field by setting the operand 1 address one byte to the left of the operand 2 address. Operand 2 is not changed unless the fields are overlapped.

The Q code specifies the length of the operands. L is one less than the length in bytes of either operand. Both operands must be the same length. The maximum length of the operands is 256 bytes.

Resulting Condition Register Settings: This instruction does not affect the condition register.

Instruction Timing: Time in microseconds = 1.52 (N + 2L).

Example:

Instruction

0C	05	1A	06	2B	5A
----	----	----	----	----	----

Operand 1 Before Operation

D1	C1	D4	C5	E2	40
1A01	1A02	1A03	1A04	1A05	1A06

Addresses

Operand 2

D9	D6	C2	C5	D9	E3
2B55	2B56	2B57	2B58	2B59	2B5A


Addresses

Operand 1 After Operation

D9	D6	C2	C5	D9	E3
1A01	1A02	1A03	1A04	1A05	1A06

Edit

Mnemonic: ED



Operation: The decimal numeric characters in the second operand replace the bytes containing hex 20 in the edit pattern contained in the first operand. All characters other than hex 20 in the edit pattern remain unchanged. The zone bits of all the replaced characters are set to all ones. The result of the edit operation occupies the first operand. The second operand is not changed. The operands are addressed by their rightmost bytes. The operands cannot be overlapped.

The Q byte specifies the length of operand 1. L1 is one less than the length in bytes of operand 1. Operand 2 contains the same number of bytes as operand 1 contains hexadecimal 20s.

Resulting Condition Register Settings:

Equal	Second operand is zero.
Low	Second operand is negative.
High	Second operand is positive.
Decimal Overflow	Not affected.
Test False	Not affected.
Binary Overflow	Not affected.

Instruction Timing: Time in microseconds = 1.52 (N + L1 + L2).

Example:

Instruction

0A	0A	00	BF	00	07
----	----	----	----	----	----

Operand 1 Before Operation

\$	20	,	20	20	20	.	20	20	X	*
00B5	00B6	00B7	00B8	00B9	00BA	00BB	00BC	00BD	00BE	00BF

Operand 2

0	1	0	8	0	R
0002	0003	0004	0005	0006	0007

Note: "R" represents "-9"

Operand 1 After Operation

\$	0	,	1	0	8	.	0	9	X	*
00B5	00B6	00B7	00B8	00B9	00BA	00BB	00BC	00BD	00BE	00BF

Location 00BD contains a 9 because the zone bits of all replaced characters (zeros) in the edit pattern are set to all ones.

Condition Code

00000010
0 7

Bits

Insert and Test Characters

Mnemonic: ITC

Op Code	Q Byte	Operand Addresses (2 to 4 Bytes)			
XB	L1				


Operation: The single character at the second operand address replaces all the characters in the first operand to the left of the first significant digit. Only the digits 1 through 9 are significant. The first operand is addressed by the left-most byte that can contain a character that should be replaced. (For example, if the high-order byte of the field for the first operand contains a \$, the first operand address is the address of the byte to the right of the dollar sign.) The operation proceeds from left to right. Filling operand 1 with the character from operand 2 or encountering a significant digit in operand 1 ends the operation.

The Q byte specifies the length in bytes of operand 1. L1 is one less than the number of bytes in operand 1 from the first byte addressed to the end of the field. The second operand is a single byte.

Move Logical Immediate

Mnemonic: MVI

At the end of this operation, the address of the first significant digit is placed in the address recall register. If no significant digit is found, the address of the byte to the right of the first operand is placed in the address recall register. The address recall register will be changed again only by a decimal, branch, insert and test characters, or test I/O instruction.



Resulting Condition Register Settings: This instruction does not affect the condition register.

Operation: The data contained in the Q byte of the instruction is moved into the byte located at the operand address.

Instruction Timing: Maximum time in microseconds = 1.52 (N + 1 + L1).

Resulting Condition Register Settings: This instruction does not affect the condition register.

Example:

Instruction Timing: Time in microseconds = 1.52 (N + 1).

Instruction

0B	09	00	B6	00	10
----	----	----	----	----	----

Operand 1 Before Operation

\$	0	,	1	0	8	.	0	9	⌘	*
00B5	00B6	00B7	00B8	00B9	00BA	00BB	00BC	00BD	00BE	00BF

Operand 2

*
0010

Operand 1 After Operation

\$	*	*	1	0	8	.	0	9	⌘	*
00B5	00B6	00B7	00B8	00B9	00BA	00BB	00BC	00BD	00BE	00BF

Note that address 00B5 was not included in the first operand.

Example:

Instruction

3C	AF	2F	CB
----	----	----	----

Operand Before Operation

00

2FCB

Operand After Operation

AF

2FCB

Example:

Instruction

3A	01011010	00	20
----	----------	----	----

Operand Before Operation

00001100

Operand After Operation

01011110

Set Bits On Masked

Mnemonic: SBN

Op Code Q Byte Operand Address

YA	M		
----	---	--	--

Operation: The byte of data contained in the mask (M) is used to set to one the corresponding bits in the byte located at the operand address. Any bits in the operand that are already set to one remain set to one. A mask bit = one indicates that the corresponding operand bit is to be set to one. A mask bit = zero indicates that the corresponding operand bit is to remain unchanged.

Resulting Condition Register Settings: This instruction does not affect the condition register.

Instruction Timing: Time in microseconds = 1.52 (N + 1).

Set Bits Off Masked

Mnemonic: SBF

Op Code Q Byte Operand Address

YB	M		
----	---	--	--

Operation: The byte of data contained in the Q byte (M) is used to set to zero the corresponding bits of the byte located at the operand address. Any bits in the operand that are already set to zero remain zero. A mask bit = one indicates that the corresponding operand bit is to be set to zero. A mask bit = zero indicates that the corresponding operand bit is to remain unchanged.

Resulting Condition Register Settings: This instruction does not affect the condition register.

Instruction Timing: Time in microseconds = 1.52 (N + 1).

Example:

Instruction

3B	10000001	00	30
----	----------	----	----

Operand Before Operation

01111001

0030

Operand After Operation

01111000

0030

Store Register

Mnemonic: ST

Op Code	Q Byte	Operand Address
Y4	Q	

Operation: The contents of the two-byte register specified by the Q code are placed in the two-byte field addressed by the operand address. The operand is addressed by its right-most byte.

The Q byte specifies the register to be stored. The high-order bit of the Q byte, bit 0, specifies which of two groups of registers is to be addressed, and the low-order bit specifies which register within each group is to be stored.

If the high-order bit is zero, the selected group consists of the following seven local storage registers, each represented by a single bit.

Bit Register

- | | |
|---|---|
| 1 | Program level 2 instruction address register. |
| 2 | Program level 1 instruction address register. |
| 3 | Instruction address register in use when the store register instruction is executed. |
| 4 | Address recall register. |
| 5 | Program status register. The high-order byte of this register is the length count recall register and has no program significance. The low-order byte is the image of the condition register. |
| 6 | Index register 2. |
| 7 | Index register 1. |

If the high-order bit of the Q code is one, the interrupt instruction address registers are selected as follows:

Bit Interrupt Level

- | | |
|------|--------------------|
| None | Interrupt level 0. |
| 1 | Interrupt level 1. |
| 2 | Interrupt level 2. |
| 3 | Interrupt level 3. |
| 4 | Interrupt level 4. |

Program Note: This instruction must not be used to store more than one register at a time. The attempt to store more than one register at a time can result in either incorrect parity and a parity check or in the registers containing incorrect data at the end of the operation.

Resulting Condition Register Settings: This instruction does not affect the condition register.

Instruction Timing: Time in microseconds = 1.52 (N + 2).

Example:

Instruction

34	00001000	B2	BB
----	----------	----	----

Address Recall Register

0A	CD
----	----

Operand Before Operation


2F	C2
B2BA	B2BB

Operand After Operation

0A	CD
B2BA	B2BB

Load Register

Mnemonic: L



Operation: The contents of the two-byte field addressed by the operand address are placed in the local storage register specified by the Q byte. The operand is addressed by its rightmost byte. The operand is not changed.

The Q byte specifies the register to be loaded. The high-order bit, bit 0, of the Q byte specifies which of two groups of registers is to be loaded.

If the high-order bit of the Q byte is zero, the selected group consists of the following seven local storage registers, each represented by a single bit.

Bit	Register
1	Program level 2 instruction address register.
2	Program level 1 instruction address register.
3	Instruction address register in use when the load register instruction is executed.
4	Address recall register.
5	Program status register. The high-order byte of this register is the length count recall register and has no program significance. The low-order byte of this register holds a condition code and is loaded under special conditions described in the programming notes for this instruction.
6	Index register 2.
7	Index register 1.

If the high-order bit of the Q byte is one, the interrupt instruction address registers are selected as follows:

Bit	Interrupt Level
None	Interrupt level 0.
1	Interrupt level 1.
2	Interrupt level 2.
3	Interrupt level 3.
4	Interrupt level 4.

Program Notes:

1. This instruction must not be used to load more than one register at a time. The attempt to load more than one register can result in incorrect register contents.
2. When the program status register is selected, the contents of the low-order byte of the operand have the following significance:

Bit 7 = 1: Set equal condition.

Bit 6 = 1: Set low condition if bit 7 = 0.

Bit 6 = 0: Set high condition if bit 7 = 0.

Bit 4 = 1: Set decimal overflow condition.

Bit 3 = 1: Set test false condition.

Bit 2 = 1: Set binary overflow condition.

When bit 7 of the operand = 0, bit 5 of the low-order byte of the program status register is set to 1 when bit 6 of the operand = 0 and set to 0 when bit 6 of the operand = 1. Bits 0, 1, and 5 of the operand are ignored. The condition register is set at the same time as the program status register under these same controls.

3. If program level 1 has been halted and this instruction is used by an interrupt routine to load program level 1 instruction address register, program level 1 will be reset from the halt state and will proceed after all interrupts and I/O cycle steals have been serviced. The program level 1 halt indicators will be turned off. If the dual-programming feature is installed and this instruction is used in either program level or in an interrupt routine to load the instruction address register for a halted program level, that program level will be reset from the halt state and will proceed according to normal priority. The halt indicators for that program level will be turned off.

Resulting Condition Register Settings: This instruction does not affect the condition register setting unless the program status register is the register being loaded.

Instruction Timing: Time in microseconds = 1.52 (N + 2).

Example:

Instruction			
35	00000100	00	11

Operand	
00000000	00000000
0010	0011

Program Status Register Before Operation	
00001100	00110001

Program Status Register After Operation	
00000000	00000100

Condition Register After Operation
00000100

Load Address

Mnemonic: LA

Op Code	Q Byte	Operand
Z2	Q	

Operation: If the instruction is in the 4-byte format (op code C2), the 2-byte operand is taken from the instruction stream and loaded into the register specified by the Q byte.

If the instruction is in the 3-byte format (op code D2 or E2), the 1-byte operand is taken from the instruction stream and added to the contents of the index register specified by the op code. The result of this addition is loaded into the register specified by the Q byte.

Only index registers can be loaded with this instruction. Bits 6 and 7 of the Q code specify which index register to load as follows:

Bit	Register
6	Index register 2.
7	Index register 1.

Program Note: This instruction must not be used to load both index registers at the same time. The attempt to load both registers can result in incorrect data in the registers.

Resulting Condition Register Settings: This instruction does not affect the condition register.

Instruction Timing: Time in microseconds = 1.52 (N).

Example:

Instruction		
D2	02	05

Index Register 1	
BA	15

Index Register 2 After Operation	
BA	1A

Logical Instructions

Compare Logical Characters

Mnemonic: CLC

Op Code	Q Byte	Operand Addresses (2 to 4 Bytes)	
XD	L		

Operation: The first operand is compared with the second operand, byte by byte, and the condition register is set according to the result of the comparison. Each operand is treated as a binary quantity. The operands are addressed by their rightmost bytes. Neither operand is changed as a result of this operation.

The Q byte specifies the length of the operands. L is one less than the length in bytes of either operand. Both operands are the same length.

Resulting Condition Register Settings:


Equal	Operands are equal.
Low	First operand is smaller than the second operand.
High	First operand is greater than the second operand.
Decimal Overflow	Not affected.
Test False	Not affected.
Binary Overflow	Not affected.

Resulting Condition Register Settings:

Equal	Operands are equal.
Low	Storage operand is smaller than the immediate operand.
High	Storage operand is greater than the immediate operand.
Decimal Overflow	Not affected.
Test False	Not affected.
Binary Overflow	Not affected.


Instruction Timing: Time in microseconds = 1.52 (N + 2L).

Example:




Instruction Timing: Time in microseconds = 1.52 (N + 1).

Example:



Compare Logical Immediate


Mnemonic: CLI



Operation: The binary immediate operand contained in the Q byte is compared with the binary operand in storage located at the operand address. The result sets the condition register. Neither operand is changed as a result of this operation.

Test Bits On Masked

Mnemonic: TBN



Operation: The bits of the storage operand located at the operand address are tested for bit = 1 as defined by the mask contained in the Q byte. A mask bit = 1 indicates that the corresponding storage operand bit is to be tested; a mask bit = 0 indicates that the corresponding storage operand bit is to be ignored. The result of the test controls setting of the condition register. The storage operand is not changed.

Resulting Condition Register Settings:

Equal	Not affected.
Low	Not affected.
High	Not affected.
Decimal Overflow	Not affected.
Test False	Turned on if any of the designated bits in the storage operand is not = 1.
Binary Overflow	Not affected.

Program Notes:

1. If the mask is all zeros, the test false condition cannot be turned on.
2. Test false condition can be turned off only (1) by a system reset or (2) by using test false as a condition in a branch-on-condition instruction or a jump-on-condition instruction.

Instruction Timing: Time in microseconds = 1.52 (N + 1).

Example:

Instruction

38	00010110	00	21
----	----------	----	----

Storage Operand

10010101
0021

Condition Register After Operation

00010000

Test Bits Off Masked

Mnemonic: TBF

Op Code	Q Byte	Operand Address
Y9	Mask	

Operation: The bits of the storage operand located at the operand address are tested for bit = 0 as defined by the mask contained in the Q byte. A mask bit = 1 indicates that the corresponding storage operand bit is to be tested; a mask bit = 0 indicates that the corresponding storage operand bit is to be ignored. The result of the test controls setting the condition register. The storage operand is not changed.

Resulting Condition Register Settings:

Equal	Not affected.
Low	Not affected.
High	Not affected.
Decimal Overflow	Not affected.
Test False	Turned on if any tested bit is not zero.
Binary Overflow	Not affected.

Program Notes:

1. If the mask is all zeros, the test false condition cannot be turned on.
2. Test false condition can be turned off only (1) by a system reset or (2) by using test false as a condition in a branch-on-condition instruction or a jump-on-condition instruction.

Instruction Timing: Time in microseconds = 1.52 (N + 1).

Example:

Instruction

39	01101100	00	25
----	----------	----	----

Storage Operand


10010100
0025

Condition Register After Operation

00010000

Branch On Condition

Mnemonic: BC



Operation: The condition register is tested for the condition or conditions specified by the Q code. Bit 0 of the Q code specifies whether the branch is to be performed on condition true (1) or condition false (0). Bit 1 is not used.

If bit 0 of the Q code is a one, and at least one of the conditions specified by bits 2 through 7 is present, the address of the next sequential instruction (IAR) is placed in the address recall register. The branch address is placed in the IAR and therefore becomes the address of the next instruction.

The address recall register will be changed by the next decimal, insert and test character, branch, or test I/O instruction

Bits 2 through 7 of the Q byte define the condition register bits to be tested. More than one condition code bit can be tested at the same time. The Q code bits and the conditions tested are:

Bit	Condition Tested
2	Binary overflow.
3	Test false.
4	Decimal overflow.
5	High.
6	Low.
7	Equal.

When bit 0 = 1 (condition true), if any of the conditions tested is 1, the branch occurs. When bit 0 = 0 (condition false), the branch occurs if all of the conditions tested are zero.

Resulting Condition Register Settings:


Equal	Not affected.
Low	Not affected.
High	Not affected.
Decimal Overflow	Turned off if tested, otherwise not affected.
Test False	Turned off if tested, otherwise not affected.
Binary Overflow	Not affected.

Program Notes:


1. The Q code 80, X7, or XF (where X = 0 through 7) causes the branch operation to perform as a no op.
2. An unconditional branch occurs when the Q byte contains 00, X7, or XF (where X = 8 through F).

Instruction Timing: Time in microseconds = 1.52 (N).


Example:




Condition Code Before Operation




Instruction Address Register After Operation



Address Recall Register After Operation



Condition Register After Operation



Jump On Condition

Mnemonic: JC

Op Code	Q Byte	Control Code
F2	Q	

Operation: The condition register is tested under control of the Q code. If the condition register satisfies the condition or conditions established by the Q code, the one byte control code is added to the value in the instruction address register (the address of the next sequential instruction), and the sum becomes the address of the next instruction.

When bit 0 of the Q byte = 1, the jump occurs on condition true; when bit 0 = 0, the jump occurs on condition false.

Bits 2 through 7 of the Q byte define the condition register bits to be tested. More than one condition register bit can be tested at the same time. The Q byte bits and the conditions tested are:

Bit	Condition Tested
2	Binary overflow.
3	Test false.
4	Decimal overflow.
5	High.
6	Low.
7	Equal.

Under condition true (bit 0 = 1) testing, the jump occurs if any of the conditions tested = 1. Under condition false (bit 0 = 0) testing, the jump occurs if all of the conditions tested = 0.

Resulting Condition Register Settings:

Equal	Not affected.
Low	Not affected.
High	Not affected.
Decimal Overflow	Turned off if tested, otherwise not affected.
Test False	Turned off if tested, otherwise not affected.
Binary Overflow	Not affected.

Program Notes:

1. The Q code 80, X7, or XF (where X = 0 through 7) causes the jump operation to perform as a no-op.
2. An unconditional jump occurs when the Q code is 00, X7, or XF (where X = 8 through F).

Instruction Timing: Time in microseconds = 4.56.

Example:

Instruction		
F2	00110000	0F
OBBD	OBBE	OBFF

Condition Register Before Operation

00001001

Instruction Address Register After Operation

OB	CF
----	----

Condition Register After Operation

00001001

Halt Instructions

Halt Program Level

Mnemonic: HPL

Op Code	Halt Identifier	
F0	Tens Code	Units Code

Operation: This instruction prevents the execution of the next sequential instruction and displays a halt identifier on a message display unit on the system control panel. The message display unit consists of fourteen indicators arranged as shown in Figure 2-4. These indicators are individually controlled by the bits in the halt-identifier bytes. The bits control the indicators as follows:

Bit	Indicator Lighted
0	Reserved
1	1
2	2
3	3
4	4
5	5
6	6
7	7

The hex digits required in a byte to produce the common characters used as halt identifiers are shown in Figure 2-5. The display unit is turned off (reset to blank) when the halt operation is terminated.

In systems without the dual programming feature the halt operation performs as a continuous branch to the beginning of the halt operation until the system start key is operated. Pressing the start key allows execution of the next sequential instruction and turns off the display unit.

In systems with the dual programming feature this operation results in an automatic program level advance. The re-entry point for the program containing the halt instruction is the address of the halt instruction. The halted program can be continued by pressing the halt reset key for that program level. This will also reset the display unit for that program level.





Figure 2-4. Message Indicator Light Arrangement

Character	Hexadecimal
1	0 3
2	7 6
3	5 7
4	1 B
5	5 D
6	7 D
7	0 7
8	7 F
9	5 F
0	6 F
A	3 F
b	7 9
C	6 C
d	7 3
E	7 C
F	3 C
H	3 B
J	6 3
L	6 8
P	3 E
U	6 B

Figure 2-5. Coding for Halt Identifier Characters

Example:



Program Notes:


1. The halt program level instruction performs as a no-op when it is used in an interrupt level program sequence.
2. Program level 1 or program level 2 can be stopped with a halt program level instruction to wait for an interrupt request. The interrupt routine can modify an appropriate program level instruction address register with a load register instruction to return to the halted program level at an instruction other than the halt instruction. The halted program level resumes operation and the display unit is turned off immediately after such a load register instruction is executed and the interrupt is reset. The program level resumes operation according to normal priority.

Resulting Condition Register Settings: This instruction does not affect the condition register.

Instruction Timing: Time in microseconds = 4.56.

Example:

Instruction



Display Unit




Input/Output Instructions

Five specific instructions are provided for I/O operations. The op code for these instructions is the same for all I/O devices. Bits 0 through 4 of the Q byte of these instructions provide a device address (DA) and modifier (M) bits. Bits 5 through 7 of the Q byte provide an N code. These instructions and the specific bits that should occupy each of these Q byte bit positions are discussed under the specific I/O unit or operation that uses them.

Start I/O

Mnemonic: SIO

Op Code Q Byte Control Code



Operation: The operation of start I/O for each individual device is discussed under that device.

Resulting Condition Register Settings: This instruction does not affect the condition register.

Program Notes:


1. The start I/O instruction is no-oped if a unit check condition that prevents the execution of the start I/O instruction exists in the addressed device.

2. A start I/O instruction that specifies the reset of an interrupt condition is executed regardless of any unit check condition in the addressed device.
3. Any unit check condition that does not prevent the execution of a start I/O instruction is reset by the start I/O instruction, and the instruction is executed.
4. In systems with the dual programming feature, a start I/O instruction addressed to a device that is busy or not ready results in a program level advance. In systems without the dual programming feature a similar start I/O instruction results in a loop on that instruction until the device is ready or not busy.

Instruction Timing: Time in microseconds = 4.56.

Sense I/O

Mnemonic: SNS




Operation: The contents of a data source specified by the N code portion of the Q byte are placed in the two-byte field specified by the operand address. A Q byte of 00 specifies that the data source is to be the address/data switches on the system control panel. Specifications for other data sources are discussed with the appropriate I/O device sense I/O instruction. The operand is addressed by its rightmost byte.

Resulting Condition Register Settings: This instruction does not affect the condition register.

Instruction Timing: Time in microseconds = 1.52 (N + 2).

Load I/O

Mnemonic: LIO



Operation: The contents of the two-byte field addressed by the operand address are transferred to a destination specified by the N code of the Q byte. The operand is addressed by its rightmost byte. A Q byte of 00 results in a no-op condition. If the no-op status bit for the addressed device is on when the load I/O instruction is executed, the instruction is no-oped.

Program Note: In systems with the dual programming feature installed, a load I/O instruction to a busy device results in a program level advance. In systems without the dual programming feature, a load I/O instruction to a busy device causes the program to loop at the load I/O instruction until the device becomes not busy.

Resulting Condition Register Settings: The load I/O instruction does not affect the condition register.

Instruction Timing: Time in microseconds = $1.52(N + 2)$.

Test I/O and Branch

Mnemonic: TIO

Op Code	Q Byte	Branch-to-Address
Z1	DA M N	

Operation: The condition specified by the Q byte is tested in the addressed device. If the condition is present, the branch to address is placed in the instruction address register and the next sequential instruction address is placed in the address recall register. If the condition is not present, the next sequential address is used and the branch to address is placed in the address recall register. The address placed in the address recall register remains there until the next decimal add, decimal subtract, insert and test characters, or branch instruction is executed.

Resulting Condition Register Settings: This instruction does not affect the condition register.

Instruction Timing: Time in microseconds = $1.52(N)$.

Advance Program Level

Mnemonic: APL

Op Code	Q Byte
F1	DA M N Not Used

Operation: In systems with the dual programming feature installed the program level advances if the conditions specified by the N code of the Q byte exist at the addressed device. The re-entry point of the discontinued program level is the starting address of the advance program level instruction unless the program level advance is unconditional. The re-entry point for unconditional program level advance instructions is the next sequential instruction. If the specified condition does not exist, the operation is no-oped and no program level advance occurs. An unconditional program level advance occurs if the Q byte is 00.

If the dual programming feature is not installed, this operation causes the program to loop on the advance program level instruction until the specified condition no longer exists at the device. The program then proceeds with the next sequential instruction. An unconditional program level advance becomes a no-op in systems that do not have the dual programming feature installed.

Program Note: The use of an N field specifying advance on unit check will result in a discontinuation of the program level when a unit check exists. If the dual programming feature is not installed, the program goes into a one instruction loop.

Resulting Condition Register Settings: This instruction does not affect the condition register.

Instruction Timing: Time in microseconds = 4.56.

Dual Programming Instructions

The following instructions must be incorporated in the loader/supervisor program for dual programming control.

Start I/O

Mnemonic: SIO

Op Code	Q Byte	Control Code
F3	00	

Operation: This instruction controls the dual programming mode of operation and the dual programming interrupt level. The control code specifies the operation to be performed as follows:

Bit	Operation
0	Reserved.
1	Reserved.
2	Reserved.
3	Reserved.
4	Reserved.
5	Enable dual programming mode when bit is 1; disable dual programming mode when bit is 0.
6	Enable interrupt level 0 (system control panel interrupt key) when bit is 1; disable interrupt level 0 when bit is 0.
7	Reset interrupt request 0.

The start I/O instruction to enable or disable dual programming mode provides programmed control over the system's ability to execute a program level advance. Enabling the dual programming mode allows both the automatic and the programmed advance of the program levels to occur. Disabling dual programming mode inhibits all program level advances and transforms them into wait operations. This instruction can be issued in either program level or in any interrupt level and will enable or disable all program level advances until another enable or disable instruction is given.

Program Notes:

1. Program level advances are not executable in an interrupt level. Unconditional program level advances result in no-op operations, and conditional program level advances result in wait operations.
2. To enable interrupt level 0, bits 5 and 6 of the control code must both be present. Interrupt level 0 cannot be enabled unless dual programming mode is enabled.

Instruction Timing: Time in microseconds = 4.56.

Test I/O and Branch

Mnemonic: TIO

Op Code	Q Byte	Branch-to	Address
Z1	0000M1N		

Operation: This instruction tests the setting of the dual programming control switch on the system control panel. The N code specifies the condition to be tested for as follows:

Bits	Condition
6 7	
0 0	Cancel program level.
0 1	Load program level from MFCU.
1 1	Reserved.
1 0	Load program level from printer keyboard.


Bit 5 defines the program level to be operated on:

- Bit 5 = 0: Program level 1.
- Bit 5 = 1: Program level 2.

Resulting Condition Register Settings: This instruction does not affect the condition register.

Instruction Timing: Time in microseconds = 1.52 (N).

The system control panel (Figure 3-1) contains the switches and lights required to operate and control the system. System controls are divided into three sections: operator controls, customer engineering (CE) controls, and console display.



3

53298

Figure 3-1. System Control Panel

OPERATOR CONTROLS

Emergency Power Off and Meter Panel (Figure 3-2)

Emergency Power Off

This switch controls all power to the system. The switch is operated by pulling out on the knob and locks in the out position. Power can be restored to the system only by intervention of maintenance personnel. The integrity of the data in storage is not guaranteed after operation of this switch.

Usage Meter

This meter records the time that the system is in operation. The meter records all the time that the processing unit is in operation from the time the start or load key is pressed





Figure 3-2. EPO and Meter Panel

until the job is completed. Time is not recorded when the processing unit is halted by either a manual or programmed halt, when a processor check stop occurs, when power is lost, or when the CE is servicing the system. When I/O operations are being performed during a programmed halt, time is recorded on the meter until all I/O operations are completed.

System Controls (Figure 3-3)

Message Display Unit

The two-position display unit lights from the halt identifier portion of a halt instruction. The halt identifier portion of a halt instruction is the unique codes contained in the second and third bytes of the instruction. When the dual programming feature is installed, the message display unit in this section of the system control panel is not used.



● Figure 3-3. System Controls

Processor Check Light

The checks that turn on this light are:

1. Invalid op code.
2. Invalid address.
3. Parity check in the processing unit.
4. Invalid Q byte in an I/O instruction.
5. Parity error on an I/O data.
6. Incorrect selection of an I/O local storage register by an I/O device.

A system reset or operating the CE check-reset key turns this light off.

The checks that light this indicator cause the processing unit to stop immediately. When the processing unit stops, data from any I/O operation that is in progress is lost. The specific check that caused the processing unit to stop is indicated in the display panel section of the system control panel.

I/O Attention Light

This light turns on when an I/O unit is addressed and requires normal operator attention. The light turns off when the requirement for operator attention has been removed. Normal processing unit operation does not stop, but the I/O unit requiring attention will not accept a start I/O instruction until the condition is corrected. The I/O unit requiring attention lights an indicator to show what attention is required.

Typical I/O conditions that cause this indicator to light are:

1. Printer forms run-out.
2. Printer cover open.
3. MFCU hopper empty.
4. MFCU stacker full.
5. MFCU chip box full.
6. MFCU cover open.

Power On/Off Switch

This toggle switch controls the power to the system when the emergency power off switch has not been operated. When this switch is turned on, a system reset is performed in such a manner that no I/O operations are performed until explicitly directed. The integrity of data in storage is not guaranteed after this switch is operated.

Program Load Key

This key initiates loading the program into main storage. The following actions occur when this key is pressed:

1. All I/O and machine register, controls, and status indicators are reset.
2. The instruction address register in use is set to zero.
3. The MFCU read address register is set to zero.
4. In disk systems the disk data address register is reset to zero.
5. The first card in the primary feed of the MFCU or the first record on one of the disks in disk drive 1 is read into storage starting at location 0000. The unit that provides the first record is selected by a switch in disk system. In card systems only the MFCU primary feed can be used for program loading.

When the program load key is released, the processing unit executes the instructions read into storage by pressing the program load key, starting at location 0000.

If the selected I/O device is not ready, the I/O attention light will light when the program load key is pressed. It is necessary only to make the I/O device ready to complete the program load function.

Stop Key/Light

Pressing this key causes the processing unit to stop and the key to light. The processing unit stops at the end of the operation during which the key is pressed. I/O data transfers are completed without loss of information. Processing can be continued by pressing the start key.

Start Key

Pressing this key takes the processing unit out of the stopped condition and turns off the stop key light. The start key is also used in conjunction with other controls on the system control panel to perform certain manual operations. In systems without dual programming, the start key clears the message unit and allows the program to proceed after a programmed halt operation.

Dual Program Control Panel (Figure 3-4)

Message Display Units

A message display unit is provided for each program level. These units operate in the same manner as the message display unit in the system controls.

Process Lights

These lights indicate which program level is functioning at any time. If an interrupt is being serviced, this indicator shows which index registers and program status register are in use.

Halt Reset Keys

These keys are used to take a program level out of the programmed halt state. Pressing either of these keys clears the corresponding message display unit and allows the corresponding program to continue its normal operation.

Interrupt Key/Light

Pressing this key when it is illuminated causes the program in operation at that time to halt its normal operation and enter the interrupt-handling subroutine for interrupt level 0. Normal programmed operation will be resumed after the interrupt routine signals completion of interrupt servicing with a start I/O instruction to reset interrupt request 0.

The interrupt key is lighted only when the system is in dual programming mode and interrupt level 0 is enabled. Selection of whether the system is to be used in the dedicated or the dual programming mode is accomplished via the start I/O instruction. The start I/O instruction is also used to enable or disable the use of interrupt level 0.

Dual Program Control Switch

This rotary switch is normally used in conjunction with the console interrupt key. The status of this switch is sampled by the test-I/O-and-branch instruction.

File Control Panel (Figure 3-5)

Program Load Selector Switch

This switch is used to select the unit from which program loading is to be done. The fixed disk and removable disk positions refer to drive 1 only.

Start/Stop Switches

These switches (one per drive) turn the disk drive power on or off when system power is on. With the switch in the off position, the removable disk can be replaced.




Figure 3-4. Dual Programming Control Panel




Figure 3-5. Disk Control Panel

Ready Lights

These lights (one for each drive) light when the disk drive is ready for use. If operation of the drive is attempted before this light turns on, the I/O attention light on the control panel will light.

Open Lights

These lights (one for each drive) indicate that the associated drive drawer can be opened for changing the removable disk. This light turns on when the start/stop switch is turned to the stop position, the read/write head has been retracted, and the disk has come to a stop.

CONSOLE DISPLAY

Display Panel (Figure 3-6)

Address/Data Switches


These switches are used in conjunction with controls on the CE panel to enter data into storage or to set up addresses for accessing storage. Each switch controls the setting of four bits in either storage or the storage address register.

Register Display Unit

The register display unit consists of a row of twenty lights and eight legend strips mounted on an eight-position roller-type switch. Rolling the switch knob selects the legend strip and the register to be displayed. The legend strips display the following information:

<i>Strip Number</i>	<i>Display</i>
1	SAR HI and SAR LO—contents of the two-byte storage address register.
2	LSR HI and LSR LO—contents of a local storage register selected by a switch on the CE panel.
3	OP REG—contents of the op register. Q REG—contents of the Q register.
4	B REG—contents of the B register. ALU CTL—state of the following ALU controls:
	DIG CAR Digital Carry
	DEC Decimal Instruction
	RECOMP Re complement
	ADD Addition
	SUB Subtraction
	TEMP CAR Temporary Carry
	AND Logical And
	OR Logical Or

Figure 3-6. Display Panel



<i>Strip Number</i>	<i>Display</i>												
5	A REG—contents of the A register. ALU OUT—output of the ALU.												
6	COND REG—contents of the condition register as follows: <table border="0"> <tr> <td>BIN OVF</td> <td>Binary Overflow.</td> </tr> <tr> <td>TF</td> <td>Test False.</td> </tr> <tr> <td>DEC OVF</td> <td>Decimal Overflow.</td> </tr> <tr> <td>HI</td> <td>High.</td> </tr> <tr> <td>LO</td> <td>Low.</td> </tr> <tr> <td>EQ</td> <td>Equal.</td> </tr> </table>	BIN OVF	Binary Overflow.	TF	Test False.	DEC OVF	Decimal Overflow.	HI	High.	LO	Low.	EQ	Equal.
BIN OVF	Binary Overflow.												
TF	Test False.												
DEC OVF	Decimal Overflow.												
HI	High.												
LO	Low.												
EQ	Equal.												
7	CS ASNMT—cycle steal assignment as it is presented to the I/O devices. INT LEV—Interrupt level indicating which I/O device is interrupting the program.												
8	PROC CHK—the following causes of processor checks are displayed. Most of these indications are useful only to the customer engineer, but some of them are useful in analyzing programming errors. I/O LSR—indicates that the selection of an LSR by an I/O device was not performed correctly. The CE LSR selector switch must be set to NORMAL to obtain an indication of an LSR parity check. LSR F1—indicates that parity is incorrect on the output of the LSRs associated with disk storage and certain optional features. LSR F2—indicates that parity is incorrect on the output of the LSRs associated with certain optional features. LSR HI—indicates that parity is incorrect on the high-order byte output of the LSRs associated with the basic card system. LSR LO—indicates that parity is incorrect on the low-order byte output of the LSRs associated with the basic card system.												

<i>Strip Number</i>	<i>Display</i>
8 (Continued)	SAR HI—indicates that parity is incorrect in the high-order byte of the storage address register. SAR LO—indicates that parity is incorrect in the low-order byte of the storage address register. INV ADDR—indicates that the address contained in the storage address register is outside the address range of the system. SDR—indicates that parity is incorrect in the storage data register. CAR—indicates that the carry out of the ALU is incorrect. CPU DBO—indicates that the processing unit attempted to send data with incorrect parity to an I/O device. OP/Q—indicates that the op register or the Q register contains incorrect parity. INV OP—indicates that the byte in the op register does not specify a valid operation. CHAN DBO—indicates that the processing unit sent data with correct parity to an I/O device, but the I/O device received data with incorrect parity. INV Q—indicates that the Q byte in the Q register is not valid. DBI—parity is incorrect on data received from an I/O device. A/B—parity is incorrect in the A register or the B register. ALU—parity is incorrect at the output of the ALU.

Machine Cycles Display

These lamps are used by the CE in servicing the system.

Clock Cycles Display

These lamps are used by the CE in servicing the system.

Power Check Light

The power check light lights whenever the power switch is in the on position and power is not completely applied to the system, or whenever the power switch is in the off position and power is now completely removed from the system (except in those areas within the power control circuitry where power is never completely removed). The following statements apply to power check light operation:

1. When the power switch is turned on, the power check light will be on until power has sequenced all the way up and the system is ready to operate.
2. When the power switch is turned off, the power check light will be on until power has sequenced all the way down.
3. If system power is on and is then removed from the system because an over temperature has been detected

(see Thermal Check Light), the power check light will be on until the power switch is turned off.

4. If system power is on and is then removed from the system because a power fault has been detected, the power check light will be on until the power switch is turned off.

After the power fault has been corrected, power is restored to the system by placing the power switch in the off position, pressing the check reset key, then turning the power switch to the on position.

Thermal Check Light

Whenever one of the system thermal sensors (located in the processing unit and in the line printer) detects an over-temperature condition, power is removed from the system and the thermal check light comes on. (The power check light also comes on, remaining on until the power switch is moved to the off position.) The thermal check light remains on until the over-temperature condition has been corrected and the power switch has been turned off. Power can then be restored to the system by turning the power switch on.

Figure 3-7 summarizes power check/thermal indications and the required action.

Fault	Power On/ Off Switch	Indicators		Action
		Power Check	Thermal	
Internal Power Supply Malfunction	On	On	Off	1) Call FE 2) Turn power switch to OFF 3) Correct problem 4) Depress Check Reset 5) Turn power ON
Thermal Condition	On	On	On	1) Turn power switch to OFF 2) Power check indicator goes off 3) Thermal light stays on until condition is removed
Customer Power Source Loss	On	On	On	1) Turn power switch to OFF 2) All indicators turn OFF 3) Turn power switch to ON and continue operation
Emergency Power Off (EPO) Activated	On	Off	Off	1) Call FE 2) Turn power switch to OFF 3) Correct problem 4) Restore EPO interlock 5) Turn power switch to ON

● Figure 3-7. Power Check/Thermal Indications and Action

Lamp Test Key

Pressing this key turns on all the processing unit display lights.

BSCA Operator's Panel (Figure 3-8)

BSCA Attention Light

The following table shows the conditions indicated by this light.

Instruction	Condition Indicated
Any receive or transmit and receive or (on non-switched and multipoint networks only) receive initial.	Data set is not ready.
Auto call or receive initial on switched network.	Auto call unit power is off or data line in being used.
Any SIO except control SIO.	Either (1) the BSCA is disabled or (2) the external test switch is on and BSCA is not in test mode.
None.	Data set is not ready.

Unit Check Light

This light turns on when any bit in status byte 2 is on. Also, when an SNS transition or SNS stop register instruction is executed, it is possible for an LSR, S register, or DBI register parity check to occur, resulting in a unit check condition with the unit check light on. Under such a condition, the status byte 2 bits may all be zero.

The unit check indicator signifies that the BSCA program should enter an error recovery procedure.

Data Terminal Ready Light


This light indicates that the BSCA is enabled and that the data terminal is ready for use.

Data Set Ready Light

The DT SET READY light indicates that the data set ready line from the data set is on and that the data set is ready for use.

Clear To Send Light

This light indicates that the clear to send line from the data set is on and that the adapter may now transmit.



Note: Rate select switch is for machines used outside the United States.

● Figure 3-8. BSCA Control Panel

Receive Trigger Light

This light indicates the status of the receive trigger. The light is on when the trigger is at a binary 0 state.

Transmit Trigger Light

The TSM TRIGGER light indicates the status of the transmit trigger. The light is on when the trigger is at a binary 0 state.

Receive Mode Light

This light indicates that the adapter has been instructed to perform a receive operation.

Transmit Mode Light

The TSM MODE light indicates that the adapter has been instructed to perform a transmit operation.

Receive Initial Light

This light is turned on by an SIO receive initial instruction. It is turned off at the end of the receive initial operation.

Busy Light

This light indicates that the communication adapter is executing a receive initial, transmit and receive, auto call, receive or loop test instruction.

Character Phase Light

The CHAR PHASE light indicates that the adapter has established character synchronism with the transmitting station. The light is turned off at the end of receive operations and whenever character synchronism is lost.

Data Mode Light

This light is turned on by the decoding of an SOH or STX during a transmit or a receive operation. It is turned off at the end of the transmit or receive operation.

Control Mode Light

This indicator is used only on systems that have the station select feature installed. The light is turned on by an EOT sequence during a transmit, receive, or receive initial monitor operation when the station select feature is installed. It is turned off by the decoding of an SOH or STX.

Digit Present Light

This light indicates that a digit has been obtained from storage for the auto call unit when the auto call feature has been installed.

Auto Call Unit Power Off Light

The ACU PWR OFF light indicates that the auto call unit (special feature) power is off.

Call Request Light

On systems with the auto call feature installed, this light indicates that the communication adapter has received an SIO auto call instruction and is performing an auto call operation.

Data Line In Use Light

On systems with the auto call unit installed, the DT LINE IN USE light indicates that the data line occupied line from the auto call unit is on.

Test Mode Light

This light indicates that the program has placed the adapter in a test mode of operation.

External Test Switch Light

The EXT TEST SW light indicates that the switch at the data set end of the medium speed data set cable is in the test position. For high speed data sets, this indicator is active when the local test switch on the CE panel is in the on position.

Rate Select Switch

This switch, which is present only on systems installed outside the U.S.A. that have the rate selection feature as well, controls the rate of transmission and reception of data.

BSCA Step Key

The BSCA STEP key, which is effective only when the communication adapter is in step mode, causes the communication adapter to advance one bit-time for each key depression.

Local Test Switch

This toggle switch sets the high speed data set into local test mode and causes data to be wrapped around through the data set with a start I/O loop test instruction in test mode.

Cable Test Switch

This switch is part of the plug at the remote end of the data cable (that is, at the data set end of the cable). The switch should be set at the operate setting except during BSCA diagnostic operations. This switch is provided with data cables to medium speed data sets only.


CE CONTROLS

CE control switches should be altered only when the system is stopped.

CE panel (Figure 3-9)

CE Key Switch

This switch is operated by the CE to prevent recording time when the system is being serviced.



● Figure 3-9. CE Control Panel

CE Mode Selector

This rotary switch selects one of three processing unit operating modes: the normal PROCESS mode, the STEP mode, or the TEST mode. Process is the normal mode for normal programmed system operation.

In the step mode the rotary switch setting controls the manner in which the processing unit performs the stored program.

1. Instruction Step—Each time the start key is pressed and released the processing unit performs one complete instruction.
2. Machine Cycle Step—Each time the start key is pressed and released the processing unit executes one machine cycle.
3. Clock Step—Each time the start key is pressed and released the processing unit executes two clock cycles.

I/O operations operate in their normal manner during step mode operations.

The switch settings under the test mode permit the following operations:

1. Alter SAR—With the CE mode selector switch set to this position, pressing the start key transfers the setting in the address/data switches to the instruction address register in use at the time and into the storage address register.
2. Alter Storage—With the switch in this position, pressing and releasing the start key transfers the data specified by the two rightmost address/data switches into the A register and into storage at the address specified by the SAR.
3. Display Storage—Pressing and releasing the start key transfers the data at the address specified by the storage address register to the B register, and then to the Q register, where it can be displayed by the roller switch on the display panel. The data is not destroyed in storage.

The storage test switch must be in the step position to avoid a processor check when the CE mode selector switch is moved between the alter storage position and the display storage position.

Note: No test is made for invalid storage addresses when the CE mode selector switch is in one of the test positions.

System Reset Key

Pressing this key with the CE mode selector switch set at PROCESS mode causes all I/O and machine registers (not local storage registers) to be reset to zero. Program level

instruction address register and both program status registers are reset to zero. All other local storage registers are unaffected. A complete program restart is normally required after a system reset.

Check Reset Key

Pressing this key resets the processor checks and input/output checks. This key also resets the power check condition. Resetting the checks allows the processing unit to resume processing when the start key is pressed.

File (Disk) Write Switch

When this switch is in the off position, write operations cannot be performed on disk storage.

Address Compare Switch

With the CE mode selector switch set to PROCESS, this switch set to stop, and the register display switch set to SAR, the processing unit stops at the end of the cycle in which the storage address matches the address specified by the address/data switches. The processing unit is restarted by pressing the start key.

CE Servicing Switches

The following switches are used only by the customer engineer:

1. Storage Test.
2. Address Increment.
3. I/O Overlap.
4. I/O Check.
5. Parity.
6. P1.
7. P2.
8. BSCA Local Test.

Address Compare Light

This light lights whenever the address/data switches match the address in the storage address register and the register display switch is set to SAR and the address compare switch is set to RUN.

I/O Check Light

This lamp lights when certain I/O errors are detected by an addressed I/O device. The light is turned off by system reset or by the I/O device. This light is most useful to the CE.

LSR Display Selector Switch

This switch selects the local storage register to be displayed by the LSR position of the register display switch. The LSRs displayed are the LSRs in use (program level 1, program level 2, or an interrupt level). In the normal position, the register in use at any particular instant is the one displayed. The off positions are reserved for CE use. The switch must be in the normal position for LSR parity checks to be displayed.

MANUAL OPERATION PROCEDURES

Altering Storage Addresses

This procedure is used to begin at a specific point in a program.

1. Press the stop key.
2. Turn the storage test switch to STEP.
3. Turn the CE mode selector switch to ALTER SAR.
4. Set the address/data switches to the desired address.
5. Press the start key.

If the CE mode selector switch is now turned to PROCESS and the start key is pressed, the processing unit will begin processing with the instruction located at the address just set in the SAR.

Altering Storage

1. Press the stop key.
2. Set the storage test switch to STEP.
3. Set the CE mode selector switch to ALTER SAR.
4. Set the address of the storage position you want to alter in the address/data switches.

5. Press the start key.
6. Turn the CE mode selector switch to ALTER STOR.
7. Set the two rightmost address/data switches to the hex value you want in storage.
8. Press the start key.

In order to resume normal operation it will be necessary to set the storage address register to the address of the instruction with which you wish to begin. This is accomplished by the procedure described in *Altering Storage Addresses*.

Displaying Storage

1. Press the stop key.
2. Set the storage test switch to STEP.
3. Turn the CE mode selector switch to ALTER SAR.
4. Set the address of the storage location you want to display in the address/data switches.
5. Press the start key.
6. Turn the CE mode selector to DISPLAY STOR.
7. Press the start key.

To resume normal operation it will be necessary to set the storage address register to the address of the instruction with which you wish to begin processing. This is accomplished by the procedure in *Altering Storage Addresses*.

Displaying Local Storage Registers

1. Press the stop key.
2. Turn the register display roller switch to LSR HI/LSR LO.
3. Turn the LSR display selector switch to the desired LSR.

Stopping at a Particular Address

1. Set up the desired address in the address/data switches.
2. Set the register display switch to SAR HI/SAR LO.
3. Set the address compare switch to STOP.

Press the start key if the system is stopped.

At the end of the cycle in which the desired address is used to access storage, the processing unit stops with the address compare light on.

CHECK CONDITIONS

Processor Checks

Detection of any one of the following processor checks causes the system to come to an immediate stop and terminates all I/O data transfers. The processor check light turns on for each of these checks. The kind of processor check that stopped the system can be determined by turning the register display roller switch to the PROC CHK position.

Invalid Address

This check indicates that the storage address register contains an address outside the address range of the processing unit.

Invalid Op Code

This check indicates that the op register contains a code that is not recognized as a valid op code.

Parity Check In The Processing Unit

This check indicates that an even number of bits has been detected in a byte at one or more of the data or addressing check points in the processing unit. Parity errors in data transferred from I/O units will cause this check to occur. Restart procedure for this operation must be determined by the programmer.

Invalid Q Byte In An I/O Instruction

This check indicates that the device address contained in the Q code of an I/O instruction addressed a unit that is not available to that system or that the N code in the Q byte is not valid for that I/O device.

I/O Attention

This check indicates that the processing unit has addressed an I/O device that requires attention because of a condition that occurs during the normal course of operating the system. Such conditions are: empty hopper, full stacker, full chip box, or forms runout. This check does not stop the processing unit. Recovery from this condition is accomplished by returning the I/O device to ready status.

Unit Check

Unit check is detected by testing check indicators in the I/O devices. The existence of these check conditions is signaled to the operator by having the processing unit come to a programmed halt. The halt identifier is keyed to the operator's restart/recovery procedure listing. The testable error indicators are discussed in the chapters of this manual dealing with I/O devices.

IBM 5424 Multi-Function Card Unit (MFCU)

The MFCU (Figure 4-1) is the primary input/output unit of the card system, providing the capability of performing unit record functions. The unit can feed cards from either of two hoppers, read the cards, punch the cards, print on the cards, and stack the cards in any of four stackers.


Figure 4-2 shows the path cards take through the MFCU. Two hoppers are provided: the primary and the secondary. Cards can enter the unit and be read from either hopper. After the reading station, cards from the primary go to an upper level wait station; cards from the secondary go to a lower level wait station. From these wait stations either the primary or the secondary card can be advanced through the punching and printing stations to the stackers.

The following operations can be performed.

1. Feed.
2. Feed and read.
3. Punch and feed.
4. Punch and read.
5. Print and feed.
6. Print and read.
7. Punch, print, and feed.
8. Punch, print, and read.
9. Selection of the card leaving the wait station into any of four stackers.

These operations can be performed from either the primary or the secondary feed.

4



53301

Figure 4-1. IBM 5424 Multi-Function Card Unit




Figure 4-2. MFCU Card Path

Any of the preceding actions is initiated by a start I/O instruction. The action to be taken is specified by the Q byte and by the third byte of the instruction, called the control code.

MFCU I/O INSTRUCTIONS

The instructions issued to the MFCU are the same format as other instructions executed by the processing unit. These instructions are used to control all I/O units in the system; however, the instructions are individualized, by changing the Q byte, for each different I/O unit.

Test I/O and Branch

Mnemonic: TIO

Op Code	Q Byte	Branch-to Address
Z1	F M N	

Operation: The condition specified by the N portion of the Q byte is tested. If the condition exists, the next instruction is taken from the address specified in the address portion of the instruction. If the condition does not exist, the next sequential instruction is executed.

The Q byte contains the device address, the M bit, and the N code. Bits 0-3 of the Q byte contain the device address (always F for the MFCU). Bit 4 is the M bit. When this bit is 0, the primary feed is tested; when the bit is 1, the secondary feed is tested.

Bits 5, 6, and 7 of the Q byte constitute the N code. The N code specifies the conditions that are to be tested as follows:


N Code	Condition
000	Specified feed not ready/check condition exists.
001	Read/feed busy.
010	Punch data busy.
011	Either or both read/feed or punch data is busy.
100	Card printer busy.
101	Read/feed is busy, card printer is busy, or both read/feed and card printer are busy.
110	Punch data is busy, card printer is busy, or both punch data and card printer are busy.
111	Any or all of the following are busy: read/feed, punch data, or card printer.

Read/feed becomes busy as soon as a start I/O instruction for the MFCU is accepted by the MFCU. Punch data becomes busy when the MFCU accepts a start I/O instruction that specifies punching. Acceptance of an MFCU instruction that specifies printing causes a card printer busy indication. The card printer becoming not busy does not indicate that the print operation is complete, because this indication drops (to allow another print instruction to be issued) before the print operation is completed. The occurrence of a feed check while any one of the busy conditions is active turns off the busy condition immediately. Otherwise, the busy condition is turned off at the end of the I/O operation (except as noted for the card printer busy indication).

Program Note: The address not used for the next instruction (branch-to address for no-branch condition or next sequential instruction address for branch condition) is retained in the address recall register until the next decimal, insert-and-test characters or branch instruction is executed.

Instruction Timing: Time in microseconds = 1.52 (N).

Example:




Resulting Operation:

If the MFCU is performing any operation, the next instruction is taken from location 02C4, otherwise the next sequential instruction is executed.

Advance Program Level

Mnemonic: APL



Operation: If the dual programming feature is installed, the condition specified by the N portion of the Q byte is tested. If the condition exists, the address of the next instruction is taken from the instruction address register of the program level that is *not* active at the time the APL instruction is encountered. The program on this level now becomes the active program level, and the program level from which the advance occurred becomes the inactive program level. If the condition is not present, the next sequential instruction is taken and no program level advance occurs. If a program level advance occurs, the return point to the program level advanced from is the address of the start of the advance program level instruction.

If the dual programming feature is not installed, the program loops on the advance program level instruction until the specified condition is not present, then executes the next sequential instruction. An unconditional advance program level instruction results in execution of the next sequential instruction.

The Q byte contains the device address, the M bit, and the N code. Bits 0-3 of the Q byte contain the device address (always F for the MFCU). Bit 4 is the M bit. When bit 4 is 0, the primary feed is tested; when the bit is 1, the secondary feed is tested.

Bits 5, 6, and 7 of the Q byte constitute the N code. The N code specifies the conditions that are to be tested as follows:

N Code	Condition
000	Specified feed not ready/check condition exists.
001	Read/feed busy.
010	Punch data busy.
011	Either or both read/feed or punch data is busy.
100	Card printer busy.
101	Read/feed is busy, card printer is busy, or both read/feed and card printer are busy.
110	Punch data is busy, card printer is busy, or both punch data and card printer are busy.
111	Any or all of the following are busy: read/feed, punch data, or card printer.

Read/feed becomes busy as soon as a start I/O instruction for the MFCU is accepted by the MFCU. Punch data becomes busy when the MFCU accepts a start I/O instruction that specifies punching. Acceptance of an MFCU instruction that specifies printing causes a card printer busy indication. The card printer becoming not busy does not indicate that the print operation is complete, because this indication drops (to allow another print instruction to be issued) before the print operation is completed. The occurrence of a feed check while any one of the busy conditions is active turns off the busy condition immediately. Otherwise, the busy condition is turned off at the end of the I/O operation (except as noted for the card printer busy indication).

Instruction Timing: Time in microseconds = 4.56.

Example:

Instruction (for program level 1)

F1	F0	00
0400	0401	0402

Resulting Operation:

If the primary feed is not ready to feed cards or if an error condition exists in the MFCU, the address of the next instruction is taken from P2 IAR. If the primary feed is ready, the next instruction will be taken from location 0403 and following bytes.

Load I/O

Mnemonic: LIO

Op Code	Q Byte	Operand Address
Y1	F:M:N	

Operation: The contents of the two-byte field addressed by the operand address are moved to the local storage register designated by the Q byte. If the selected register is busy, an unconditional program advance occurs if the system has dual programming feature installed. If the dual programming feature is not installed and the selected register is busy, the program loops on the load I/O instruction until the register becomes not busy.

The Q byte contains the device address, M bit, and N code. Bits 0-3 are the device address (always F for the MFCU). The M bit designates whether the start I/O operation that follows the load operation is to be performed in normal mode or in diagnostic mode. If bit 4 is 0, the operation is performed in normal mode; if the bit is 1, the operation is performed in diagnostic mode.

The N code (bits 5, 6, and 7) specifies the register to be loaded. Only the following bit patterns are valid:

Bits	Register
5 6 7	
1 0 0	MFCU print data address register.
1 0 1	MFCU read data address register.
1 1 0	MFCU punch data address register.

Any other bit patterns are invalid and cause processor check from an invalid Q byte.

If diagnostic mode is specified (normally only for CE purposes) when loading the read data address register, read check data will be placed in storage starting with an address 128 locations higher than the read address when the next start I/O instruction specifying reading is executed. Loading the punch data address register in diagnostic mode results in punch check data entering storage on the next start I/O instruction that specifies punching, starting 128 bytes above the punch data location.

Program Note:

1. A Q byte of 00 results in a no-op condition.

Instruction Timing: Time in microseconds = 1.52 (N + 2).

Example:

Instruction

31	F5	02	77
----	----	----	----

Operand

2F	10
0276	0277

MFCU Read Data Address Register After Operation

2F	10
----	----

Sense I/O

Mnemonic: SNS

Op Code Q Byte Operand Address

Y0	F:M:N		
----	-------	--	--

Operation: Two bytes of status information presented to the processing unit by the I/O attachment circuitry are placed in storage in the field specified by the operand address. The field is addressed by its rightmost byte.

The Q byte contains the device address (always F for the MFCU), an M bit that is not used in this instruction and should be 0, and an N code. The N code specifies the information to be stored as follows:

N Code Information

000	Special indicators for CE use.
001	Special indicators for CE use.
010	Invalid.
011	Status indicators.
100	MFCU print data address register.
101	MFCU read data address register.
110	MFCU punch data address register.
111	Invalid.

Use of an invalid code results in a processor check caused by invalid Q byte.

Figure 4-3 shows the meaning of the status bits in the status bytes. The conditions that set the MFCU status bits are:

1. Print buffer 1 busy: This indicator is turned on when a start I/O instruction that specifies printing from buffer 1 is accepted. The bit is reset when the printer has finished printing on that card. See *Start I/O* for the method of buffer selection.
2. Print buffer 2 busy: This indicator is turned on when a start I/O instruction that specifies printing from buffer 2 is accepted. The bit is reset when the printer has finished printing on that card. See *Start I/O* for the method of buffer selection.
3. Card in wait 1: This indicator is set when read/feed becomes not busy if a card was fed or read from the primary hopper. This indicator is not reset if a document is manually removed from the wait station.

Bit	Status Byte 2	Status Byte 1
0	Print Buffer 1 Busy	Read Check
1	Print Buffer 2 Busy	Punch Check
2	Card in Wait 1	Punch Invalid
3	Card in Wait 2	Print Data Check
4	Reserved	Print Clutch Check
5	Hopper Cycle Not Complete	Hopper Check
6	Card in Transport/Counter Bit 2	Feed Check
7	Card in Transport/Counter Bit 1	No-Op

● Figure 4-3. MFCU Status Bytes

4. Card in wait 2: This indicator is set when read/feed becomes not busy if a card was fed or read from the secondary hopper. This indicator is not reset if a document is manually removed from the wait station.
5. Reserved: Should be 0.
6. Hopper cycle not complete: This indicator is set when a start I/O command is accepted for execution. It is reset by the card exiting from the hopper.
7. Card in transport counter, bits 1 and 2: These two bits constitute a counter that keeps track of the number of cards between the wait station and the stackers. Every card that leaves the wait station adds 1 to the counter. Every card that is directed to a stacker, except those stacked after a machine check, subtracts 1 from the counter. When a feed check occurs, the counter indicates the number of cards that were in the transport when the feed check occurred. These bits are reset to zero by turning power on and by non-process runout.
8. Read check: This indicator is set if data is read from the card incorrectly. This check also sets the check condition that can be tested by a test-I/O-and-branch instruction. The read check indicator is reset by the next start I/O instruction, system reset, non-process runout, or check reset.
9. Punch check: This indicator is set if the correct punches for the specified data are not selected. This check also sets the check condition that can be tested by the test-I/O-and-branch instruction. The punch check indicator is reset by the next start I/O instruction, system reset, non-process runout, or check reset.
10. Punch invalid: This indicator is set if the processing unit sends the MFCU a character that is not one of the 64 card code characters during a punch operation. If this bit is turned on, punch checking is not performed for the rest of the card. The indicator is reset by the next start I/O instruction, system reset, non-process runout, or check reset. This bit also sets the check condition that can be tested by a test-I/O-and-branch instruction.
11. Print data check: This indicator is set if the print wheel loses synchronism with the processing unit. This check also sets the check condition that can be tested by the test-I/O-and-branch instruction. This indicator is reset by a sense I/O instruction that specifies the status indicators, system reset, check reset, or non-process runout.
12. Print clutch check: This indicator is set when the card is printed on the wrong line, either too high or too low. This bit also sets the check condition that is tested by the test-I/O-and-branch instruction. Print clutch check is reset by a sense I/O instruction that specifies the status indicators, system reset, check reset, or non-process runout.
13. Hopper check: Hopper check is set when the MFCU is instructed to feed a card and a card fails to leave the specified hopper. Hopper check causes the MFCU to become not ready. The hopper check bit is reset by non-process runout or by pressing the start key.
14. Feed check: Feed check is set by any improper movement of the card through the feed and transport sections of the MFCU. Feed check causes the MFCU to become not ready and lights the NPRO light. Feed check is reset by non-process runout.
15. No-op: This indicator is set when the MFCU is issued a command it is unable to execute. This bit sets the check condition that can be tested by the test-I/O-and-branch instruction. The no-op indicator is turned off by the sense I/O instruction that specifies the status indicators, system reset, check reset, or non-process runout.

Start I/O

Mnemonic: SIO

Op Code	Q Byte	Control Code
F3	F M ₁ Func	

Operation: The start I/O instruction is used to initiate any MFCU operation. If the MFCU is busy for that instruction or is not ready for any reason except unit check, the program will loop on the start I/O instruction until the MFCU becomes not busy or is made ready. In systems with the dual programming feature a start I/O instruction issued to an MFCU that is busy or not ready causes an automatic program level advance. If the start I/O instruction is issued when the MFCU is in the not ready condition, the I/O attention light on the system control panel will light. Correcting the not ready condition causes the instruction to be executed. If the MFCU has a feed check when the start I/O instruction is issued, the instruction is no-oped and the no-op status bit is set. (Status bits are discussed in *Sense I/O*.)

The Q byte defines the unit to operate and the operation to be performed. Bits 0-3 of the Q byte are the device address. For the MFCU this is always F. Bit 4 is a modifier bit that determines if the operation is to be performed on the primary card or the secondary card. If bit 4 is 0, the operation is performed on the primary card; if bit 4 is 1, the operation is performed on the secondary card.

Bits 5 through 7 of the Q byte are called the N code. Each of these bits specifies one of the data functions the MFCU can perform (read, punch, or print). A card will be fed from the feed specified by the M bit for each start I/O instruction. If none of bits 5 through 7 is 1, only feeding will be accomplished; no data will be transferred. The bit patterns cause operation as follows:

Bits	Operation
5 6 7	
0 0 0	Feed.
0 0 1	Read.
0 1 0	Punch and feed.
0 1 1	Punch and read.
1 0 0	Print and feed.
1 0 1	Print and read.
1 1 0	Print, punch, and feed.
1 1 1	Print, punch, and read.

The third byte in the instruction is a control code. It furnishes controls on reading and printing, and provides for stacker selection. The control code is bit significant as follows:

Bit	Meaning
0	Print buffer address. When this bit is 0, print buffer 1 is used; when it is 1, print buffer 2 is used. See <i>Print Operations</i> .
1	IPL Read if 1.
2	Print four lines if 1. See <i>Print Operations</i> .
3	Reserved.
4	Reserved.
5	Select stacker according to the following:

Bits	Select
5 6 7	
1 0 0	Stacker 4.
1 0 1	Stacker 1.
1 1 0	Stacker 2.
1 1 1	Stacker 3.

Program Note: If an MFCU check that would prevent the execution of the start I/O instruction exists, the instruction is ignored (no-oped) and a no-op status bit is set in the device attachment. If a check that will not prevent the execution of the instruction exists, the instruction will be executed and the check will be reset. Conditions causing no-ops are: (1) feed check, or (2) either a punch or print instruction has been issued without a card in the wait station.

Instruction Timing: Time in microseconds = 4.56.

Example:

Instruction

F3	FF	26
----	----	----

Result:

96 columns read into storage beginning at the address specified by the MFCU Read Data Address Register.

96 columns punched into card. Data taken from storage beginning at the location specified by the MFCU Punch Data Address Register.

128 print positions printed (blank is considered a printed character). Data taken from print buffer 1 of the addresses beginning at the address specified by the MFCU Print Data Register. See Print Operation.

Card in the secondary position of the wait station is punched, printed, and stacked in stacker 2.

The card to be read is fed from the secondary hopper and after reading, is transported to the secondary wait station.

4

CARD READ OPERATIONS

The read/feed functions of start I/O instructions move a card from the specified hopper to the corresponding wait station. If read is specified, the data contained in all 96 columns of the card is transferred to storage at a field specified by a load I/O instruction. The read data is checked to ensure that it is read correctly. An error in reading causes a read check.

A load I/O instruction must be executed before each start I/O instruction that specifies card reading. This load I/O instruction must load the address of the high-order byte of the read data field into the MFCU read data address register. To meet performance specifications the addresses must be on 128 byte boundaries.

The card feeding and reading rate is determined by the operations being performed. The rated reading speeds (250 cards per minute for model A1 and 500 cards per minute for model A2) are for read operations only. If punching or printing is performed at the same time, the reading rate will be reduced to the rate at which punching and printing are performed. To maintain the rated reading rate, successive start I/O instructions specifying reading must be issued within 44 milliseconds (model A1) or 22 milliseconds (model A2) after the read/feed busy indicator indicates not busy. The read/feed busy indicator can be tested with a test-I/O-and-branch instruction.

Program Notes:

1. There are three MFCU print busy indicators. The card printer busy (testable with the TIO or APL instruction) comes on with the SIO instruction including print and goes off with the start of printing on the actual card. For maximum hardware overlap for rated throughput, the next SIO instruction including print can be issued and will be accepted by the hardware at this time. Because printing for the first card has not been completed, error checking (for print errors) cannot be done at this time. When the next APL or TIO instruction is issued (after the second SIO), it will indicate any errors on the first card, since the first card is now complete and the second card has arrived at the print station. However, printing may have been started or even completed on the second card. Therefore, an error indicated at this time may have occurred on either of the two cards.

Print Buffer 1 Busy and Print Buffer 2 Busy (testable by SNS and TBN or TBF instructions) can be used to determine which MFCU print buffer (or buffers) is available. However, this busy indication drops just prior to the completion of the print operation. Consequently, an error condition can come up after this indication drops.
2. After the last I/O operation in a program, a final wait operation should be performed in which a wait is done on the card in transport/counter bits to become 0. This is to ensure that all cards have cleared the transport without feed checks and that no errors have occurred during the last I/O operations.

IPL Read

Pressing the program load key causes the following reader actions to occur:

1. The MFCU read data address register is set to 0000.
2. A read operation is performed from the primary hopper of the MFCU without a start I/O instruction being executed.

The read operation is performed in the IPL card reading mode described in the introductory chapter of this manual. Reading in this mode (C and D bits taken from tier 3) can be continued by setting bit 1 of the start I/O instruction control code to 1 for each read start I/O instruction in which IPL mode reading is desired.

PUNCH OPERATIONS

Start I/O instructions that specify punching initiate moving a card from one of the wait stations, through the punch station and transport, to the stackers. As the cards pass through the punch station, data from storage is recorded in them in the form of punched holes. The punching is checked to ensure that the correct data is punched. An error causes a punch check. The punch data is checked to ensure that the data to be punched is valid for the 64 characters allowed in the card code. An error causes a punch invalid check. No punch checking is performed after a punch invalid check.

A load I/O instruction must be executed before each start I/O instruction that specifies a punch operation. This load I/O instruction places the address of the high-order byte of the punch data field in the MFCU punch data address register. Column 1 of the card is punched with the data contained in storage at this address. Column 2 of the card is punched with the data contained in storage at the next higher address. The punch data fields must be on 128 byte boundaries.

If a punch start I/O instruction is given with no card in the wait station, the instruction will be ignored and the no-op status bit will be set.

Card punching is performed at a single rate for each model of MFCU, model A1 at 60 cards per minute and model A2 at 120 cards per minute. To maintain this throughput, successive punch start I/O instructions must be executed within 90 milliseconds (A1) or 45 milliseconds (A2) of the end of punch busy indication to the test-I/O-and-branch instruction.

PRINT OPERATIONS

The start I/O print and feed or print and read operation initiates card motion from the selected wait station, through the punch and cornering stations, and into the print station where three or four lines of 32 characters each are printed on the card. If there is no card in the wait station, the instruction is ignored and the no-op bit is turned on in the status indicators.

The print data area must be loaded before the start I/O print instruction is issued. The print data area consists of two print buffers each of which is always 128 bytes in length even though only 96 bytes are required when three lines are printed. The buffers are located in main storage. They are defined to the MFCU attachment with a load I/O instruction that loads the address of the high-order byte of print buffer 1 into the MFCU print data address register. The print data buffer address must be on a 256 byte boundary.

The load I/O instruction should be given only once for each job or each time the print data address area changes. If the load I/O instruction is given while either print buffer is busy, an unconditional program advance (or loop on the load I/O instruction) occurs until both buffers are free. This causes a loss of throughput. If power is lost for any reason, the print load I/O instruction must be re-executed before a start I/O instruction specifying printing is executed, or processor checks will occur if printing is attempted.

The 128 byte print data area is printed on the card in the following manner:

- Line 1—Leftmost address to byte 32.
- Line 2—Bytes 33 through 64.
- Line 3—Bytes 65 through 96.
- Line 4—Bytes 97 through 128 if the fourth line of print is called for.

The print buffer to be used for the print command is selected by setting bit 0 of the control code portion of the start I/O instruction to 0 for print buffer 1 and to 1 for print buffer 2.

The MFCU prints any of the 64 characters in the card code. Any of the characters in the 256 character EBCDIC set that is not included in the card code prints as a blank *without signaling the program*.

The rated throughput in print operations printing three lines is 60 cards per minute for the model A1, 120 cards per minute for the model A2. To maintain rated throughput, successive print operations must be initiated within 600 milliseconds (A1) or 300 milliseconds (A2) after the end of print data busy indication to the test-I/O-and-branch instruction.

COMBINED OPERATION

Start I/O punch, print, read, or punch, print, feed operations proceed in the same manner as described for individual operations except that one card is fed from the wait station, punched into, and printed on before stacking. The next card is fed from the specified hopper into the wait station during punching. If read was specified, the data in the card is read into storage. To maintain rated throughputs, successive punch, print operations must be initiated within 20 milliseconds after the end of the later of punch busy or print data busy indicators.

STACKER SELECTION

Primary cards are selected to stacker 1 and secondary cards are selected to stacker 4 unless another stacker is specified. Stacker select is given by including the stacker select information in the start I/O control code of any of the start I/O instructions previously described. Stacker selection is performed on the card in the wait station when the start I/O instruction is executed, not the card that leaves the hopper. For programmed stacker select to operate, the stacker bit (bit 5) of the control code must be 1. Selection is made as specified under *Start I/O*.

CHECK CONDITIONS

Read Check

Reading is checked by reading each set of three tiers twice and checking that both readings are the same. When a read check occurs, the incorrect card (assuming that the read check was discovered by a sense I/O command before another start I/O instruction is executed) can be found in the wait station for the feed that produced the read check. The hopper that fed the card in error can be determined from the lights on the MFCU operator's panel.

Punch Check

Punching each hole in a column generates a signal that represents that hole. After the column has been punched, all the signals for holes in the column are compared with the character code specified for that column. If the two do not match, a punch check occurs. The card that contains the incorrectly-punched information moves to the stacker that was selected by the start I/O instruction that initiated the punch operation.

Punch Invalid

This condition occurs whenever the processing unit attempts to send an EBCDIC character that contains a C-bit or a D-bit to the MFCU for punching. The MFCU punches the B,A,8,4,2, and 1-bits, but not the C or D-bits, into the card for that character. Subsequent characters are punched into that card without punch-checking. The card containing the invalid character enters the stacker designated by the start I/O instruction that initiated the punch operation.

Print Data Check

An error in the synchronization between the print wheels and the MFCU attachment circuitry causes a print data check. The card in error is in the stacker selected by the start I/O operation that initiated the print operation.

Print Clutch Check

An error in the synchronization between the MFCU attachment circuitry and the printer stepper clutch causes print clutch check. The card in error is fed to the stacker designated by the start I/O instruction that initiated the print operation.

Hopper Check

Failure of a card to feed from the selected hopper causes a hopper check. The hopper that failed can be determined from the lights on the MFCU operator's panel. The card that failed to feed can be found in this hopper.

IBM 5203 Printer

The IBM 5203 Printer (Figure 5-1) provides hard copy output from the system. This unit is also referred to as the line printer. The printer is available in three models.

- Model 1 – 100 lines per minute
- Model 2 – 200 lines per minute
- Model 3 – 300 lines per minute

The standard print line is 96 characters wide. Paper movement is controlled by the program. Interchangeability of type font, styles, or character arrangement is available on all models. All models come equipped with one interchangeable character set cartridge.

A variety of features are available to provide:

1. 120 print positions
2. 132 print positions

3. Dual feed carriage
4. Universal character set
5. Additional character set cartridges

The printer uses a type cartridge with 240 characters on the cartridge. The standard set of 48 graphics, repeated five times on the cartridge, permits the rated throughput of 100, 200 or 300 lines per minute. The character set can be expanded from 48 to as many as 120 characters by using the Universal Character Set special feature. However, when this feature is used, throughput will decrease depending on the text being printed.

Printer operation is controlled by the processing unit start I/O instruction. Programming testing of the printer status to establish program branch decisions is performed by the test I/O and branch instruction and the sense I/O instruction.




Figure 5-1. Line Printer

53300

Output data flow to the printer is from an I/O area in storage, designated as the line printer data area. The program must fully prepare the area before issuing a start I/O line print instruction.

A character set image is defined as the sequence of print characters as they appear on the print cartridge. Before line printer operations are begun, a given character set image must be loaded in an I/O area in main storage, designated as the line printer image area, for reference by the line printer I/O attachment. Thus, line printer flexibility is achieved with the ability to alter the character set image at the printer via interchangeable cartridges and preloading of the altered character set image in storage.

The line printer image and data areas in main storage are specified by the programmer. Load I/O instructions are used to specify to the printer attachment the location of the image and data in storage.

Forms movement is also controlled by the start I/O instruction. Forms length must first be defined by a load I/O instruction. The maximum length of forms is 14 inches (112 spaces at 8 lines per inch or 84 spaces at 6 lines per inch spacing). Forms can be moved at a rate of either 6 lines per inch or 8 lines per inch. Spacing can be performed in increments of 0, 1, 2, or 3 lines. Skips can be any length up to the value established in the forms length register by the load I/O instruction. Instructing the printer to skip to a line that exceeds the value in the forms length register results in carriage runaway.

Detection of printing line location must be performed by the program. The sense I/O instruction enables the program to determine the location of the print line. This location must then be checked for forms overflow requirements, heading control requirements, and any other forms-location-controlled forms movements.

Print Area Restrictions

The line printer data area and the line printer image area in storage must occupy certain regions within 256 byte boundaries. That is, the high-order byte of the address can contain any value within the range of addresses of the particular system, but the low-order byte must contain particular addresses. The particular addresses required are arranged such that the line printer data area and the line printer image area can (but are not required to) occupy regions within the same 256 byte area of storage. The following requirements must be met:

1. The 48-character set image must be in the 48 bytes having low-order address bytes of 00 through 2F.

2. The 120-character set image must be in the 120 bytes with low-order address bytes of 00 through 77.
3. The line printer data for 96 print positions must occupy the 96 bytes with low-order address bytes of 7C through DB.
4. The line printer data for 120 print positions must occupy the 120 bytes with low-order address bytes of 7C through F3.
5. The line printer data for 132 print positions must occupy the 132 bytes with low-order address bytes of 7C through FF.

The line printer data area in storage beginning at location XX7C corresponds character for character to the print line beginning at print position 1.

For best print quality in dual feed carriage systems, the forms thickness should be the same in both carriages.

Dual Feed Carriage Print Considerations

When dual feed carriage is installed, carriage instructions are referenced to the left and right carriages. When the dual feed carriage feature is not installed, only the left carriage commands are effective.

When dual feed carriage is used, a minimum of 17 positions is lost between the last character on the left form and the first character on the right form (assuming carrier strips are used).

INSTRUCTIONS

Start I/O

Mnemonic: SIO

Op Code	Q Byte
F3	E M N Control Code

Operation: This instruction can initiate either or both forms movement and printing. If printing is specified, the data contained in the printer data area of storage is printed as a single line, beginning at the address specified in the line printer data address register. Unprintable characters and coded blanks (hex 40) print as blanks. Unprintable characters set a testable indicator and remain in the data area. All

positions in which characters are printed are set to hex 40. If forms movement is specified, the printer spaces or skips to the next print line as specified by the Q byte.

The Q byte contains the device address (always E for the line printer), an M bit, and an N code. The M bit controls carriage selection in systems with the dual feed carriage feature. An M bit of 1 refers to the right carriage. An M bit of 1 when the dual carriage feature is not installed results in a processor-check stop caused by invalid device address.

The N code specifies the print, space, and skip functions as follows:

N Code	Function
000	Space only.
001	Invalid.
010	Print and space.
011	Invalid.
100	Skip only.
101	Invalid.
110	Print and skip.
111	Invalid.

Specifying an invalid N code results in a processor-check stop caused by invalid Q code.

The third byte of the instruction is a control code that specifies the number of spaces a form is to be moved. For space operations the form is moved the number of spaces corresponding to the decimal value of the binary number in the control code. The control code must specify only 0, 1, 2, or 3 for spacing operations. A space control code of 4 or more results in a space 0 operation. In skip operations, the control code specifies the line number that is to end the skip. This number can be any number from 0 through 112. If the number exceeds the number of the last line on the form, a check condition occurs. A control code of 00 results in no carriage motion. A skip to a line number less than that at which the carriage is located results in a skip to the following page. A skip to the line at which the carriage is located results in no carriage motion.

A parity error detected by the attachment results in a processor-check stop and lights the DBO parity check light. The attachment will no-op the instruction and set the no-op status bit if a device error exists when the start I/O is executed.

If the printer is busy or intervention is required when the start I/O instruction is executed, the program loops on the start I/O instruction if the dual programming feature is not installed, or automatically program level advances if the dual programming feature is installed.

In a dual feed carriage system, a control instruction for a specific carriage will be accepted if that carriage is not busy, but execution is delayed until any printing from that or a previous instruction is completed. Forms motion of both carriages can be accomplished by giving a print and forms motion instruction to one carriage followed by a forms motion instruction to the other carriage.

The no-op indicator indicates that the last SIO instruction issued was accepted but was not executed because of a printer check condition. The no-op indicator is reset by a system reset, a system check reset, or a SNS instruction.

Programming Note: The first TIO for ready instruction issued after the no-op bit is set causes the program to branch. If the no-op bit is on, the program should issue the last SIO instruction used, because no data has been lost.

Instruction Timing: Time in microseconds = 4.56.

Example:

Instruction

F3	E6	16
----	----	----

The printer prints one line of information and skips to line 22 on the form.

Test I/O and Branch

Mnemonic: TIO

Op Code	Q Byte	Operand Address
Z1	E:M:N	

Operation: The printer attachment is tested for conditions specified in the Q byte. If the condition exists, the next instruction is taken from the address contained in the operand address portion of the instruction and the next sequential instruction address is placed in the address recall register. If the condition does not exist, the next sequential instruction is used and the address from the operand address of the test I/O and branch instruction is placed in the address recall register. The address recall register will not then be changed until the next decimal, insert-and-test-characters, or branch instruction is executed.

The Q byte contains the device address (always E for the line printer), an M bit, and an N code.

The M bit refers to the carriage in a dual feed carriage system. An M bit of 0 refers to the left carriage; an M bit of 1 refers to the right carriage. An M bit of 1 in a system without dual feed carriage results in a processor-check stop with an invalid device address indication.

The N code controls the conditions tested by the instruction as follows:

<i>N Code</i>	<i>Condition</i>
000	Not ready/check.
001	Invalid.
010	Print buffer busy.
011	Invalid.
100	Carriage busy.
101	Invalid.
110	Printer busy.
111	Invalid.

The specification of an invalid N code results in a processor-check stop with an invalid Q code indication.

Not ready/check condition becomes active any time the printer becomes not ready for any reason. It becomes inactive when the reason for the not ready condition is removed.

Print buffer busy becomes active when the printer accepts a start I/O instruction that specifies printing. It becomes inactive when the line has been printed but before carriage motion stops.

Carriage busy becomes active when the printer accepts a start I/O instruction that specifies carriage motion. It becomes inactive when carriage motion stops.

Printer busy becomes active as soon as the printer accepts any start I/O instruction and becomes inactive when the instruction has been completely executed.

A parity error detected by the attachment results in a processor-check stop and lights the DBO parity check light.

Instruction Timing: Time in microseconds = 1.52 (N).

Example:

Instruction

D1	EO	21
----	----	----

If the printer is not ready or has an error the next instruction will be taken from an address developed by adding Hex 21 to the contents of Index Register 1.

Advance Program Level

Mnemonic: APL

Op Code Q Byte

F1	E	M	N	Not Used
----	---	---	---	----------

Operation: The printer is tested for conditions specified by the Q byte. If the condition exists, systems with the dual programming feature advance the program level; systems without the dual programming feature loop on the advance program level instruction until the tested condition no longer exists. If program level advance occurs, the re-entry point of the program advanced from is the advance program level instruction.

The Q byte contains a device address (always E for the line printer), an M bit, and an N code.

The M bit refers to the dual feed carriage feature. When the M bit is 0, the left carriage can be tested; when the M bit is 1, the right carriage can be tested. If an M bit of 1 is used when the dual feed carriage is not installed, a processor-check stop results with an invalid device address indication.

The N code defines the conditions to be tested as follows:

<i>N Code</i>	<i>Condition</i>
000	Not ready/check.
001	Invalid.
010	Print buffer busy.
011	Invalid.
100	Carriage busy.
101	Invalid.
110	Printer busy.
111	Invalid.

Specification of an invalid N code results in a processor-check stop with an invalid Q byte indication.

Not ready/check condition becomes active any time the printer becomes not ready for any reason. It becomes inactive when the reason for the not ready condition is removed.

Print buffer busy becomes active when the printer accepts a start I/O instruction that specifies printing. It becomes inactive when the line is printed but before carriage motion stops.

Carriage busy becomes active when the printer accepts a start I/O instruction that specifies a carriage operation. It becomes inactive when carriage motion stops.

Printer busy becomes active as soon as the printer accepts any start I/O instruction and becomes inactive when the instruction has been completely executed.

Program Note: The third byte of this instruction is not used. Care should be exercised in punching program cards to ensure that the op code byte for the following instruction is not inadvertently punched in the column that should be occupied by the third byte of this instruction.

Instruction Timing: Time in microseconds = 4.56.

Example:

Instruction


F1	EC	BA
----	----	----

The right carriage will be tested for carriage busy. If the carriage is busy, the other program level will become active.

Load I/O

Mnemonic: LIO

Op Code Q Byte Operand Address



Operation: The contents of the two-byte field addressed by the operand address are transferred to the local storage register specified by the Q byte. The operand is addressed by its rightmost byte and remains unchanged. If the no-op status bit is set in the printer, the load I/O instruction is no-oped. If the addressed register is busy, systems with the dual programming feature will advance the program level; systems without dual programming feature will loop on the load I/O instruction until the register is not busy.

The Q byte contains the device address (always E for the line printer), an M bit, and an N code. The M bit has no significance for this instruction but should be 0.

The N code specifies the register to be loaded as follows:

N Code	Register
000	Load forms length register.
001	Invalid.
010	Invalid.
011	Invalid.
100	Line printer image address register.
101	Invalid.
110	Line printer data address register.
111	Invalid.

Two bytes are loaded with each load I/O instruction for load forms length. The high-order byte is the forms length for the left carriage, and the low-order byte is the forms length for the right carriage. If the dual feed carriage feature is not installed, the low-order byte can contain any value. Specification of an invalid N code results in a processor-check stop with an invalid Q byte indication.

Program Note: End of page can be sensed only by programming.

Instruction Timing: Time in microseconds = 1.52 (N).

Example:

Instruction

31	E4	2C	44
----	----	----	----

Operand

1F	00
2C43	2C44

Line Printer Image Address Register Before Operation

2A	CF
----	----

Line Printer Image Address Register After Operation

1F	00
----	----

Sense I/O

Mnemonic: SNS

Op Code Q Byte Operand Address

Y0	E:M:N		
----	-------	--	--

Operation: The contents of the specified data source from the printer attachment are placed in a two-byte field at the storage location specified by the operand address. The operand is addressed by its rightmost byte. The Q byte specifies the data source. The sense I/O instruction is executed even if the printer is busy.

The Q byte contains the device address (always E for the line printer), an M bit, and an N code. The M bit is not used by this instruction but should be 0.

The N code specifies the sense data that is to be transferred by the sense I/O instruction as shown in Figure 5-2. Some of these conditions are useful only as diagnostic aids to the CE and will not be discussed here.

- Code 000 Carriage print line location counter. A test I/O instruction should be executed before sensing this condition to ensure that the carriage is not moving when the print line location is sensed.
- Code 001 First byte contains an incrementing factor for the line printer data address register. The second byte contains (when printing) the value of the chain character counter, specifying the next print position to be addressed.
- Code 010 Printer timing. Used for diagnostics.
- Code 011 Printer check status. These bytes provide information concerning the kind of error that has occurred when an error check is detected as shown in Figure 5-3. The causes of the errors are discussed in *Error Conditions*. The bits labeled as CE bits are of no interest when operating the system.
- Code 100 LPIAR. This code selects the line printer image address register.
- Code 110 LPDAR. This code selects the line printer data address register.

Codes 101 and 111 are invalid. Selection of an invalid N code causes a processor-check stop and lights the invalid Q indicator.

ERROR CHECKS

The following checks can be detected by the sense I/O instruction unless otherwise indicated. These checks light the printer check light or I/O attention light. They are reset by pressing the printer start key or the processing unit check reset key unless otherwise noted.

1. Incrementer failure check. This check is caused by the incrementing hammer unit failing to move. Re-executing the last printer start I/O instruction will result in printing the remaining information on the line with no loss of data.
2. Sync check.
 - a. Incrementer sync/slip check. This check is caused by the incrementing hammer unit getting out of synchronism with the printer attachment or by a failing roller clutch in the incrementer cam.
 - b. Chain sync check. This check can be caused by the chain getting out of synchronism with the printer attachment.

- The data printed in error from these sync checks is no longer available because printing a character results in a blank being stored in that position of the printer data area.
3. **Print Check.** This is caused by either an echo check caused by the hammer circuitry not responding properly to a print signal or by an any hammer on check caused by a hammer being on outside of print time. A maximum of one character may be incorrect. Re-executing the last printer start I/O instruction results in printing all the characters not printed after the character in error. The character in error is replaced by a blank during the printing process.
 4. **Thermal check.** This check occurs because something overheated in the hammer unit. Processing can continue as soon as the hammer unit has cooled. Successive thermal checks indicate that the CE should be called.
 5. **Forms jam.** This is caused by the forms crumpling or tearing in the forms tractor area. The remainder of the last destroyed form will print on the new form.
 6. **Carriage check.** This check occurs when loss of synchronism between the carriage and the attachment causes a carriage sync check or when skipping or spacing farther than the instruction called for causes a carriage space check.
 7. **Unprintable character.** This is caused by a character in the printer data area that is not available on the chain. This check does not light the printer check light and is reset by the next start I/O print instruction or a system reset.
 8. This check does not have a status bit. It is indicated by the I/O attention and forms lights.
 9. **Interlock conditions:** chain interlock (rear unit open) or forms chute interlock. This condition does not have a status bit. It is indicated by the I/O attention and interlock lights.

N Code	Byte 2	Byte 1
000	Left Carriage Line Location	Right Carriage Line Location
001	Incrementing factor of LPDAR	Chain Character Counter
010	Printer Timing -- Byte 2	Printer Timing -- Byte 1
011	Printer Check Status -- Byte 2	Printer Check Status -- Byte 1
100	LPIAR -- High Byte	LPIAR -- Low Byte
101	Not Used	Not Used
110	LPDAR -- High-Order Byte	LPDAR -- Low-Order Byte
111	Not Used	Not Used

● Figure 5-2. Line Printer Sense Data *

*Operand 1 address defines byte 1,
 operand 1 address minus 1 defines byte 2.

Bit	Byte 2	Byte 1
0	Carriage Sync Check	Chain Synchronization Check
1	Carriage Space Check	Incrementer Sync Check
2	Forms Jam Check	Thermal Check
3	Incrementer Failure Check	Not Used
4	CE SNS Bit Latched	Not Used (always on)
5	Hammer Echo Check	48-Character Set Chain
6	Any Hammer On Check	Unprintable Character
7	No-op	CE SNS Bit


● Figure 5-3. Line Printer Check Status Bytes *

The IBM 5444 Disk Storage Drive (Figure 6-1) provides the system with a large capacity, direct access storage device with capacities ranging from 2,457,600 bytes through 9,830,400 bytes.

The disk drive incorporates one fixed disk and a removable disk. The removable disk is contained in a cartridge (Figure 6-2) that protects it when it is removed from the drive. Four configurations can be obtained by combining the three disk drive models. Model 1 has 100 data tracks on each surface of each disk and contains 2,457,600 bytes.

Model 2 has 200 data tracks on each surface of each disk and contains 4,915,200 bytes. Model 3 has 200 data tracks on each surface of the removable disk and contains 2,457,600 bytes. Each model has four additional tracks on each surface: three are alternate data tracks and one is for the use of customer engineers. The four possible configurations are:

1. One model 1.
2. One model 2.
3. One model 2 and one model 3.
4. Two model 2s.



53302

Figure 6-1. IBM 5444 Disk Storage Drive





Figure 6-2. Disk Cartridge

53295



Note: The same cylinder address is used for all corresponding tracks on the disks. For example, track 15 on both top and bottom of disks 1 and 2 are all considered to be bands of data on one cylinder, so all four bands have the same cylinder address.

Figure 6-3. Cylinder Concept

DISK ORGANIZATION

Each surface of each disk contains either 104 or 204 tracks. The tracks that are related to each other in the vertical plane on a single disk are considered to form a cylinder as shown in Figure 6-3. On drives with two disks (models 1 and 2) the corresponding cylinders on both disks have the same cylinder number.

Track Format

Each track is divided into 24 sectors as shown in Figure 6-4. Each sector has its own individual address. A sector is made up of an address marker, sector identifier, data field, and some gaps.

Index Marker	A mark that is fixed for each disk and provides orientation information to the attachment. It is the starting point for every track.
AM	Address marker is a specially written group of bits used to indicate the start of a new sector.
ID	The sector identifier. This group of bytes contains the unique identification of that sector for that disk.
Data	The data area of the sector contains 256 bytes of data and three bytes of check characters.
Gaps	Gaps are specially written areas on the disk used to separate and define the other elements of the sector.




Figure 6-4. Sector Layout

SECTOR IDENTIFIER FORMAT AND ADDRESSING

The identifier area of a sector contains three bytes of flag and address information and three bytes of check information as shown below.

F	C	S	CC	CC	BCA
---	---	---	----	----	-----

F Flag byte. This byte contains the flagging information in bits 6 and 7. All other bits in this byte should be 0 (see "Flagging").

C Cylinder byte. This byte contains the binary number that corresponds to the physical location of the track on the disk.

S Sector byte. This byte contains the number of the sector (left justified). Sectors on top of the disk have sector numbers from 0 through 23. Sectors on the lower surface of the disk have sector numbers from 32 through 55.

CC Cyclic check. These bytes are automatically generated and used for checking purposes.

BCA Bit count appendage. Another automatically generated checking byte.

The address of any individual sector is contained in the first three bytes of the identifier. This address applies only to the disk on which the byte is located. Sectors occupying the same physical location on the fixed disk and on all of the removable disks *have identical binary numbers in the cylinder and sector bytes*. Use of a sector requires that the drive and the disk containing the desired sector must be specified.

Cylinders are numbered 0 through 203. Cylinder 203 is reserved for CE use. Cylinders 1 through 3 are used as alternate cylinders if a track in cylinders 1 through 202 is found defective. Cylinders 0 and 4 through 202 are the normal data cylinders.

Sectors within a track are identified by their physical position on the track with relation to the index point and by the surface of the disk on which they reside. The sectors on the upper surface of the disk are numbered 0 through 23 starting from index, and the sectors on the lower surface are numbered 32 through 55. A specific sector address, then, consists of a drive number, fixed or removable disk, a cylinder number, and the sector number. However, only the cylinder number and sector number are recorded on the disk.

DISK OPERATING RESTRICTIONS

1. The disk drive drawers cannot be opened unless system power is on and the disk start/stop switch on the system control panel is in the stop position. The OPEN light on the system control panel will light when it is safe to open the drawers. We recommend that the drawers be kept closed at all times unless a disk cartridge is being inserted or removed. A cartridge should always be stored on the drive to prevent dust from entering the drive.
2. The 5440 disk cartridge must be stored in the operating environment for at least two hours before the cartridge is used for processing.

DISK OPERATIONS

Two things must be done to prepare for each disk operation. The address of the disk control field must be stored in the disk control address register (one of the local storage registers) and the address of the first byte of the disk data field must be stored in the disk read/write address register.

The disk control field consists of four bytes designated F byte, C byte, S byte, and N byte. The bytes are used as follows:

<i>Byte</i>	<i>Use</i>
F	This is the first byte in the field and the byte addressed by the disk control address register. In seek operations this byte is not used. In other disk operations it contains flag bits in bits 6 and 7.
C	This second byte of the field contains a binary number that designates a cylinder number.
S	This third byte of the field contains a sector number (binary) in bits 0 through 5 and uses bit 7 as a seek control. In all operations bit 0 of this byte determines whether the track on the upper surface of the disk is used, or the track on the lower surface of the disk is used. When bit 0 is 0, the upper track is used; bit 0 = 1 causes the lower track to be used. The access head that reads the upper track is called head 0, the lower is called head 1. For seek operations bit 7 of this byte specifies the direction of the seek; bit = 1, seek in the direction of increasing cylinder number; bit = 0, seek in the direction of decreasing cylinder number. For any operation other than seek bit 7 of this byte must be 0.
N	This last byte in the field specifies either the number of cylinders to move the access mechanism for a seek operation or the number of sectors to operate on for any other operation. For operations other than seek, this binary number must be one less than the actual number of sectors desired.

Seek

The access mechanism of the selected drive is moved a specified number of cylinders and the upper or lower head for the specified disk is set for future read, write, or scan operations. The number of cylinders to be crossed and the head to be set are specified by the disk control field as described before.

The C byte must contain the number of the desired cylinder, the N byte specifies the number of cylinders the access mechanism will travel during the seek.

Bit 7 of the S byte specifies the direction of movement. Forward (bit 7 = 1) is from cylinder 0 to 202. The head is specified by bit 0 of the S byte.

The recalibration function is executed by specifying a seek in the reverse direction and a number of cylinders to be moved that is greater than or equal to 224. The recalibrate function causes the access mechanism to return to cylinder 0.

The cylinder 0 bit in the sense bytes will be set when the mechanism reaches cylinder zero and can be interrogated with a sense I/O instruction after the seek is completed.

Seek operation is begun by issuing a start I/O instruction. A second start I/O instruction can be issued to the same access mechanism if it specifies a read, write, or scan operation. The second instruction will be accepted provisionally and executed if no errors occur in the operation of the seek instruction.

No information in storage will be changed by this operation. Test I/O for busy or advance program level on busy will not detect busy unless a read, write, or scan instruction has been provisionally accepted. The sense byte bit for seek busy will be on, however, for interrogation by the sense I/O instruction. A seek instruction to an access mechanism that is already seeking results in an automatic program level advance if the dual programming feature is installed.

An attempt to seek to the cylinder at which the access mechanism is located results only in the transfer of the disk control field to the attachment because no access mechanism motion is required.

Seek Time

Figure 6-5 shows the approximate time required to seek across any number of tracks from 1 to 200. Seek time can also be determined from the following formula.

Seek time for 1 track = 39 milliseconds.
 Seek time for 1 track = 39 milliseconds
 Seek time for 2 or more tracks = $47 + 3.42(N-2)$ milliseconds, where N = the number of tracks to be crossed.

Note: Because of tolerances in the drive mechanisms, as much as 3.55 milliseconds may be required to cross each track seeking in one direction; however, a drive that requires 3.55 milliseconds in one direction will not require more than 3.29 milliseconds to cross each track in the opposite direction. Therefore, 3.42 milliseconds is the average maximum track crossing time after two tracks have been crossed.




Figure 6-5. Seek Timing

Read Data

This instruction initiates the transfer of data from the selected disk to main storage. Data is transferred in multiples of 256 bytes (the contents of an individual disk sector). The entire contents of a cylinder can be read if reading is started with sector 0. Only consecutive sectors are read when multiple sector reading is indicated.

Reading begins with the sector specified by the S byte of the disk control field in main storage. The data is transferred to main storage starting at the address stored in the disk read/write address register and storing succeeding bytes in progressively higher locations. The disk read/write (data) address register is continuously updated so that it points to the storage address where the next byte is to be stored.

When the disk control field specifies that more than one sector is to be read, the sector address is updated each time a sector is read so that it contains the address of the next higher sector on that cylinder and disk. Sector addresses cannot overflow from disk to disk because each disk contains the same addresses on the same cylinders.

The disk control field is compared with the sector identifier fields on the disk track to find the first sector to be read. The comparison is repeated for each additional sector to be read. If the disk control field and the sector identifier fail to match, the operation terminates after the data portion of that sector is transferred to main storage even if other sectors remain to be read.

During a read operation, the attachment generates two cyclic check (CC) bytes and a one-byte bit count appendage from the data that has been read and compares these to the CC bytes and bit count appendage read back with the data, providing a data check for read errors. During multiple sector reads, the operation will be terminated at the end of any sector in which an error is detected.

Two other abnormal conditions cause termination of the reading operation. Reading will be terminated at the end of any sector in which a unit check is detected or if the sector read is the last sector (sector 55) in the cylinder.

The read operation ends when the N byte of the disk control field reaches FF and the data from that sector has been transferred. The number in the N byte is decremented by one at the beginning of each sector transferred.

At the end of the operation the four bytes of the disk control field contain information about the progress of the operation. The number of sectors processed is equal to the original value of the N byte minus the value of N at the end of the operation, unless all sectors requested have been processed. If all sectors have been processed, the value of N at the end of the operation is FF. The S byte of the disk control field at the end of the operation contains the identifier of the last sector processed unless there is a missing address marker on the disk or no sector could be found with an identifier that matched that in the disk control field. If no sector has been processed, the S byte in the disk control field will be the S byte of the first sector desired. If an address marker is missing and a sector has been processed in a multi-sector operation, the S byte in the disk control field will be that of the sector that lacks an address marker.

The disk control unit will be busy to all other operations except sense I/O during a read data operation.

Read Identifier

This operation transfers the sector identifier (F, C, and S bytes) from the selected disk to storage. The operation starts with the first identifier to come under the head after the instruction is executed. It transfers the first sector identifier it finds to the address designated by the disk control address register. If an error is found in this identifier, the next sector identifier is read and transferred to storage starting at the original address contained in the disk control address register. The operation is terminated by the transfer of the first sector identifier found without an error, or by no record found, or by equipment check.

The disk control unit will be busy to any new operation except sense I/O while the read identifier operation is being performed.

The information contained in the disk control field at the beginning of this operation is not used but is destroyed by the information read in from the disk. At the termination of this operation the first three bytes (F, C, and S) of the disk control field will contain the last sector identifier read from the disk. The last (N) byte of the disk control field will not be changed. This operation will not switch reading between the upper and lower surfaces of the disk.

At the end of the operation, the disk control address register contains the original address unless there is an equipment check.

Read Diagnostic

This operation is similar to a read data operation. Reading always begins at index. Up to 48 sectors can be read (the entire contents of the cylinder), but no more than 24 sectors should be read. Exceeding the 24 sector limit increases the chances of reading the wrong data field into storage. The data portion of the record is read and placed in storage beginning at the address specified in the disk data address register. One is subtracted from the N byte and added to the S byte of the disk control field for each sector read. The data address in the disk read/write address register is returned to its original value at the beginning of each sector so that successive data fields overlay each other in storage. The operation ends at the end of the sector in which the sector count is reduced to FF, the end of the cylinder is detected, or equipment check is detected. No other error conditions terminate the operation. When the operation is terminated, the contents of the data area of the last sector read are in the data area of main storage.

This operation functions with reduced address marker requirements so that data that cannot be read by a read data operation because of a missing address marker can be recovered.

The original sector identifier in storage (F, C, and S bytes of the disk control field) should be the identifier of the first record on the track, so that the identifier area in storage at the end of the operation contains the identifier of the last record read unless there is no record found without a data check or a track condition check. A no-record-found without a data check or a track-condition check indicates that an address marker is missing earlier on the track.

Errors that do not terminate the sector read operation are reset at the end of the sector in which they occur unless they occur in the last sector to be read.

The number of sectors read can be determined by subtracting the N byte of the disk control field from the original value of the N byte unless all sectors have been read. If all sectors have been read, the N byte will be set to FF.

The control unit will be busy to any new operation except sense I/O while performing a read diagnostic operation.

Read IPL

This operation is initiated by pressing the load key on the system control panel. In order for the load key to cause initial program loading from disk (drive 1 only) the IPL selector switch on the system control panel must be set either to FIXED DISK or REMOVABLE DISK. The read IPL operation causes the 256 bytes of data contained in the first record after the index mark on track 0 of the selected disk to be transferred to storage starting with storage address 0000. Control is then passed to the processing unit to begin executing the instructions starting at address 0000.

No compare is made on the identifier of the first record. The *first record found* after the index mark is read and any error conditions are made available for program testing. If no record is found or the wrong record is read, the program will not start correctly. An unsuccessful IPL operation requires an operator retry.

A test I/O and branch instruction should be performed to test for errors or busy before attempting the first start I/O instruction.

Verify

A start I/O instruction initiates this operation. The verify operation is performed for write checking. It must be performed after every write operation.

This operation is performed in the same way as the read data operation except that no data is transferred and the disk read/write address register is not updated. No cycle steals are required except for updating the sector and number bytes in the disk control field.

The function of write checking is done by generating the cyclic check and bit count appendage characters from the data read from the disk and comparing them to the cyclic check and bit count appendage characters read from the disk.

At the end of the operation the disk control field contains information about the progress of the operation. The sector byte of the disk control field indicates the last sector read. The number of sectors read can be determined by subtracting the contents of the N byte of the disk control field from the original value of the N byte, unless all sectors have been read. If all sectors have been read, the N byte contains FF.

Write Data

This operation transfers data from storage to the selected track on the disk. Data is transferred in multiples of 256 bytes. The entire data contents of a cylinder can be written (48 sectors) if writing starts with head 0, sector 0. Only consecutive sectors can be written by multiple-sector write operations.

Writing begins with the sector specified by the identifier portion (F, C, and S bytes) of the disk control field located in storage and addressed by the disk control address register. The identifier from the disk control field is compared with the sector identifiers read from the selected disk track. Comparing begins with the first sector identifier to come under the head. An equal condition between the disk control field identifier and the sector identifier enable the writing of the 256 bytes of sector data. The data is fetched from storage using the disk read/write address register for addressing. When multiple sectors are indicated, one is added to the S byte and subtracted from the N byte of the disk control field for each sector read (except when transferring heads, which requires that 9 be added to the S byte). This updated disk control field identifier is then compared with the next identifier read from the disk. An

equal comparison of all succeeding addresses must occur before their corresponding data fields are written on the disk. The data field of a sector will not be written if an error is found before writing of data begins.

The write data operation is terminated at the end of the sector in which the byte count (N byte) was reduced to FF, the end of the cylinder is reached, or a check condition occurs. An equipment check terminates the operation immediately. The presence of an error can be determined by a test I/O and branch instruction.

The disk control unit is busy to any instruction except sense I/O while it is performing a write data operation.

During writing, the control unit generates two cyclic check and one bit count appendage characters for each data field. The three characters are recorded at the end of the data field. Write errors must be checked for with a verify operation in order to meet disk performance specifications.

At the end of the operation the disk control field contains information about the progress of the operation. The identifier portion of the disk control field indicates the last sector written or where writing was attempted. The number of records processed can be determined by subtracting the contents of the N byte from the original value of the N byte unless all sectors were written. If all sectors were written, the N byte contains FF.

Write Identifier

This operation is initiated by a start I/O instruction. The operation writes 24 sector formats (address marker, sector identifier, gaps, and data) on the selected track beginning at the index marker. There is no identifier field compare on a write identifier instruction before writing.

The identifier portion of the disk control field is written as the sector identifier of the first sector after the index marker. The N byte of the disk control field is forced to a value of decimal 23 by this operation so that exactly 24 sectors will be written on the track. As each identifier is written on the disk, one is added to the S byte and subtracted from the N byte of the disk control field.

The data field of each sector is filled with the character stored at the address contained in the disk read/write address register. The register is *not* updated during the operation, so the same character is propagated in all data byte positions of all the sectors. During writing of each identifier and data field, the control unit generates two cyclic check and one bit count appendage bytes and automatically writes them as the last three bytes of both the

identifier and the data fields. The check data for the identifier applies only to the identifier, and the check data appended to the data applies only to the data.

At the end of the operation the disk control field contains information about the progress of the operation. The identifier portion of the disk control field indicates the last sector written or where writing was attempted. The number of records processed can be determined by subtracting the contents of the N byte of the disk control field from the original value of the N byte, unless all records have been processed. If all records have been processed, the N byte contains FF.

The disk control unit is busy to all new operations except sense I/O during a write identifier operation.

A verify operation must check for write errors following each write identifier operation in order to meet disk performance specifications.

Scan

Scan operations are initiated by a start I/O instruction. The scan operation searches the data fields on the disk to find one that meets certain specified conditions when compared to a sector-sized data field in storage. Up to one cylinder of data (48 sectors) can be scanned in one operation. The scan operation can specify one of the following conditions to satisfy the scan.

1. Equal.
2. Low or equal.
3. High or equal.

The data in the sectors on the disk is compared with the 256 characters in the disk data field in storage. The disk data field is addressed by the disk read/write address register. The comparison of individual characters within the sector can be masked off by placing a mask character consisting of all bits (hexadecimal FF) in each non-compare byte in the disk data field in storage. If only ten bytes are to be compared, the field must contain 246 mask characters in the byte positions of the characters that are not to be compared.

Scanning of the data begins with the sector specified by the identifier portion of the disk control field. Comparing of sector addresses begins with the first sector identifier to come under the head. After the beginning sector is scanned, the S byte is updated to the identifier of the next sector and the N byte is decreased by 1 for each byte scanned.

The operation terminates under the following conditions:

1. When the data on the disk satisfies whichever of the following conditions is specified by the start I/O instruction:
 - a. Equal to the storage data field.
 - b. Equal to or lower than the storage data field.
 - c. Equal to or higher than the storage data field.
2. At the end of the sector in which the sector count in the N byte of the disk control field goes to FF.
3. When the end of the cylinder is reached.
4. At the end of any sector in which an error occurs after the first identifier specified by the disk control field has been found.

The control unit will be busy to any new operation except sense I/O while performing a scan operation.

A scan found condition is indicated to a test I/O and branch or advance program level instruction. The appropriate bit in the status bytes is also set by a scan found condition.


At the end of the operation the disk control field contains information about the progress of the operation. The identifier portion contains the sector identifier of the last sector scanned unless there is a missing address marker. If there is a missing address marker, the identifier portion indicates the sector with the missing address marker. If no sector has been scanned, the identifier portion indicates the first sector designated. The number of sectors scanned can be determined by subtracting the contents of the N byte from the original value of the N byte unless all sectors have been processed. If all sectors have been processed, the N byte will be hexadecimal FF.

The disk read/write address register will contain the original address at the end of the operation unless equipment check occurs. The contents of the register are unpredictable in the event of an equipment check.

DISK INSTRUCTIONS

Start I/O

Mnemonic: SIO



Operation: This instruction is used to select a drive and disk and to specify the operation that is to be performed by that drive and disk.

The DA portion (four bits) of the Q byte specifies the drive that is to be used. Hexadecimal A specifies drive 1, and hexadecimal B specifies drive 2.

The M bit of the Q byte specifies the disk on the specified drive that is to be used. Bit = 0 specifies the removable disk; bit = 1 specifies the fixed disk.

The N code of the Q byte and bits 6 and 7 of the control code byte specify the operation to be performed. Bits 0 through 5 of the control byte are ignored and can be anything. The operations that can be specified are:

N Bits	Control Bits 6 and 7	Operation
000	--	Seek
001	00	Read Data
001	01	Read Identifier
001	10	Read Diagnostic
001	11	Verify
010	-0	Write Data
010	-1	Write Identifier
011	00	Scan Equal
011	01	Scan Low or Equal
011	1-	Scan High or Equal

Any N code other than those specified causes the processing unit to stop with a processor check and an invalid Q byte indication.

Issuing a start I/O instruction to a control unit that is busy, issuing a seek start I/O instruction to a drive that is seeking, or issuing a seek start I/O instruction to a drive that is not ready causes an automatic program level advance in systems with dual programming feature installed. If the feature is not installed, the program loops on the start I/O instruction until the condition is corrected.

A single start I/O specifying read, write, or scan will be provisionally accepted by the control unit for later execution if either drive is executing a seek. If error conditions are set at the end of the seek when a read, write, or scan has been provisionally accepted, the read, write, or scan is no-oped and the no-op bit in the status bytes is set.

A seek instruction on one drive can be overlapped with a seek on the other drive. A read, write, or scan on one drive can be overlapped with a seek on the other drive if the seek is issued first. Overlap will not occur if the seek is issued during a read, write, or scan.

The start I/O instruction uses the contents of the disk read/write address register as the initial address of all sector data fields. It uses the contents of the disk control address register as the address of the disk control field.

A start I/O addressed to an unsafe drive is no-oped and the no-op bit in the status bytes is set.

Any start I/O that is executed resets all previously generated device status except:

- Seek check.
- Equipment check caused by an unsafe condition.
- Cylinder zero.
- No-op.

Seek check is also reset by start I/O if it is associated with the drive that is addressed. Equipment check caused by an unsafe condition is not reset by any instruction. No-op is reset by sense I/O.

Instruction Timing: Time in microseconds = 4.56.

Example:

Instruction

F3	A1	00
----	----	----

Disk Identifier Address Register

02	00
----	----

Disk Data Address Register

0F	00
----	----

Disk Control Field

00	07	A0	01
0200	0201	0202	0203

512 bytes of data will be transferred to storage and placed in locations 0F00 through 10FF.

Load I/O

Mnemonic: LIO

Op Code	Q Byte	Operand Address
Y1	DA M N	-----

Operation: This instruction loads the two bytes of data contained in the operand addressed by the operand address into a local storage register specified by the Q byte. The operand is addressed by its low-order byte.

The Q byte specifies the drive that is to operate in the first four bits (device address DA) and the local storage register to be loaded in the last three bits (N code). The M bit is not used.

The device address portion of the Q byte can take either of two values: A for drive 1 or B for drive 2.

The N code can specify only three values:

1. An N code of 011 is reserved for CE use.
2. An N code of 100 specifies the disk read/write address register.
3. An N code of 110 specifies the disk control address register.

Any N code other than the ones specified causes the processing unit to stop with a processor check and an invalid Q byte indication.

A load I/O instruction issued to a busy control unit causes an automatic program level advance if the system has dual programming feature installed. If the feature is not installed, the program loops on the load I/O instruction until the control unit is no longer busy.

Load I/O does not set any disk status conditions.

The load I/O instruction is executed if the addressed drive is executing a seek or recalibrate operation and a read, write, or scan has not been accepted or provisionally accepted. The load I/O instruction is not executed if the addressed drive is not ready.

Instruction Timing: Time in microseconds = 1.52 (N + 2).

Example:

Instruction

31	B4	2F	B1
----	----	----	----

Operand

0F	00
----	----

Disk Read/Write Address Register Before Operation

0B	20
----	----

Disk Read/Write Address Register After Operation

0F	00
----	----

Test I/O and Branch

Mnemonic: TIO

Op Code Q Byte Operand Address

Z1	DA:M:N		
----	--------	--	--

Operation: This instruction tests for the conditions specified in the Q byte. If the condition tested for is present, the next instruction is taken from the storage address specified by the operand address; and the address of the next sequential instruction is placed in the address recall register. If the condition is not present, the next sequential instruction is executed; and the address contained in the operand address is stored in the address recall register. The information stored in the address recall register remains there until the next decimal, insert-and-test-characters, branch or test I/O instruction is executed.

The Q byte specifies the drive to be tested and the condition to be tested for. The device address (DA) portion of the Q byte specifies the drive to be tested and can take on two values: hexadecimal A indicating drive 1 and hexadecimal B indicating drive 2.

The N code of the Q byte can specify testing for any of three conditions:

1. N code 000—not ready/check. This condition indicates that the drive is not in condition to operate or that a check condition has been detected. A check condition is indicated when either drive is addressed if the following device status is present:

- Data check.
- Track condition check.
- Missing address marker.
- End of cylinder.
- No record found.
- Equipment check.
- No-op.
- Overrun.
- Equipment check write gate.
- Parallel parity check.
- Serdes check.
- CC register check.

Check condition is also indicated if a seek check or unsafe exists for the addressed drive. A seek check or unsafe for the drive not addressed will not be indicated. The drive that has the check condition can be determined from the status byte.

2. N code 010—busy. The control unit either is executing a read, write, or scan operation or has provisionally accepted one of these operations for execution at the end of the seek operation in progress.
3. N code 100—scan found. Scan found is indicated when either drive is addressed. The sense byte indicates which drive contained the scan found condition. Scan found indication is reset by the next start I/O instruction.

Any N code other than those listed causes the processing unit to come to processor check stop with an invalid Q byte indication.

The M bit is not used.

Instruction Timing: Time in microseconds = 1.52 (N).

Example:

Instruction

C1	A4	02	00
0100	0101	0102	0103

Status Byte 1

10000000

Instruction Address Register Before Operation

01	04
----	----

Address Recall Register Before Operation

2F	C7
----	----

Instruction Address Register After Operation

02	00
----	----

Address Recall Register After Operation

01	04
----	----

Advance Program Level

Mnemonic: APL

Op Code Q Byte

F1	DA	M	N	Not Used
----	----	---	---	----------

Operation: This instruction tests for the conditions specified in the Q byte. If the condition tested for is present, a system with dual programming feature installed activates the inactive program level; a system without the dual programming feature installed loops on the advance program level instruction until the condition no longer exists. If the condition is not present, systems with and without the dual programming feature take the next sequential instruction in the active program level.

The Q byte specifies the drive to be tested and the condition to be tested for. The device address (DA) portion of the Q byte specifies the drive to be tested and can assume either of two values: hexadecimal A indicating drive 1 or hexadecimal B indicating drive 2.

The N code of the Q byte can test for any of the following three conditions.

1. N code 000—not ready/check. This condition indicates that the drive is not in condition to operate or that a check condition has been detected. A check is indicated when either drive is addressed if the following device status is present:

- Data check.
- Track condition check.
- Missing address marker.
- End of cylinder.
- No record found.
- Equipment check not caused by unsafe.
- No-op.
- Overrun.
- Equipment check write gate.
- Serdes check.
- CC register check.

Check condition is also indicated if seek check or unsafe exists for the addressed drive. Seek check or unsafe for the drive not addressed will not be indicated. The drive with the check condition can be determined from the status bytes.

2. N code 010—busy. One of the drives either is executing or has accepted provisionally for later execution a read, write, or scan operation.
3. N code 100—scan found. Scan found is indicated when either drive is addressed and a scan has been matched in one of the drives. The sense byte indicates which drive contained the scan found condition. Scan found indication is reset by the next start I/O instruction.

Any N code other than those listed causes a processor check stop with an invalid Q byte indication.

The M bit of the Q byte and the third byte of the instruction are not used.

Instruction Timing: Time in microseconds = 4.56.

Example:

Instruction

F1	A4	00
----	----	----

Status Byte 1

10000000

The next instruction address is taken from the instruction address register of the program level that did not execute this instruction.

Sense I/O

Mnemonic: SNS

Op Code	Q Byte	Operand Address
Y0	DA:M:N	

Operation: This instruction causes the two bytes contained in the specified local storage register or the specified two bytes of status information to be transferred to the two-byte field in storage addressed by the operand address. The operand is addressed by the low-order byte.

The Q byte specifies the drive to be sensed and the register or status bytes to be transferred. The device address (DA) portion of the Q byte specifies the drive to be sensed. The device address can be either of two hexadecimal values: A specifying drive 1 or B specifying drive 2. The N code specifies what is to be transferred to storage as follows:

1. N code 010—status bytes 0 and 1.
2. N code 011—status bytes 2 and 3.
3. N code 100—disk read/write address register.
4. N code 110—disk control address register.

Any N code other than those specified above causes a processor check stop with an invalid Q byte indication.

The status bytes are bit significant as illustrated in Figure 6-6. The higher numbered status byte is stored in the low-order position of the field. An explanation of each status bit is provided in *Check Conditions and Status*.

The M bit is not used in this instruction.

The sense I/O instruction will be accepted by the disk control unit no matter what other operations are in progress at the time.

Some bits of the status bytes are drive sensitive to the sense I/O instruction. Equipment check caused by unsafe, cylinder zero, seek check, seek busy, intervention required,

Bit	Byte 0	Byte 1	Byte 2
0	No-op	Scan Equal Hit	Unsafe
1	Intervention Required	Cylinder Zero	Cyclic Check Register Check
2	Missing Address Mark	End of Cylinder	Serdes Check
3	Equipment Check	Seek Busy	Parallel Parity Check
4	Data Check	100 Cylinder	Index
5	No Record Found	Overrun	Head Settling
6	Track Condition Check	Status Address A	Equipment Check Write Gate
7	Seek Check	Status Address B	Not Used

Byte 3 Bit 0 is a CE bit; all other bits in byte 3 are reserved.

Figure 6-6. Disk Storage Status Byte Information

unsafe, head settling, and index are sent with the status bytes only when they apply to the drive addressed by the sense I/O instruction. These bits, if they can be reset by sense I/O, are reset by the same sense I/O instruction that transfers them to storage.

All the status bits not discussed in the preceding paragraph are presented with the status bytes to a sense I/O for either drive. All except no-op are reset by the next start I/O instruction issued to either drive. No-op is reset by the sense I/O instruction to either drive that transfers it to storage.

Instruction Timing: Time in microseconds = 1.52 (N + 2).

Example:

Instruction

30	A2	05	FF
----	----	----	----

Status Bytes at Disk Before Operation

81	00
----	----

Operand Before Operation

00	AB
05FE	05FF

Operand After Operation

81	00
05FE	05FF

Status Bytes at Disk After Operation

80	00
----	----

CHECK CONDITIONS AND STATUS

All disk check conditions as well as general status information about the disk are conveyed to the processing unit as bits in status bytes. Each bit in a status byte has special significance.

Status Byte 0

Bit 0—No-Op

This status indicates that the last disk instruction was not executed. It is caused by the selected disk being unsafe or by a check condition occurring during a seek on a drive that has provisionally accepted a read, write, or scan instruction. This bit is reset by check reset, system reset, or the sense I/O instruction that transfers the bit to storage.

Bit 1—Intervention Required

This bit indicates that the addressed drive is not ready (removable disk not installed, power not on, drawer not closed, etc.). Addressing drive 2 in a system with only one drive or addressing the fixed disk on drive 2 when only the removable disk is installed also causes this indication. This bit is reset by correcting the condition that causes the disk to be not ready.

Bit 2—Missing Address Marker

This bit is set on any multiple-sector operation when the first sector has been found and any two following sequential sectors read from the disk have identical bits in bit position 5 of the S byte of the sector identifier read from the disk. If this condition is detected before the first sector is found or on a single-sector operation, it will be indicated after the control unit has determined that the record cannot be found on the track. This bit is also set if no address mark is found and index has been passed twice while looking for an address mark. This bit is not set if a data check is detected in one of the two identifier fields. The bit is reset by the next start I/O instruction.

Bit 3—Equipment Check

This bit indicates that the control unit has detected a hardware failure, or the selected drive is unsafe.

Bit 4—Data Check

This status indicates that a cyclic check or bit count appendage check revealed an inconsistency between the bits written on the disk and the bits read from the disk while reading the identifier or data fields.

Bit 5—No Record Found

This bit indicates that the first sector called for by a read, write, or scan instruction could not be found on the track, or that after the first sector was found, one of the succeeding sectors in a multiple-sector operation had a sector identifier that did not match the identifier in the disk control field. This condition also occurs from the conditions that cause track condition check. This bit, after a read identifier operation, indicates that no identifier was found on the track without an error.

Bit 6—Track Condition Check

This bit indicates that bits 6 and 7 of the flag byte in the disk control field do not match bits 6 and 7 of the flag byte on the track in a read, write, or scan operation.

Bit 7—Seek Check

This bit is set when the control unit detects a seek error or an attempt is made to seek to a cylinder outside the capacity of the disks installed.

Byte 1

Bit 0—Scan Equal Hit

This bit indicates that the equal condition has been satisfied whenever a scan instruction is executed.

Bit 1—Cylinder Zero

This bit indicates that the *selected drive's* access mechanism is positioned at cylinder zero.

Bit 2—End of Cylinder

This bit turns on when a multiple-sector operation specifies a sector count greater than the number of sectors available between the first sector specified and the end of the cylinder. All sectors up to and including the last one on the cylinder were successfully processed.

Bit 3—Seek Busy

This bit indicates that the drive addressed by the sense I/O instruction is seeking.

Bit 4—100 Cylinder

This bit indicates that the drive installed in the system has 100 cylinders available to the customer.

Bit 5—Overrun

This bit is set when the processing unit fails to allow a cycle steal to the disk unit in time to transfer data before it is lost. This occurs during processor check stop in the processing unit that stops the processing unit clock.

Bits 6 and 7—Status Address A and Status Address B

These two bits specify the drive that was specified in the last read, write, or scan instruction. This provides the number of the drive that pertains to attachment dependent status bits. When both bits are 0, drive 1 is specified. When bit 7 is 1, drive 2 is specified. This address is reset when a start I/O instruction is accepted by either drive.

Byte 2

Bit 0—Unsafe

This bit indicates that one of the following checks has been detected by the disk unit.

1. Read and write are selected together.
2. Read or write is selected, but both head 0 and head 1 are selected or both the fixed and removable disks are selected.
3. Read is selected, but the write circuits are operating.
4. Write is selected, but the write circuits are not operating.

This check also causes equipment check.

This check must have a unique program halt indicator.

Bit 1—Cyclic Check Register Check

This bit indicates that an error has been detected in the circuits that generate the cyclic check characters. This check sets equipment check.

Bit 2—Serdes Check

This bit indicates that a failure has been detected in the serializer-deserializer circuitry. This bit sets equipment check.

Bit 3--Parallel Parity Check

This bit indicates that a parity check has been detected in the control unit. This check sets equipment check.

Bit 4--Index

This bit is set when the index mark passes the read head. It is reset by the first address marker.

Bit 5--Head Settling

This bit indicates that the seek operation is not complete because the head is not ready for operation.

Bit 6--Equipment Check Write Gate

This bit indicates that writing was being attempted at index time during a read, write, or scan operation.

Bit 7--Not Used

FLAGGING

Defective recording areas are handled by track flagging. The flagging procedure included in the disk attachment is used to identify defective tracks and their alternates. Alternate tracks can be assigned under program control at the time a track in cylinders 4-202 is found to be defective. Cylinders 1-3 are provided for assignment as alternate tracks.

The flagging procedure uses bits 6 and 7 of the flag byte of the identifier of each sector recorded on the disk. Bit 6 alone indicates that the track is a defective track, and bit 7 alone indicates that the track is an alternate track. Both bits 0 indicates that the track is an original good track. Both bits 1 is unassigned and must not be used.

A track with a bad spot is marked defective and an alternate is assigned to replace the whole track. When a track is found to be defective, a write identifier operation must be performed to write the flag bytes with bit 7 = 1 and the C and S bytes of the identifiers from the defective track on the alternate track. Then the recoverable data from the defective track must be written on the corresponding sectors on the alternate track. Finally, the defective track must be written with a write identifier operation to write flag bytes with bit 6 = 1 and the C and S bytes of the identifiers from the alternate track on the defective track.

Track condition check is set as the device status and causes an error indication to test I/O and branch or advance program level instructions testing not ready/check any time that bits 6 and 7 of the F byte in storage and the F byte on the disk do not agree.

The identifier fields of the tracks are:

Good—Bits 6 and 7 of the F byte are both 0 and the C and S bytes contain the cylinder and sector numbers that are correct for that track.

Defective—Bit 6 is 1 and bit 7 is 0 in the F byte. The C and S bytes contain the cylinder and sector address from the alternate track.

Alternate—Bit 6 is 0 and bit 7 is 1 in the F byte. The C and S bytes contain the cylinder and sector addresses from the defective track replaced by the alternate.

TRACK INITIALIZATION PROCEDURES

The following procedures must be followed by track initialization programs for the 5444 disk storage drive for System/3. They analyze the condition of the surface and format the tracks.

1. Read identifier to determine that the track has not been previously flagged. This step need not be performed when initializing a previously unused disk.
2. Write identifier with a data field of hexadecimal 55.
3. Read data of all the sectors to ensure that it can be recovered. If an error occurs, go to step 10.
4. Repeat step 2 with a data field of hexadecimal 00.
5. Repeat step 3.
6. Seek to the next track and repeat steps 2 through 5.
7. Repeat steps 2 through 6 until all tracks have been processed.
8. Read identifier on all tracks to check for seek errors. If a seek error on the writing operation is detected, initialization must repeat steps 2 through 7. A seek error on the writing operation causes two different tracks to contain the same identifiers or the identifiers for one track to be missing.
9. Performs steps 2 through 8 at least once.
10. If an error occurs, the device status must be analyzed. If a missing address mark or data check occurs, retry a read data instruction at least 10 times. On the first unsuccessful retry that indicates missing address marker or data check, flag the track as defective and go to step 11. If all ten retries are successful proceed with the initialization procedure from the point at which it was interrupted.
For any error other than missing address marker or data check follow the normal error recovery procedures.
11. Assign an alternate track unless this is an alternate track.
12. Write identifier on the defective track with the address of the alternate track in the identifier and a hex value of 02 in the flag byte. A defective alternate track should contain its own address.
13. Set the flag byte in the disk control field to hex 02. Perform a read identifier operation. If the address of the alternate track is not recoverable, the disk must be repaired unless this is an alternate track.
14. Seek to the alternate track.
15. Set the flag byte in the disk control field to hex 01. Write identifier on the alternate track with the identifiers of the defective track in the disk control field. Alternate tracks must be proved reliable by steps 2 through 5 before they are used as alternates.
16. Continue with initialization on the next track.

The basic requirement is for one pass through steps 2 through 8. An option must be provided to allow any number of passes up to 255.

No program should change the flagging of a previously flagged track except as follows:

1. Initialization programs must have the following additional capabilities:
 - a. The option to ignore all previously flagged tracks.
 - b. The option to unconditionally flag or unflag any individual track.
2. Operating programs which have provision for dynamic flagging must perform steps 11-15 of this procedure.

ERROR RECOVERY PROCEDURES

The following minimum error recovery procedures are defined for the disk and attachment. A test I/O for not ready/check condition must be performed. If not ready/check is present perform action III from Figure 33. The status bytes and bits must be tested in the following order and the actions from Figure 33 performed when the bits are set.

Priority	Byte	Bit	Condition	Action
1	0	0	Error/not ready	III
2	0	3	Equipment check	II
3	0	1	Intervention required	XII
4	1	5	Overrun	XII
5	0	5	No record found	IV
6	0	2	Missing address marker	XI
7	0	4	Data check	XI
8	0	6	Track condition check	VI
9	0	7	Seek check	X
10	1	2	End of cylinder	V

Step	Action I
1	If there is no additional error recovery procedure, perform an operator message and stop.
2	If there is an additional error recovery procedure, exit to it.
3	If the additional error recovery procedure fails, perform an operator message and stop.
	Action II
1	Retry the original operation or sequence of operations once. On the second occurrence of this error condition, do action I.
	Action III
1	Perform a sense I/O instruction and check the conditions indicated in the order indicated.
	Action IV
1	Check for head switching. If yes, go to action V.
2	Execute a read identifier command to verify that the correct track has been reached.
3	If this is the correct track or the read identifier operation sets No Record Found, do action VII for the original operation.
4	If this is not the correct track, check the F byte of the original operation.
5	If the F byte is hex 01 (alternate track), do action VI step 2.
6	If the F byte is any other value, do action IX for the original operation.
	Action V
1	Repeat operation with correct number of sectors.
2	Decrease original number of sectors by number of sectors successfully processed. Calculate the new sector address, new data address, and new track.
3	Seek to the new track.
4	Retry the operation.
	Action VI
1	Check the F byte of the original operation. If the F byte is hex 00 do action VI step 3. If the F byte is hex 01, do action VI step 2. If the F byte is any other value, do action II.
2	Set the F byte of the original operation to hex 00. Perform a seek to the desired track. Do action XI.

Step	Action VI (continued)
3	Issue a read identifier command to determine the contents of the F byte on the track. If the F byte is hex 02, set the F byte of the original operation to hex 01. Use the address of the alternate track in a seek command. Resume operation after seeking to the alternate track. If the F byte is any value other than 02, perform a recalibrate and seek to the track required by the original operation. Retry the original operation. If the same error occurs, do action I.
	Action VII
1	Test for missing address marker.
2	If the address marker is missing, do action XI.
3	If the address marker is not missing, do action VIII.
	Action VIII
1	Test for data check.
2	If data check is present, do action XI.
3	If data check is not present, do action IX.
	Action IX
1	If track condition check is present, do action VI.
2	If track condition check is not present, do action X.
	Action X
1	Issue a recalibrate instruction.
2	Seek to the original track.
3	Do action XI if the original operation was not seek.
4	If the error persists, repeat steps 1-3 sixteen times. After 16 unsuccessful retries, do action I.
	Action XI
1	If the original operation was a verify or write, repeat the original sequence 8 times. After 8 unsuccessful retries, do action I.
2	If the original operation was not a verify or a write, repeat the original operation 16 times.
3	If the error persists in step 2, do action X. After 16 unsuccessful retries of actions X and XI, do action I.
	Action XII
1	Perform an operator message and stop. After restart repeat the original operation or sequence of operations.

Figure 6-7. Disk Error Recovery Procedures

The IBM 5475 Data Entry Keyboard (Figure 7-1) comprises a keyboard, control panel, covers, cables, and a set of attachment circuitry. The keyboard is designed to look and operate as much as possible like the keyboard for the IBM 5496 Data Recorder. Data recording and data verifying can be performed by using the data entry keyboard in conjunction with the card handling capabilities of the MFCU. The functions of data recording and verifying are available when the keyboard and system are used together under control of the data recording and data verifying programs that are available from IBM. The data recording and data verifying functions can be performed either in parallel with data processing programs or at times when the system is not needed for such programs.

PRINCIPLES OF OPERATION



Communication between the processing unit and the keyboard is on an interrupt basis. Each time the keyboard needs the processing unit in order to perform its function, it must signal with interrupt. The keyboard is assigned interrupt level 1, which is next to last in interrupt priority.

Pressing the keys on the keyboard (see Figure 7-2 for the keyboard configuration) causes interrupts to occur. Certain switches on the control panel also cause interrupts to occur. Each key or switch also causes some status condition or data byte to appear in status bytes in the attachment. These status conditions and data bytes can be sampled by the



53296

Figure 7-1. IBM 5475 Data Entry Keyboard



53294

Figure 7-2. Data Entry Keyboard Configuration

processing unit to determine what procedure is to be followed for each key depression.

Keys and Switches

The keys shown on the keyboard in Figure 7-2 are of two types as are the switches shown on the control panel. Keys can be either latched keys (which require specific action to restore them from their operated position) or momentary contact keys (which return to the non-operated position as soon as pressure is released). Switches are either two-position toggle switches that retain the position to which they are moved or momentary-contact toggle switches that return to the non-operated position as soon as they are released.

Program Switch is used by the data recording and data verifying programs to designate that data recording or data verifying is to be done under program control. This is a two-position toggle switch that causes an interrupt request and sets a status bit each time it is transferred from one position to the other.

Program Load Switch is used to indicate that a program card for *the data recording or data verifying program* is to be loaded from the MFCU. It is a momentary-contact toggle switch that causes an interrupt request only when the program switch is on. The status bit set by this switch is set only as long as the switch is held transferred. The sense I/O instruction must be executed before the operator releases the switch in order for this bit to be sensed.

Record Erase Switch is used by the data recording and data verifying programs to erase the data in the record that is currently being entered into storage. This momentary-contact toggle switch causes an interrupt request each time it is operated and maintains the status bit only so long as the switch is operated.

Auto Record Release Switch is used by the data recording and data verifying programs to determine if the card is to be processed as soon as the manual entries are completed. This two-position toggle switch causes an interrupt request each time it is moved from one position to the other and its state is available as a status bit.

Auto Skip/Dup Switch is used by the data recording and data verifying programs to determine if fields coded as automatic operation fields in the program card are to be treated as automatic fields. This two-position toggle switch causes an interrupt request and changes a status bit each time the switch is transferred.

Print Switch determines whether the data being keyed is to be printed on the card after being punched. This two-position toggle switch does not cause an interrupt request but does control a status bit.

Function Keys

The twelve shaded keys in Figure 7-2 are designated as function keys. (The three blank keys do not operate.) Function keys are momentary-contact type and are not interlocked from each other or from the rest of the keys. When an interrupting function key is pressed, the data keys are mechanically locked out and no other function key can generate an interrupt until the first key has been released. If multiple function keys are held down when a sense I/O operation occurs, all the bits will be recorded in the sense byte. If the sense I/O operation is not performed before the function key is released, the function key bit is not recorded in the sense byte. The attachment treats the momentary-contact toggle switches (program load switch and record erase switch) as interrupting function keys and these two rules also apply.

Upper Shift Key conditions the attachment logic to encode upper shift characters. This key does not generate interrupt requests and does not set a status bit.

Lower Shift Key conditions the attachment logic to encode lower shift characters. This key does not generate interrupt requests but sets a status bit if it is held down during a sense I/O operation.

Multi-Punch Key is pressed to place the keyboard in upper shift and, if the processing unit has unlocked the keyboard, causes each data key that is pressed to be restored. The encoded characters associated with the data keys that are pressed are logically ORed in the attachment. When the multi-punch key is released, an interrupt request is generated. If no data key is pressed while the multi-punch key is pressed, no interrupt request is generated by releasing the multi-punch key.

Program 1 Key is used to select the program 1 area as the location of the program control card. This key generates an interrupt request only if the program switch is on. If the key is held down during a sense I/O operation, a sense bit is set.

Program 2 Key is used to select the program 2 control card area. It operates in the same way as the program 1 key.

Release Key signals the end of manual entries on the card. This key generates an interrupt request and sets a status bit when a sense I/O operation is performed while it is pressed.

Field Erase Key is used by the data recording and data verifying programs to signal that the last manually entered field is to be erased. The key causes an interrupt request and sets a status bit if the key is held down until a sense I/O operation is performed to detect it.

Error Reset Key is used to reset program-detected errors. It results in an interrupt request and conditions a status bit if the sense I/O operation is performed while the key is down.

Read Key is used by the data recording and data verifying programs to cause a card to be read into a data area of storage. This key causes an interrupt request and must be held down until the sense I/O operation occurs in order to record the status bit.

Skip Key is used by the data recording and data verifying programs to indicate that the remainder of the field is to be skipped. If the program switch is on, this key generates a single interrupt request each time it is pressed. If the program switch is off, interrupt requests are generated each 1/10 second as long as the key is held down. The down position on the key is recorded in the sense byte if the key is held depressed when the sense I/O operation is performed.

Dup Key is used by the data recording program and the data verifying program to signal that the remainder of the field is to be duplicated from the preceding card. If the program switch is on, this key generates a single interrupt request each time it is pressed. If the program switch is off, interrupt requests are generated each 1/10 second as long as the key is held down. The down position of the key is recorded in the sense byte if the key is held pressed when the sense I/O operation is performed.

Right Adjust Key is used by the data recording and data verifying programs to signal that the data in the field is to be moved to the right end of the field and the remaining left end field positions filled with blanks. Pressing this key generates an interrupt request only if the program switch is on. The right adjust key causes a sense bit if the sense I/O operation is performed while the key is pressed.

Data Keys

The 34 unshaded keys in Figure 7-2 are dual shift keys. These, plus the space bar, are designated as data keys. These keys generate the 63 characters shown on the keyboard plus the code for blank. The data keys are latched type keys and are mechanically interlocked to prevent depressing of more than one key at a time, but a second key can be pressed while the first key is held down if a keyboard restore cycle occurs after the first key is pressed. The attachment generates an interrupt request each time a data key is pressed and the character generated by that key is presented as a sense byte. The data keys must be restored by the processing unit, and a second key cannot be pressed until the processing unit restores the first.

The character generated by pressing a data key depends on the shift of the keyboard. The shift is determined in the following manner:

1. If the program switch is off, the keyboard is in lower shift.
2. If the program switch is on, the keyboard is in upper shift unless the program control card specifies otherwise or the lower-shift key is pressed.
3. With the program switch on, the program control card can specify numeric mode (through a start I/O instruction to the keyboard) for the next entry. In numeric mode, pressing any key other than 0 through 9 or the space bar causes the attachment to turn on the invalid character bit in the sense byte. For the 0 through 9 keys, the attachment operates in upper shift.
4. Any of the preceding shift conditions can be manually overridden by pressing the shift keys or the multi-punch key. Manually determined shift states are effective only for as long as the determining key is held down.

Once a data key is pressed, all other data keys are mechanically locked out. The restoring of the data keys is controlled by the program through the use of the start I/O instruction. One bit in the start I/O instruction control code causes the key which has been pressed to be restored, but leaves the keyboard in such a state that all the data keys are locked

out. Another control code bit causes the keyboard to be unlocked so that data keys can operate. If the control code contains both bits, a complete restore cycle occurs. However, the following caution should be noted:

Caution

If a start I/O initiates a complete restore cycle and another start I/O that does not have the unlock-keys control code bit on is issued before the key that was depressed has been restored (about 15 to 20 milliseconds), the data keys will all be locked out.

Indicators

Indicators are provided on the control panel section of the keyboard to indicate the next column in which data will be entered, an error condition has occurred, and the program level control card that is in effect at the moment.

Column Indicators are controlled by the program. The indicators are made up of segments that can be lighted in various combinations to produce the arabic numeral characters. Other characters can be produced, but are not likely to be used for column indication.

Error Indicator is lighted under program control. It is controlled by a bit in the start I/O control code.

Program 1 and Program 2 Indicators are lighted under program control to indicate the program control card level that is in use.

PROGRAMMING CONSIDERATIONS


The following rules must be observed in programming for the data entry keyboard:

1. A start I/O instruction to enable interrupt level 1 must be issued before the keyboard can be used.
2. A start I/O instruction must be issued to unlock the keyboard before the data keys are operable.
3. A sense I/O operation is necessary to obtain data from the keyboard.
4. The processing unit must issue an instruction to restore the data keys.
5. The last instruction in the interrupt routine must be a start I/O instruction to reset the interrupt.

INSTRUCTIONS

Start I/O

Mnemonic: SIO



Operation: This instruction sets the conditions specified in the control code into the attachment.

The Q byte contains only the device address 0001 in the high-order four bits. All other bits of the Q byte are 0.

The control code is bit significant and controls the following conditions:

<i>Bit</i>	<i>Condition</i>
------------	------------------

- | | |
|---|---|
| 0 | Programmed Numeric Mode. When this bit is on, the attachment is placed in numeric shift. When this bit is off and the program switch is on, the attachment is placed in upper shift unless the lower shift bit is on. If both the lower shift bit and this bit are on, the attachment is placed in numeric shift. If a data key causes an interrupt, this bit must not be changed before the data is sensed. |
| 1 | Programmed Lower Shift. When this bit is on, the attachment is placed in lower shift. When this bit is off and the program switch is on, the attachment is placed in upper shift unless the numeric shift bit is on. If both the numeric shift bit and this bit are on, the attachment is placed in numeric shift. If a data key causes an interrupt, this bit must not be changed before the data is sensed. |
| 2 | Error Indicator. When this bit is on, the error indicator is lighted. When this bit is off, the error indicator is turned off. |
| 3 | Spare. |
| 4 | Restore Data Key. This bit causes the mechanism that restores and locks the data keys to operate. It leaves the keyboard in such condition that all the data keys are prevented from operating. |

<i>Bit</i>	<i>Condition</i>
------------	------------------

- | | |
|---|--|
| 5 | Unlock Data Key. This bit releases the restore and lock mechanism for the data keys. If both the restore and unlock bits are used in the same instruction, the attachment first restores the data keys then unlocks them. |
| 6 | Enable/Disable Interrupt. When this bit is on, the attachment is allowed to interrupt the program in progress in the processing unit. When this bit is off, the attachment is blocked from interrupting the processing unit. |
| 7 | Reset Interrupt. When this bit is on, it resets the interrupt condition in the attachment and allows the processing unit to return to the program it was processing when the interrupt occurred. |

Instruction Timing: Time in microseconds = 4.56.

Test I/O and Branch


This instruction is not used with the data entry keyboard. An attempt to execute a test I/O and branch instruction with the data entry keyboard device address (0001) results in a processor check stop with an invalid Q byte indication.

Advance Program Level

This instruction is not used with the data entry keyboard. An attempt to execute an advance program level instruction with the data entry keyboard device address (0001) results in a processor check stop with an invalid Q byte indication.

Load I/O

Mnemonic: LIO



Operation: The two-byte field located at the operand address is used to control the segments of the column indicator and to turn on or off the program 1 and program 2 indicators. The operand is addressed by its rightmost byte. The rightmost byte controls the segments of the units position of the column indicator and the program 2 indicator. The high-order byte controls the tens position of the column indicator and the program 1 indicator. The segments of the column indicator are designated by letters as shown in Figure 7-3. Each bit in the bytes controls one segment or a program indicator. When a bit is on, the indicator or segment turns on. When a bit is off, the indicator or segment turns off. The bit assignments for the segments and indicators are:

<i>Bit</i>	<i>Lights</i>
0	Segment E.
1	Segment D.
2	Segment F.
3	Segment C.
4	Segment B.
5	Segment G.
6	Segment A.
7	Program Indicator.

The hexadecimal digits to be placed in each byte to obtain the decimal digits are:

<i>Decimal</i>	<i>Hexadecimal</i>
0	EE
1	24
2	BA
3	B6
4	74
5	D6
6	DE
7	A4
8	FE
9	F6




Figure 7-3. Column Indicator Arrangement


If a program indicator is to be controlled, 1 must be added to the low-order hexadecimal digit for the appropriate byte.

The Q byte in this instruction contains the data entry keyboard device address (0001) in the high-order four bits and zeros in the rest of the bits.

Instruction Timing: Time in microseconds = 1.52 (N + 2).

Sense I/O

Mnemonic: SNS



Operation: The two sense bytes specified by the Q byte are moved into the two-byte field specified by the operand address. The operand is addressed by its low-order byte.

The Q byte contains the device address (always 0001 for the data entry keyboard), an M bit (always 0), and an N code. The meaning of the sense bytes that are transferred depends upon the value of the N code.

For N code = 010:

<i>Bit</i>	<i>High-Order Byte</i>	<i>Low-Order Byte</i>
0	Program 1 key pressed.	Auto skip/dup switch on.
1	Program 2 key pressed.	Record erase switch operated.
2	Program load switch operated.	Reserved.
3	Release key pressed.	Program switch on.
4	Field erase key pressed.	Skip key pressed.
5	Error reset key pressed.	Dup key pressed.
6	Read key pressed.	Auto record release switch on.
7	Right adjust key pressed.	Function key interrupt.

For N code = 001 the high-order byte is a data character and the low-order byte is bit significant as follows:

<i>Bit</i>	<i>Meaning</i>
0	Print switch on.
1	Reserved.
2	Lower shift key pressed.
3	Invalid character detected.
4	Reserved.
5	Multi-punch interrupt.
6	Reserved.
7	Data key interrupt.

A third pair of sense bytes is provided for use by the CE for diagnosis. The high-order byte of this pair is always all zeros. The pair is obtained by using an N code of 011. The bits in the low-order byte mean:

<i>Bit</i>	<i>Meaning</i>
0	Keyboard interrupts enabled.
1	Any function key pressed.
2	Bail forward contacts.
3	Unlock keyboard signal.
4	Bail forward trigger.
5	Toggle switch latch.
6	Any data key.
7	CE sense bit.

The reserved bits are always on (1). The function key interrupt, multi-punch interrupt, and data key interrupt bits indicate the cause of any program interrupt generated by the keyboard attachment. (Function key interrupt is turned on by the interrupting toggle switches as well as by the interrupting function keys.) The following programming requirements exist with regard to these three interrupt bits:

1. One and only one of the three bits should be on any time the keyboard attachment generates a program interrupt request. If none or more than one of these bits is on, a malfunction has occurred. In this case, the keyboard should be locked and the operator forced to try again. This can occur if a data key is pressed and, in servicing the interrupt, the program locks the keyboard by failing to restore that key. If a function key interrupt is generated after this operation, both the function key interrupt (correct) and the data key interrupt (from the unrestored data key) will be on.
2. If an interrupt is generated by changing the state of the program switch, the auto skip/dup switch, or the auto record release switch, the function key interrupt bit is automatically reset 3.3 milliseconds after the interrupt is generated.
3. If the interrupt request is a function key interrupt, the data character should be ignored.

The IBM 5471 Printer-Keyboard (Figure 8-1) comprises a printer-keyboard and a set of attachment circuitry. The printer-keyboard is mounted on the system table top with a forms stand located on the floor behind it. The keyboard and the printer are not physically linked in that key depressions do not automatically cause a character to be printed on the printer. The printer and keyboard are housed together and the printer motor is used to restore the keyboard.

PRINTER CHARACTERISTICS

The printer prints ten characters per inch on a 12.5 inch writing line. The entire 64-character system character set can be printed except for minus zero. The printer signals the attachment when it begins an operation and when it ends the operation. Printing or spacing requires about 64.5 milliseconds per character. Carrier return operates at about 15 inches per second.



53297

Figure 8-1. IBM 5471 Printer-Keyboard

KEYBOARD CHARACTERISTICS

The keyboard (Figure 8-2) is capable of generating the system character set except for minus zero. The keys are interlocked to prevent pressing two keys simultaneously. In addition to the system graphics set, special codes are generated for shift key depression, shift key release, and return key. Automatic restoration of the keyboard after operation of a graphic, shift, or return key requires about 64.5 milliseconds.

ATTACHMENT CHARACTERISTICS

Keyboard Attachment

Before an operation can be performed on the printer-keyboard, interrupts must be enabled by the processing unit. Three different interrupt conditions can be enabled or disabled.

1. Interrupts caused by pressing the request key.
2. Interrupts caused by pressing any key other than the request key.
3. Interrupts caused by the completion of a printer operation.

All of these interrupts are independent of each other and any combination can be enabled at any one time. If more than one is enabled, the stored program must test the interrupt pending sense bits to determine the cause of the interrupt. If the keyboard and printer interrupt simultaneously, the keyboard should be serviced first.


When the printer-keyboard requires service, the attachment generates an interrupt pending condition. If that interrupt has been enabled by the processing unit, a program interrupt request is generated on interrupt level 1.

Pressing the request key causes the request key interrupt pending. This status remains on until the processing unit issues a reset keyboard interrupt command. If the request key interrupt is enabled or becomes enabled before the interrupt pending is reset, a program interrupt request is generated. If the interrupt pending status is generated while interrupts are disabled or if the enable interrupt and reset interrupt commands are issued simultaneously on the same start I/O instruction, the interrupt is lost.

The end key and the cancel key are treated exactly like the request key with the following exceptions:

1. An end-key-or-cancel-key-interrupt-pending status bit is generated.
2. The interrupts from keys other than the request key must be enabled to allow the generation of the program interrupt request.

In the case of the graphic keys and the return key a graphic-key-or-return-key-interrupt-pending sense bit is generated. Interrupts from keys other than the request key must be enabled to allow the graphic keys or the return key to cause a program interrupt request. Note that when interrupts from keys other than the request key are enabled, the end-key-or-cancel-key-interrupt-pending and the graphic-key-or-return-key-interrupt-pending sense bits must be tested to determine the cause of an interrupt request.



53309

Figure 8-2. Keyboard Format

Graphic characters are handled in the following manner:

1. The graphic keys are encoded to a keyboard code character with parity.
2. The attachment translates the keyboard code character into the appropriate card code character.
3. The card code character is translated to EBCDIC by the translator circuits in the I/O channel when the character is sent to storage.

If a parity error occurs in either the input or the output of the keyboard to card code translator, a corresponding sense bit is also stored.

Printer Attachment

In order to print a character, the character must be loaded into a print character buffer in the attachment by a load I/O instruction. During loading, the I/O channel translates the character from EBCDIC to card code and the attachment then translates the character from card code to a tilt-rotate code used to position the print element. The print mechanism is checked for correct shift at this time. The card code to tilt-rotate translator includes a check bit, and if incorrect parity is detected on the output of the translator, a translator check sense bit is generated. If the character loaded into the print character buffer is outside the printable character set, the tilt-rotate code for a space is established, and a non-printable character sense bit is generated.

After the character has been loaded in the print character buffer, the stored program must issue a start print command through a start I/O instruction. If the print mechanism is in the correct shift, a print cycle starts. If the print mechanism is not in the correct shift, a shift cycle precedes the print cycle.

Carrier return is controlled by the stored program. The carrier is initiated by a start I/O instruction that designates carrier return. Carrier return moves the carrier to the left margin and advances the forms. A carrier return issued when the carrier is at the left margin only advances the forms.

Start print and start carrier return commands cause the printer to become busy. Start I/O and load I/O instructions to the printer will not be accepted while the device is busy. If a start print or start carrier return command is issued while the printer is interrupting without a simultaneous reset interrupt command, it will not be possible to reset the printer interrupt request until after the device becomes not busy. Once the operation is complete, the printer becomes

not busy. The transition from busy to not busy generates a printer interrupt pending status. If printer interrupts are enabled, or if they become enabled before a reset printer interrupt command is given, a program interrupt request is generated.

The printer mechanism is checked against the nominal time required for each operation. If the timing is wrong, a printer malfunction sense bit is generated, and a bit specifying the conditions that caused the printer malfunction bit (feedback too late, extra cycle, or cycle too long) is generated. These bits are turned off by a sense I/O instruction that detects them.

The printer contains contacts that detect the approach of the carrier to the end of the print line within 4 to 6 character spaces and the end of the form within 4 to 6 lines. These contacts set sense bits in the attachment.

To aid in servicing the printer-keyboard, the following signals are made available as sense bits:

1. The states of the three enable interrupt latches.
2. The input to the keyboard code to card code translator.
3. The output from the card code to tilt-rotate translator and the printer upper case mode switch.
4. The states and signals from the strobe and feedback contacts.

These bits are provided for servicing and are of no interest to the problem programmer.

INSTRUCTIONS

Start I/O

Mnemonic: SIO

Op Code	Q Byte	Control Code
F3	0001 M	000

Operation: The printer or the keyboard as specified by the Q byte performs the operation specified by the control code. Spare control code bits should be set to zero.

The Q byte contains the device address (always 0001 for the printer-keyboard) in the first four bits, an M bit that designates either the printer or the keyboard, and an N code of 000. An M bit of 0 specifies that the control code applies to the keyboard. An M bit of 1 specifies that the control code applies to the printer.

The control code specifies the action to be taken. For an M bit of 0 the control code bits cause the following actions:

Bit	Action
0	Spare.
1	Spare.
2	Request pending indicator; 1 = on, 0 = off.
3	Proceed indicator; 1 = on, 0 = off.
4	Spare.
5	Request key interrupts; 1 = enable, 0 = disable.
6	Other key interrupts; 1 = enable, 0 = disable.
7	Reset request key or other key interrupts.


For an M bit of 1 the control code bits cause the following actions:

Bit	Action
0	Start print.
1	Start carrier return.
2	Spare.
3	Spare.
4	Spare.
5	Printer interrupt; 1 = enable, 0 = disable.
6	Spare;
7	Reset printer interrupt.

Instruction Timing: Time in microseconds = 4.56.

Load I/O

Mnemonic: LIO



Operation: This operation transfers the high-order byte of the two byte field located at the operand address in storage into the print character buffer in the printer-keyboard attachment. The operand is addressed by its rightmost byte.


The Q byte is fixed with a device address of 0001 in the high-order four bits, an M bit of 1 to designate the printer, and an N code of 000.

This instruction must be used to place the character to be printed in the print character buffer before issuing the start print command. However, if the same character is to be printed several times in succession, it need be loaded only once.

Instruction Timing: Time in microseconds = 1.52 (N + 2).

Sense I/O

Mnemonic: SNS



Operation: Two bytes of sense data selected by the Q byte are transferred from the attachment to the two-byte field addressed by the operand address. The operand is addressed by its low-order byte.

The Q byte comprises the device address (always 0001 for the printer-keyboard), an M bit that determines whether the keyboard or printer sense bytes are to be stored, and an N code that determines which of two pairs of sense bytes for each unit is to be stored. Figure 8-3 shows the M bits and N codes and the bit significance of the sense bytes. Byte 0 or 2 is stored in the high-order byte; byte 1 or 3 is stored in the low-order byte.

The sense bytes (bytes 2 and 3) stored when the N code is 011 are diagnostic bytes and are of little or no interest to the problem programmer.

Instruction Timing: Time in microseconds = 1.52 (N + 2).

Test I/O and Branch and Advance Program Level

These instructions are not used by the printer-keyboard. An attempt to use either of these instructions with the printer-keyboard device address results in a processor check stop with an invalid Q byte indication.

M Bit = 0 (Keyboard Sense Bytes)				
N Code = 001			N Code = 011	
Bit	Byte 0	Byte 1	Byte 2	Byte 3
0	Character Keyed	Request Key Interrupt Pending	Keyboard Upper Case Mode Switch	Request Key Enabled
1		End or Cancel Interrupt Pending	Keyboard Data Reed Switch P	Other Key Enabled
2		Cancel Key	Keyboard Data Reed Switch B	Strobe Switch
3		End Key	Keyboard Data Reed Switch A	Strobe Switch Sampled
4		Return or Data Key Interrupt Pending	Keyboard Data Reed Switch 8	Request or End or Cancel Key
5		Return Key	Keyboard Data Reed Switch 4	Request or End or Cancel Key Sampled
6		Keyboard Translator Check	Keyboard Data Reed Switch 2	Keyboard Shifting
7		Keyboard Check	Keyboard Data Reed Switch 1	Reserved

M Bit = 1 (Printer Sense Bytes)				
N Code = 001			N Code = 011	
Bit	Byte 0	Byte 1	Byte 2	Byte 3
0	Printer Enable	Printer Interrupt Pending	Printer Upper Case Mode Switch	Lower Shift Required
1	Reserved	Reserved	No Print	Upper Shift Required
2	Reserved	Non-Printable Character	Tilt-Rotate Code T2	Reserved
3	Reserved	Printer Busy	Tilt-Rotate Code T1	Feedback Switch
4	Reserved	End of Line	Tilt-Rotate Code R5	Feedback Switch Sampled
5	Feedback Too Late	End of Form	Tilt-Rotate Code R2A	Long FN Switch
6	Extra Cycle	Printer Translator Check	Tilt-Rotate Code R2	Long FN Switch Sampled
7	Cycle Too Long	Printer Malfunction	Tilt-Rotate Code R1	CE Sense Bit

Figure 8-3. Printer-Keyboard Sense Bytes

The System/3 Serial Input/Output Channel Adapter (SIOC) provides a means for attaching additional input/output devices for which attachment circuitry is not incorporated in the system. It also provides a means of attaching special units that may be requested by the customer. The control unit of any I/O unit that is to be attached to the SIOC must be designed to be compatible with the SIOC. Only one control unit can be physically attached to the SIOC at any one time, although more than one I/O device can be controlled by that control unit. If the control unit is controlling more than one device, only one device can operate at any time. The SIOC handles data in the form of an 8-bit byte (plus parity). Data is transferred one byte at a time, parallel by bit.

The SIOC provides an intermediate control unit between the system I/O channel and the device control unit. This intermediate control unit produces the necessary signals to control the device control unit from information furnished to the SIOC by instructions from the processing unit, control bytes stored in registers in the SIOC by the processing unit, and information supplied by the device control unit.

SIOC REGISTERS

Data Transfer Register

A nine-bit data transfer register is provided in the SIOC to temporarily store one byte of data (eight bits plus parity) that is to be transferred between the I/O device and core storage. Data transfer is normally on a cycle steal basis, but the contents of this register can be moved between the register and storage with load I/O and sense I/O instructions when this is required by the characteristics of the I/O device involved or for diagnostic purposes. The register is tested for correct parity; a sense bit is set by incorrect parity.

Length Count Register

Because data transfer occurs on a cycle steal basis, the adapter must keep track of the number of bytes transferred. A length count register is provided to perform this function. This counter limits the number of bytes to be transferred to 256 bytes per record. A load I/O instruction is used to place the number of bytes to be transferred in the length

count register. The number that is placed in the length count register is the binary representation of a number equal to 256 minus the number of bytes to be transferred. Normally, the I/O device signals when enough bytes have been transferred, but the length count register signals when the correct number of bytes has been transferred, and prevents further data transfer. The contents of this register and the count-exceeded condition can be placed in storage with a sense I/O instruction.

I/O Select Register

This register is used for issuing up to sixteen separate I/O device control signals. It is loaded with a start I/O instruction. The functions that these control signals perform in the I/O device are determined by that device and the data that must be placed in the register for differing conditions will be defined by the I/O device. In general, they will not all be used by any one device.

I/O Transfer Lines

This is not a hardware register but a set of eleven signal lines from the device to the SIOC that can communicate information to the processing unit. These lines can be tested with the sense I/O instruction and used for program decisions based on information received from the I/O unit. The conditions that will be conveyed on these lines are defined by the I/O devices and will be specified in manuals or sections of this manual relating to the I/O device.

Function Register

This register defines the mode of operation of the I/O device. It must be loaded before attempting to execute the program operating the device (it can be loaded by that program before any device operations are attempted). The specific bits that must be stored in this register by a load I/O instruction are defined by the I/O device.

SIOC Data Address Register

This is one of the local storage registers that is used to store the address of the data field that is to be used by the I/O device. The register is loaded by a load I/O instruction and can be sensed by a sense instruction.

SIOC OPERATION

The operation of the SIOC requires that certain I/O instructions be performed to prepare the program and adapter for operation. A means of identifying the individual I/O devices that are attached to the SIOC has been provided. The identification is established at the time the I/O device is designed. These identification lines (four) are stored on a sense I/O operation that specifies the byte that contains their sense bits. The following procedures should be performed to operate the SIOC.

1. Sense the I/O identification byte.
2. Test that an I/O device is attached to the SIOC.
3. Test which I/O device is attached to the SIOC.
4. Load the function register with the appropriate bytes to control the particular I/O device.

I/O operations require that certain instructions be performed before the instruction that transfers data is executed. Before each data transfer, operation, the length count register must be loaded with a count equal to 256 minus the number of bytes to be transferred by that operation. The SIOC data address register must be loaded with the address of the first byte of the data field to be operated on. Then the start I/O instruction that actually transfers data can be issued. Testing and sensing operations should be included in the operating program but can be inserted at the discretion of the programmer in accordance with good programming practice.


The SIOC operates in interrupt mode on interrupt level 4. Each time the I/O device requires some special service from the processing unit, such as processing in time for stacker selection, it interrupts the processing unit. Interrupts must be enabled for the I/O device before the SIOC can interrupt the processing unit.

INSTRUCTIONS

The commands for all I/O devices attached to the SIOC are the same; the interpretation given to some of the commands by the I/O devices may be different. The interpretations are discussed in the I/O device sections.

Test I/O and Branch

Mnemonic: TIO



Operation: This instruction tests for the conditions specified in the Q byte. If the condition is present, the next instruction is taken from the address specified by the branch to address, and the address of the next sequential instruction is placed in the address recall register. If the condition is not present, the next sequential instruction is executed and the address specified by the branch to address is placed in the address recall register. The address placed in the address recall register remains there until the next branch, insert-and-test-character, or decimal instruction.

The Q byte contains the device address (always 0011 for the SIOC), an M bit of 0, and an N code. The N code specifies the condition that is to be tested as follows:


N Code	Condition Tested
000	SIOC not ready/check.
001	Invalid.
010	SIOC busy.
011	Invalid.
100	Invalid.
101	Invalid.
110	Invalid.
111	Invalid.

Issuing a test I/O and branch instruction with any of the invalid N codes causes a processor check stop with an invalid Q byte indication.

Instruction Timing: Time in microseconds = 1.52 (N).

Advance Program Level

Mnemonic: APL



Operation: This instruction tests for the condition specified in the Q byte. In systems with the dual programming feature a change of program level occurs if the condition exists. In systems without the dual programming feature, the processing unit loops on this instruction until the condition no longer exists.

The Q byte contains the device address (always 0011 for the SIOC), an M bit of 0, and an N code. The N code specifies the condition that is to be tested as follows:


<i>N Code</i>	<i>Condition Tested</i>
000	SIOC not ready/check.
001	Invalid.
010	SIOC busy.
011	Invalid.
100	Invalid.
101	Invalid.
110	Invalid.
111	Invalid.

Issuing an advance program level instruction with any of the invalid *N* codes causes a processor check stop with an invalid *Q* byte indication.

Instruction Timing: Time in microseconds = 4.56.

Load I/O

Mnemonic: LIO



Operation: This instruction transfers the contents of the two-byte field addressed by the operand address to the register designated by the *Q* byte. The operand is addressed by the low-order byte. If the SIOC is busy when this instruction is issued, a system with dual programming feature performs an automatic program level advance; a system without dual programming feature loops on the load I/O instruction until the SIOC becomes not busy. If the no-op status bit is on when the LIO instruction is issued, this instruction is ignored and the program advances to the next sequential instruction.

The *Q* byte contains a device address (always 0011 for the SIOC), an *M* bit of 0, and an *N* code. The *N* code specifies the register to be loaded as follows:

<i>N Code</i>	<i>Register</i>
000	Invalid.
001	I/O function register.
010	SIOC length count register.
011	Invalid.
100	SIOC data address register.
101	Data transfer register.
110	Invalid.
111	Invalid.

The bytes loaded into the function register are bit significant as follows:

High-Order Byte

<i>Bit</i>	<i>Meaning</i>
0	Write mode set service response.
1	Reset service response after 6 microseconds.
2	Transfer line 2 EOT.
3	Transfer line 1 EOT.
4	Even parity.
5	Decrement DAR.
6	Latch I/O 1 select.
7	Slave (transfer line 6 and 7 latch control).

Low-Order Byte

<i>Bit</i>	<i>Meaning</i>
0	Diagnostic mode (used only for CE diagnostic testing).
1	Spare.
2	Latch transfer line 4.
3	Latch transfer line 3.
4	Latch transfer line 1.
5	Transfer line 3 reset disconnect latch
6	Reset disconnect latch after 6 microseconds.
7	Transfer line 5 reset disconnect latch.


The various bits in these two bytes that are set are determined by the I/O device attached to the SIOC at any time, and will be specified by the instructions for programming that device.

Specifying an invalid *N* code results in a processor check stop with an invalid *Q* byte indication.

Instruction Timing: Time in microseconds = 1.52 (*N* + 2).

Sense I/O

Mnemonic: SNS



Operation: This instruction causes the two bytes of sense data specified by the Q byte to be transferred to the two-byte field specified by the operand address. The operand is always addressed by the low-order byte. This instruction is executed even though the SIOC is busy or has a not ready/check condition.

The Q byte contains a device address (always 0011 for the SIOC), an M bit of 0, and an N code. The N code specifies the bytes to be sensed as follows:

N Code	Function
000	Invalid.
001	I/O function register.
010	Length count register and status byte.
011	I/O transfer lines.
100	Data address register.
101	Data transfer register and diagnostic byte.
110	Invalid.
111	Invalid.

Specification of an invalid N code causes a processor check stop with an invalid Q byte indication.

The status byte and the diagnostic byte are the high-order bytes of their respective sense operations. They are bit significant as follows:

Status Byte

Bit	Meaning
0	Spare.
1	End request.
2	Interrupt pending.
3	I/O attention.
4	Data transfer register parity check.
5	No-op.
6	Length count register overflow.
7	I/O ready.

Diagnostic Byte

Bit	Meaning
0	SIOC interrupt request latch.
1	Service request.
2	Service response.
3	Interrupt enable.
4	I/O disconnect.
5	Write call.
6	Read call.
7	I/O selected.

Bits 0 and 1 of the status byte and all of the bits of the diagnostic byte are for CE diagnostic use and have no meaning to the I/O control program.

The transfer lines are bit significant as follows:

Low-Order Byte

Bit	Meaning
0	I/O transfer line 8.
1	I/O transfer line 7.
2	I/O transfer line 6.
3	I/O transfer line 5.
4	I/O transfer line 4.
5	I/O transfer line 3.
6	I/O transfer line 2.
7	I/O transfer line 1.

High-Order Byte

Bit	Meaning
0	I/O identifier bit 8.
1	I/O identifier bit 4.
2	I/O identifier bit 2.
3	I/O identifier bit 1.
4	I/O device attached.
5	I/O transfer line 11.
6	I/O transfer line 10.
7	I/O transfer line 9.

The meaning of each of the I/O transfer lines (check condition, device status, etc.) is determined by each individual I/O device control unit and will be specified by manuals discussing that I/O device. Not all the I/O transfer lines will necessarily be used by any one unit.

Instruction Timing: Time in microseconds = $1.52 (N + 2)$.

Start I/O

Mnemonic: SIO

Op Code	Q Byte	Control Code
F3	0011 0 N	

Operation: The start I/O instruction is used to control the mode of operation of the SIOC adapter, and to issue control signals (I/O select lines) to the attached I/O device. A start I/O read or write instruction will electronically attach the adapter to the I/O device by setting it in either the read or write mode respectively. The attachment must be placed in either one of these modes in order for the transfer of data to occur. This instruction is also used to enable or disable the ability of the adapter to request an interrupt priority, if required by the attached I/O device. The interrupt request is reset and the SIOC adapter is also removed from the busy state with the SIO instruction.

SIO instructions with N code 000 are accepted and executed by the adapter, regardless of its operating status; SIO instructions with N codes 011 or 100 are accepted and executed by the adapter unless a busy condition exists. A busy condition causes the instruction to be rejected. For systems with the dual program feature, if an SIO instruction is rejected, the program level advances. Without the dual programming feature, the instruction causes the program to loop at the SIO instruction until it can be accepted. When the adapter becomes not busy the instruction is accepted and normal instruction sequencing continues.

If the processor is not executing an SIOC interrupt routine, SIO instructions with N codes 001 or 010 are accepted and executed by the adapter unless an I/O Attention or busy condition exists. In these cases the instruction is rejected as described in the preceding paragraph. When the adapter becomes not busy, or when the cause of the I/O Attention condition is removed, the instruction is accepted and normal instruction sequencing continues.

SIO instructions are no-oped under the three conditions described herein: (1) If an SIO instruction with N code of 001 or 010 is issued when a device is not attached, the instruction cannot be executed. In this situation the instruction is accepted but not executed and the no-op status bit is set. This status bit can be sensed and reset with a SNS instruction. (2) If an SIO instruction with N code 001, 010, 011, or 100 is issued and the no-op status bit is active, the instruction is accepted but is not executed and the no-op status bit remains active. (3) If an SIO instruction with N code 001 or 010 is issued during an SIOC interrupt routine and the I/O attention signal is active, the instruction is accepted but is not executed. The no-op status bit is set and the program advances to the next sequential instruction. This prevents CPU hangup as a result of the I/O attention signal becoming active during the SIOC interrupt routine. The ability to issue and execute SIO instructions with an N code of 000 permits programming to recover from this situation. A reset interrupt request instruction can be used to exit the interrupt routine.

Combinations of the N code not shown in this section are invalid. Figure 9-1 summarizes SIOC operations according to the adapter status.

<i>N Code</i>	<i>Control Code</i>	<i>Function</i>
	01234567	
000	00000001	Reset interrupt request.
000	00000010	Enable interrupt ability.
000	00000100	Disable interrupt ability.
000	00001000	Remove SIOC adapter from busy state.
000	00010000	Set interrupt request.
001	00000000	Read I/O device.
010	00000000	Write I/O device.
011	-----	I/O control 1.
100	-----	I/O control 2.

The I/O control N codes cause the select register to be set with bit significant bytes in the following pattern:

I/O Control Byte 1

<i>Bit</i>	<i>Meaning</i>
0	I/O 8 select.
1	I/O 7 select.
2	I/O 6 select.
3	I/O 5 select.
4	I/O 4 select.
5	I/O 3 select.
6	I/O 2 select.
7	I/O 1 select.

I/O Control Byte 2

<i>Bit</i>	<i>Meaning</i>
0	I/O 14 select.
1	I/O 13 select.
2	I/O 12 select.
3	I/O 11 select.
4	I/O 10 select.
5	I/O 9 select.
6	I/O unit 2 select.
7	I/O unit 1 select.

Instruction Timing: Time in microseconds = 4.56.

Instruction (Note 1)	DBO Parity Error	Device Not Attached	Busy	I/O Attention		No-Op Bit On	DTR Parity Check (Note 2)
				Interrupt Routine	Not Interrupt Routine		
SIO N - Code 0 N - Code 1 N - Code 2 N - Code 3 N - Code 4	Processor Check Processor Check Processor Check Processor Check Processor Check	Execute No-Op No-Op Execute Execute	Execute Reject Reject Reject Reject	Execute No-Op No-Op Execute Execute	Execute Reject Reject Execute Execute	Execute No-Op No-Op No-Op No-Op	Execute Execute Execute Execute Execute
LIO (all valid N - Codes)	Processor Check	Execute	Reject	Execute		No-Op	Execute
SNS (all valid N - Codes)	Processor Check	Execute	Execute	Execute		Execute	Execute
TIO N - Code 0 N - Code 2	Processor Check Processor Check	Branch Not Applicable	Not Applicable Branch	Branch Not Applicable		Branch Not Applicable	Branch Not Applicable
<i>Notes:</i> 1. An invalid instruction causes a CPU check, stopping the system. 2. The data transfer register parity check status bit is reset when the adapter recognizes a valid SIO instruction. 3. When the adapter no-ops an instruction, it accepts the instruction but does not execute it.							

● Figure 9-1. Summary of Instruction Handling Based Upon Adapter Status

CHECKING

The contents of the data transfer register and the I/O channel data are tested for parity errors during data transfer operations and whenever instructions or data is being transmitted over the I/O channel to the SIOC adapter. Detected parity errors on data coming from the processing unit result in a processor check stop with a parity error indication. Parity errors detected in the data transfer register set a data transfer register parity check sense bit that can be tested by a sense I/O instruction.

IBM 1255 Magnetic Character Reader

The IBM 1255 Magnetic Character Reader provides the capability of entering data inscribed with magnetic ink characters on paper documents. The 1255 is available in these models:

<i>Model</i>	<i>Font Read</i>	<i>Maximum Throughput**</i>	<i>Number of Stackers</i>
1	E-13B	500	6
2	E-13B	750	6
3	E-13B	750	12

** Measured with 6-inch documents

A discussion of the capabilities, characteristics, and operations of the magnetic character reader can be found in *IBM 1255 Magnetic Character Reader Components Description*, Form A24-3542.

OPERATION

The 1255 attaches to the system SIOC and operates through the instructions issued to the SIOC. The exact form of these instructions is discussed in the SIOC chapter of this manual.

General Programming Requirements

In addition to the instructions which actually control functions of the reader, the following items must be handled in a specific manner in order for the 1255 to operate with the SIOC:

1. Before executing the instructions that cause the reader to operate, the function register of the SIOC must be loaded by a load I/O instruction. The two bytes loaded must contain a 1 in bit 5 of the high-order byte and a 1 in bit 6 of the low-order byte. All other bits in these bytes must be 0.
2. The length count register must be loaded by a load I/O instruction issued to the SIOC. The number to be loaded into the register is 256 minus the number of bytes to be read from the 1255. This operation must be performed before each read instruction.
3. The SIOC data address register must be loaded with an address before reading occurs for each read operation. This address designates where in storage the data read from the document is to be stored. The address must be the address of the *low-order* byte of the data field. This register is loaded with a load I/O instruction.
4. The device identification assigned to the 1255 is 0011. The fact that the 1255 is the device attached to the SIOC can be detected by the sense I/O instruction sensing the I/O transfer lines. Bits 0 through 3 of the high-order sense byte stored by this instruction contain the device identification. For the 1255 bits 0 and 1 will be 0 and bits 2 and 3 will be 1.
5. A start I/O instruction must be issued to enable interrupts for the SIOC. The 1255 requires that processing for the documents be performed within specified periods of time to provide correct processing. The 1255 causes an interrupt at the end of every document, and this interrupt must be enabled to allow processing to commence.

Feeding Documents

The 1255 begins to feed documents in the online mode after (1) the 1255 start key has been pressed, and (2) an engage command has been issued. The reader continues to feed documents until:

1. The program issues a disengage instruction,
2. An empty hopper condition occurs,
3. A full stacker condition occurs,
4. The operator presses the 1255 stop key, or
5. A jam, interlock, or late stacker-select condition occurs.

Note: An engage instruction immediately followed by a disengage instruction causes single-document feeding.

A disengage command from the processing unit is required for stopping document feeding under program control. The engage command is issued by executing a start I/O instruction for the SIOC with an N code of 100, and a control code of 00000001. The disengage command is issued by a start I/O instruction with an N code of 100 and a control code of 00000010.

Retrieving Data From Documents

Data is obtained from documents passed through the 1255 by issuing start I/O commands specifying read. A read command must be issued for each document before that document reaches the read head. Failure to issue the necessary read command results in the document's being rejected and an auto reject signal being sent to the processing unit.

For data to be transferred from the 1255, the validity-check-and-readout switches for the desired fields must be pressed.

The 1255 generates an end of transmission (EOT) signal after reading each document and whenever the sorter stops. The EOT signals the SIOC to request an interrupt.

The first character transferred from the 1255 enters storage at the address designated by the SIOC data address register. Subsequent characters enter successively lower storage locations.

Directing the Disposition of Documents

Documents are directed to the stackers in the 1255 by stacker select commands. These commands are generated by start I/O instructions that load the I/O select register.

For 500 documents per minute models, the stacker select command must be issued within 24 milliseconds of the time a document leaves the read head (signaled by an interrupt request) if the document is to be stacked in the first (lowest) stacker, or within 50 milliseconds of the document's leaving the read head if it is to be stacked in any other stacker. For 750 documents per minute models, the stacker select command must always be issued within 24 milliseconds after the document leaves the read head. If the stacker select command is not issued within these limits, the document is rejected and the 1255 stops after all documents in the transport are directed to the reject stacker. The fact that the reader is stopped is conveyed to the processing unit.

Obtaining Information about the Condition of the Reader

Indications of the condition of the reader are obtained by issuing a sense I/O command. The sense command is required to determine if the read command was issued in time, if the fields read from the document are valid, where documents are located in the transport, and if the reader is operating.

INSTRUCTIONS

Start I/O

Mnemonic: SIO

Op Code	Q Byte	Control Code
F3	0011:0:N	

Operation: The reader performs the operation specified by the N code and the control code.

The Q byte comprises a device address (always 0011 for the reader) in the first four bits, an M bit of 0, and an N code. The N code in conjunction with the control code, specifies the operation to be performed. The operations performed are:

<i>N Code</i>	<i>Control Code</i>	<i>Operation</i>
000 or 001	00000001	Reset interrupt request (performed by the SIOC).
000 or 001	00000010	Enable interrupt (performed by the SIOC).
000 or 001	00000100	Disable interrupt (performed by the SIOC).
000 or 001	00001000	Reset SIOC adapter, removing SIOC from busy state (performed by the SIOC).
000 or 001	00010000	Set interrupt request.
001	00000000	Read I/O device.
010	00000000	Invalid for 1255.
011	-----	Control I/O.
100	-----	Control I/O.

The control I/O operations set the I/O select register to produce the desired operation. The following operations can be performed by each N code.

N Code 011

<i>Control Code Bit</i>	<i>Models 1, 2</i>	<i>Models 3</i>
	<i>Operation</i>	<i>Operation</i>
0	Not used.	Select stacker 7.
1	Select stacker 6. **	Select stacker 6.
2	Not used.	Select stacker 5.
3	Select stacker 4.	Select stacker 4.
4	Select stacker 3.*	Select stacker 3.
5	Select stacker 2.	Select stacker 2.
6	Select stacker 1.*	Select stacker 1.
7	Select stacker 0.	Select stacker 0.

* Invalid code for standard (even/odd) sort pattern readers
 ** Invalid code for optional (0-4/5-9) sort pattern readers


<i>N Code 100</i>	<i>Control Code Bit</i>	
	<i>Models 1, 2</i>	<i>Model 3</i>
	<i>Operation</i>	<i>Operation</i>
0	Not used.	Not used.
1	Select reject stacker.	Select reject stacker.
2	Not used.	Not used.
3	Not used.	Select stacker A.
4	Not used.	Select stacker 9.
5	Select stacker 8. **	Select stacker 8.
6	Disengage feed.	Disengage feed.
7	Engage feed.	Engage feed.

Stackers on the 12 stacker readers are arranged in two vertical rows of six stackers each. Stackers on the left bank are numbered, from bottom to top: 0,1,2,3,4, and R. Those on the right bank are numbered 5,6,7,8,9, and A.

Instruction Timing: Time in microseconds = 4.56.

Load I/O

Mnemonic: LIO



Operation: The two bytes contained in the two-byte field addressed by the operand address are placed in the register designated by the Q byte. The operand is addressed by the low-order byte.

The Q byte comprises a device address (always 0011) in the high-order four bits, an M bit of 0, and an N code. The N code specifies the register into which the contents of the operand field are to be loaded.

<i>N Code</i>	<i>Destination</i>
000	Invalid.
001	I/O function register.
010	SIOC length count register.
011	Invalid.
100	SIOC data address register.
101	Data transfer register.
110	Invalid.
111	Invalid.

Specification of an invalid N code results in a processor check stop with an invalid Q byte indication.


The I/O function register must be loaded with the following:

<i>High-Order Byte</i>	<i>Low-Order Byte</i>
00000100	00000010

Instruction Timing: Time in microseconds = 1.52 (N + 2).

Sense I/O

Mnemonic: SNS



Operation: The two bytes specified by the Q byte are placed in the two-byte field addressed by the operand address. The operand is addressed by the low-order byte.

The Q byte comprises a device address (always 0011) in the high-order four bits, an M bit of 0, and an N code. The N code specifies the sense bytes or registers that are to be sensed.

<i>N Code</i>	<i>Senses</i>
000	Invalid.
001	I/O function register.
010	Length count register and status byte.
011	I/O transfer lines.
100	Data address register.
101	Data transfer register and diagnostic byte.
110	Invalid.
111	Invalid.

Specification of an invalid N code causes a processor check stop with an invalid Q byte indication.

The status byte and diagnostic byte are stored as the high-order bytes of their respective sense operations. They are bit-significant as follows:

Status Byte

<i>Bit</i>	<i>Meaning</i>
0	Spare.
1	End request.
2	Interrupt pending.
3	I/O attention.
4	Data transfer register parity check.
5	No-op.
6	Length count register overflow.
7	I/O ready.

The I/O transfer lines are bit significant as follows:

High-Order Byte

<i>Bit</i>	<i>Meaning</i>
<i>Models 1, 2, 3</i>	
0	0.
1	0.
2	1.
3	1.
4	Not used.
5	Not used.
6	Not used.
7	Sorter is stopped.

Low-Order Byte

<i>Bit</i>	<i>Meaning</i>
<i>Models 1, 2, 3</i>	
0	Auto reject.
1	Serial number field valid.
2	Transit routing field valid.
3	Account number field valid.
4	Process control field valid.
5	Amount field valid.
6	Document under read head.
7	Document to be read.

Sorter is stopped is conditioned by the main motor being stopped. A main motor stop is caused by a jam, a late stacker select, an empty feed hopper, or the reader stop key being pressed. This line is deconditioned (bit turned off) by clearing the stop condition and restarting the reader.

All field valid indicators are conditioned when their respective fields including bracketing symbols are read without error, and deconditioned when the leading edge of the next document is sensed at the read head.

The auto reject indication turns on for any document that is rejected automatically by the reader. This occurs if a read command is not issued for a document before the document reaches the read head, a short document, an overly long document, or when a document spacing error occurs. The indicator turns on when the error condition is detected and stays on until the following document arrives at the read head, except that for a document spacing error the indicator stays on through the second document because both documents are rejected. A stacker select command other than reject must not be issued for an auto-reject document to prevent missorting.

The document under read head bit comes on when a document passes under the read head and turns off when the document leaves the read head. It can be used to determine if a document cleared the read head if the read command has been terminated before the end of the document. A stacker select command must not be given for the document until the document leaves the read head.

The document to be read bit is on as soon as the 1255 tries to feed documents. The bit turns off when the document passes under the read head after the 1255 stops trying to feed documents. The bit also turns off from a jam condition between the separator and the read head.

When a hopper runout occurs, the line remains conditioned for about 850 milliseconds after the last document is fed (until the sorter-is-stopped line becomes active).

Instruction Timing: Time in microseconds = $1.52 (N + 2)$.

Test I/O and Advance Program Level

These instructions operate on the SIOC even though they must be used when operating the 1255. See the SIOC chapter for a discussion of these instructions. The test I/O busy indication means that the 1255 is performing an operation.

FEATURES

Account Number Checking

For a description of the manner in which account number checking is performed, see the 1255 Components Description manual. If an account number is found incorrect when this feature is installed, the account number field valid indicator bit is turned off. No special programming is involved with the account number checking feature.

51-Column Sort Feature

This feature allows the 1255 to handle documents shorter than the standard documents. These documents lack a transit-routing field. This fact could be used by a program to distinguish 51-column documents from others.

Dash Symbol Transmission

This feature allows the 1255 to transmit the dash symbol from the transit-routing field. Because different nations of the world use the dash symbol in different positions of their transit-routing fields, this fact can be used by programming to distinguish between checks from different countries.

Document Counter

This feature has no effect on programming the 1255 for System/3.

Binary Synchronous Communications Adapter (BSCA)

The binary synchronous communications adapter is a special feature for the IBM System/3 Card and Disk Systems. It provides the system with the ability to function as a point-to-point or multipoint processor terminal. Operation is half duplex, synchronous, and serial by bit, serial by character over either non-switched or switched voice grade or better two-wire, four-wire, or wide band communication facilities.

Operation of the BSCA is fully controlled by a combination of System/3 stored program instructions and BSCA logical responses to line control characters. With the feature installed, the system can both transmit and receive during a single communication, although half-duplex operation prevents simultaneous transmission and reception of data.

Point-to-Point Communications Networks

The BSCA functions in either a switched or non-switched point-to-point network. Normally, contention cannot occur because the called station must be made ready to receive before a call can be completed. However, a two-second timeout can be programmed to resolve any contention situations that may occur.

System/3 can be designated, by programming, as either the primary or secondary station.

Multipoint Communications Networks

IBM supports System/3 as a tributary station, but not as a control station, on a multipoint network.

Data Rates

The BSCA can operate at various data rates between 600 bits per second (baud) and 50,000 bits per second. The customer selects the data rate to be used, and his BSCA is equipped with an appropriate interface as a no-charge selective feature. Interconnected units must operate at the same data rate.

Data Set Interface

The data set interface modifies the BSCA for operation on voice grade communications channels. This interface makes possible data rates between 600 and 4800 bits per second, provided the appropriate data set is installed. (For information about acceptable data sets, or their equivalents, consult your IBM sales representative.)

Data Station Interface

The data station interface modifies the BSCA for operation on wide band communications channels at data rates between 19,200 and 50,000 bits per second. (For information about acceptable data sets, or their equivalents, consult your IBM sales representative.)

Data Sets (Modems)

The data set receives the data serially by bit and serially by character from the communications line during receive operations and presents the bits to the communications adapter. During transmit operations the communications adapter receives characters from storage serially, then makes them available serially by bit, serially by character to the data set. The data set places each bit on the communications line as soon as it receives the bit from the BSCA.

The customer must specify which data set he will be using at the time he orders his BSCA feature.

Transmission Rate Control

A timing device called a clock controls the rate at which data is transmitted and received. For the data set interface, clocking is furnished either as a special feature for the BSCA or else by the data set, depending on which type of data set is selected. For the data station interface, the data set must furnish the clock.

11

Transmission Codes

Data can be transferred in either of two codes, extended binary coded decimal interchange code (EBCDIC) or the IBM version of the American National Standard Code for Information Interchange (American National Standards Institute, 3.4-1968. This code is called ASCII in this publication.) The customer must specify which code he will use at the time he orders the BSCA feature. (Only units using the same code can communicate with each other.)

EBCDIC is the standard, 8-bit plus parity, internal binary code of the IBM System/3. (This code is illustrated in Appendix B.) The parity bit, used for internal checking, is not transmitted over the communications network.

ASCII is a 7-bit code plus parity. It is illustrated in Appendix B. Unlike EBCDIC, which numbers its bits 0 through 7 starting at the high-order bit, ASCII numbers its bits 1 through 7 starting at the low-order bit (Figure 11-1).

All characters are transmitted over the line low-order bit first. For ASCII, the high-order bit must be a zero bit from core on transmit. If the adapter does not receive a high-order zero from core, it will generate and send out a wrong parity (P) bit. In addition, the invalid ASCII character status bit will be set on causing a unit check condition.

On receive, the first bit received is transferred into low-order core position and so on. For ASCII, the adapter fills a zero into the high-order bit position in core except when the character has a VRC error.

	First Hex	Second Hex
	high	low
TRANSMISSION	8 7 6 5	4 3 2 1
EBCDIC	0 1 2 3	4 5 6 7
ASCII	P 7 6 5	4 3 2 1
Auto Call Dial Digit (BCD)	X X X X	8 4 2 1

Figure 11-1. Bit Positions and Significance

EBCDIC and ASCII have different coding structures to represent characters. When ASCII is used with System/3 communications adapter, the program must translate data from EBCDIC before transmission and to EBCDIC after reception. This translation is not performed by the communications adapter.

SUBFEATURES OF THE COMMUNICATIONS ADAPTER

Two subfeatures of the communications adapter are standard: intermediate block checking and auto answer. The auto answer feature (switched network only) enables the communications adapter to respond to a telephone request for data communications automatically without operator intervention if the data set has unattended answer capability. The intermediate block checking feature allows transmission and reception of checking characters for checking the accuracy of communication without interrupting the steady flow of information from the transmitting station to the receiving station.

In addition to the two standard subfeatures, certain optional subfeatures are offered to enhance the capabilities of the communications adapter.

Station Selection (Special Feature)

This feature allows the system to operate as a tributary station in a multipoint communications network. This feature excludes the auto call feature and is not available with the high-speed interface selective feature.

Internal Clock (Special Feature)

This feature provides an internal clocking system in the communication adapter to allow operation with data sets that do not provide clocking to the adapter. The internal clock feature provides the following transmission rates:

600 bits per second
 1200 bits per second
 2000 bits per second
 2400 bits per second.

Only one of the above transmission rates can be specified for each communication adapter. (Stations can only communicate with other stations using the same transmission rate.) This feature excludes the high-speed interface selective feature.

High-Speed Interface (No-Charge Selective Feature)

This feature enables the communication adapter to interface with data sets that provide data rates between 19200 bits per second and 50000 bits per second. This feature excludes the internal clock feature, so the data set must furnish data clocking when this feature is installed.

Auto Call (Special Feature)

This special feature permits automatic connection with a remote station on a switched network to be established by means of a program instruction. An auto calling unit (ACU), not supplied by IBM, must be used with this feature to enable the automatic connection to occur. This feature excludes the station selection feature.

Full Transparent Text Mode (Special Feature)

This feature allows all the 256 possible bit combinations available in the EBCDIC to be transmitted through the communications adapter as data. This feature is necessary because certain of the EBCDIC characters are designated as line control characters and cause the communications adapter to perform a function. The transparency feature allows these control characters to be handled as data. This feature excludes the ASCII option.

LOCAL STORAGE REGISTERS USED BY COMMUNICATIONS ADAPTER

Three local storage registers (two of which are located in the adapter) are provided for the communications adapter; the current-address register, the transition-address register, and the stop-address register. These registers hold the storage addresses of data or line control characters at which certain actions are to occur, or the address of the next byte to be transmitted or received.

Current Address Register

The current-address register contains the address of the next byte to be operated on. When data is being transmitted, this register is used to address storage for each byte that is to be transmitted. When data is being received, this register is used to address storage for storing each byte as it is received from the line. The address is incremented by plus one under control of the adapter during every I/O cycle steal.

Transition Address Register

The transition-address register stores the address at which a reversal is desired between transmitting and receiving in a transmit-and-receive operation. When the address in the current-address register equals the address in the transition-address register, the adapter stops taking data from storage on cycle steals and begins stealing I/O cycles to store the characters received from the communications line.

Stop Address Register

The stop-address register stores the address at which the communications adapter I/O operation must stop. When the address in the current-address register equals the address in the stop-address register, the communications adapter ends its operation and generates an interruption request.



BSCA TERMINAL CONTROL

Adapter controls are called into action at each station by:

- starting codes, to enter certain modes and to begin to accumulate BCC
- modifiers, sync characters, and data link escape functions (ITB, SYN, DLE)
- ending codes, to terminate blocks and activate checking functions.

Control Characters and Sequences (Figure 11-2)

Note: When transmitting, the adapter turns around to receive when the current address register is equal to the transition address register. The program must ensure that the last character of the change of direction (C.O.D.) sequence is at a location one less than the Transition Address. When receiving, any C.O.D. character or sequence causes the adapter to terminate the receive operation and issue an op end interrupt request.

- *SOH or STX* resets control state mode and sets the adapter to data mode. The first SOH or STX after line turnaround resets the BCC buffer and BCC accumulation commences with the following character.
- *ETB or ETX* resets data mode in the adapter and is the last character included in the BCC accumulation. At the master station, the adapter transmits the BCC and the pad character. At the slave station, the adapter compares its BCC accumulation with the BCC (s) received following the ETB or ETX.
- *For recognition of EOT or NAK* as a control character, the adapter requires that four contiguous "1" bits must be received immediately following the EOT or NAK. Also, the EOT character must be the first non-SYN character after establishing character sync. The four "1's" are stored in the four low-order bit positions of the core location following the EOT or NAK. The four high-order bit positions of this byte should be ignored. On Transmit, the adapter automatically generates the four contiguous "1" bits by sending the trailing PAD character.

Name	Mnemonic	EBCDIC	USASCII
Start of Heading	SOH	SOH	SOH
Start of Text	STX	STX	STX
End of Transmission Block *	ETB	ETB	ETB
End of Text *	ETX	ETX	ETX
End of Transmission *	EOT	EOT	EOT
Enquiry *	ENQ	ENQ	ENQ
Negative Acknowledge *	NAK	NAK	NAK
Synchronous Idle	SYN	SYN	SYN
Data Link Escape	DLE	DLE	DLE
Intermediate Block Character	ITB	IUS	US
Even Acknowledge *	ACK 0	DLE (70)	DLE 0
Odd Acknowledge *	ACK 1	DLE/	DLE 1
Wait Before Transmit—Pos. Ack. *	WACK	DLE,	DLE;
Mandatory Disconnect *	DISC	DLE EOT	DLE EOT
Reverse Interrupt *	RVI	DLE@	DLE <
Temporary Text Delay *	TTD	STX ENQ	STX ENQ
Transparent Start of Text	XSTX	DLE STX	
Transparent Intermediate Block	XITB	DLE IUS	
Transparent End of Text *	XETX	DLE ETX	
Transparent End of Trans. Block *	XETB	DLE ETB	
Transparent Synchronous Idle	XSYN	DLE SYN	
Transparent Block Cancel *	XENQ	DLE ENQ	
Transparent TTD *	XTTD	DLE STX DLE ENQ	
Data DLE in Transparent Mode	XDLE	DLE DLE	

* Change of direction character.

Figure 11-2. Control Characters and Sequences

- *ENQ* resets data mode in the adapter.
- *SYN* is generated and transmitted automatically by the adapter to establish and maintain synchronism. *SYN* does not enter BCC or core. A *SYN* from core at the transmitting station is transmitted, but does not enter core at the receiving station nor BCC accumulation at either station.
- *SYN SYN* is the sync pattern in non-transparent mode. Two contiguous *SYN* characters are always transmitted immediately following an *ITB* or *XITB*, *BCC* sequence. *SYN* is also used as a time fill character for a transmit only instruction terminated by *ITB* or *XITB* until the next transmit and receive instruction is issued.
- *ITB* is included in the *BCC* and causes the *BCC* (s) to be sent or received. Both adapters continue in data mode with the new *BCC* accumulation starting with the first non-*SYN* character.
- *DLE* alerts the adapter to test the following character for a defined control sequence. In non-transparent data mode, *DLE* is treated as data.
- *XSTX* resets control state and sets the adapter to data mode and transparent mode. Unless preceded by *SOH* —, *XSTX* resets the *BCC* register and *BCC* accumulation commences with the following character. In transparent mode, the first *DLE* in each two character *DLE* sequence does not enter *BCC* or core. The second character does, if it is not *SYN*. Also, the transmitting adapter inserts a *DLE* for each *DLE* received from core.
- *XSYN* is the sync pattern for maintaining synchronism in transparent mode. It does not enter *BCC* or core.
- *XENQ* resets data mode and transparent mode in the adapter.
- *XETB* or *XETX* causes the same adapter action as *ETB* or *ETX* and, in addition, resets transparent mode.
- *XITB* causes the same adapter action as *ITB* and, in addition, resets transparent mode.

Pad Characters

The BSCA generates and sends one *PAD* character for each change of direction character transmitted. If the change of direction sequence calls for a *BCC* character, the *PAD* character follows the *BCC* character; otherwise, the *PAD* character follows the change of direction character in the message being transmitted. This *PAD* character is hexadecimal *FF*.

The BSCA also generates and transmits a hexadecimal *FF* (*PAD*) character as the second character of the *NAK* and *EOT* control character sequences.

When transmission starts, the adapter automatically generates and inserts a *PAD* character (in this case, a hexadecimal *55*) ahead of the initial synchronizing sequence.

Leading and trailing *PAD* characters are not stored upon receipt.

BSCA Synchronization

The basic BSCA receives timing pulses externally from the modem which, in this case, establishes and maintains bit synchronism. The adapter starting to transmit automatically sends two *SYN*'s required for establishing character synchronism at the receiving adapter. The receiving adapter establishes character synchronism by decoding two consecutive *SYN*'s.

The adapter with internal clock feature establishes and maintains bit synchronism on its own. For this purpose, the BSCA automatically send two additional *HEX* "55" characters preceding the character synchronism pattern.

To maintain character synchronism, the transmitting adapter (master) inserts a synchronization pattern, *SYN SYN*, at every transmit timeout. The synchronization pattern does not enter *BCC* or core. In transparent mode, the transparent synchronous idle is used.

If a transmit only operation is terminated with *ITB* or *XITB*, the synchronization pattern, *SYN SYN*, is transmitted immediately following the *BCC*(s).

FRAMING THE MESSAGE

The program at the transmitting station must frame the data to be sent with appropriate line control characters. These characters are stored at the receiving station, so the program must allow space for them in storage. When transmitting, the BSCA automatically generates and transmits *SYN*, *PAD*, and *BCC* (or *LRC/VRC* for *ASCII*) characters as required for establishing and maintaining synchronism with the remote station and for error checking. When receiving, the BSCA removes all *SYN*, *PAD*, and *BCC* (or *LRC/VRC*) characters received from the data being sent to the storage.

Response characters (ACK 0, ACK 1, WACK, and NAK) are inserted by the stored program, not the transmitting BSCA. They are not stripped by the receiving BSCA. The program must store these characters in a known location so that the program can test them to determine what action to take next.

INTERRUPTS

The BSCA initiates two types of level 2 interrupts: operation end (op end) interrupts and intermediate text block (ITB) interrupts. Whenever an interrupt occurs, the program must determine, by means of TIO ITB interrupt and TIO op end interrupt instructions, the type of interrupt that has occurred. The ITB interrupt latch and the op end interrupt latch are reset by their respective TIO instructions; both latches are reset by disable BSCA.

The interrupt pending condition, which is set by either the op end or ITB interrupt latch, is remembered until it is reset by an SIO reset interrupt request instruction. When interrupts are disabled, the interrupt latches operate as when enabled, except that interrupt pending does not signal an interrupt request to the CPU.

All BSCA interrupt requests should be serviced by routines similar to the one shown in Figure 11-3. Note that both types of interrupt must be tested and the ITB interrupt must be tested first.

Op End Interrupt

If enabled, an op end interrupt occurs at the end of the following BSCA operations:

- Auto Call
- Transmit & Receive
- Receive Initial
- Receive
- Loop Test
- Two Second Timeout (The BSCA need not be enabled to complete the two second timeout operation with an op end interrupt.)

For auto call, an op end interrupt occurs after the connection has been established or the call has been abandoned.

In a receive type operation, an op end interrupt is generated when a C. O. D. character is decoded, when the current address equals the stop address, or when a receive timeout occurs.




Figure 11-3. Generalized Communications Adapter Interrupt

In a transmit only operation (see “Start I/O, Transmit and Receive Function”), the interrupt is generated when the current address, transition address, and stop address are all equal. In addition, if an adapter check occurs on transmit, the operation is immediately terminated and an op end interrupt is generated.

In a loop test diagnostic operation, an op end interrupt is generated when the current address is equal to the stop address.

On a start two second timeout operation, an op end interrupt is generated at the end of the two second period.

ITB Interrupt

An ITB interrupt occurs at a slave station whenever interrupt is enabled, an ITB character is received, and no errors have been detected.

The ITB interrupt should be serviced prior to the request for the next succeeding interrupt. (This period of time is a function of baud rate and number of bytes in the next


intermediate block.) Allow time for CPU interference caused by I/O cycle steals and by the need to service higher priority interrupts.

If the ITB interrupt is not serviced before the BSCA receives the next ITB character, the ITB next Interrupt request may be lost.

COMMUNICATIONS ADAPTER INSTRUCTIONS

Start I/O

Mnemonic: SIO



Operation: The start I/O instruction initiates all communications adapter operations. While the communications adapter is busy or is not ready for any reason except unit check, the program will not accept any start I/O instruction except control. In systems with the dual programming feature, a start I/O instruction issued to a communications adapter that is busy or not ready causes an automatic program level advance. Issuing the start I/O when the communications adapter is in the not ready condition causes the I/O attention light and BSCA attention light on the system control panel to light. Correcting the not ready condition causes the instruction to be executed.

The Q byte specifies the communication adapter as the I/O unit that is to operate and specifies the function to be performed. Bits 0 through 3 of the Q byte are the device address, which is always hexadecimal 8 (1000 binary) for the BSCA. Bit 4 is a modifier bit that is always 0 for the communications adapter.

The N code (bits 5, 6, and 7) specifies the operation to be performed as follows:

N Code	Operation
000	Control
001	Receive only
010	Transmit and receive
011	Receive initial
100	Auto call
101	Invalid
110	Loop test
111	Invalid

An invalid N code causes the processing unit to stop with the processor-check and invalid-Q indicators lighted.

The third byte of the instruction is a control code. It is used to cause communications adapter control functions as follows:

Control Code	Function
Bit 7 = 1	Reset interrupt request
Bit 7 = 0	None
Bit 6 = 1	Enable interrupt request capability
Bit 6 = 0	Disable interrupt request capability
Bit 5 = 1	Start two-second timeout
Bit 5 = 0	Cancel two-second timeout
Bit 4	Not used
Bit 0 = 0	Disregard bits 1, 2, and 3
Bit 0 = 1	and
Bit 3 = 1	Enable step mode
Bit 3 = 0	Disable step mode
Bit 2 = 1	Enable test mode
Bit 2 = 0	Disable test mode
Bit 1 = 1	Enable BSCA
Bit 1 = 0	Disable BSCA

Control Function: The N code that specifies the control function provides only the functions specified by the control code. This is the only instruction that can initiate the two-second timeout function.

Receive-Only Function: This operation accepts characters from the line and places them in storage at the location designated by the current-address register. The BSCA updates the current-address register plus one each time a character is stored. The receive-only operation ends: (1) when a change of direction character is received from the line, (2) when the current-address register equals the stop-address register, or (3) when no synchronizing characters are received from the line for three seconds.

Any of the control functions except start two-second timeout can be initiated by this instruction.

Transmit-and-Receive Function: This function takes characters from storage at the location designated by the current-address register and transmits them on the line to the remote station. The BSCA updates the current-address register plus one as it transmits each character. The last character to be transmitted must be a change of direction character and must be stored at an address one less than the address contained in the transition-address register.

When the current-address register has been updated to equal the transition-address register, the communications adapter stops transmitting and begins receiving characters from the line, storing the characters received into main storage at locations specified by the current-address register. The BSCA updates the current-address register plus one as it stores each character.

The operation ends and the BSCA generates an interrupt request when: (1) a change of direction character is received, (2) the current-address register equals the stop-address register, or (3) no synchronizing characters are received for three seconds. Any of the control functions except start two-second timeout can be initiated by this instruction.

The transmit-and-receive instruction can be used as a transmit only instruction (this is mandatory for transmitting transparent ITB blocks) by loading the same address into both the transition address register and the stop-address register. A transmit-and-receive instruction with a zero length transmit field (initial value of the current-address register and transition-address register the same) is not allowed.

The transmit-and-receive function is provided to reduce line-turnaround time. The transmit-and-receive instruction should be used in all transmit sequences that require a response.

Receive-Initial Function: This instruction allows the remote station to establish contact so it can transmit a message. The receive initial function is the only one that can be used for establishing contact in a multipoint network. In this operation the local communications adapter monitors the line until it receives an initialization sequence. Upon receiving the initialization sequence, the communications adapter stores the characters received in locations specified by the current-address register. The BSCA updates the address register by plus one as each character is stored. The operation ends and the BSCA generates interrupt request when: (1) the BSCA recognizes a change of direction character, (2) the current-address register equals the stop-address register, or (3) no synchronizing characters are received for three seconds after an initialization sequence is begun. Any of the control functions except start two-second timeout can be combined with this instruction.

Auto Call: This function is provided as a special feature in the communications adapter. In operation, the communications adapter takes the number to be called, one digit at a time, from storage locations specified by the current address register. Each digit to be dialed must be specified in BCD code in the digit portion of a byte. These numbers

are sent by BSCA logic to an automatic calling unit (ACU) that dials the number of the remote station. The BSCA updates the current-address register by plus one as each byte is transferred to the ACU. When the current-address register equals the stop-address register, the communications adapter stops sending digits to the auto calling unit and waits for an indication of line connection having been established or of the call's having been aborted. If the connection is established, the adapter is signaled to end the operation. If the call is aborted, the BSCA sets the timeout status bit, ends the operation, and generates an interrupt request. If the timeout status bit is on, the program should retry the operation after disabling the BSCA for two seconds.

Any of the control functions except start two-second timeout or enable BSCA can be combined with this operation.

Loop Test Function: The loop test function is used by the CE to test the functioning of the communications adapter. It is of no use to the problem programmer.

Reset Interrupt Request, Enable Interrupt, and Disable Interrupt Control Functions: These functions control the communications adapter's ability to interrupt the main program. The BSCA operates on interrupt level 2. Two kinds of interruptions can occur from the communications adapter: an ITB interruption and an operation-end (op end) interruption. The interruption routine must determine with a test I/O-and-branch instruction which type of interruption occurred. The ITB interruption should be serviced first.

The ITB interruption occurs during receiving operations when the BSCA receives an ITB character if the block check characters indicate that everything transmitted in that block was received correctly. When the ITB interrupt occurs, the program can store the contents of the transition-address register to indicate the point at which data in the next block begins in storage. All the data up to (but not including) this address is data that is to be processed. The status bytes cannot be sensed during an ITB interrupt because the bits in the status bytes apply to the data being received, rather than to the data that has been received (for ITB operation only).

Op end interruptions occur at the end of all the functions controlled by the N code. In addition, the two-second timeout causes an interruption two seconds after the CPU issues an SIO control instruction with a control code that specifies start two-second timeout. Op end interruption routines usually sense the status byte to determine the status of the last operation. The status bytes are valid for op end interrupts because no data is transferred between the interrupt request and the interrupt routine.

Because the communications adapter continues to receive data from the remote station during ITB interrupt routine servicing, the program should sense the transition address register before the next ITB character is received. The processing time available is a function of the data rate of the data set used and the number of bytes in the next intermediate block. Allow extra time in the interrupt routine to account for time that may be required for CPU interference caused by I/O cycle steals and by the occurrence of higher priority interrupts.

Two-Second Timeout: This SIO control code function is provided to obtain a two second delay before the transmission of TTD or WACK. The start two-second timeout must be given only with the Q code control function. When the timeout is completed, an interrupt is generated. The BSCA is not busy when doing a two-second timeout. It can be aborted by giving any SIO with the control code specifying cancel two-second timeout. A previously issued start two-second timeout must be aborted if an SIO non-control instruction is to be issued. The start two-second timeout instruction must not be issued while the adapter is in the busy state.

The BSCA need not be enabled to complete the two-second timeout operation with an op end interrupt.


Enable-Disable Step and Test Modes Functions: These are diagnostic functions useful to the customer engineer but of no interest to the problem programmer.

Enable-Disable BSCA Control Functions: The enable BSCA function causes the communications adapter to become operable and allows it to connect to the data set and perform data handling functions. At this point, the program should issue a TIO not ready test instruction. The disable BSCA function deconditions the adapter and disconnects it from the data set.

Instruction Timing: Time in microseconds = 4.56

Load I/O

Mnemonic: LIO



Operation: The contents of the 2-byte field addressed by the operand address are placed in the register specified by the Q byte. The operand is addressed by its rightmost byte.

The Q byte contains a device address (always 8 for the communications adapter) in the high-order four bits, an M of 0 and an N code (bits 5, 6, and 7). The N code specifies the register to be loaded as follows:


N Code	Register
000	Invalid
001	Stop-address register
010	Transition-address register
011	Invalid
100	Current-address register
101	Invalid
110	Current-address buffer (For diagnostic procedures only. Should not be in user's program.)
111	Invalid

If a load I/O instruction is issued to the communications adapter when the adapter is busy, the processing unit will not accept the load I/O instruction until the busy condition no longer exists. If the dual programming feature is installed, a load I/O instruction issued to the communications adapter when the adapter is busy causes an automatic program level advance.

Instruction Timing: Time in microseconds = 1.52 (N + 2)

Test I/O and Branch

Mnemonic: TIO



Operation: The CPU tests for the conditions specified by the Q byte. If the specified condition exists, the CPU takes the next instruction from the branch-to address and places the next sequential instruction address in the address recall register. If the condition specified does not exist, the CPU issues the next sequential instruction and places the branch-to address in the address recall register. The address recall register is not changed until the next decimal, insert-and-test-characters, or branch instruction is executed.

The Q byte contains a device address (always 8 for the communications adapter) in the high-order four bits, an M bit of 0, and a N code (bits 5, 6, and 7). The N code specifies the condition to be tested as follows:

N Code	Condition Tested
000	Not ready/unit check
001	Op end interrupt
010	Busy
011	ITB interrupt
100	Interrupt pending
101	Invalid
110	New data (diagnostic only)
111	Invalid

Not ready means either (1) data terminal ready off, (2) ACU power off, (3) external test switch on and test mode disabled, or (4) data set ready latch off (non-switched or multipoint network).

The communications adapter becomes busy under different conditions, depending upon the kind of operation that is being performed. For all operations except receive initial, the adapter becomes busy as soon as the start I/O instruction is accepted; it remains busy until the operation ends. For receive-initial operations, the following conditions cause busy:

1. In a point-to-point non-switched network, the adapter becomes busy as soon as the adapter establishes character synchronization with the remote station.
2. In a point-to-point switched network, the adapter becomes busy as soon as the data set indicates that it has received a call.
3. In a multipoint network, the adapter becomes busy when it recognizes its own address in control mode.

Unit check usually means that one of the status bits in status byte two is on (see "Sense I/O" in this section).

Instruction Timing: Time in microseconds = 1.52N

Advance Program Level

Mnemonic: APL

Op Code	Q Byte
F1	8:0 : N Not Used

Operation: The CPU tests the conditions specified by the Q byte. If the specified condition exists, systems with the dual programming feature installed advance the program level and continue processing. If the specified condition does not exist, the next sequential instruction is executed. In systems without the dual programming feature installed, the processing unit loops on the advance program level instruction until the condition specified by the Q byte does not exist.

The Q byte contains a device address (always hexadecimal 8—binary 1000—for the communications adapter) in the high-order four bits, an M bit of 0, and an N code (bits 6, 7, and 8). The N code specifies the condition to be tested as follows:

N Code	Condition Tested
000	Not ready/unit check
001	Op end interrupt
010	Busy
011	ITB interrupt
100	Interrupt pending
101	Invalid
110	New data (diagnostic only)
111	Invalid

Instruction Timing: Time in microseconds = 4.56

Sense I/O

Mnemonic: SNS

Op Code	Q Byte	Operand Address
Y0	8:0 : N	

Operation: The contents of the register or the status data specified by the Q byte are stored in the two-byte field addressed by the operand address. The operand is addressed by its rightmost byte.

The Q byte contains a device address (always hexadecimal 8 for the communications adapter) in the high-order four bits, an M bit of 0, and an N code (bits 5, 6, and 7). The N code specifies the register or status data to be stored as follows:

<i>N Code</i>	<i>Register or Status Data</i>
000	Diagnostic (only)
001	Stop-address register
010	Transition-address register
011	Status bytes
100	Current-address register
101	Invalid
110	CRC/LRC buffer (diagnostic only)
111	Invalid

The status bytes are bit-significant as illustrated in Figure 11-4. Byte 1 is stored in the storage location addressed by the operand address; byte 2 is stored in the next lower storage location.

The timeout bit is turned on by either of two conditions:

1. Character synchronization is not established within 3.25 seconds from the start of a receiving operation.
2. An automatic call operation is terminated by an abandon-call-and-retry signal from the automatic calling unit. This indicates that the call was not answered.

The diagnostic and CRC/LRC buffer functions are used by the customer engineer for servicing the adapter. They are of no interest to the problem programmer.

Any non-control start I/O instruction resets the timeout bit.

Byte	Bit	Meaning When Set to 1	Reset Off By
1	0	} Not assigned.	
1	1		
1	2		
1	3		
1	4		
1	5		
1	6	Data set ready. This indicates that the data set is ready to operate and that the BSCA has been enabled.	Data set losing its ready state or BSCA disabled state.
1	7	Data line occupied. This bit is used on a switched network when the BSCA is equipped with the auto call feature. This bit indicates that the data line is busy and that any SIO auto call or SIO receive initial instruction will be rejected. These instructions should not be issued when in an interrupt routine with the data line occupied.	Data line becoming not busy.
2	0	Timeout status. a. A receive timeout occurred during a receive operation with the adapter in the busy state. b. An auto call operation was terminated by an abandon call and retry signal from the ACU (auto calling unit), indicating that a connection was not established.	Any non-control SIO.
2	1	Incorrect transmission. a. A BCC compare check occurred (EBCDIC). b. A VRC check occurred (ASCII). <i>(Note: Characters having VRC checks are distinguished by a high-order bit in core storage. These characters are never recognized as control characters by the BSCA).</i>	Any non-control SIO.
2	2	Adapter check during transmit operation. a. DBI register parity check. b. I/O cycle steal overrun. c. LSR or shift register parity check. d. Transmit control register check. Adapter check on transmit terminates the operation and causes an immediate op end interrupt.	Any non-control SIO.

Figure 11-4. BSCA Status Indications (Part 1 of 2)

Byte	Bit	Meaning When Set to 1	Reset Off By
2	3	Adapter check during receive operation. a. DBI register parity check. b. I/O cycle steal overrun. c. LSR or shift register parity check. Adapter check on receive does not terminate the operation.	Any non-control SIO.
2	4	Invalid ASCII character. (A byte fetched from core by an adapter using USASCII code contained a 1-bit in the high order bit position.)	Any non-control SIO.
2	5	Abortive disconnect. Indicates BSCA on switched network was enabled, then the data set became ready, then not ready. This indicates the connection has been released and causes data terminal ready to turn off. The program must allow enough time for a forced disconnect (BSCA-controlled) to occur. The program can use the two-second timeout to ensure this.	SIO disable BSCA.
2	6	Disconnect timeout. Indicates disconnect timeout occurred on a switched network. Disconnect timeout causes data terminal ready to turn off. <i>Note:</i> The program must perform a disconnect operation.	SIO disable BSCA
2	7	Not assigned.	
<p><i>Note:</i> When a SNS transition or SNS stop register instruction is executed, it is possible for an LSR, S register, or DBI register parity check to occur. This can result in a unit check. Under this condition, the byte 2 status bits may all be zero.</p>			

Figure 11-4. BSCA Status Indications (Part 2 of 2)

In a switched network, the disconnect-timeout status bit turns on if no heading, text, response, or control transmission occurs from either station for twenty seconds. A start I/O disable BSCA instruction resets this bit.

The data-set-ready condition status bit is set on when the data set ready signal is detected and latched on. The bit is turned off if data set ready comes on and turns off when the communications adapter is enabled.

The data-line-occupied status bit turns on when the auto calling unit signals that the data line is occupied. When this bit is on, a start I/O auto call instruction or start I/O receive-initial instruction will not be accepted until the line is unoccupied. No Start I/O auto call or receive initial instructions should be issued in an interrupt routine when this bit is on.

Programming Notes: When the disconnect-timeout bit is on, the BSCA has automatically performed a disconnect operation.

When a sense I/O transition-address register or sense I/O stop-address register instruction is executed, a BSCA detected adapter check condition can occur, causing a unit check indication. If this happens, it is possible that none of the byte 2 status bits will be on.

Instruction Timing: Time in microseconds = $1.52(N + 2)$.

BSCA OPERATIONS

The BSCA controls all operations on the communication line through a combination of instructions in the System/3 processor and the automatic controls initiated by line control characters and sequences. Figure 11-5 is a basic flow-chart of a suggested generalized routine to place the BSCA in operation




Figure 11-5. Initiating Action in BSCA

Enable/Disable BSCA

Enable BSCA sets on the data terminal ready line to the data set; disable BSCA sets off the data terminal ready line and resets the BSCA. Power-On reset or system reset or IPL will also set off the data terminal ready line and reset the BSCA.

Since data terminal ready controls switching the data set to the communications channel, enable BSCA is a prerequisite to establish a switched network connection. Disable BSCA is used to disconnect from a switched network. Sufficient time must be allowed for the data set to disconnect from the switched network before the program again enables BSCA. The two-second timeout may be used to assure this.

Auto Call Operation

At the calling station, data terminal ready must be on when the SIO auto call instruction is issued. Auto call should be issued as soon as possible after enable BSCA to avoid the possibility that another call comes in.

Prior to giving the auto call instruction, the current address register and stop address register must be set up with LIOs to point to the number to be dialed. The stop address register must be set to the initial current address plus the number of digits to be dialed. The auto call instruction is executed by transferring bytes to the ACU at a data rate controlled by the ACU. Only the four low order bits in each byte from core are sent to the ACU. The transfer is on a cycle steal basis from the location specified by the current address register which is updated by plus one each cycle steal. This continues until the current address register is equal to the stop address register. At this point the adapter waits for the ACU to signal that the connection has been established or that the call has been aborted.

An interrupt with no error condition indicates that a connection has been established. If the timeout status bit is on (call aborted due to abandon call and retry signal from ACU), the program should retry the operation after disabling the BSCA for two seconds.

The SIO auto call instruction will be rejected and the I/O attention indicator set if the ACU power is off or data line occupied is on.

When the reject condition is removed by the operator, the SIO auto call will be accepted and the I/O attention indicator will be reset.

Initialization Sequences

Initialization sequences are defined in the BSC GI manual and are transmitted by the transmit and receive instruction. Receive initial instruction is defined for receiving initial sequences. The Receive initial operation is dependent on the data link (Pt-to-Pt Non-Switched, Pt-to-Pt Switched, or Multipoint) selected by the customer.

Receive Initial Operation (Pt-to-Pt Non-Switched)

On a non-switched network, SIO receive initial causes the BSCA to hunt for sync. When character sync is established, the adapter sets busy, receive timeout then becomes effective, and the following sequence (starting with the first non-SYN character) is stored in the core area specified by the current address register. The stop address register should be loaded with the initial current address plus the maximum number of characters to be received. The operation is terminated and an interrupt generated when a change of direction character is received, the current address and stop address become equal, or a receive timeout occurs.

Receive Initial Operation (Pt-to-Pt Switched)

On a switched network, SIO receive initial conditions the BSCA to set busy as soon as data set ready comes up with the call. Receive timeout becomes effective and the BSCA attempts to establish sync.

When character sync is established, the following sequence of received character (starting with the first non-SYN character) is stored in the core area specified by the current address register. The stop address register should be loaded with the initial current address plus the maximum number of characters to be received. As above, the operation is terminated and an interrupt generated when a change of direction character is received, the current address and the stop address become equal, or a receive timeout occurs. In the case of a receive timeout, the recovery procedure is to issue the SIO receive only instruction.

Receive Initial Operation (Multipoint)

SIO receive initial is used to receive polling and selection sequences on a multipoint network. The stop address register should be loaded with the initial current address plus one less than the maximum number of characters in the polling/selection sequence. A two-character station

address is used. For this operation, the low-order (right-most) byte of the transition address register must be loaded with the station address. The EBCDIC "2" bit or the ASCII "6" bit of the first station address character received is disregarded; however, both characters of the address received must be identical.

For example, assuming EBCDIC code, if the transition address register is loaded with either XB or XS, the adapter will recognize either BB or SS as the station address. The high order byte in the transition address register is not used.

The basic mode of the BSCA in this operation is monitor mode. In this mode, the BSCA hunts for sync. With character sync established, it monitors the line. All line control characters are decoded and the respective functions are executed, but data is not passed into core. When a valid EOT sequence is received, control mode will be set.

In control mode the BSCA monitors for its station address. If it is not detected, the BSCA continues monitoring the line. The adapter leaves control mode if no change of direction character is received within the period of the receive timeout. A decoded SOH or STX will drop control mode and put the BSCA back into monitor mode. If the station address is decoded as the first non-SYN characters after establishing character sync in control mode, the BSCA will immediately enter addressed mode, set busy, and transfer the sequence starting with the second station address character into the core area specified by the current address register. The operation is terminated and an interrupt is generated when a change of direction character is received, current address and stop address are equal, or when a receive timeout occurs.

Auto Answer Wait Operation

The auto answer wait function requires the following programming support. After BSCA is enabled, an SIO receive initial (point-to-point switched) instruction with interrupt enabled should be issued and then the program can be stopped by a halt instruction. The CPU use meter will then stop. When the call is answered, busy will cause the CPU use meter to commence running. The op end interrupt will take the CPU out of the halt instruction to the BSCA interrupt routine which must take the necessary programming action, e.g. change the halt to a jump on condition, so that the main line program will start when the interrupt routine is exited. The CPU use meter will then continue running until normal job termination.

Transmit and Receive Operation

The SIO transmit and receive instruction is used for any type of transmission, i.e. control sequences or text data. It sets the BSCA to transmit mode where it takes characters from core and transmits them onto the line. BCC accumulation, data mode, and transparent mode are set dependent on the type of line control characters fetched from core. Transmission proceeds until current address register equals the transition address register which turns the adapter around to receive mode under the same instruction.

In receive mode, the BSCA hunts for sync and then stores the characters received into core. As in transmit, the detail function on receive is dependent on the particular line control characters received.

The operation is terminated and an interrupt generated when an adapter check on transmit occurs, a change of direction sequence is received, the current address register equals the stop address register, or a receive timeout occurs. At this time, the unit check condition can be tested, and, if on, the status bits can be interrogated.

The reason for this combined transmit and receive instruction is the required fast response between the two operations. The effect of the current address, transition address, and stop address on the control sequences or text data is shown in Figure 11-6.




Figure 11-6. I/O Area and Address Register Contents at Start of Transmit and Receive Operation

The transmit and receive instruction is used at both the master and the slave, i.e. to send data and receive the reply, and to send the reply and receive data.

The current address specifies the beginning of the combined transmit-receive field and is updated by plus one on each cycle steal. The transition address register specifies the beginning of the receive field and must be loaded with the initial current address plus the number of characters to be transmitted. The stop address register specifies the end of the transmit and receive field and should be loaded with the transition address plus the number of characters to be received.

The current, transition, and stop addresses are unrestricted two byte addresses, except that a zero length transmit field is not permitted. There is no maximum restriction in block length, i.e. current, transition, and stop addresses. Each is a sixteen bit address. If the stop address is equal to the transition address, the instruction becomes a transmit only operation.

At the start of the transmit and receive operation, the adapter sends one hexadecimal "55" character (two additional hexadecimal "55" characters if the Internal Clock Feature is installed), and two SYN characters. During transmit, the BSCA inserts the sync pattern, SYN SYN, at every transmit timeout. SYN is not accumulated in the BCC and does not enter core. BCC compare takes place when an ITB, ETB, or ETX is received.

If the adapter has entered the data mode by receiving an STX or SOH, then only ETB, ETX, and ENQ are considered valid change of direction sequences. Outside of data mode, all turnaround sequences are considered valid change of direction sequences and will terminate the operation.

Busy stays on with the transmit and receive instruction throughout both sections of the operation until interrupt occurs. Interrupt occurs before the stop address is reached if a change of direction sequence is received.

ITB Operation

The IUS/US character is interpreted as the ITB control character to activate the ITB function. The master sends the BCC(s) after the ITB, the slave receives and compares it, and both stations continue transferring more data immediately thereafter with no line turn-around.

For non-transparent data, the master can (1) transmit all ITB blocks in a single transmit and receive instruction or (2) transmit each ITB block in a transmit only instruction as described for transparent ITBs in the next section.

When the slave receives an ITB character, the address plus one of where it is stored in core is loaded in the transition address register. After the BCC comparison has been made, and if no errors have been detected, an ITB interrupt occurs. The adapter remains in a busy state and proceeds to receive the next ITB block. The interrupt program, finding the ITB interrupt latch on, stores the transition address register and processes the ITB block just received. Status bits are not sensed as they will apply to the subsequent block being received. Whenever a BCC error occurs, the BSCA withholds the ITB interrupt for the ITB containing the error and for all the subsequent intermediate blocks, and stops sending data to storage. This continues until a change of direction code is recognized. When the ending sequence—

ETB, ETX, or ENQ—is received, it is stored in core and an op end interrupt occurs. At this time the program checks the status bits to determine the appropriate reply.

Transparent Operation

In transmitting and receiving data, transparent mode is set by the contiguous sequence DLE STX. In transparency, the transmitting adapter automatically inserts a second DLE preceding each DLE from core (except DLE STX), which will be stripped by the receiving BSCA. The additional DLE will not enter BCC accumulation.

Either ETB, ETX, ITB, or ENQ ends transparent mode at the master if it is at a location one less than the transition address. Due to this coincidence, the master BSCA inserts a DLE so that the single DLE followed by ETB, ETX, ITB, or ENQ tells the slave to leave transparent mode. This DLE is stripped by the slave and is not included in the BCC at either station.

The use of the transition address to point at the control ETB, ETX, or ENQ allows replies to transparent data to consist of any number of characters. Limited conversational operation is possible in transparent as well as non-transparent mode.

Each ITB block of transparent data must be transmitted with its own transmit and receive instruction. No turn-around takes place after the ITB and the adapter inserts at least two SYN characters (more, if necessary), until the next transmit and receive is issued or until three seconds elapse. During this period the adapter is not in a busy state. Every ITB block must start out with DLE, STX to again set transparent mode.

Disconnect Operation

The program can perform a disconnect operation on a switched network by giving an SIO disable BSCA instruction, which drops the data terminal ready line to the modem. It should previously transmit a DLE EOT sequence with a transmit and receive instruction to inform the other station that it is going "on-hook". A received DLE EOT sequence should cause the slave station program to perform a disconnect operation.

Data terminal ready is also dropped by the disconnect timeout which occurs when there has been no header, text, response, or control transmission on the line for 20 seconds.

Sufficient time must be allowed for the disconnect to occur before the program again enables BSCA. The two-second timeout may be used to assure this.

Receive Operation

The SIO receive instruction is defined for use when it is necessary to perform a receive operation after termination of the previous instruction, such as when a receive timeout has occurred. The operation is the same as the receive part of the transmit and receive operation. The BSCA is busy for the entire operation.

This instruction must be used as a result of a receive timeout during a receive initial operation on a switched network.

Two Second Timeout

This SIO control code function is provided to obtain a two second delay before the transmission of TTD or WACK. The start two second timeout must be given only with the Q-code function "control". When the timeout is completed, the BSCA generates an interrupt. The BSCA is not busy when doing a two-second timeout. It can be aborted by giving any SIO with the control code specifying cancel two-second timeout. A previously issued start two-second timeout must be aborted if an SIO non-control instruction is to be issued. Start two-second timeout must not be issued if the adapter is in the busy state.

The BSCA need not be enabled to complete the two-second timeout operation with an op end interrupt.

Testing and Advancing Program Level

The TIO and APL instructions can be given at any time to test the following conditions:

Not ready/unit check
Busy
ITB interrupt
Op end interrupt
Interrupt pending
New data

Not ready means either: (1) data terminal ready off, (2) ACU power off, (3) external test switch on and test mode disabled, or (4) data set ready latch off (non-switched multipoint).

Unit check means that one of the status bits in byte 2 is on. When an SNS transition or SNS stop register instruction is executed, it is possible for an LSR, S register, or DBI register parity check to occur resulting in a unit check condition. Under this condition the byte 2 status bits may all be zero.

Busy means the BSCA is executing a: (1) receive initial, (2) transmit and receive, (3) auto call, (4) receive, or (5) loop test (diagnostic) instruction.

Interrupt pending means that either ITB interrupt latch or op end interrupt latch is on. ITB interrupt and op end interrupt are used to determine the type of interrupt that has occurred and are reset off when tested by TIO/APL.

Loading the Registers

LIO is used to load the current address register, transition address register, and the stop address register.

Sensing

SNS is used to store: (1) the current address register, (2) transition address register, (3) stop address register, (4) diagnostic bits, (5) CRC/LRC buffer, and (6) status bits.

Data Checking

As the remote station transmits messages, it generates block check character(s) from the data bits transmitted. As these bits are received at the system communications adapter, the communications adapter generates a similar block check character from the data bits it receives. Each time the remote station transmits an ITB, ETB, or ETX character, it also transmits its block check character. The communications adapter compares these block check character(s) that it receives from the line with the block check character(s) that it has generated from the data bits it has received from the line. If the block check character(s) generated by the communications adapter do not match the block check character(s) received from the line, the CRC/LRC/VRC status bit is set. While servicing the interrupt resulting from an ETB or ETX character, the program must sample the status bits and determine if the block check characters match each other.

If the interruption is the result of an ETB or ETX character, the result of the block check compare determines which response character should be sent. The positive acknowledgement characters alternate; ACK 0 being transmitted in response to even-numbered blocks and ACK1 being transmitted in response to odd-numbered blocks. The program is responsible for transmitting the correct positive acknowledgement. The first block of text transmitted is always considered an odd-numbered block. If the wrong acknowledgement character is returned, the master station assumes that a block of data or heading was missed and initiates an error recovery procedure.

When block checking is initiated by ITB, the result of the block check compare is not transmitted immediately. Instead, if the block check compare is equal, the communications adapter continues to receive and store character. If the block check is incorrect, no more data is stored, no more ITB interruptions are generated, and the VRC/LRC/CRC status bit is set on to indicate that a block check non-compare occurred. When the next ETB or ETX character is received, it is stored and an interruption is generated. The status bits are sensed and tested to determine if all data was received correctly. An ENQ character also terminates the receive operation.

Suggested Error Recovery Procedures

At the end of every transmit and/or receive operation, the program should test the BSCA for a unit check. If a unit check is detected, the program should sense the BSCA for status bytes. Test the status bits and perform the procedures for recovering from the error in the order given in Figure 11-7. The program must analyze the last two characters received to detect an abnormal response error.

System and Error Statistics

The user program should accumulate the following information as a diagnostic aid. These counters will be logged to disk storage at close time (disk systems only).

Transmission Statistics

1. A count of data blocks transmitted successfully, as proven by the receipt of valid affirmative responses.
2. A count of data blocks that result in a negative response from the slave.
3. A count of invalid or no-response replies to transmitted data blocks and to following ENQ control characters.
4. A count of slave station terminations (EOT in lieu of normal response to text).
5. A count of adapter checks on transmit operations.

Reception Statistics

1. A count of data blocks received correctly.
2. A count of data blocks received with BBC (or VRC) errors.
3. A count of ENQ characters received in message transfer state as a request from the master station to transmit the last response. ENQ as response to a transmitted WACK should not be included.
4. A count of master station forward aborts (TTD/NAK EOT sequences).
5. A count of adapter checks on receive operations.

Priority	Status		Error Condition	Error Recovery Procedure (Recommended Program Action)
	Byte	Bit		
1	2	4	Invalid ASCII Character	All Cases—Action 1
2	2	5/6	Abortive Disconnect or Disconnect Timeout	All Cases—Action 1
3	2	2	Adapter Check on Transmit	Control Mode—Action 5 Slave—Action 4 Master—Action 3
3	2	3	Adapter Check on Receive	Control Mode—Action 5 Slave—Action 4 Master—Action 3
4	2	0	Timeout	Receive Initial (Switched)—Action 8 Auto Call or Control Mode—Action 5 Slave—Action 4 Master—Action 3
5	2	1	CRC/LRC/VRC Lost Data (CAR=SAR on Receive)	Control Mode—Action 5 Slave—Action 2 Master—Action 3
6	Program Detected Error		Abnormal Response	Slave; absence of initial STX or terminal ETB/ETX—Action 4 Master; improper ACK immediately preceded by timeout—Action 6 Master; any response other than proper ACK or EOT—Action 7

ACTION TABLE:

1. Permanent Error. Operator Restart.
2. T & R NAK . . . data
3. T & R ENQ . . . last response N times.
4. Issue receive portion of previous operation N times.
5. Retry last operation M times.
6. T & R last text. This is an intermediate action within a recovery procedure. It is taken by the Master each time it transmits text, times out on receive, transmits ENQ, and receives the improper ACK. A system hangup will not occur because of the limitation on Action 3.
7. T & R ENQ once. If response is NAK, do Action 6 N times. If invalid response reoccurs, do Action 1.
8. Issue SIO Receive instruction (see Section 6.3.2, 6.6 and 11.2).

The value N should be a minimum of 7.
The value M will be equal to or greater than N.


When either N or M is reached (permanent error) the program should abort the job and inform the operator of the nature of the error condition by some means (such as the halt identifier). Operator intervention is then required and the procedure is either to completely restart the job or to continue with the next job.

Note: A processor check stop causes a hard stop.


Figure 11-7. BSCA Error Conditions and Recovery Procedures

Appendix A: Instruction Formats


Zero and Add (ZAZ)




Move Characters (MVC)




Add Zoned Decimal (AZ)




Edit (ED)




Subtract Zoned Decimal (SZ)




Insert and Test Characters (ITC)




Add Logical Characters (ALC)




Move Logical Immediate (MVI)




Subtract Logical Characters (SLC)




Set Bits On Masked (SBN)




Add to Register (A)




Set Bits Off Masked (SBF)




Move Hex Character (MVX)




Store Register (ST)




Load Register (L)




Jump On Condition (JC)




Load Address (LA)




Halt Program Level (HPL)




Compare Logical Characters (CLC)




Start I/O (SIO)




Compare Logical Immediate (CLI)




Sense I/O (SNS)




Test Bits On Masked (TBN)




Load I/O (LIO)




Test Bits Off Masked (TBF)




Test I/O and Branch (TIO)



Branch On Condition (BC)



Advance Program Level (APL)



Appendix B: Code Conversions

Dec Val	Hex Val	Card Code DCBA8421	Mnem	IPL*		EBCDIC Code	EBCDIC Character	ASCII Code	ASCII Character	System/3 Symbol
				T1T3	T2T3	01234567				
000	00	C		4	1	00000000	NUL	0000000	NUL	
001	01	DCBA 1		A @	A 3	00000001	SOH	0000001	SOH	
002	02	DCBA 2		B @	B 3	00000010	STX	0000010	STX	
003	03	DCBA 21		C @	C 3	00000011	ETX	0000011	ETX	
004	04	DCBA 4	ZAZ	D @	D 3	00000100	PF	0000100	EOT	
005	05	DCBA 4 1		E @	E 3	00000101	HT	0000101	ENQ	
006	06	DCBA 42	AZ	F @	F 3	00000110	LC	0000110	ACK	
007	07	DCBA 421	SZ	G @	G 3	00000111	DEL	0000111	BEL	
008	08	DCBA8	MVX	H @	H 3	00001000		0001000	BS	
009	09	DCBA8 1		I @	I 3	00001001	RLF	0001001	HT	
010	0A	CBA8 2	ED	¢ 4	¢ 1	00001010	SMM	0001010	LF	
011	0B	CBA8 21	ITC	. 4	. 1	00001011	VT	0001011	VT	
012	0C	CBA84	MVC	< 4	< 1	00001100	FF	0001100	FF	
013	0D	CBA84 1	CLC	(4	(1	00001101	CR	0001101	CR	
014	0E	CBA842	ALC	+ 4	+ 1	00001110	SO	0001110	SO	
015	0F	CBA8421	SLC	4	1	00001111	SI	0001111	SI	
016	10	C A8 2		& 4	& 1	00010000	DLE	0010000	DLE	
017	11	DCB 1		J @	J 3	00010001	DC1	0010001	DC1	
018	12	DCB 2		K @	K 3	00010010	DC2	0010010	DC2	
019	13	DCB 21		L @	L 3	00010011	DC3(TM)	0010011	DC3	
020	14	DCB 4	ZAZ	M @	M 3	00010100	RES	0010100	DC4	
021	15	DCB 4 1		N @	N 3	00010101	NL	0010101	NAK	
022	16	DCB 42	AZ	O @	O 3	00010110	BS	0010110	SYN	
023	17	DCB 421	SZ	P @	P 3	00010111	IL	0010111	ETB	
024	18	DCB 8	MVX	Q @	Q 3	00011000	CAN	0011000	CAN	
025	19	DCB 8 1		R @	R 3	00011001	EM	0011001	EM	
026	1A	CB 8 2	ED	! 4	! 1	00011010	CC	0011010	SUB	
027	1B	CB 8 21	ITC	\$ 4	\$ 1	00011011	CUI	0011011	ESC	
028	1C	CB 84	MVC	* 4	* 1	00011100	IFS	0011100	FS	
029	1D	CB 84 1	CLC) 4) 1	00011101	IGS	0011101	GS	
030	1E	CB 842	ALC	; 4	; 1	00011110	IRS	0011110	RS	
031	1F	CB 8421	SLC	⌈ 4	⌈ 1	00011111	IUS	0011111	US	
032	20	CB		- 4	- 1	00100000	DS	0100000	SPACE	
033	21	C A 1		/ 4	/ 1	00100001	SOS	0100001		
034	22	DC A 2		S @	S 3	00100010	FS	0100010	"	
035	23	DC A 21		T @	T 3	00100011		0100011	#	
036	24	DC A 4	ZAZ	U @	U 3	00100100	BYP	0100100	\$	
037	25	DC A 4 1		V @	V 3	00100101	LF	0100101	%	
038	26	DC A 42	AZ	W @	W 3	00100110	ETB(EOB)	0100110	&	
039	27	DC A 421	SZ	X @	X 3	00100111	ESC(PRE)	0100111	'	
040	28	DC A8	MVX	Y @	Y 3	00101000		0101000	(
041	29	DC A8 1		Z @	Z 3	00101001		0101001)	
042	2A	DCBA	ED	} @	} 3	00101010	SM	0101010	*	
043	2B	C A8 21	ITC	, 4	, 1	00101011	CU2	0101011	+	
044	2C	C A84	MVC	% 4	% 1	00101100		0101100	,	
045	2D	C A84 1	CLC	— 4	— 1	00101101	ENQ	0101101	-	
046	2E	C A842	ALC	> 4	> 1	00101110	ACK	0101110	.	
047	2F	C A8421	SLC	? 4	? 1	00101111	BEL	0101111	/	



Dec Val	Hex Val	Card Code DCBA8421	Mnem	IPL*		EBCDIC Code 01234567	EBCDIC Character	ASCII Code 7654321	ASCII Character	System/3 Symbol
				T1T3	T2T3					
048	30	DC A	SNS	0 @	0 3	00110000		0110000	0	
049	31	DC 1	LIO	1 @	1 3	00110001		0110001	1	
050	32	DC 2		2 @	2 3	00110010	SYN	0110010	2	
051	33	DC 21		3 @	3 3	00110011		0110011	3	
052	34	DC 4	ST	4 @	4 3	00110100	PN	0110100	4	
053	35	DC 4 1	L	5 @	5 3	00110101	RS	0110101	5	
054	36	DC 42	A	6 @	6 3	00110110	UC	0110110	6	
055	37	DC 421		7 @	7 3	00110111	EOT	0110111	7	
056	38	DC 8	TBN	8 @	8 3	00111000		0111000	8	
057	39	DC 8 1	TBF	9 @	9 3	00111001		0111001	9	
058	3A	C 8 2	SBN	: 4	: 1	00111010		0111010	:	
059	3B	C 8 21	SBF	# 4	# 1	00111011	CU3	0111011	#	
060	3C	C 84	MVI	@ 4	@ 1	00111100	DC4	0111100	<	
061	3D	C 84 1	CLI	' 4	' 1	00111101	NAK	0111101	=	
062	3E	C 842		= 4	= 1	00111110		0111110	>	
063	3F	C 8421		" 4	" 1	00111111	SUB	0111111	?	
064	40	None				01000000	SPACE	1000000	@	SPACE
065	41	D BA 1		A 8	A 2	01000001		1000001	A	
066	42	D BA 2		B 8	B 2	01000010		1000010	B	
067	43	D BA 21		C 8	C 2	01000011		1000011	C	
068	44	D BA 4	ZAZ	D 8	D 2	01000100		1000100	D	
069	45	D BA 4 1		E 8	E 2	01000101		1000101	E	
070	46	D BA 42	AZ	F 8	F 2	01000110		1000110	F	
071	47	D BA 421	SZ	G 8	G 2	01000111		1000111	G	
072	48	D BA8	MVX	H 8	H 2	01001000		1001000	H	
073	49	D BA8 1		I 8	I 2	01001001		1001001	I	
074	4A	BA8 2	ED	¢	¢	01001010	¢	1001010	¢	
075	4B	BA8 21	ITC	.	.	01001011	.	1001011	.	
076	4C	BA84	MVC	<	<	01001100	<	1001100	<	
077	4D	BA84 1	CLC	((01001101	(1001101	(
078	4E	BA842	ALC	+	+	01001110	+	1001110	+	
079	4F	BA8421	SLC			01001111		1001111		
080	50	A8 2		&	&	01010000	&	1010000	&	
081	51	D B 1		J 8	J 2	01010001		1010001	J	
082	52	D B 2		K 8	K 2	01010010		1010010	K	
083	53	D B 21		L 8	L 2	01010011		1010011	L	
084	54	D B 4	ZAZ	M 8	M 2	01010100		1010100	M	
085	55	D B 4 1		N 8	N 2	01010101		1010101	N	
086	56	D B 42	AZ	O 8	O 2	01010110		1010110	O	
087	57	D B 421	SZ	P 8	P 2	01010111		1010111	P	
088	58	D B 8	MVX	Q 8	Q 2	01011000		1011000	Q	
089	59	D B 8 1		R 8	R 2	01011001		1011001	R	
090	5A	B 8 2	ED	!	!	01011010	!	1011010	!	
091	5B	B 8 21	ITC	\$	\$	01011011	\$	1011011	\$	
092	5C	B 84	MVC	*	*	01011100	*	1011100	*	
093	5D	B 84 1	CLC))	01011101)	1011101)	
094	5E	B 842	ALC	;	;	01011110	;	1011110	;	
095	5F	B 8421	SLC	┘	┘	01011111	┘	1011111	┘	

Dec Val	Hex Val	Card Code		Mnem	IPL*		EBCDIC Code	EBCDIC Character	ASCII Code	ASCII Character	System/3 Symbol
		DCBA8421			T1T3	T2T3	01234567		7654321		
096	60	B			-	-	01100000	-	1100000	'	-
097	61	A 1			/	/	01100001	/	1100001	a	/
098	62	D A 2			S 8	S 2	01100010		1100010	b	
099	63	D A 21			T 8	T 2	01100011		1100011	c	
100	64	D A 4	ZAZ		U 8	U 2	01100100		1100100	d	
101	65	D A 4 1			V 8	V 2	01100101		1100101	e	
102	66	D A 42	AZ		W 8	W 2	01100110		1100110	f	
103	67	D A 421	SZ		X 8	X 2	01100111		1100111	g	
104	68	D A8	MVX		Y 8	Y 2	01101000		1101000	h	
105	69	D A8 1			Z 8	Z 2	01101001		1101001	i	
106	6A	D BA8 2	ED		} 8	} 2	01101010		1101010	j	
107	6B	A8 21	ITC		,	,	01101011	,	1101011	k	,
108	6C	A84	MVC		%	%	01101100	%	1101100	l	%
109	6D	A84 1	CLC		—	—	01101101	—	1101101	m	—
110	6E	A842	ALC		>	>	01101110	>	1101110	n	>
111	6F	A8421	SLC		?	?	01101111	?	1101111	o	?
112	70	D A	SNS		0 8	0 2	01110000		1110000	p	
113	71	D 1	LIO		1 8	1 2	01110001	F1	1110001	q	
114	72	D 2			2 8	2 2	01110010	F2	1110010	r	
115	73	D 21			3 8	3 2	01110011	F3	1110011	s	
116	74	D 4	ST		4 8	4 2	01110100	F4	1110100	t	
117	75	D 4 1	L		5 8	5 2	01110101	F5	1110101	u	
118	76	D 42	A		6 8	6 2	01110110	F6	1110110	v	
119	77	D 421			7 8	7 2	01110111	F7	1110111	w	
120	78	D 8	TBN		8 8	8 2	01111000	F8	1111000	x	
121	79	D 8 1	TBF		9 8	9 2	01111001		1111001	y	
122	7A	8 2	SBN		:	:	01111010	:	1111010	z	:
123	7B	8 21	SBF		#	#	01111011	#	1111011	{	#
124	7C	84	MVI		@	@	01111100	@	1111100	~	@
125	7D	84 1	CLI		'	'	01111101	'	1111101	}	'
126	7E	842			=	=	01111110	=	1111110	~	=
127	7F	8421			"	"	01111111	"	1111111	DEL	"
128	80	DC			@	3	10000000				
129	81	CBA 1			A 4	A 1	10000001	a			
130	82	CBA 2			B 4	B 1	10000010	b			
131	83	CBA 21			C 4	C 1	10000011	c			
132	84	CBA 4	ZAZ		D 4	D 1	10000100	d			
133	85	CBA 4 1			E 4	E 1	10000101	e			
134	86	CBA 42	AZ		F 4	F 1	10000110	f			
135	87	CBA 421	SZ		G 4	G 1	10000111	g			
136	88	CBA8	MVX		H 4	H 1	10001000	h			
137	89	CBA8 1			I 4	I 1	10001001	i			
138	8A	DCBA8 2	ED		c @	c 3	10001010				
139	8B	DCBA8 21	ITC		. @	. 3	10001011				
140	8C	DCBA84	MVC		< @	< 3	10001100				
141	8D	DCBA84 1	CLC		(@	(3	10001101				
142	8E	DCBA842	ALC		+ @	+ 3	10001110				
143	8F	DCBA8421	SLC		@	3	10001111				



Dec Val	Hex Val	Card Code	Mnem	IPL*		EBCDIC Code	EBCDIC Character	ASCII Code	ASCII Character	System/3 Symbol
		DCBA8421		T1T3	T2T3	01234567		7654321		
144	90	CBA		} 4	1	10010000				
145	91	CB 1		J 4	J 1	10010001	j			
146	92	CB 2		K 4	K 1	10010010	k			
147	93	CB 21		L 4	L 1	10010011	l			
148	94	CB 4	ZAZ	M 4	M 1	10010100	m			
149	95	CB 4 1		N 4	N 1	10010101	n			
150	96	CB 42	AZ	O 4	O 1	10010110	o			
151	97	CB 421	SZ	P 4	P 1	10010111	p			
152	98	CB 8	MVX	Q 4	Q 1	10011000	q			
153	99	CB 8 1		4	1	10011001	r			
154	9A	DCB 8 2	ED	! @	! 3	10011010				
155	9B	DCB 8 21	ITC	\$ @	\$ 3	10011011				
156	9C	DCB 84	MVC	* @	* 3	10011100				
157	9D	DCB 84 1	CLC) @) 3	10011101				
158	9E	DCB 842	ALC	; @	; 3	10011110				
159	9F	DCB 8421	SLC	@	3	10011111				
160	A0	DCB		- @	- 3	10100000				
161	A1	DC A 1		/ @	/ 3	10100001				
162	A2	C A 2		S 4	S 1	10100010	s			
163	A3	C A 21		T 4	T 1	10100011	t			
164	A4	C A 4	ZAZ	U 4	U 1	10100100	u			
165	A5	C A 4 1		V 4	V 1	10100101	v			
166	A6	C A 42	AZ	W 4	W 1	10100110	w			
167	A7	C A 421	SZ	X 4	X 1	10100111	x			
168	A8	C A8	MVX	Y 4	Y 1	10101000	y			
169	A9	C A8 1		Z 4	Z 1	10101001	z			
170	AA	DC A8 2	ED	& @	& 3	10101010				
171	AB	DC A8 21	ITC	, @	, 3	10101011				
172	AC	DC 84	MVC	% @	% 3	10101100				
173	AD	DC A84 1	CLC	@	3	10101101				
174	AE	DC A842	ALC	> @	> 3	10101110				
175	AF	DC A8421	SLC	? @	? 3	10101111				
176	B0	C A	SNS	0 4	0 1	10110000				
177	B1	C 1	LIO	1 4	1 1	10110001				
178	B2	C 2		2 4	2 1	10110010				
179	B3	C 21		3 4	3 1	10110011				
180	B4	C 4	ST	4 4	4 1	10110100				
181	B5	C 4 1	L	5 4	5 1	10110101				
182	B6	C 42	A	6 4	6 1	10110110				
183	B7	C 421		7 4	7 1	10110111				
184	B8	C 8	TBN	8 4	8 1	10111000				
185	B9	C 8 1	TBF	9 4	9 1	10111001				
186	BA	DC 8 2	SBN	: @	: 3	10111010				
187	BB	DC 8 21	SBF	# @	# 3	10111011				
188	BC	DC 84	MVI	@ @	@ 3	10111100				
189	BD	DC 84 1	CLI	' @	' 3	10111101				
190	BE	DC 842		= @	= 3	10111110				
191	BF	DC 8421		" @	" 3	10111111				

Dec Val	Hex Val	Card Code		Mnem	IPL*		EBCDIC Code	EBCDIC Character	ASCII Code	ASCII Character	System/3 Symbol
		DCBA8421			T1T3	T2T3	01234567		7654321		
192	C0	D		BC	8	2	11000000	{			
193	C1	BA	1	TIO	A	A	11000001	A			A
194	C2	BA	2	LA	B	B	11000010	B			B
195	C3	BA	21		C	C	11000011	C			C
196	C4	BA	4		D	D	11000100	D			D
197	C5	BA	4 1		E	E	11000101	E			E
198	C6	BA	42		F	F	11000110	F			F
199	C7	BA	421		G	G	11000111	G			G
200	C8	BA8			H	H	11001000	H			H
201	C9	BA8	1		I	I	11001001	I			I
202	CA	D BA8	2		¢ 8	¢ 2	11001010				
203	CB	D BA8	21		. 8	. 2	11001011				
204	CC	D BA84			< 8	< 2	11001100	ƒ			
205	CD	D BA84	1		(8	(2	11001101				
206	CE	D BA842			+ 8	+ 2	11001110	¥			
207	CF	D BA8421			8	2	11001111				
208	D0	BA		BC	}	}	11010000	}			}
209	D1	B	1	TIO	J	J	11010001	J			J
210	D2	B	2	LA	K	K	11010010	K			K
211	D3	B	21		L	L	11010011	L			L
212	D4	B	4		M	M	11010100	M			M
213	D5	B	4 1		N	N	11010101	N			N
214	D6	B	42		O	O	11010110	O			O
215	D7	B	421		P	P	11010111	P			P
216	D8	B	8		Q	Q	11011000	Q			Q
217	D9	B	8 1		R	R	11011001	R			R
218	DA	D B	8 2		! 8	! 2	11011010				
219	DB	D B	8 21		\$ 8	\$ 2	11011011				
220	DC	D B	84		* 8	* 2	11011100				
221	DD	D B	84 1) 8) 2	11011101				
222	DE	D B	842		; 8	; 2	11011110				
223	DF	D B	8421		⌣ 8	⌣ 2	11011111				
224	E0	D B		BC	- 8	- 2	11100000				
225	E1	D A	1	TIO	/ 8	/ 2	11100001	/			
226	E2	A	2	LA	S	S	11100010	S			S
227	E3	A	21		T	T	11100011	T			T
228	E4	A	4		U	U	11100100	U			U
229	E5	A	4 1		V	V	11100101	V			V
230	E6	A	42		W	W	11100110	W			W
231	E7	A	421		X	X	11100111	X			X
232	E8	A8			Y	Y	11101000	Y			Y
233	E9	A8	1		Z	Z	11101001	Z			Z
234	EA	D A8	2		& 8	& 2	11101010				
235	EB	D A8	21		, 8	, 2	11101011				



Dec Val	Hex Val	Card Code		Mnem	IPL*		EBCDIC Code	EBCDIC Character	ASCII Code	ASCII Character	System/3 Symbol
		DCBA	8421		T1T3	T2T3	01234567		7654321		
236	EC	D	A84		% 8	% 2	11101100	␣			
237	ED	D	A84 1		— 8	— 2	11101101				
238	EE	D	A842		> 8	> 2	11101110				
239	EF	D	A8421		? 8	? 2	11101111				
240	F0		A	HPL	0	0	11110000	0			0
241	F1		1	APL	1	1	11110001	1			1
242	F2		2	JC	2	2	11110010	2			2
243	F3		21	SIO	3	3	11110011	3			3
244	F4		4		4	4	11110100	4			4
245	F5		4 1		5	5	11110101	5			5
246	F6		42		6	6	11110110	6			6
247	F7		421		7	7	11110111	7			7
248	F8		8		8	8	11111000	8			8
249	F9		8 1		9	9	11111001	9			9
250	FA	D	8 2		: 8	: 2	11111010				
251	FB	D	8 21		# 8	# 2	11111011				
252	FC	D	84		@ 8	@ 2	11111100				
253	FD	D	84 1		' 8	' 2	11111101				
254	FE	D	842		= 8	= 2	11111110				
255	FF	D	8421		" 8	" 2	11111111				

* If both tier 1 and tier 2 columns are being used, the tier 3 punches are added together as shown in the table at the end of this chart.

*Tier 3 character addition table

Tier 3 Character Required by Tier 1	Tier 3 Character Required by Tier 2		
	1	2	3
4	5	6	7
8	9	:	#
@	'	=	"

Appendix C: Powers of Two Table

2^n	n	2^{-n}
1	0	1.0
2	1	0.5
4	2	0.25
8	3	0.125
16	4	0.062 5
32	5	0.031 25
64	6	0.015 625
128	7	0.007 812 5
256	8	0.003 906 25
512	9	0.001 953 125
1 024	10	0.000 976 562 5
2 048	11	0.000 488 281 25
4 096	12	0.000 244 140 625
8 192	13	0.000 122 070 312 5
16 384	14	0.000 061 035 156 25
32 768	15	0.000 030 517 578 125
65 536	16	0.000 015 258 789 062 5
131 072	17	0.000 007 629 394 531 25
262 144	18	0.000 003 814 697 265 625
524 288	19	0.000 001 907 348 632 812 5
1 048 576	20	0.000 000 953 674 316 406 25
2 097 152	21	0.000 000 476 837 158 203 125
4 194 304	22	0.000 000 238 418 579 101 562 5
8 388 608	23	0.000 000 119 209 289 550 781 25
16 777 216	24	0.000 000 059 604 644 775 390 625
33 554 432	25	0.000 000 029 802 322 387 695 312 5
67 108 864	26	0.000 000 014 901 161 193 847 656 25
134 217 728	27	0.000 000 007 450 580 596 923 828 125
268 435 456	28	0.000 000 003 725 290 298 461 914 062 5
536 870 912	29	0.000 000 001 862 645 149 230 957 031 25
1 073 741 824	30	0.000 000 000 931 322 574 615 478 515 625
2 147 483 648	31	0.000 000 000 465 661 287 307 739 257 812 5
4 294 967 296	32	0.000 000 000 232 830 643 653 869 628 906 25
8 589 934 592	33	0.000 000 000 116 415 321 826 934 814 453 125
17 179 869 184	34	0.000 000 000 058 207 660 913 467 407 226 562 5
34 359 738 368	35	0.000 000 000 029 103 830 456 733 703 613 281 25
68 719 476 736	36	0.000 000 000 014 551 915 228 366 851 806 640 625
137 438 953 472	37	0.000 000 000 007 275 957 614 183 425 903 320 312 5
274 877 906 944	38	0.000 000 000 003 637 978 807 091 712 951 660 156 25
549 755 813 888	39	0.000 000 000 001 818 989 403 545 856 475 830 078 125




Appendix D: Binary and Hexadecimal Number Notation

Binary Number Notation

A binary number system, such as is used in System/3 uses a base of two. The concept of using a base of two can be compared with the base of ten (decimal) number system.


decimal number	=	binary number
0	=	0
1	=	1
2	=	10
3	=	11
4	=	100
5	=	101
6	=	110
7	=	111
8	=	1000
9	=	1001

Example of a decimal number



As shown above, the decimal number system allows counting to ten in each position—from units to tens to hundreds to thousands etc. The binary system allows counting to two in each position. Register displays in the System/360 are in binary forms: a bit light on is a “one”; a bit light off is a “zero”.

Example of a binary number



Hexadecimal Number System

It has been noted that binary numbers require about three times as many positions as decimal numbers to express the equivalent number. This is not much of a problem to the computer; however, in talking and writing or in communicating with the computer, these binary numbers are bulky. A long string of 1's and 0's cannot be effectively transmitted from one individual to another. Some shorthand method is necessary.

The hexadecimal number system fills this need. Because of the simple relationship of hexadecimal to binary, numbers can be converted from one system to another by inspection. The base or radix of the hexadecimal system is 16. This means there are 16 symbols: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, and F. The letters A, B, C, D, E, and F represent the 10-base system values of 10, 11, 12, 13, 14, and 15, respectively.

Four binary positions are equivalent to one hexadecimal position. The following table shows the comparable values of the three number systems.

<i>Decimal</i>	<i>Binary</i>	<i>Hexadecimal</i>
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	0110	6
7	0111	7
8	1000	8
9	1001	9
10	1010	A
11	1011	B
12	1100	C
13	1101	D
14	1110	E
15	1111	F

At this point all 16 symbols have been used, and a carry to the next higher position of the number is necessary. For example:

<i>Decimal</i>	<i>Binary</i>	<i>Hexadecimal</i>
16	0001 0000	10
17	0001 0001	11
18	0001 0010	12
19	0001 0011	13
20	0001 0100	14
21	0001 0101	15
-- and so on --		

Remember that as far as the internal circuitry of the computer is concerned, it only understands binary. But an operator can look at a series of lights on the computer console showing binary 1's and 0's, for example: 0001 1110 0001 0011, and say that the lights represent the hexadecimal value 1E13 which is easier to state than the string of 1's and 0's.



Appendix E: Hexadecimal–Decimal Conversion Tables

The table in this appendix provides for direct conversion of decimal and hexadecimal number in these ranges:

Hexadecimal
000 to FFF

Decimal
0000 to 4095

Hexadecimal

4000

5000

6000

7000

8000

Decimal

16384

20480

24576

28672

32768

For numbers outside the range of the table, add the following values to the table figures:

Hexadecimal Decimal
1000 4096
2000 8192
3000 12288

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00	0000	0001	0002	0003	0004	0005	0006	0007	0008	0009	0010	0011	0012	0013	0014	0015
01	0016	0017	0018	0019	0020	0021	0022	0023	0024	0025	0026	0027	0028	0029	0030	0031
02	0032	0033	0034	0035	0036	0037	0038	0039	0040	0041	0042	0043	0044	0045	0046	0047
03	0048	0049	0050	0051	0052	0053	0054	0055	0056	0057	0058	0059	0060	0061	0062	0063
04	0064	0065	0066	0067	0068	0069	0070	0071	0072	0073	0074	0075	0076	0077	0078	0079
05	0080	0081	0082	0083	0084	0085	0086	0087	0088	0089	0090	0091	0092	0093	0094	0095
06	0096	0097	0098	0099	0100	0101	0102	0103	0104	0105	0106	0107	0108	0109	0110	0111
07	0112	0113	0114	0115	0116	0117	0118	0119	0120	0121	0122	0123	0124	0125	0126	0127
08	0128	0129	0130	0131	0132	0133	0134	0135	0136	0137	0138	0139	0140	0141	0142	0143
09	0144	0145	0146	0147	0148	0149	0150	0151	0152	0153	0154	0155	0156	0157	0158	0159
0A	0160	0161	0162	0163	0164	0165	0166	0167	0168	0169	0170	0171	0172	0173	0174	0175
0B	0176	0177	0178	0179	0180	0181	0182	0183	0184	0185	0186	0187	0188	0189	0190	0191
0C	0192	0193	0194	0195	0196	0197	0198	0199	0200	0201	0202	0203	0204	0205	0206	0207
0D	0208	0209	0210	0211	0212	0213	0214	0215	0216	0217	0218	0219	0220	0221	0222	0223
0E	0224	0225	0226	0227	0228	0229	0230	0231	0232	0233	0234	0235	0236	0237	0238	0239
0F	0240	0241	0242	0243	0244	0245	0246	0247	0248	0249	0250	0251	0252	0253	0254	0255
10	0256	0257	0258	0259	0260	0261	0262	0263	0264	0265	0266	0267	0268	0269	0270	0271
11	0272	0273	0274	0275	0276	0277	0278	0279	0280	0281	0282	0283	0284	0285	0286	0287
12	0288	0289	0290	0291	0292	0293	0294	0295	0296	0297	0298	0299	0300	0301	0302	0303
13	0304	0305	0306	0307	0308	0309	0310	0311	0312	0313	0314	0315	0316	0317	0318	0319
14	0320	0321	0322	0323	0324	0325	0326	0327	0328	0329	0330	0331	0332	0333	0334	0335
15	0336	0337	0338	0339	0340	0341	0342	0343	0344	0345	0346	0347	0348	0349	0350	0351
16	0352	0353	0354	0355	0356	0357	0358	0359	0360	0361	0362	0363	0364	0365	0366	0367
17	0368	0369	0370	0371	0372	0373	0374	0375	0376	0377	0378	0379	0380	0381	0382	0383
18	0384	0385	0386	0387	0388	0389	0390	0391	0392	0393	0394	0395	0396	0397	0398	0399
19	0400	0401	0402	0403	0404	0405	0406	0407	0408	0409	0410	0411	0412	0413	0414	0415
1A	0416	0417	0418	0419	0420	0421	0422	0423	0424	0425	0426	0427	0428	0429	0430	0431
1B	0432	0433	0434	0435	0436	0437	0438	0439	0440	0441	0442	0443	0444	0445	0446	0447
1C	0448	0449	0450	0451	0452	0453	0454	0455	0456	0457	0458	0459	0460	0461	0462	0463
1D	0464	0465	0466	0467	0468	0469	0470	0471	0472	0473	0474	0475	0476	0477	0478	0479
1E	0480	0481	0482	0483	0484	0485	0486	0487	0488	0489	0490	0491	0492	0493	0494	0495
1F	0496	0497	0498	0499	0500	0501	0502	0503	0504	0505	0506	0507	0508	0509	0510	0511

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
E0 -	3584	3585	3586	3587	3588	3589	3590	3591	3592	3593	3594	3595	3596	3597	3598	3599
E1 -	3600	3601	3602	3603	3604	3605	3606	3607	3608	3609	3610	3611	3612	3613	3614	3615
E2 -	3616	3617	3618	3619	3620	3621	3622	3623	3624	3625	3626	3627	3628	3629	3630	3631
E3 -	3632	3633	3634	3635	3636	3637	3638	3639	3640	3641	3642	3643	3644	3645	3646	3647
E4 -	3648	3649	3650	3651	3652	3653	3654	3655	3656	3657	3658	3659	3660	3661	3662	3663
E5 -	3664	3665	3666	3667	3668	3669	3670	3671	3672	3673	3674	3675	3676	3677	3678	3679
E6 -	3680	3681	3682	3683	3684	3685	3686	3687	3688	3689	3690	3691	3692	3693	3694	3695
E7 -	3696	3697	3698	3699	3700	3701	3702	3703	3704	3705	3706	3707	3708	3709	3710	3711
E8 -	3712	3713	3714	3715	3716	3717	3718	3719	3720	3721	3722	3723	3724	3725	3726	3727
E9 -	3728	3729	3730	3731	3732	3733	3734	3735	3736	3737	3738	3739	3740	3741	3742	3743
EA -	3744	3745	3746	3747	3748	3749	3750	3751	3752	3753	3754	3755	3756	3757	3758	3759
EB -	3760	3761	3762	3763	3764	3765	3766	3767	3768	3769	3770	3771	3772	3773	3774	3775
EC -	3776	3777	3778	3779	3780	3781	3782	3783	3784	3785	3786	3787	3788	3789	3790	3791
ED -	3792	3793	3794	3795	3796	3797	3798	3799	3800	3801	3802	3803	3804	3805	3806	3807
EE -	3808	3809	3810	3811	3812	3813	3814	3815	3816	3817	3818	3819	3820	3821	3822	3823
EF -	3824	3825	3826	3827	3828	3829	3830	3831	3832	3833	3834	3835	3836	3837	3838	3839
F0 -	3840	3841	3842	3843	3844	3845	3846	3847	3848	3849	3850	3851	3852	3853	3854	3855
F1 -	3856	3857	3858	3859	3860	3861	3862	3863	3864	3865	3866	3867	3868	3869	3870	3871
F2 -	3872	3873	3874	3875	3876	3877	3878	3879	3880	3881	3882	3883	3884	3885	3886	3887
F3 -	3888	3889	3890	3891	3892	3893	3894	3895	3896	3897	3898	3899	3900	3901	3902	3903
F4 -	3904	3905	3906	3907	3908	3909	3910	3911	3912	3913	3914	3915	3916	3917	3918	3919
F5 -	3920	3921	3922	3923	3924	3925	3926	3927	3928	3929	3930	3931	3932	3933	3934	3935
F6 -	3936	3937	3938	3939	3940	3941	3942	3943	3944	3945	3946	3947	3948	3949	3950	3951
F7 -	3952	3953	3954	3955	3956	3957	3958	3959	3960	3961	3962	3963	3964	3965	3966	3967
F8 -	3968	3969	3970	3971	3972	3973	3974	3975	3976	3977	3978	3979	3980	3981	3982	3983
F9 -	3984	3985	3986	3987	3988	3989	3990	3991	3992	3993	3994	3995	3996	3997	3998	3999
FA -	4000	4001	4002	4003	4004	4005	4006	4007	4008	4009	4010	4011	4012	4013	4014	4015
FB -	4016	4017	4018	4019	4020	4021	4022	4023	4024	4025	4026	4027	4028	4029	4030	4031
FC -	4032	4033	4034	4035	4036	4037	4038	4039	4040	4041	4042	4043	4044	4045	4046	4047
FD -	4048	4049	4050	4051	4052	4053	4054	4055	4056	4057	4058	4059	4060	4061	4062	4063
FE -	4064	4065	4066	4067	4068	4069	4070	4071	4072	4073	4074	4075	4076	4077	4078	4079
FF -	4080	4081	4082	4083	4084	4085	4086	4087	4088	4089	4090	4091	4092	4093	4094	4095

Appendix F: Instruction Examples


Instruction	Page	Instruction	Page
Add Logical Characters (ALC)	F-2	Move Characters (MVC)	F-4
Add to Register (A)	F-3	Move Hex Character (MVX)	F-3
Add Zoned Decimal (AZ)	F-1	Move Logical Immediate (MVI)	F-5
Advance Program Level (APL) for Disk Storage	F-10	Sense I/O (SNS) for Disk Storage	F-10
Advance Program Level (APL) for Line Printer	F-9	Set Bits Off Masked (SBF)	F-6
Advance Program Level (APL) for MFCU	F-8	Set Bits On Masked (SBN)	F-5
Branch On Condition (BC)	F-7	Start I/O (SIO) for Disk Storage	F-9
Compare Logical Characters (CLC)	F-7	Start I/O (SIO) for Line Printer	F-9
Compare Logical Immediate (CLI)	F-7	Start I/O (SIO) for MFCU	F-8
Edit (ED)	F-4	Store Register (SR)	F-6
Halt Program Level (HPL)	F-8	Subtract Logical Characters (SLC)	F-3
Insert and Test Characters (ITC)	F-5	Subtract Zoned Decimal (SZ)	F-2
Jump On Condition (JC)	F-8	Test Bits Off Masked (TBF)	F-7
Load Address (LA)	F-6	Test Bits On Masked (TBN)	F-7
Load I/O (LIO) for Disk Storage	F-9	Test I/O and Branch (TIO) for Disk Storage	F-10
Load I/O (LIO) for Line Printer	F-9	Test I/O and Branch (TIO) for Line Printer	F-9
Load I/O (LIO) for MFCU	F-8	Test I/O and Branch (TIO) for MFCU	F-8
Load Register (L)	F-6	Zero and Add Zoned (ZAZ)	F-1

Zero and Add Zoned (ZAZ)


Instruction




Operand 1 Before Operation




Operand 2




Operand 1 After Operation



Condition Register Before Operation




Condition Register After Operation




Next Instruction Address: Next Sequential Instruction

Add Zoned Decimal (AZ)


Instruction




Operand 1 Before Operation




Operand 2




Operand 1 After Operation



Condition Register Before Operation



Condition Register After Operation



Next Instruction Address: Next Sequential Instruction



Subtract Zoned Decimal (SZ)

Instruction

07	22	00	10	00	20
----	----	----	----	----	----

Operand 1 Before Operation

F7	F6	F3	F6	F9
000C	000D	000E	000F	0010 (Addresses)

Operand 2

F4	F2	F5
001E	001F	0020 (Addresses)

Operand 1 After Operation

F7	F5	F9	F4	F4
000C	000D	000E	000F	0010 (Addresses)

Condition Register Before Operation

00000000

Condition Register After Operation

00000100

Next Instruction Address: Next Sequential Instruction

Add Logical Characters (ALC)

Instruction

Index Register 1 = 0CC0

5E	03	00	10	NSI	
----	----	----	----	-----	--

Operand 1 Before Operation

00110101	11001011	11101101	01100100
0CBD	0CBE	0CBF	0CC0 (Addresses)

Operand 2

01011011	01010101	01111000	11001101
0CCD	0CCE	0CCF	0CD0 (Addresses)

Operand 1 After Operation

10010001	00100001	01100110	00110001
0CBD	0CBE	0CBF	0CC0 (Addresses)

Condition Register Before Operation

00000000

Condition Register After Operation

00000010

Next Instruction Address: Next Sequential Instruction

Add to Register (A)

Instruction

36	00000010	00	04
----	----------	----	----

Operand 1

01001000	00100000
0003	0004

Index Register 1

00110101	01101010
Before Operation	

01111101	10001010
After Operation	

Condition Register After Operation

00000100

Subtract Logical Characters (SLC)

Instruction

Index Register 2 = OCC0

AF	03	00	10		
----	----	----	----	--	--

Operand 1 Before Operation

10010110	01011010	01110111	10111111
OCBD	OCBE	OCBF	OCC0 (Addresses)

Operand 2

01110100	10000110	01100010	10100100
OCCD	OCCE	OCCF	OCDO (Addresses)

Operand 1 After Operation

00100001	11010100	00010101	00011011
OCBD	OCBE	OCBF	OCC0 (Addresses)

Condition Register Before Operation

00000000

Condition Register After Operation

0000100

Next Instruction Address: Next Sequential Instruction

Move Hex Character (MVX)

Instruction

98	01	A0	65
----	----	----	----

Index Register 1 = 2B15

Index Register 2 = 1F20

Operand 1 Before Operation

2F
1FC0

Operand 2

4C
2B7A

Operand 1 After Operation

CF
1FC0



Move Characters (MVC)

Instruction

0C	05	1A	06	2B	5A
----	----	----	----	----	----

Operand 1 Before Operation

D1	C1	D4	C5	E2	40
1A01	1A02	1A03	1A04	1A05	1A06

Addresses

Operand 2

D9	D6	C2	C5	D9	E3
2B55	2B56	2B57	2B58	2B59	2B5A

Addresses

Operand 1 After Operation

D9	D6	C2	C5	D9	E3
1A01	1A02	1A03	1A04	1A05	1A06

Edit (ED)

Instruction

0A	0A	00	BF	00	07
----	----	----	----	----	----

Operand 1 Before Operation

\$	20	,	20	20	20	.	20	20	/	*
00B5	00B6	00B7	00B8	00B9	00BA	00BB	00BC	00BD	00BE	00BF

Operand 2

0	1	0	8	0	R
0002	0003	0004	0005	0006	0007

Note: "R" represents "-9"

Operand 1 After Operation

\$	0	,	1	0	8	.	0	9	/	*
00B5	00B6	00B7	00B8	00B9	00BA	00BB	00BC	00BD	00BE	00BF

Location 00BD contains a 9 because the zone bits of all replaced characters (zeros) in the edit pattern are set to all ones.

Condition Code

00000010
TTTTTT

Insert and Test Characters (ITC)

Instruction

0B	09	00	B6	00	10
----	----	----	----	----	----

Operand 1 Before Operation

\$	0	,	1	0	8	.	0	9	¢	*
00B5	00B6	00B7	00B8	00B9	00BA	00BB	00BC	00BD	00BE	00BF

Operand 2

*
0010

Operand 1 After Operation

\$	*	*	1	0	8	.	0	9	¢	*
00B5	00B6	00B7	00B8	00B9	00BA	00BB	00BC	00BD	00BE	00BF

Note that address 00B5 was not included in the first operand.

Move Logical Immediate (MVI)

Instruction

3C	AF	2F	CB
----	----	----	----

Operand Before Operation

00
2FCB

Operand After Operation

AF
2FCB

Set Bits On Masked (SBN)

Instruction

3A	01011010	00	20
----	----------	----	----

Operand Before Operation

00001100

Operand After Operation

01011110



Set Bits Off Masked (SBF)

Instruction

3B	10000001	00	30
----	----------	----	----

Operand Before Operation

01111001
0030

Operand After Operation

01111000
0030

Load Register (L)

Instruction

35	00000100	00	11
----	----------	----	----

Operand

00000000	00000000
0010	0011

Program Status Register Before Operation

00001100	00110001
----------	----------

Program Status Register After Operation

00000000	00000100
----------	----------

Condition Register After Operation

00000100

Store Register (SR)

Instruction

34	00001000	B2	BB
----	----------	----	----

Address Recall Register

0A	CD
----	----

Operand Before Operation

2F	C2
B2BA	B2BB

Operand After Operation

0A	CD
B2BA	B2BB

Load Address (LA)

Instruction

D2	02	05
----	----	----

Index Register 1

BA	15
----	----

Index Register 2 After Operation:

BA	1A
----	----

Compare Logical Characters (CLC)

Instruction

0D	02	00	12	00	02
----	----	----	----	----	----

Operand 1

27	FA	26
----	----	----

Operand 2

23	FA	26
----	----	----

Condition Register

00000100

Compare Logical Immediate (CLI)

Instruction

3B	7F	00	21
----	----	----	----

Storage Operand

7F

0021

Condition Register After Operation

00000001

Test Bits On Masked (TBN)

Instruction

38	00010110	00	21
----	----------	----	----

Storage Operand

10010101

0021

Condition Register After Operation

00010000

Test Bits Off Masked (TBF)

Instruction

39	01101100	00	25
----	----------	----	----

Storage Operand

10010100

0025

Condition Register After Operation

00010000

Branch On Condition (BC)

Instruction

C0	10001000	02	BF
0BCC	0BCD	0BCE	0BCF

Condition Code Before Operation

00011001

Instruction Address Register After Operation

02	BF
----	----

Address Recall Register After Operation

0B	D0
----	----

Condition Register After Operation

00010001



Jump On Condition (JC)

Instruction

F2	00110000	0F
OBBD	OBBE	OBBF

Condition Register Before Operation

00001001

Instruction Address Register After Operation

0B	CF
----	----

Condition Register After Operation


00001001

Halt Program Level (HPL)

Instruction

F0	6F	28
----	----	----

Display Unit



Test I/O and Branch (TIO) for MFCU

Instruction

C1	F1	02	C4
----	----	----	----

Resulting Operation:

If the MFCU is performing any operation, the next instruction is taken from location 02C4, otherwise the next sequential instruction is executed.

Advance Program Level (APL) for MFCU

Instruction

F1	F0	00
0400	0401	0402

Resulting Operation:

If the primary feed is not ready to feed cards or if an error condition exists in the MFCU, a program level advance will occur. If the primary feed is ready, the next instruction will be taken from location 0403 and following bytes.

Load I/O (LIO) for MFCU

Instruction

31	F5	02	77
----	----	----	----

Operand

2F	10
0276	0277

MFCU Read Data Address Register After Operation

2F	10
----	----

Start I/O (SIO) for MFCU

Instruction

F3	FF	26
----	----	----

Result:

96 columns read into storage beginning at the address specified by the MFCU Read Data Address Register.

96 columns punched into card. Data taken from storage beginning at the location specified by the MFCU Punch Data Address Register.

120 print positions printed (blank is considered a printed character). Data taken from print buffer 1 of the addresses beginning at the address specified by the MFCU Print Data Register. See Print Operation.

Card in the secondary position of the wait station is punched, printed, and stacked in stacker 2.

The card to be read is fed from the secondary hopper and after reading, is transported to the secondary wait station.

Start I/O (SIO) for Line Printer

Instruction

F3	E6	16
----	----	----

The printer prints one line of information and skips to line 22 on the form.

Test I/O and Branch (TIO) for Line Printer

Instruction

D1	EO	21
----	----	----

If the printer is not ready or has an error the next instruction will be taken from an address developed by adding Hex 21 to the contents of Index Register 1.

Advance Program Level (APL) for Line Printer

Instruction

F1	EC	BA
----	----	----

The right carriage will be tested for carriage busy. If the carriage is busy, the other program level will become active.

Load I/O (LIO) for Line Printer

Instruction

31	E4	2C	44
----	----	----	----

Operand

1F	00
2C43	2C44

Line Printer Image Address Register Before Operation

2A	CF
----	----

Line Printer Image Address Register After Operation

1F	00
----	----

Start I/O (SIO) for Disk Storage

Instruction

F3	A1	00
----	----	----

Disk Identifier Address Register

02	00
----	----

Disk Storage Data Address Register

0F	00
----	----

Disk Control Field

00	07	A0	01
0200	0201	0202	0203

512 bytes of data will be transferred to storage and placed in locations 0F00 through 10FF.

Load I/O (LIO) for Disk Storage

Instruction

31	B4	2F	B1
----	----	----	----

Operand

0F	00
2FB0	2FB1

Disk Read/Write Address Register Before Operation

0B	20
----	----

Disk Read/Write Address Register After Operation

0F	00
----	----

Test I/O and Branch (TIO) for Disk Storage

Instruction

C1	A4	02	00
0100	0101	0102	0103

Status Byte 1

10000000

Instruction Address Register Before Operation

01	04
----	----

Address Recall Register Before Operation

2F	C7
----	----

Instruction Address Register After Operation

02	00
----	----

Address Recall Register After Operation

01	04
----	----

Advance Program Level (APL) for Disk Storage

Instruction

F1	A4	00
----	----	----

Status Byte 1

10000000

The next instruction address is taken from the instruction address register of the program level that did not execute this instruction.

Sense I/O (SNS) for Disk Storage

Instruction

30	A2	05	FF
----	----	----	----

Status Bytes at Disk Before Operation

81	00
----	----

Operand Before Operation

00	AB
05FE	05FF

Operand After Operation

81	00
05FE	05FF

Status Bytes at Disk After Operation

80	00
----	----

INSTRUCTION TIMING

<i>Instruction</i>	<i>Mnemonic</i>	<i>Time (in microseconds)</i>
Zero and Add Zoned	ZAZ	1.52 (N+L1+L2) + 1.52 (R)
Add Zoned Decimal	AZ	1.52 (N+L1+L2) + 1.52 (R)
Subtract Zoned Decimal	SZ	1.52 (N+L1+L2) + 1.52 (R)
Add Logical Characters	ALC	1.52 (N+2L)
Subtract Logical Characters	SLC	1.52 (N+2L)
Add to Register	A	1.52 (N+2)
Move Hex Character	MVX	1.52 (N+2)
Move Characters	MVC	1.52 (N+2L)
Edit	ED	1.52 (N+L1+L2)
Insert and Test Characters	ITC	1.52 (N+1+L1)
Move Logical Immediate	MVI	1.52 (N+1)
Set Bits On Masked	SBN	1.52 (N+1)
Set Bits Off Masked	SBF	1.52 (N+1)
Store Register	ST	1.52 (N+2)
Load Register	L	1.52 (N+2)
Load Address	LA	1.52 (N)
Compare Logical Characters	CLC	1.52 (N+2L)
Compare Logical Immediate	CLI	1.52 (N+1)
Test Bits On Masked	TBN	1.52 (N+1)
Test Bits Off Masked	TBF	1.52 (N+1)
Branch on Condition	BC	1.52 (N)
Jump on Condition	JC	4.56
Halt Program Level	HPL	4.56
Start I/O	SIO	4.56
Sense I/O	SNS	1.52 (N+2)
Load I/O	LIO	1.52 (N+2)
Test I/O and Branch	TIO	1.52 (N)
Advance Program Level	APL	4.56

Note:

In the timing formulas,

N= Instruction length in bytes.

L1=Length of destination field (two address instruction) in bytes. Destination field is that field addressed by operand 1.

L2=Length of source field (two address instruction) in bytes. Source field is that field addressed by operand 2.

L= Length of the operands when the length of operand 1 must equal the length of operand 2.

R= Length of operand 1 when recomplementing is necessary.

DISK TIMING

Seek time for 1 track is 39 ms. Seek time for 2 or more tracks: $47 + 3.42 (N-2)$ = time in milliseconds, where N = the number of tracks to be crossed. (The factor 3.42 represents the average maximum track crossing time after two tracks have been crossed.)



Access Arm—A part of a disk storage unit that is used to hold one or more reading and writing heads.

ALU—Arithmetic and logical unit.

Base Address—A given address from which a storage address is derived by combination with a relative address.

Binary—(1) Pertaining to a characteristic or property involving a selection, choice, or condition in which there are two possibilities. (2) Pertaining to the numeration system with a radix of two.

Binary Digit—In binary notation, either of the characters 0 or 1.

Binary Notation—A fixed radix notation where the radix is two. For example, in binary notation the numeral 110.01 represents the number 1×2^2 plus 1×2^1 to the first power plus 1×2^0 to the minus 2 power, that is, six and a quarter.

Binary Number—Loosely, a binary numeral.

Binary Numeral—A binary representation of a number. For example, 101 is the binary numeral and V is the equivalent Roman numeral.

Bit—(1) A binary digit. (2) Contraction of 'binary digit', the smallest unit of information in a binary system. A bit may be either a 1 (on) or a zero (off).

Blank—A code character to denote the presence of no information rather than the absence of information.

Blank Character—See Space Character.

Byte—A sequence of adjacent binary digits (8) operated upon as a unit.

Card Code—The combinations of punched holes that represent characters (letters, digits, etc.) in a punched card.

Card Column—A single line of punching positions parallel to the short edge of a punched card.

Card Feed—A mechanism which moves cards into a machine one at a time.

Card Hopper—A device that holds cards and makes them available to a card feed mechanism.

Card Stacker—An output device that accumulates punched cards in a deck.

Carry—One or more characters, produced in connection with an arithmetic operation on one digit place of two or more numerals in positional notation, that are forwarded to another digit place for processing there.

Character—A letter, digit, or other symbol that is used as part of the organization, control, or representation of data.

Character Printer—A device that prints a single character at a time.

Character Set—An ordered set of unique representation called characters, for example, the 26 letters of the English alphabet, 0 and 1 of the Boolean alphabet, the set of signals in the Morse code alphabet.

Check—A process for determining accuracy.

Check Bit—A binary check digit, for example, a parity bit.

Check Character—A character used for the purpose of performing a check.

Code—A set of unambiguous rules specifying the way in which data may be represented.

Code Conversion—A process for changing the bit grouping for a character in one code into the corresponding bit grouping for a character in a second code.

Collate—To compare and merge two or more similarly ordered sets of items into one ordered set.

Collator—A device to collate sets of punched cards or other documents into a sequence.

Column—A vertical arrangement of characters or other expressions. Loosely, a digit place.

Command—An instruction.

Comparison—The examination of the relationship between two similar items of data.

Complement—A number that can be derived from a specified number by subtracting the specified number from another specified number.

Conditional Jump—A jump that occurs if specified criteria are met.

Data—A representation of facts, concepts, or instructions in a formalized manner suitable for communication, interpretation, or processing by humans or automatic means.

Data Processing System—A network of machine components capable of accepting information, processing it according to a plan, and producing the desired results.

Direct Address—An address that specifies the location of an operand.

Disk—A physical element of disk storage.

Disk Storage—A storage device which uses magnetic recording on flat rotating disks.

Display—A visual presentation of data.

Document—(1) A medium and the data recorded on it for human use, for example, a report sheet. (2) By extension, any record that has permanence and that can be read by man or machine.

Edit—To modify the form or format of data, for example, to insert or delete characters such as page numbers or decimal points.

Effective Address—The address that is derived by applying any specified indexing or indirect addressing rules to the specified address and that is actually used to identify the current operand.

End of Transmission (EOT)—The specific character or sequence of characters which indicates termination of sending.

EOT—End of transmission.

Erase—To obliterate information from a storage medium.

Execute—To carry out an instruction or perform a routine.

Fetch—To locate and load a quantity of data from storage.

Field—In a record, a specified area used for a particular category of data, for example, a group of card columns used to represent a wage rate or a set of byte locations in a computer storage used to express another storage address.

Font—A family or assortment of characters of a given size and style.

Format—A specific arrangement of data.

Graphic—A symbol produced by a process such as handwriting, drawing, or printing.

Graphic Character—A character normally represented by a graphic.

Halt Instruction—A machine instruction which stops the execution of the program.

Hard Copy—A printed copy of machine output in a visually readable form, such as printed reports.

Head—A device that reads, records, or erases data on a storage medium; for example, a small electromagnet used to read, write, or erase data on a magnetic disk.

Hexadecimal—Pertaining to the numeration system with a radix of sixteen.

Hit—A successful comparison of two items of data.

Hopper—A card hopper.

I/O—Input/output. Input or output, or both.

Indexed Address—An address which is modified by the content of an index register prior to or during the execution of a computer instruction.

Indexing—A technique of address modification often implemented by means of index registers.

Indicator—A device which registers a condition in the computer.

Indirect Address—An address that specifies a storage location derived by adding an indexing factor to an index register.

Initialize—To set counter, switches, and addresses to zero or other starting values at the beginning of, or at a prescribed point in a computer routine.

Initial Program Load (IPL)—The procedure that causes the initial part of an operating system or other program to be loaded so that the program can then proceed under its own control.

Input Data—Data to be processed.

Input Device—A device used for conveying data to the processing unit.

Input/Output—(1) Commonly called I/O. (2) A general term for the equipment used to communicate with the processing unit.

Instruction—A statement that specifies an operation and the values or locations of its operands.

Instruction Address—The address of the location where an instruction word is stored.

Instruction Format—The allocation of bits or bytes of a machine instruction to specific functions.

Interpreter—A device that prints on a punched card the data already punched in the card.

Interrupt—To stop a process in such a way that it can be resumed.

Jump—A departure from the normal sequence of executing instructions in a computer.

Justification—The act of adjusting or arranging characters or digits to the left or right to fit a prescribed pattern.

Justify—To align data about a specified reference.

Line Printer—A device that prints all characters of a line as a unit.

Load—In programming, to enter data into storage or working registers.

Location—Loosely, any place in which data can be stored.

Loop—(n) A sequence of instructions that is repeated until a terminal condition exists. (v) To repeat an instruction or series of instructions until a terminal condition exists.

Magnetic Disk—A flat circular plate with a magnetic surface on which data can be stored by selective magnetization of portions of the flat surface.

Main Storage—The general purpose internal storage of a computer.

Mask—A pattern of bits that is used to control the retention or elimination of portions of another pattern of bits.

Mnemonic—Same as mnemonic symbol.

Mnemonic Symbol—A symbol chosen to assist the human memory, for example, the abbreviation MPY for multiply.

Nines Complement—The radix-minus-one complement in decimal notation.

No Op—An instruction that performs no function except to proceed to the next instruction in sequence.

Notation—A representational system which utilizes characters and symbols in positional relationships to express information.

Number—A mathematical entity that may indicate quantity or amount of units.

One-Address—Pertaining to an instruction format containing one address part.

Operand—That which is operated upon. An operand is usually identified by an address part of an instruction.

Operation—(1) A defined action, namely the act of obtaining a result from one or more operands in accordance with a rule that completely specifies the result for any permissible combination of operands. (2) The act specified by a single computer instruction.

Operation Code—A code that represents specific operations.

Operator—A person who operates a machine.

Output—The data that has been processed.

Overflow—That portion of the result of an operation that exceeds the capacity of the intended unit of storage.

Parity Bit—A binary digit appended to an array of bits to make the sum of all the bits always odd or always even.

Parity Check—A check that tests whether the number of ones or zeros in an array of binary digits is odd or even.

Pass—One cycle of processing a body of data.

Printer—A device which expresses coded characters as hard copy.

Program—A series of actions proposed in order to achieve a certain result.

Programmer—A person mainly involved in designing, writing, and testing programs.

Programming—The design, the writing, and the testing of a program.

Punched Card—A card punched with a pattern of holes to represent data.

Radix—In positional representation, the integral ratio of the significances of any two specified adjacent digit positions.

Radix-Minus-One-Complement—A complement obtained by subtracting each digit from one less than the radix.

Read—To acquire or interpret data from a storage device, a data medium, or any other source.

Register—A device capable of storing a specified amount of data, such as two bytes.

Seek—To position the access mechanism of a disk drive at a specified track.

Serdes—Serializer-deserializer. A device that changes data flow from parallel-by-bit to serial-by-bit or from serial-by-bit to parallel-by-bit.

Space Character—A normally non-printing graphic character used to separate words.

Storage—Pertaining to a device into which data can be entered, in which it can be held, and from which it can be retrieved at a later time.

Storage Capacity—The amount of data that can be contained in a storage device.

Storage Device—A device into which data can be inserted, in which it can be retained, and from which it can be retrieved.

Time-Share—To use a device for two or more interleaved purposes.

Time-Sharing—Pertaining to the interleaved use of the time of a device.

Track—The portion of a moving storage medium, such as a drum, tape, or disk, that is accessible to a given reading head position.

Two-Address—Pertaining to an instruction format containing two address parts.

Verify—To determine whether a transcription of data or other operation has been accomplished correctly.

Write—To record data in a storage device or a data medium.

- AAR 2-4
- A and B Register 2-3
- Account Number Checking 10-4
- Add Logical Characters Instruction (ALC) 2-11
- Add to Register Instruction (A) 2-13
- Add Zoned Decimal Instruction (AZ) 2-9
- Address Compare Light 3-12
- Address Compare Switch 3-12
- Address/Data Switches 3-5
- Address Marker 6-2
- Address Recall Register (ARR) 2-4
- Addressing 1-4
- Advance Program Level (BSCA) 11-10
- Advance Program Level Instruction (APL)
 - BSCA 11-10
 - Data Entry Keyboard 7-5
 - Disk Drive 6-12
 - General 2-28
 - Line Printer 5-4
 - MFCU 4-3
 - Printer-Keyboards 8-4
 - SIOC 9-2
- Advancing Program Level Operation (BSCA) 11-17
- Altering Storage 3-13
- Altering Storage Addresses 3-13
- Arithmetic and Logical Unit (ALU) 2-3
- Arithmetic Instruction 2-8
- ASCII Code 11-2
- Attachment Characteristics
 - Keyboard Attachment, Printer-Keyboards 8-2
 - Printer Attachment, Printer-Keyboards 8-3
 - Printer-Keyboards 8-2
- Auto (Automatic) Answer Feature 11-2
- Auto (Automatic) Answer Wait Operation 11-15
- Auto (Automatic) Call Feature 11-3
- Auto (Automatic) Call Function 11-3
- Auto (Automatic) Call Operation 11-4
- Auto Record Release Switch, Data Entry Keyboard 7-2
- Auto Skip/Dup Switch, Data Entry Keyboard 7-3

- BAR 2-4
- Base Displacement Addressing 1-5
- BCC (Block Check Character) 11-17
- Binary and Hexadecimal Number Notation D-1
- Binary Format 1-3
- Binary Synchronous Communications Adapter (BSCA) 11-1
 - Initiating Action in BSCA 11-13
 - Instructions 11-7
 - Interrupts 11-6
 - Operations 11-12
 - Operator's Control Panel 3-9
 - Status Indications 11-11
 - Step Key 3-11
 - Synchronization 11-5
 - Terminal Control 11-4
- Bit Count Appendage 6-3
- Branch On Condition Instruction (BC) 2-24
- Byte 1-3

- Cable Test Switch 3-11
- Card Printing Speeds 4-9
- Card Punching Rate 4-8
- Card Read Load I/O Instruction 4-7
- Card Reading Rate 4-7
- Carriage Check 5-7
- CE Controls 3-11
- CE Key Switch 3-11
- CE Mode Selector Switch 3-12
- CE Panel 3-11
- CE Servicing Switches 3-12
- Chain Check 5-7
- Chain Image 5-2
- Channel Organization 2-7
- Check Conditions
 - Disk Drive 6-14
 - Line Printer 5-6
 - MFCU 4-9
 - Processing Unit 3-14
 - SIOC 9-6
- Check, Forms 5-7
- Check Reset Key 3-12
- Clock Cycles Display 3-8
- Code Conversions Chart B-1
- Codes, BSCA Transmission 11-2
- Column Indicators, Data Entry Keyboard 7-4
- Command Instruction 1-5
- Common Elements of the Instruction 1-5
- Communications Networks 11-1
- Compare Logical Characters Instruction (CLC) 2-21
- Compare Logical Immediate Instruction (CLI) 2-22
- Condition Register 2-3
- Condition Register Bit Names 2-3
- Console Display 3-5
- Control Characters and Sequences (BSCA) 11-4
- Control Code, Start I/O (SIO)
 - BSCA 11-7
 - Data Entry Keyboard 7-5
 - Disk Drive 6-9
 - Data Entry Keyboard 7-5
 - Disk Drive 6-9
 - Dual Programming Feature 2-29
 - Line Printer 5-3
 - Magnetic Character Reader 10-2
 - MFCU 4-7
 - Printer-Keyboards 8-4
 - SIOC 9-5
- Controls
 - Operator 3-2
 - System 3-2
- CRC/LRC/VRC (Block Check Characters) 11-17
- Current Address Register 11-3
- Cycle Designation 2-5
- Cycle Stealing 2-6
- Cycles and Phases 2-5
- Cycles (see individual entries)
- Cyclic Check Bytes 6-3
- Cylinder Byte
 - Disk Control Field 6-4
 - Sector Identifier 6-3
- Cylinder Numbering 6-3

- Dash Symbol Transmission 10-4
- Data Checking, BSCA 11-17
- Data Entry Keyboard
 - Indicators 7-4
 - Instructions 7-5
 - Keys 7-3
 - Principles of Operation 7-1
 - Programming Considerations 7-4
 - Switches 7-2
- Data Flow 2-1
- Data Handling Instruction 2-14
- Data Keys, Data Entry Keyboard 7-4
- Data Rates, BSCA 11-1
- Data Set Interface 11-1
- Data Sets 11-1
- Data Station Interface 11-1
- Data Transfer Register 9-1
- Defective Tracks 6-16
- Diagnostic Byte, Magnetic Character Reader 10-3
- Digit Portion of the Byte 1-3
- Direct Addressing 1-4
- Directing the Disposition of Documents in the Magnetic Character Reader 10-2
- Disable BSCA Function 11-9
- Disable BSCA Operation 11-14
- Disable Interrupt Function (BSCA) 11-8
- Disconnect Operation (BSCA) 11-16
- Disk
 - Check Conditions and Status 6-14
 - Control Address Register 2-5
 - Cylinder 6-2
 - Data Address Register (DFDR) 2-5
 - Error Recovery Procedures 6-17
 - General Information 6-1
 - Instructions
 - Advance Program Level (APL) 6-12
 - Load I/O (LIO) 6-10
 - Sense I/O (SNS) 6-13
 - Start I/O (SIO) 6-9
 - Test I/O (TIO) 6-11
 - Operating Restrictions 6-4
 - Operations 6-4
 - Organization 6-2
 - Read Data Operation 6-5
 - Read Diagnostic Operation 6-6
 - Read Identifier Operation 6-6
 - Read IPL Operation 6-7
 - Read/Write Address Register 2-5
 - Scan Operation 6-8
 - Sector 6-2
 - Status Bytes 6-13
 - Track 6-2
 - Verify Operation 6-7
 - Write Data Operation 6-7
 - Write Identifier Operation 6-8
- Disk Cartridge 6-2
- Disk Control Field 6-4
- Disk Control Panel 3-4
- Display Panel 3-5
- Displaying
 - Local Storage Registers 3-13
 - Storage 3-13
- DLE 11-5
- Document Counter 10-4
- Dual Feed Carriage
 - Feature 5-2
 - Forms Thickness Restriction 5-2
- Dual Program Control
 - Panel 3-4
 - Switch 3-4
- Dual Programming Feature 2-7
 - Restrictions 2-7
 - Start I/O Control Code 2-29
 - Start I/O Instruction 2-29
 - Test I/O and Branch Instruction 2-29
- Dup Key, Data Entry Keyboard 7-3
- E-A Cycles 2-5
- E-B Cycles 2-5
- EBCDIC 11-2
- Edit Instruction (ED) 2-15
- Eight-Bit Card Code 1-4
- Eight-Bit Program Card Code 1-4
- Emergency Power Off and Meter Panel 3-2
- Emergency Power Off Switch 3-2
- Enable BSCA Function 11-9
- Enable/Disable BSCA Operation 11-14
- Enable, Disable Step and Test Modes Functions (BSCA) 11-9
- Enable Interrupt Function (BSCA) 11-8
- ENQ 11-5
- EOT 11-4
- Error Indications, BSCA 11-19
- Error Indicator, Data Entry Keyboard 7-4
- Error Indications BSCA 11-19
- Error Recovery Procedures for BSCA 11-18
- Error Reset Key, Data Entry Keyboard 7-3
- ETB 11-4
- ETX 11-4
- Execution Phase 2-5
- Feeding Documents in the Magnetic Character Reader 10-1
- Field Erase Key, Data Entry Keyboard 7-3
- Fifty-one (51) Column Sort Feature 10-4
- File Write Switch 3-12
- Flag Byte
 - Disk Control Field 6-4
 - Sector Identifier 6-3
- Flagging 6-16
- Format
 - Sector Identifier 6-3
 - Track 6-2
- Forms Check 5-7
- Forms Jam 5-7
- Forms Movement Rate 5-2
- Forms Length, Line Printer 5-2
- Framing the Message (BSCA) 11-5
- Full Transparent Text Mode Feature 11-3
- Function Keys, Data Entry Keyboard 7-3
- Function Register 9-1
- Halt Identifier Display 3-2
- Halt Program Level Instruction (HPL) 2-25
- Halt Reset Keys 3-4
- Hexadecimal-Decimal Conversion Table E-1
- High Speed Interface Feature 11-2
- Hopper Check 4-10

IBM System/3 Data Processing System, Card and Disk System 1-1
 IBM 1255 Magnetic Character Reader 10-1
 IBM 5203 Printer 5-1
 IBM 5410 Data Processing Unit 2-1
 IBM 5444 Disk Storage Drive 6-1
 IBM 5471 Printer-Keyboard 8-1
 IBM 5475 Data Entry Keyboard 7-1
 I-H1 Cycle 2-5
 I-H2 Cycle 2-5
 I-L1 Cycle 2-5
 I-L2 Cycle 2-5
 Incrementer Failure Check 5-6
 Index Marker 6-2
 Index Register 1 2-4
 Index Register 2 2-4
 Indications, BSCA Error 11-19
 Indications, BSCA Status 11-11
 Indicators
 Address Compare 3-12
 Auto Call Unit Power Off 3-10
 BSCA Attention 3-9
 Busy (BSCA) 3-10
 Call Request 3-10
 Character Phase 3-10
 Clear to Send 3-9
 Control Mode 3-10
 Data Entry Keyboard 7-4
 Data Line in Use 3-10
 Data Mode 3-10
 Data Terminal Ready 3-9
 Digit Present 3-10
 External Test Switch 3-10
 Interrupt 3-4
 I/O Attention 3-3
 I/O Check 3-13
 Open 3-5
 Power Check 3-8
 Process 3-4
 Processor Check 3-3
 Ready 3-5
 Receive Initial 3-10
 Receive Mode 3-10
 Receive Trigger 3-10
 Stop 3-3
 Test Mode 3-10
 Thermal 3-8
 Transmit Mode 3-10
 Transmit Trigger 3-10
 Unit Check 3-9
 Indirect Addressing (see Base Displacement Addressing 1-5)
 Initialization Operation, BSCA 11-14
 Initiating Action in BSCA 11-13
 Input/Output Instructions, General 2-27
 Input/Output Facilities 2-7
 Insert and Test Characters Instruction (ITC) 2-16
 Instruction Address Register 2-4
 Instruction Examples F-1
 Instruction Formats 1-5
 Instruction Formats, Appendix A A-1
 Instruction Phase 2-5
 Instruction Symbology 2-8

Instructions
 Add Logical Characters 2-11
 Add to Register 2-13
 Add Zoned Decimal 2-9
 Advance Program Level
 BSCA 11-10
 Data Entry Keyboard 7-5
 Disk Drive 6-12
 General 2-28
 Line Printer 5-4
 MFCU 4-3
 Printer-Keyboard 8-4
 SIOC 9-2
 Arithmetic 2-8
 Branch On Condition 2-24
 Compare Logical Characters 2-21
 Compare Logical Immediate 2-22
 Data Entry Keyboard 7-5
 Data Handling 2-14
 Disk Drive 6-9
 Edit 2-15
 Halt Program Level 2-25
 Input/Output, General 2-27
 Insert and Test Characters 2-16
 Jump On Condition 2-25
 Load Address 2-21
 Load I/O (LIO)
 BSCA 11-9
 Data Entry Keyboard 7-5
 Disk Drive 6-10
 General 2-27
 Line Printer 5-5
 Magnetic Character Reader 10-3
 MFCU 4-4
 Printer-Keyboard 8-4
 SIOC 9-3
 Load Register 2-20
 Logical 2-21
 Magnetic Character Reader 10-2
 MFCU Advance Program Level 4-3
 MFCU I/O 4-2
 Move Characters 2-15
 Move Hex Character 2-14
 Move Logical Immediate 2-17
 Sense I/O (SNS)
 BSCA 11-10
 Data Entry Keyboard 7-6
 Disk Drive 6-13
 Data Entry Keyboard 7-6
 Disk Drive 6-13
 General 2-27
 Line Printer 5-6
 Magnetic Character Reader 10-3
 MFCU 4-5
 Printer-Keyboard 8-4
 SIOC 9-3
 Set Bits Off Masked 2-18
 Set Bits On Masked 2-18
 SIOC 9-2

Instructions (continued)

- Start I/O (SIO)
 - BSCA 11-7
 - Data Entry Keyboard 7-5
 - Disk Drive 6-9
 - Dual Programming Feature 2-29
 - General 2-27
 - Line Printer 5-2
 - Magnetic Character Reader 10-2
 - MFCU 4-6
 - Printer-Keyboard 8-3
 - SIOC 9-4
- Store Register 2-19
- Subtract Logical Character 2-12
- Subtract Zoned Decimal 2-10
- Test Bits Off Masked 2-23
- Test Bits On Masked 2-22
- Test I/O Branch
 - BSCA 11-9
 - Data Entry Keyboard 7-5
 - Disk Drive 6-11
 - Dual Programming Feature 2-29
 - General 2-28
 - Line Printer 5-3
 - MFCU 4-2
 - Printer-Keyboard 8-4
 - SIOC 9-2
- Zero and Add 2-8
- Interlock 5-7
- Intermediate Block Checking Feature 11-2
- Internal Clock Feature (BSCA) 11-2
- Interrupt 2-6
- Interrupt Key Light 3-4
- Interrupts, BSCA 11-6
- Invalid Address 3-14
- Invalid Q Code 3-14
- I/O
 - Attention Check 3-14
 - Attention Conditions 3-3
 - Attention Light 3-3
 - Channel 2-7
 - Check Light 3-13
 - Cycles 2-5
 - Device Control 2-7
 - Select Register 9-1
 - Transfer Lines 9-1
 - Transfer Lines, Magnetic Character Reader 10-4
- I-Op Cycle 2-5
- IPL Code 1-4
- IPL Read 4-8
- I-Q Cycle 2-5
- I-R Cycle 2-5
- ITB 11-5
- ITB Interrupt (BSCA) 11-6
- ITB Operation (BSCA) 11-16
- I-X1 Cycle 2-5
- I-X2 Cycle 2-5
- Jump On Condition Instruction (JC) 2-25
- Keyboard Attachment Characteristics, Printer-Keyboard 8-2
- Keyboard Characteristics, Printer-Keyboard 8-2
- Keys
 - Check Reset 3-12
 - Data Entry Keyboard 7-3
 - Halt Reset 3-4
 - Interrupt 3-4
 - Lamp Test 3-9
 - Program Load 3-3
 - Start 3-3
 - Stop 3-3
 - System Reset 3-12
- Lamp Test Key 3-9
- LCR 2-4
- Length Count/Data Recall Registers 2-4
- Length Count Register 9-1
- Line Printer 5-1
 - Character Sets 5-2
 - Characteristics 5-1
 - Check Conditions 5-6
 - Data Address Register 2-4
 - Dual Feed Carriage Forms Thickness Restriction 5-2
 - Image Address Register (LPIAR) 2-4
- Instructions
 - Advance Program Level (APL) 5-4
 - Load I/O (LIO) 5-5
 - Sense I/O (SNS) 5-6
 - Start I/O (SIO) 5-2
 - Test I/O and Branch (TIO) 5-3
- Print Positions 5-2
- Skipping 5-2
- Spacing 5-2
- Status Bytes 5-6
- Load Address Instruction (LA) 2-21
- Load I/O Instruction (LIO)
 - BSCA 11-9
 - Data Entry Keyboard 7-5
 - Disk Drive 6-10
 - General 2-27
 - Line Printer 5-5
 - Magnetic Character Reader 10-3
 - MFCU 4-4
 - Printer-Keyboard 8-4
 - SIOC 9-3
- Load Register Instruction (L) 2-20
- Loading Registers (BSCA) 11-17
- Local Storage Registers (LSRs) 2-3
- Local Test Switch 3-11
- Logical Instructions 2-21
- Loop Test Function (BSCA) 11-8
- Lower Shift Key Data Entry Keyboard 7-3
- LPDAR 2-4
- LPIAR 2-4

Machine Cycles Display 3-8
 Magnetic Character Reader
 Device Identification 10-1
 Diagnostic Byte 10-3
 Features 10-4
 Function Register Bytes 10-1
 General Programming Requirements 10-1
 I/O Transfer Lines 10-4
 Instructions
 Load I/O (LIO) 10-3
 Sense I/O (SNS) 10-3
 Start I/O (SIO) 10-2
 Operation 10-1
 Status Byte 10-3
 Main Storage 2-2
 Manual Operations Procedures 3-13
 Message Display Unit 3-2
 Message Display Units, Dual Programming 3-4
 Message Format (see Framing Message) 11-5
 Meter, Usage 3-2
 MFCU
 Capabilities 4-1
 Card Path 4-2
 Card Read Operations 4-7
 Check Conditions 4-9
 Combined Operations 4-9
 Instructions
 Advance Program Level (APL) 4-3
 I/O Instructions 4-2
 Load I/O (LIO) 4-4
 Print Load I/O 4-8
 Sense I/O (SNS) 4-5
 Start I/O (SIO) 4-6
 Test I/O and Branches 2-4
 Print Buffer Selection 4-8
 Print Data Address Register (MPTAR) 2-4
 Print Operations 4-8
 Punch Data Address Register 2-4
 Punch Operations 4-8
 Read Address Register (MRDAR) 2-5
 Sense Bytes 4-5
 Stacker Selection 4-9
 Status Bytes 4-5
 Modems (Data Sets) 11-1
 Move Characters Instruction (MVC) 2-15
 Move Hex Character Instruction (MVX) 2-14
 Move Logical Immediate Instruction (MVI) 2-17
 Multi-Function Card Unit 4-1
 Multipoint Communications Networks 11-1
 Multi-Punch Key, Data Entry Keyboard 7-3

 N Byte, Disk Control Field 6-4
 NAK 11-4
 Network Communication 11-1

 Obtaining Information About the Condition of the Magnetic
 Character Reader 10-2
 One-Address Instructions 1-6
 Op Code Register 2-3
 Op End Interrupt (BSCA) 11-6
 Open Lights 3-5
 Operand 1 Address Register (BAR) 2-4
 Operand 2 Address Register (AAR) 2-4
 Operation Check 3-14
 Operations, BSCA 11-12
 Operator Controls 3-2

 Pad Characters 11-5
 Parity 1-3
 Parity Check 3-14
 Phases
 Execution 2-5
 Instruction 2-5
 Point to Point Communications Networks 11-1
 Power Check Indications and Action, BSCA 3-8
 Power On/Off Switch 3-3
 Powers of Two Table C-1
 Print Area Restrictions 5-2
 Print Check 5-6
 Print Clutch Check 4-10
 Print Data Check 4-10
 Print Switch, Data Entry Keyboard 7-3
 Printer Attachment Characteristics, Printer-Keyboard 8-2
 Printer Characteristics, Printer-Keyboard 8-1
 Printer-Keyboard
 Attachment Characteristics 8-2
 Instructions
 Load I/O (LIO) 8-4
 Sense I/O (SNS) 8-4
 Start I/O (SIO) 8-3
 Keyboard Attachment Characteristics 8-2
 Keyboard Characteristics 8-2
 Printer Attachment Characteristics 8-2
 Printer Characteristics 8-1
 Sense Bytes 8-4
 Process Lights 3-4
 Processing Unit
 Check Conditions 3-14
 Data Flow 2-1
 Processor Check 3-14
 Processor Check Light 3-3
 Program 1 and 2 Indicators 7-4
 Program 1 and 2 Keys 7-3
 Program Card Code 1-4
 Program Card Reading 4-8
 Program Load Key 3-3
 Program Load Operation, General 3-3
 Program Load Switch, Data Entry Keyboard 7-2
 Program Status Register 2-4
 Program Switch, Data Entry Keyboard 7-2
 Programming Consideration, Data Entry Keyboard 7-4
 Punch Check 4-9
 Punch Invalid Check 4-9
 Punch Load I/O Instruction 4-8

 Q Byte (see Individual Instruction Description)
 Q Register 2-3

 Rate Control, BSCA Transmission 11-1
 Rate Select Switch 3-11
 Read Check 4-9
 Read Data Operation, Disk 6-5
 Read Diagnostic Operation, Disk 6-6
 Read Identifier Operation, Disk 6-7
 Ready Key, Data Entry Keyboard 7-3
 Ready Lights 3-5
 Recalibration Function 6-4
 Receive Initial Function (BSCA) 11-8
 Receive Initial Operation (BSCA) 11-14
 Receive Operation (BSCA) 11-17
 Reception Statistics (BSCA) 11-18
 Record Erase Switch, Data Entry Keyboard 7-2

Registers

- A 2-3
- Address Recall 2-4
- B 2-3
- BSCA Registers
 - Current Address Register 11-3
 - Stop Address Register 11-3
 - Transition Address Register 11-3
- Condition 2-3
- Data Recall (DRR) 2-4
- Data Transfer 9-1
- Disk Control Address 2-5
- Disk Read/Write Address 2-5
- Display Unit 3-5
- Function 9-1
- Index 1 2-4
- Index 2 2-4
- Instruction Address (IAR) 2-4
- I/O Select 9-1
- Length Count 2-4, 9-1
- Line Printer Data Address 2-4
- Line Printer Image Address 2-4
- Local Storage 2-3
- MFCU Print Data Address 2-4
- MFCU Read Address 2-5
- Op Code 2-3
- Operand 1 Address (BAR) 2-4
- Operand 2 Address (AAR) 2-4
- Program Status 2-4
- Punch Data Address 2-4
- Q 2-3
- Serial I/O Channel Address 2-5
- SIOC 9-1
- SIOC Data Address 9-1
- Storage Address 2-3
- Storage Data 2-9
- Release Key, Data Entry Keyboard 7-3
- Reset Interrupt Request Function (BSCA) 11-8
- Retrieving Data From Documents in the Magnetic Character Reader 10-1
- Right Adjust Key, Data Entry Keyboard 7-4
- Scan Disk Operation 6-8
- Scan Operation, Disk 6-8
- SDR 2-3
- Sector Byte
 - Disk Control Field 6-4
 - Sector Identifier 6-3
- Sector Identifier 6-2
 - Cylinder Byte 6-3
 - Flag Byte 6-3
 - Format and Addressing 6-3
- Sector Numbering 6-3
- Seek Operation 6-4
- Seek Time 6-5
- Sense Byte, Printer-Keyboard 8-4
- Sense Bytes, Data Entry Keyboard 7-7
- Sense Bytes, MFCU 4-5
- Sense I/O Instruction (SNS)
 - BSCA 11-10
 - Data Entry Keyboard 7-6
 - Disk Drive 6-13
 - General 2-27
 - Line Printer 5-6
 - Magnetic Character Reader 10-3
 - MFCU 4-5
 - Printer-Keyboard 8-4
 - SIOC 9-3
 - Sensing (BSCA) 11-17
 - Serial I/O Channel Address Register 2-5
 - Serial Input/Output Channel (SIOC) 9-1
 - SOH 11-4
 - Start I/O (BSCA) 11-7
 - Station Selection Feature 11-2
 - Statistics for BSCA Diagnostics, Capturing 11-18
 - Status Indications, BSCA 11-11
 - Stop Address Register 11-3
 - STX 11-4
 - SYN 11-5
 - Synchronization, BSCA 11-5
 - SYN SYN Control Sequence 11-5
 - System and Error Statistics for BSCA 11-18
 - Terminal Control (BSCA) 11-4
 - Test Bits Off Masked Instruction (TBF) 2-23
 - Test Bits On Masked Instruction (TBN) 2-22
 - Test I/O and Branch Instruction (TIO)
 - BSCA 11-9
 - Data Entry Keyboard 7-5
 - Disk Drive 6-11
 - Dual Programming Feature 2-29
 - General 2-28
 - Line Printer 5-3
 - MFCU 4-2
 - Printer-Keyboard 8-4
 - SIOC 9-2
 - Thermal Check 5-7
 - Thermal Indications and Action 3-8
 - Time Sharing 2-6
 - Track Initialization Procedure 6-17
 - Track Format 6-2
 - Transition Address Register 11-3
 - Transmission Codes 11-2
 - Transmission Rate Control 11-2
 - Transmission Statistics for BSCA, Capturing 11-18
 - Transmit and Receive BSCA Operations 11-15
 - Transparent Operation, Full 11-16
 - Transparent Text Mode Feature, Full 11-3
 - Two-Address Instructions 1-6
 - Two Second Timeout Function (BSCA) 11-9
 - Two Second Timeout Operation (BSCA) 11-17
 - Unit Check 3-14
 - Unprintable Character Check 5-7
 - Upper Shift Key, Data Entry Keyboard 7-3
 - Usage Meter 3-2
 - Verify Operation, Disk 6-7
 - Write Data Operation, Disk 6-7
 - Write Identifier Operation, Disk 6-8
 - XENQ 11-5
 - XETB 11-5
 - XETX 11-5
 - XITB 11-5
 - XR 1 2-4
 - XR 2 2-4
 - XSTX 11-5
 - XSYN 11-5



Technical Newsletter

System/3

Re: Order No. GA-21-9103-1

This Newsletter No. GN21-0115

Date: November 1970

Previous Newsletter Nos. None

IBM System/3 Card and Disk System Components Reference Manual

© IBM Corp. 1969, 1970

This Technical Newsletter provides replacement pages for the subject publication. These replacement pages remain in effect unless specifically altered. Pages to be inserted and/or removed are:

1-1 and 1-2
2-3 and 2-4
2-7 and 2-8
2-19 through 2-22
2-25 and 2-26
3-1 and 3-2
4-3 and 4-4

5-1 and 5-2
5-7 and 5-8
6-9 through 6-12
10-1 through 10-4
10-5 and 10-6 (added)
G-1 and G-2

A change to the text or a small change to an illustration is indicated by a vertical line to the left of the change; a changed or added illustration is denoted by the symbol ● to the left of the caption.

Summary of Amendments

This technical newsletter provides information about the IBM 5203 Model 3 and IBM 1255 Models 2 and 3. It also updates the manual through to reflect the latest technical level of the system.


Note: Please file this cover letter at the back of the manual to provide a record of changes.

The IBM System/3 (Figure 1-1) extends the use of stored-program data processing to the smaller data processing users. With its high internal speed and new, extended-capacity card, it is possible to perform operations in a single pass of the cards that formerly required two or more passes on various machines. The minimum configuration (processing unit, line printer, and multi-function card unit) provides most of the functions a punched card accounting installation can perform.

SYSTEM CONFIGURATIONS


Figure 1-2 shows the units that make up System/3. Each System/3 card or disk system must have the following:

1. An IBM 5410 Processing Unit. The basic storage size is 8,192 bytes. Additional storage is available as shown in Figure 1-2. Basic storage size for program supported disk system is 12,288 bytes. Included as special features are dual programming, which allows the operation of two independent programs at the same time, and a serial input/output channel.



53299

Figure 1-1. IBM System/3



● Figure 1-2. System/3 Configuration

2. An IBM 5424 Multi-Function Card Unit. This unit provides the combined functions of a card reader, a card punch, an interpreter, a sorter, and a collator. Model A1 operates at a reading speed of 250 cards per minute and at a punching and printing speed of 60 cards per minute. Model A2 operates at 500 cards per minute reading and 120 cards per minute punching 96 columns and printing 3 lines per card.
3. An IBM 5203 Printer. This printer is referred to as the line printer to distinguish it from the printing function of the multi-function card unit. The basic printer prints one hundred 96-character lines per minute with a 48-character chain. A faster model is available that provides 200 lines per minute printing from the 48-character chain. Special features provide 120 or 132 print positions, a dual feed carriage feature that allows printing on two separate forms at the same time, and a universal character set feature that expands the character set from 48 to as many as 120 characters.

The following units can be included in either the card or disk system as special features:

1. An IBM 5475 Data Entry Keyboard. This keyboard resembles that of the IBM 5496 Data Recorder. It serves as an input device to System/3. This unit excludes the printer-keyboard.
2. An IBM 5471 Printer-Keyboards. This device combines the facility for entering data from a keyboard with the capacity for printing data on an on-line printer. It can be used as an inquiry station in disk systems. This unit excludes the data entry keyboard.
3. An IBM 1255 Magnetic Character Reader. This unit provides the capability to read magnetic ink characters and sort paper documents. It is attached to the system through the serial I/O channel.
4. An IBM 2074 Binary Synchronous Communications Adapter (BSCA) that enables the system to communicate with other systems or remote terminals over communications facilities.

SYSTEM/3 DATA

In addition to the preceding units the disk system requires at least one IBM 5444 Disk Storage Drive. The disk storage is available in four combinations of 3 disk storage models to provide 2,457,600 bytes; 4,915,200 bytes; 7,372,800 bytes; or 9,830,400 bytes of storage.

Data can be entered into System/3 through the medium of punched cards. The card (Figure 1-3) provides 96 positions for recording data in three tiers of 32 columns each. Each of the four print lines provides 32 positions for printing.

Storage Data Register

This register serves as a place to store data temporarily as it passes between the processing portions of the processing unit and main storage. Data can enter the storage data register from ALU or from main storage. Data can be sent from the storage data register to either the B register or to main storage. The storage data register holds one byte of data.

A and B Registers

The A and B registers serve as temporary storage for data to be processed by the ALU. Each of these registers holds one byte of data and each can be entered from several other units in the data flow.

Arithmetic-and-Logical Unit

The ALU performs all the arithmetic and logical functions for the processing unit. It is capable of decimal add, decimal subtract, binary add, binary subtract, compare logical AND-OR, pass A register, and pass B register functions. All data that is to be moved from any unit in the data flow to any other unit in the data flow (except the storage address register and A and B registers) must pass through the ALU. (Data enters the A and B registers only if it is to pass through ALU.) ALU accepts two bytes of input and produces one byte of output.

Storage Address Register

The storage address register (SAR) holds the address that is to be accessed in main storage. The SAR holds two bytes.

Condition Register

The condition register stores bits that indicate what happened as the result of processing various operations. For example, bits in the condition register can indicate a high, a low, or an equal condition after a compare operation; after an arithmetic operation, bits may indicate that a binary or decimal overflow has occurred. The program can test this register for these conditions.

The various bits of the condition register are assigned names as follows:

<i>Bit</i>	<i>Name</i>
7	Equal
6	Low
5	High
4	Decimal overflow
3	Test false
2	Binary overflow
1	Unassigned
0	Unassigned

The bits are referred to by these names in the remaining sections of this manual.

Q Register

This register accepts the Q byte from the instruction. The Q byte is read from this register to circuitry that controls the operations performed by instructions.

Op Code Register

The op code register holds the op code byte of each instruction taken from storage to enable the control circuitry to perform the desired operation.

Local Storage Registers

The local storage registers are a group of sixteen registers that contain data required for the execution of instructions. Sixteen registers are required for the basic card system. Additional registers are added for disk systems and to accommodate certain special features. These are referred to as feature 1 LSRs and feature 2 LSRs. Each of the local storage registers contains two bytes.

During system reset (caused by pressing the system reset key) and during program loading certain of the local storage registers are reset to zero. System reset causes the instruction address register (program level 1 instruction address register if the dual programming feature is installed) and the program status registers to be reset to all zero. Pressing the program load key resets the instruction address register (program level 1 instruction address register if the dual programming feature is installed), the program status registers, and the I/O read data address register (see following) for either the MFCU reader or the disk file to zero.

Instruction Address Register (IAR)

This register contains the address of the instruction bytes as they are addressed. It is increased by one each time an instruction byte is taken from storage. The basic group of registers contains two instruction address registers: the instruction address register for program level 1 (the main program in the basic system, which does not have the dual programming feature installed) and the instruction address register for interrupt level 1 (the interrupt level for the data entry keyboard or the printer-keyboard). In feature 1 there are instruction address registers for: program level 2 (if dual programming feature is installed), interrupt level 0 (if dual programming feature is installed), interrupt level 2 (if BSCA is installed), and interrupt level 4 (if SIOC is installed).

Address Recall Register (ARR)

The address recall register is used by certain instructions to store a beginning address for execution of the instruction or the address of the next sequential instruction. As with the instruction address register there are address recall registers for program levels 1 and 2 and for interrupt levels 0, 1, and 4. The address recall register is affected only by branch, decimal, and insert-and-test characters instructions.

Operand 2 Address Register (AAR)

This register is set during instruction readout from storage and is used to address the various bytes of operand 2. It is updated as each individual byte of operand 2 participates in the execution of the instruction. This register cannot be addressed by the program.

Index Registers (XR1 and XR2)

Two index registers are provided in the base system. These 16-bit registers contain the base address for base-displacement addressing. A second pair of index registers is provided with the dual programming feature.

Program Status Register (PSR)

Separate program status registers are provided for the base system (program level 1 program status register) and for the second program level provided by the dual programming feature (program level 2 program status register). The high-order byte is used as a length count recall register during an interrupt. The low-order byte is used as a condition recall register during an interrupt. Loading this register automatically sets the condition register to the same value.

Operand 1 Address Register (BAR)

This register is set during instruction readout and is used to address the various bytes of operand 1 as they are required by the instruction. This register is updated as each individual byte of operand 1 participates in the instruction. This register cannot be addressed by the program.

MFCU Print Data Address Register (MPTAR)

This register is set to contain the address of the high-order byte of the area of storage that contains the print data for the MFCU.

Line Printer Data Address Register (LPDAR)

This register contains the address of the high-order byte of the area of storage from which data for the line printer is taken.

Line Printer Image Address Register (LPIAR)

This register contains the address of the high-order byte of an area in storage that holds an image of the character order for the line printer chain.

MFCU Punch Data Address Register (MPDAR)

This register contains the address of the high-order byte of the storage area from which data is punched in the MFCU.

Length Count/Data Recall Registers (LCR and DRP)

These two registers occupy one LSR. Each is one byte in size. The length count register stores the length count from two-address instructions. The data recall register is used in two-operand type instructions to hold a byte of one operand while a byte of the other operand is retrieved from storage. These registers are not accessible to the program.

INPUT/OUTPUT FACILITIES

The processing unit acts as a controller for all I/O devices operating over a single I/O attachment interface. The I/O devices time-share the processing unit according to defined priorities established for each device.

The processing unit communicates with the I/O devices via an interface called the Input/Output Channel. The I/O channel consists of:

1. A set of signal lines that carry information to and from the processing unit.
2. Logic to establish cycle steal and interrupt priorities and to translate card code data into EBCDIC and EBCDIC to card code.

Channel Organization

The channel serves as a data and instruction path between the processing unit and the I/O attachment circuits of the attached I/O devices. The device I/O attachments are integral with the processing unit. All I/O attachments are connected to the same set of signal lines in the channel. Thus, the recognition of its own address by a device is the only indication a device has that its services are required.

Device Control

The following instructions control I/O devices:

1. Start I/O.
2. Load I/O.
3. Sense I/O.
4. Test I/O and Branch.
5. Advance Program Level.

Each of these instructions carries within itself the address of the device that is to perform the operation and the exact operation to be performed. The individual formats of these instructions will be discussed in the chapters dealing with the individual I/O devices.

The interrupt mode was discussed earlier in this chapter. The second mode of operation is the cycle steal mode. In this mode of operation the I/O device is started by a start I/O instruction, then is left to perform its operations until storage is required by those operations. When storage is needed, the I/O device is allowed to steal one or more cycles from other processing unit operations in order to store or retrieve from storage the necessary data. The processing unit then continues to perform other operations until the I/O unit requires storage cycles again.

DUAL PROGRAMMING FEATURE

The dual programming feature provides the system with the capability to execute two independent programs on a time-sharing basis. This feature allows the processing unit to transfer to a different program when the current program must wait for completion of an I/O operation. This uses the high performance capabilities of the processing unit rather than forcing it to wait for completion of the execution by active I/O devices.

The dual programming feature is program supported only on disk systems with 12,288 or more bytes of main storage. The feature allows two independent object programs to reside in storage simultaneously.

The transfer from one program level to the other is called program level advance. Program level advance can be either automatic or program controlled. Unlike interrupt, program level advance does not require that index registers 1 and 2 and the program status register be stored, because separate index registers, instruction registers, address recall registers, and program status registers are provided for each program level.

An automatic program level advance occurs when:

1. Operation on one program level is instructed to halt.
2. An I/O device is instructed to operate when the device requires operator attention.
3. An I/O device is instructed to operate when the device is already performing an operation.

A program controlled program level advance is accomplished by issuing an instruction.

Program Note: After a system reset, a program level advance from program level 1 to program level 2 will initialize the condition register to the high condition.

Because one program can finish operating before the other, and thus require a new program to be entered while one of the old programs is running, it is the responsibility of the supervising program to ensure that the two programs do not use the same I/O devices or overlapping storage areas.

INSTRUCTIONS AND PROGRAMMING CONSIDERATIONS

Because the instruction format is so variable and the length of the instruction is determined by the high-order hex digit of the op code byte, the following conventions will be used in discussing the instructions:

1. A high-order digit of X in the op code designates a two-address type of instruction. The actual high-order hex digit of the op code can be any of: 0, 1, 2, 4, 5, 6, 8, 9, or A.
2. A high-order digit of Y in the op code designates a one-address instruction using operand 1 addressing. The actual high-order hex digit of the op code can be 3, 7, or B.
3. A high-order op code digit of Z designates a one-address instruction using operand 2 addressing. The actual high-order hex digit in the op code can be C, D, or E.
4. A high-order op code digit of F designates a command type instruction and is the true high-order hex digit of that op code.
5. Op codes are expressed in hexadecimal notation. Q codes may be expressed in either hexadecimal or binary notation or may have symbols to indicate the significance of the individual bits or groups of bits of the Q byte.
6. Minimum length of the instruction will be shown in solid blocks; maximum and intermediate lengths will be indicated by dotted blocks attached to the minimum length blocks.
7. The following abbreviations will be used in the instruction timing formulas:

N = Instruction length in bytes.

L1 = Length of destination field (two address instruction) in bytes. Destination field is that field addressed by operand 1.

L2 = Length of source field (two address instruction) in bytes. Source field is that field addressed by operand 2.


L = Length of the operands when the length of operand 1 must equal the length of operand 2.

R = Length of operand 1 when recomplementing is necessary.

Arithmetic Instructions

Zero and Add Zoned

Mnemonic: ZAZ



Operation: The second operand is placed byte by byte in the first operand. Extra high-order zeros are inserted into those positions by which the first operand exceeds the second in length. The zone bits in each byte of the result except the rightmost are set to all ones. The zone bits of the rightmost byte of the first operand are set to all ones if the result is positive or zero. If the result is negative, the zone bits of the rightmost byte are set to 1101. The operands are addressed by their rightmost bytes. Zero results are positive.

The first and second operand fields may overlap when the rightmost byte of the first operand is coincident with or to the right of the rightmost byte of the second operand.

The Q byte designates the length of the two operands. L2 is 1 less than the number of bytes in the second operand. L1 is the number of bytes by which the length of the first operand exceeds the length of the second operand. L1 and L2 are expressed in binary notation. The maximum length of operand 2 is 16 bytes. The maximum length of operand 1 is 31 bytes.


The second operand remains unchanged unless the fields overlap. No check is made for valid decimal digits in either operand.

Resulting Condition Register Settings:


7	Equal	Result is zero.
6	Low	Result is negative.
5	High	Result is positive.
4	Decimal Overflow	Not affected.
3	Test False	Not affected.
2	Binary Overflow	Not affected.
1		
0		

Instruction Timing: Time in microseconds = 1.52 (N + L1 + L2) + 1.52 (R).


Example:



Operand Before Operation




Operand After Operation



Store Register

Mnemonic: ST



Operation: The contents of the two-byte register specified by the Q code are placed in the two-byte field addressed by the operand address. The operand is addressed by its right-most byte.

The Q byte specifies the register to be stored. The high-order bit of the Q byte, bit 0, specifies which of two groups of registers is to be addressed, and the low-order bit specifies which register within each group is to be stored.

If the high-order bit is zero, the selected group consists of the following seven local storage registers, each represented by a single bit.

Bit Register

- | | |
|---|---|
| 1 | Program level 2 instruction address register. |
| 2 | Program level 1 instruction address register. |
| 3 | Instruction address register in use when the store register instruction is executed. |
| 4 | Address recall register. |
| 5 | Program status register. The high-order byte of this register is the length count recall register and has no program significance. The low-order byte is the image of the condition register. |
| 6 | Index register 2. |
| 7 | Index register 1. |

If the high-order bit of the Q code is one, the interrupt instruction address registers are selected as follows:

Bit Interrupt Level


- | | |
|------|--------------------|
| None | Interrupt level 0. |
| 1 | Interrupt level 1. |
| 2 | Interrupt level 2. |
| 3 | Interrupt level 3. |
| 4 | Interrupt level 4. |

Program Note: This instruction must not be used to store more than one register at a time. The attempt to store more than one register at a time can result in either incorrect parity and a parity check or in the registers containing incorrect data at the end of the operation.


Resulting Condition Register Settings: This instruction does not affect the condition register.

Instruction Timing: Time in microseconds = 1.52 (N + 2).


Example:




Address Recall Register



Operand Before Operation




Operand After Operation



Load Register

Mnemonic: L



Operation: The contents of the two-byte field addressed by the operand address are placed in the local storage register specified by the Q byte. The operand is addressed by its rightmost byte. The operand is not changed.

The Q byte specifies the register to be loaded. The high-order bit, bit 0, of the Q byte specifies which of two groups of registers is to be loaded.

If the high-order bit of the Q byte is zero, the selected group consists of the following seven local storage registers, each represented by a single bit.

Bit	Register
1	Program level 2 instruction address register.
2	Program level 1 instruction address register.
3	Instruction address register in use when the load register instruction is executed.
4	Address recall register.
5	Program status register. The high-order byte of this register is the length count recall register and has no program significance. The low-order byte of this register holds a condition code and is loaded under special conditions described in the programming notes for this instruction.
6	Index register 2.
7	Index register 1.

If the high-order bit of the Q byte is one, the interrupt instruction address registers are selected as follows:

Bit	Interrupt Level
None	Interrupt level 0.
1	Interrupt level 1.
2	Interrupt level 2.
3	Interrupt level 3.
4	Interrupt level 4.

Program Notes:

1. This instruction must not be used to load more than one register at a time. The attempt to load more than one register can result in incorrect register contents.
2. When the program status register is selected, the contents of the low-order byte of the operand have the following significance:

Bit 7 = 1: Set equal condition.

Bit 6 = 1: Set low condition if bit 7 = 0.

Bit 6 = 0: Set high condition if bit 7 = 0.

Bit 4 = 1: Set decimal overflow condition.

Bit 3 = 1: Set test false condition.

Bit 2 = 1: Set binary overflow condition.

When bit 7 of the operand = 0, bit 5 of the low-order byte of the program status register is set to 1 when bit 6 of the operand = 0 and set to 0 when bit 6 of the operand = 1. Bits 0, 1, and 5 of the operand are ignored. The condition register is set at the same time as the program status register under these same controls.

3. If program level 1 has been halted and this instruction is used by an interrupt routine to load program level 1 instruction address register, program level 1 will be reset from the halt state and will proceed. The program level 1 halt indicators will be turned off. If the dual-programming feature is installed and this instruction is used in either program level or in an interrupt routine to load the instruction address register for a halted program level, that program level will be reset from the halt state and will proceed. The halt indicators for that program level will be turned off.

Resulting Condition Register Settings: This instruction does not affect the condition register setting unless the program status register is the register being loaded.

Instruction Timing: Time in microseconds = 1.52 (N + 2).

Example:

Instruction

35	00000100	00	11
----	----------	----	----

Operand

00000000	00000000
0010	0011

Program Status Register Before Operation

00001100	00110001
----------	----------

Program Status Register After Operation

00000000	00000100
----------	----------

Condition Register After Operation

00000100

Load Address

Mnemonic: LA

Op Code	Q Byte	Operand
Z2	Q	

Operation: If the instruction is in the 4-byte format (op code C2), the 2-byte operand is taken from the instruction stream and loaded into the register specified by the Q byte.

If the instruction is in the 3-byte format (op code D2 or E2), the 1-byte operand is taken from the instruction stream and added to the contents of the index register specified by the op code. The result of this addition is loaded into the register specified by the Q byte.

Only index registers can be loaded with this instruction. Bits 6 and 7 of the Q code specify which index register to load as follows:

Bit	Register
6	Index register 2.
7	Index register 1.

Program Note: This instruction must not be used to load both index registers at the same time. The attempt to load both registers can result in incorrect data in the registers.

Resulting Condition Register Settings: This instruction does not affect the condition register.

Instruction Timing: Time in microseconds = 1.52 (N).

Example:

Instruction

D2	02	05
----	----	----

Index Register 1

BA	15
----	----

Index Register 2 After Operation

BA	1A
----	----

Logical Instructions

Compare Logical Characters

Mnemonic: CLC

Op Code	Q Byte	Operand Addresses (2 to 4 Bytes)	
XD	L		

Operation: The first operand is compared with the second operand, byte by byte, and the condition register is set according to the result of the comparison. Each operand is treated as a binary quantity. The operands are addressed by their rightmost bytes. Neither operand is changed as a result of this operation.


The Q byte specifies the length of the operands. L is one less than the length in bytes of either operand. Both operands are the same length.

Resulting Condition Register Settings:

Equal	Operands are equal.
Low	First operand is smaller than the second operand.
High	First operand is greater than the second operand.
Decimal Overflow	Not affected.
Test False	Not affected.
Binary Overflow	Not affected.


Instruction Timing: Time in microseconds = 1.52 (N + 2L).

Example:



Compare Logical Immediate

Mnemonic: CLI




Operation: The binary immediate operand contained in the Q byte is compared with the binary operand in storage located at the operand address. The result sets the condition register. Neither operand is changed as a result of this operation.

Resulting Condition Register Settings:

Equal	Operands are equal.
Low	Storage operand is smaller than the immediate operand.
High	Storage operand is greater than the immediate operand.
Decimal Overflow	Not affected.
Test False	Not affected.
Binary Overflow	Not affected.


Instruction Timing: Time in microseconds = 1.52 (N + 1).

Example:



Test Bits On Masked

Mnemonic: TBN



Operation: The bits of the storage operand located at the operand address are tested for bit = 1 as defined by the mask contained in the Q byte. A mask bit = 1 indicates that the corresponding storage operand bit is to be tested; a mask bit = 0 indicates that the corresponding storage operand bit is to be ignored. The result of the test controls setting of the condition register. The storage operand is not changed.

Jump On Condition

Mnemonic: JC

Op Code Q Byte Control Code

F2	Q	
----	---	--

Operation: The condition register is tested under control of the Q code. If the condition register satisfies the condition or conditions established by the Q code, the one byte control code is added to the value in the instruction address register (the address of the next sequential instruction), and the sum becomes the address of the next instruction.

When bit 0 of the Q byte = 1, the jump occurs on condition true; when bit 0 = 0, the jump occurs on condition false.

Bits 2 through 7 of the Q byte define the condition register bits to be tested. More than one condition register bit can be tested at the same time. The Q byte bits and the conditions tested are:

Bit	Condition Tested
2	Binary overflow.
3	Test false.
4	Decimal overflow.
5	High.
6	Low.
7	Equal.

Under condition true (bit 0 = 1) testing, the jump occurs if any of the conditions tested = 1. Under condition false (bit 0 = 0) testing, the jump occurs if all of the conditions tested = 0.

Resulting Condition Register Settings:

Equal	Not affected.
Low	Not affected.
High	Not affected.
Decimal Overflow	Turned off if tested, otherwise not affected.
Test False	Turned off if tested, otherwise not affected.
Binary Overflow	Not affected.

Program Notes:

1. The Q code 80, X7, or XF (where X = 0 through 7) causes the jump operation to perform as a no-op.
2. An unconditional jump occurs when the Q code is 00, X7, or XF (where X = 8 through F).

Instruction Timing: Time in microseconds = 4.56.

Example:

Instruction

F2	00110000	0F
0BBD	0BBE	0BBF

Condition Register Before Operation

00001001

Instruction Address Register After Operation

0B	CF
----	----

Condition Register After Operation

00001001

Halt Instructions

Halt Program Level

Mnemonic: HPL

Op Code Halt Identifier

F0	Tens Code	Units Code
----	-----------	------------


Operation: This instruction prevents the execution of the next sequential instruction and displays a halt identifier on a message display unit on the system control panel. The message display unit consists of fourteen indicators arranged as shown in Figure 2-4. These indicators are individually controlled by the bits in the halt-identifier bytes. The bits control the indicators as follows:

Bit	Indicator Lighted
0	Reserved
1	1
2	2
3	3
4	4
5	5
6	6
7	7

The hex digits required in a byte to produce the common characters used as halt identifiers are shown in Figure 2-5. The display unit is turned off (reset to blank) when the halt operation is terminated.

In systems without the dual programming feature the halt operation performs as a continuous branch to the beginning of the halt operation until the system start key is operated. Pressing the start key allows execution of the next sequential instruction and turns off the display unit.

In systems with the dual programming feature this operation results in an automatic program level advance. The re-entry point for the program containing the halt instruction is the address of the halt instruction. The halted program can be continued by pressing the halt reset key for that program level. This will also reset the display unit for that program level.




● Figure 2-4. Message Indicator Light Arrangement

Character	Hexadecimal
1	0 3
2	7 6
3	5 7
4	1 B
5	5 D
6	7 D
7	0 7
8	7 F
9	5 F
0	6 F
A	3 F
b	7 9
C	6 C
d	7 3
E	7 C
F	3 C
H	3 B
J	6 3
L	6 8
P	3 E
U	6 B

● Figure 2-5. Coding for Halt Identifier Characters

Example:




Program Notes:

1. The halt program level instruction performs as a no-op when it is used in an interrupt level program sequence.
2. Program level 1 or program level 2 can be stopped with a halt program level instruction to wait for an interrupt request. The interrupt routine can modify an appropriate program level instruction address register with a load register instruction to return to the halted program level at an instruction other than the halt instruction. The halted program level resumes operation and the display unit is turned off immediately after such a load register instruction is executed and the interrupt is reset.

Resulting Condition Register Settings: This instruction does not affect the condition register.

Instruction Timing: Time in microseconds = 4.56.

The system control panel (Figure 3-1) contains the switches and lights required to operate and control the system. System controls are divided into three sections: operator controls, customer engineering (CE) controls, and console display.



3

53298

● Figure 3-1. System Control Panel

OPERATOR CONTROLS

Emergency Power Off and Meter Panel (Figure 3-2)

Emergency Power Off

This switch controls all power to the system. The switch is operated by pulling out on the knob and locks in the out position. Power can be restored to the system only by intervention of maintenance personnel. The integrity of the data in storage is not guaranteed after operation of this switch.

Usage Meter

This meter records the time that the system is in operation. The meter records all the time that the processing unit is in operation from the time the start or load key is pressed




Figure 3-2. EPO and Meter Panel

until the job is completed. Time is not recorded when the processing unit is halted by either a manual or programmed halt, when a processor check stop occurs, when power is lost, or when the CE is servicing the system. When I/O operations are being performed during a programmed halt, time is recorded on the meter until all I/O operations are completed.

System Controls (Figure 3-3)

Message Display Unit

The two-position display unit lights from the halt identifier portion of a halt instruction. The halt identifier portion of a halt instruction is the unique codes contained in the second and third bytes of the instruction. When the dual programming feature is installed, the message display unit in this section of the system control panel is not used.




Figure 3-3. System Controls

Operation: The condition specified by the N portion of the Q byte is tested. If the condition exists, the next instruction is taken from the address specified in the address portion of the instruction. If the condition does not exist, the next sequential instruction is executed.

The Q byte contains the device address, the M bit, and the N code. Bits 0-3 of the Q byte contain the device address (always F for the MFCU). Bit 4 is the M bit. When this bit is 0, the primary feed is tested; when the bit is 1, the secondary feed is tested.

Bits 5, 6, and 7 of the Q byte constitute the N code. The N code specifies the conditions that are to be tested as follows:


N Code	Condition
000	Specified feed not ready/check condition exists.
001	Read/feed busy.
010	Punch data busy.
011	Either or both read/feed or punch data is busy.
100	Card printer busy.
101	Read/feed is busy, card printer is busy, or both read/feed and card printer are busy.
110	Punch data is busy, card printer is busy, or both punch data and card printer are busy.
111	Any or all of the following are busy: read/feed, punch data, or card printer.

Read/feed becomes busy as soon as a start I/O instruction for the MFCU is accepted by the MFCU. Punch data becomes busy when the MFCU accepts a start I/O instruction that specifies punching. Acceptance of an MFCU instruction that specifies printing causes a card printer busy indication. The card printer becoming not busy does not indicate that the print operation is complete, because this indication drops (to allow another print instruction to be issued) before the print operation is completed. The occurrence of a feed check while any one of the busy conditions is active turns off the busy condition immediately. Otherwise, the busy condition is turned off at the end of the I/O operation (except as noted for the card printer busy indication).

Program Note: The address not used for the next instruction (branch-to address for no-branch condition or next sequential instruction address for branch condition) is retained in the address recall register until the next decimal, insert-and-test characters or branch instruction is executed.

Instruction Timing: Time in microseconds = 1.52 (N).

Example:




Resulting Operation:

If the MFCU is performing any operation, the next instruction is taken from location 02C4, otherwise the next sequential instruction is executed.

Advance Program Level

Mnemonic: APL



Operation: If the dual programming feature is installed, the condition specified by the N portion of the Q byte is tested. If the condition exists, the address of the next instruction is taken from the instruction address register of the program level that is *not* active at the time the APL instruction is encountered. The program on this level now becomes the active program level, and the program level from which the advance occurred becomes the inactive program level. If the condition is not present, the next sequential instruction is taken and no program level advance occurs. If a program level advance occurs, the return point to the program level advanced from is the address of the start of the advance program level instruction, unless the advance program level is unconditional. The return point for an unconditional program level advance is the next sequential instruction.

If the dual programming feature is not installed, the program loops on the advance program level instruction until the specified condition is not present, then executes the next sequential instruction. An unconditional advance program level instruction results in execution of the next sequential instruction.

The Q byte contains the device address, the M bit, and the N code. Bits 0-3 of the Q byte contain the device address (always F for the MFCU). Bit 4 is the M bit. When bit 4 is 0, the primary feed is tested; when the bit is 1, the secondary feed is tested.

Bits 5, 6, and 7 of the Q byte constitute the N code. The N code specifies the conditions that are to be tested as follows:

N Code	Condition
000	Specified feed not ready/check condition exists.
001	Read/feed busy.
010	Punch data busy.
011	Either or both read/feed or punch data is busy.
100	Card printer busy.
101	Read/feed is busy, card printer is busy, or both read/feed and card printer are busy.
110	Punch data is busy, card printer is busy, or both punch data and card printer are busy.
111	Any or all of the following are busy: read/feed, punch data, or card printer.

Read/feed becomes busy as soon as a start I/O instruction for the MFCU is accepted by the MFCU. Punch data becomes busy when the MFCU accepts a start I/O instruction that specifies punching. Acceptance of an MFCU instruction that specifies printing causes a card printer busy indication. The card printer becoming not busy does not indicate that the print operation is complete, because this indication drops (to allow another print instruction to be issued) before the print operation is completed. The occurrence of a feed check while any one of the busy conditions is active turns off the busy condition immediately. Otherwise, the busy condition is turned off at the end of the I/O operation (except as noted for the card printer busy indication).

Instruction Timing: Time in microseconds = 4.56.

Example:

Instruction		
F1	F0	00
0400	0401	0402

Resulting Operation:

If the primary feed is not ready to feed cards or if an error condition exists in the MFCU, the program in the high address locations in storage will begin execution. If the primary feed is ready, the next instruction will be taken from location 0403 and following bytes.

Load I/O

Mnemonic: LIO

Op Code	Q Byte	Operand Address
Y1	F:M:N	

Operation: The contents of the two-byte field addressed by the operand address are moved to the local storage register designated by the Q byte. If the selected register is busy, an unconditional program advance occurs if the system has dual programming feature installed. If the dual programming feature is not installed and the selected register is busy, the program loops on the load I/O instruction until the register becomes not busy.

The Q byte contains the device address, M bit, and N code. Bits 0-3 are the device address (always F for the MFCU). The M bit designates whether the start I/O operation that follows the load operation is to be performed in normal mode or in diagnostic mode. If bit 4 is 0, the operation is performed in normal mode; if the bit is 1, the operation is performed in diagnostic mode.

The N code (bits 5, 6, and 7) specifies the register to be loaded. Only the following bit patterns are valid:

Bits	Register
5 6 7	
1 0 0	MFCU print data address register.
1 0 1	MFCU read data address register.
1 1 0	MFCU punch data address register.

Any other bit patterns are invalid and cause processor check from an invalid Q byte.


If diagnostic mode is specified (normally only for CE purposes) when loading the read data address register, read check data will be placed in storage starting with an address 128 locations higher than the read address when the next start I/O instruction specifying reading is executed. Loading the punch data address register in diagnostic mode results in punch check data entering storage on the next start I/O instruction that specifies punching, starting 128 bytes above the punch data location.

The IBM 5203 Printer (Figure 5-1) provides hard copy output from the system. This unit is also referred to as the line printer. The standard printer prints 100 lines per minute with a 96 character print-line width. Paper movement is controlled by the program. Special features are available to provide:

1. 120 print positions.
2. 132 print positions.
3. Dual feed carriage.
4. Universal character set.
5. 200 lines per minute printing speed.

The printer uses a type chain with 240 characters on the chain. The standard set of 48 graphics repeated five times on the chain permits the rated throughput of 100 lines per minute or 200 lines per minute. The character set can be expanded from 48 to as many as 120 characters by using the Universal Character Set special feature. However, when this feature is used, throughput will decrease depending on the text being printed.

Printer operation is controlled by the processing unit start I/O instruction. Programmed testing of the printer status to establish program branch decisions is performed by the test I/O and branch instruction and the sense I/O instruction.



53 300

Figure 5-1. Line Printer

Output data flow to the printer is from an I/O area in storage, designated as the line printer data area. The program must fully prepare the area before issuing a start I/O line print instruction.

A chain image is defined as the sequence of print characters as they appear on the chain. Before line printer operations are begun, a given chain image must be loaded in an I/O area in main storage, designated as the line printer image area, for reference by the line printer I/O attachment. Thus, line printer flexibility is achieved with the ability to alter the chain image at the printer via interchangeable chain cartridges and preloading of the altered chain image in storage.

The line printer image and data areas in main storage are specified by the programmer. Load I/O instructions are used to specify to the printer attachment the location of the image and data in storage.

Forms movement is also controlled by the start I/O instruction. Forms length must first be defined by a load I/O instruction. The maximum length of forms is 14 inches (112 spaces at 8 lines per inch or 84 spaces at 6 lines per inch spacing). Forms can be moved at a rate of either 6 lines per inch or 8 lines per inch. Spacing can be performed in increments of 0, 1, 2, or 3 lines. Skips can be any length up to the value established in the forms length register by the load I/O instruction. Instructing the printer to skip to a line that exceeds the value in the forms length register results in carriage runaway.

Detection of printing line location must be performed by the program. The sense I/O instruction enables the program to determine the location of the print line. This location must then be checked for forms overflow requirements, heading control requirements, and any other forms-location-controlled forms movements.

Print Area Restrictions

The line printer data area and the line printer image area in storage must occupy certain regions within 256 byte boundaries. That is, the high-order byte of the address can contain any value within the range of addresses of the particular system, but the low-order byte must contain particular addresses. The particular addresses required are arranged such that the line printer data area and the line printer image area can (but are not required to) occupy regions within the same 256 byte area of storage. The following requirements must be met:

1. The 48-character set image must be in the 48 bytes having low-order address bytes of 00 through 2F.

2. The 120-character set image must be in the 120 bytes with low-order address bytes of 00 through 77.
3. The line printer data for 96 print positions must occupy the 96 bytes with low-order address bytes of 7C through DB.
4. The line printer data for 120 print positions must occupy the 120 bytes with low-order address bytes of 7C through F3.
5. The line printer data for 132 print positions must occupy the 132 bytes with low-order address bytes of 7C through FF.

The line printer data area in storage beginning at location XX7C corresponds character for character to the print line beginning at print position 1.

For best print quality in dual feed carriage systems, the forms thickness should be the same in both carriages.

Dual Feed Carriage Print Considerations

When dual feed carriage is installed, carriage instructions are referenced to the left and right carriages. When the dual feed carriage feature is not installed, only the left carriage commands are effective.

When dual feed carriage is used, a minimum of 17 positions is lost between the last character on the left form and the first character on the right form (assuming carrier strips are used).

INSTRUCTIONS

Start I/O

Mnemonic: SIO

Op Code	Q Byte		Control Code
F3	E	M N	

Operation: This instruction can initiate either or both forms movement and printing. If printing is specified, the data contained in the printer data area of storage is printed as a single line, beginning at the address specified in the line printer data address register. Unprintable characters and coded blanks (hex 40) print as blanks. Unprintable characters set a testable indicator and remain in the data area. All

- The data printed in error from these sync checks is no longer available because printing a character results in a blank being stored in that position of the printer data area.
3. **Print Check.** This is caused by either an echo check caused by the hammer circuitry not responding properly to a print signal or by an any hammer on check caused by a hammer being on outside of print time. A maximum of one character may be incorrect. Re-executing the last printer start I/O instruction results in printing all the characters not printed after the character in error. The character in error is replaced by a blank during the printing process.
 4. **Thermal check.** This check occurs because something overheated in the hammer unit. Processing can continue as soon as the hammer unit has cooled. Successive thermal checks indicate that the CE should be called.
 5. **Forms jam.** This is caused by the forms crumpling or tearing in the forms tractor area. The remainder of the last destroyed form will print on the new form.
 6. **Carriage check.** This check occurs when loss of synchronism between the carriage and the attachment causes a carriage sync check or when skipping or spacing farther than the instruction called for causes a carriage space check.
 7. **Unprintable character.** This is caused by a character in the printer data area that is not available on the chain. This check does not light the printer check light and is reset by the next start I/O print instruction or a system reset.
 8. This check does not have a status bit. It is indicated by the I/O attention and forms lights.
 9. **Interlock conditions:** chain interlock (rear unit open) or forms chute interlock. This condition does not have a status bit. It is indicated by the I/O attention and interlock lights.

N Code	Byte 1	Byte 2
000	Left Carriage Line Location	Right Carriage Line Location
001	Incrementing factor of LPDAR	Chain Character Counter
010	Printer Timing -- Byte 2	Printer Timing -- Byte 1
011	Printer Check Status -- Byte 2	Printer Check Status -- Byte 1
100	LPIAR -- High Byte	LPIAR -- Low Byte
101	Not Used	Not Used
110	LPDAR -- High-Order Byte	LPDAR -- Low-Order Byte
111	Not Used	Not Used

● Figure 5-2. Line Printer Sense Data

Bit	Byte 1	Byte 2
0	Carriage Sync Check	Chain Synchronization Check
1	Carriage Space Check	Incrementer Sync Check
2	Forms Jam Check	Thermal Check
3	Incrementer Failure Check	Not Used
4	CE SNS Bit Latched	Not Used (always on)
5	Hammer Echo Check	48-Character Set Chain
6	Any Hammer On Check	Unprintable Character
7	No-op	CE SNS Bit

● Figure 5-3. Line Printer Check Status Bytes

The operation terminates under the following conditions:

1. When the data on the disk satisfies whichever of the following conditions is specified by the start I/O instruction:
 - a. Equal to the storage data field.
 - b. Equal to or lower than the storage data field.
 - c. Equal to or higher than the storage data field.
2. At the end of the sector in which the sector count in the N byte of the disk control field goes to FF.
3. When the end of the cylinder is reached.
4. At the end of any sector in which an error occurs after the first identifier specified by the disk control field has been found.

The control unit will be busy to any new operation except sense I/O while performing a scan operation.

A scan found condition is indicated to a test I/O and branch or advance program level instruction. The appropriate bit in the status bytes is also set by a scan found condition.

At the end of the operation the disk control field contains information about the progress of the operation. The identifier portion contains the sector identifier of the last sector scanned unless there is a missing address marker. If there is a missing address marker, the identifier portion indicates the sector with the missing address marker. If no sector has been scanned, the identifier portion indicates the first sector designated. The number of sectors scanned can be determined by subtracting the contents of the N byte from the original value of the N byte unless all sectors have been processed. If all sectors have been processed, the N byte will be hexadecimal FF.

The disk read/write address register will contain the original address at the end of the operation unless equipment check occurs. The contents of the register are unpredictable in the event of an equipment check.

DISK INSTRUCTIONS

Start I/O

Mnemonic: SIO

Op Code Q Byte Control Byte

F3	DA	M	N	Control Code
----	----	---	---	-----------------

Operation: This instruction is used to select a drive and disk and to specify the operation that is to be performed by that drive and disk.

The DA portion (four bits) of the Q byte specifies the drive that is to be used. Hexadecimal A specifies drive 1, and hexadecimal B specifies drive 2.

The M bit of the Q byte specifies the disk on the specified drive that is to be used. Bit = 0 specifies the removable disk; bit = 1 specifies the fixed disk.

The N code of the Q byte and bits 6 and 7 of the control code byte specify the operation to be performed. Bits 0 through 5 of the control byte are ignored and can be anything. The operations that can be specified are:

N Bits	Control Bits 6 and 7	Operation
000	--	Seek
001	00	Read Data
001	01	Read Identifier
001	10	Read Diagnostic
001	11	Verify
010	-0	Write Data
010	-1	Write Identifier
011	00	Scan Equal
011	01	Scan Low or Equal
011	1-	Scan High or Equal

Any N code other than those specified causes the processing unit to stop with a processor check and an invalid Q byte indication.

Issuing a start I/O instruction to a control unit that is busy, issuing a seek start I/O instruction to a drive that is seeking, or issuing a seek start I/O instruction to a drive that is not ready causes an automatic program level advance in systems with dual programming feature installed. If the feature is not installed, the program loops on the start I/O instruction until the condition is corrected.

A single start I/O specifying read, write, or scan will be provisionally accepted by the control unit for later execution if either drive is executing a seek. If error conditions are set at the end of the seek when a read, write, or scan has been provisionally accepted, the read, write, or scan is no-oped and the no-op bit in the status bytes is set.

(Text deleted)

A seek instruction on one drive can be overlapped with a seek on the other drive. A read, write, or scan on one drive can be overlapped with a seek on the other drive if the seek is issued first. Overlap will not occur if the seek is issued during a read, write, or scan.

The start I/O instruction uses the contents of the disk read/write address register as the initial address of all sector data fields. It uses the contents of the disk control address register as the address of the disk control field.

A start I/O addressed to an unsafe drive is no-oped and the no-op bit in the status bytes is set.


Any start I/O that is executed resets all previously generated device status except:

- Seek check.
- Equipment check (unsafe).
- Cylinder zero.
- No-op.

Seek check is also reset by start I/O if it is associated with the drive that is addressed. Equipment check is not reset by any instruction. No-op is reset by sense I/O.

Instruction Timing: Time in microseconds = 4.56.


Example:



512 bytes of data will be transferred to storage and placed in locations 0F00 through 10FF.

Load I/O

Mnemonic: LIO



Operation: This instruction loads the two bytes of data contained in the operand addressed by the operand address into a local storage register specified by the Q byte. The operand is addressed by its low-order byte.

The Q byte specifies the drive that is to operate in the first four bits (device address DA) and the local storage register to be loaded in the last three bits (N code). The M bit is not used.

The device address portion of the Q byte can take either of two values: A for drive 1 or B for drive 2.

The N code can specify only three values:

1. An N code of 011 is reserved for CE use.
2. An N code of 100 specifies the disk read/write address register.
3. An N code of 110 specifies the disk control address register.

Any N code other than the ones specified causes the processing unit to stop with a processor check and an invalid Q byte indication.

A load I/O instruction issued to a busy control unit causes an automatic program level advance if the system has dual programming feature installed. If the feature is not installed, the program loops on the load I/O instruction until the control unit is no longer busy.

Load I/O does not set any disk status conditions.

The load I/O instruction is executed if the addressed drive is executing a seek or recalibrate operation and a read, write, or scan has not been accepted or provisionally accepted. The load I/O instruction is not executed if the addressed drive is not ready.

Instruction Timing: Time in microseconds = 1.52 (N + 2).

Example:

Instruction

31	B4	2F	B1
----	----	----	----

Operand

0F	00
----	----

Disk Read/Write Address Register Before Operation

0B	20
----	----

Disk Read/Write Address Register After Operation

0F	00
----	----

Test I/O and Branch

Mnemonic: TIO

Op Code Q Byte Operand Address

Z1	DA:M:N		
----	--------	--	--

Operation: This instruction tests for the conditions specified in the Q byte. If the condition tested for is present, the next instruction is taken from the storage address specified by the operand address; and the address of the next sequential instruction is placed in the address recall register. If the condition is not present, the next sequential instruction is executed; and the address contained in the operand address is stored in the address recall register. The information stored in the address recall register remains there until the next decimal, insert-and-test-characters, branch or test I/O instruction is executed.

The Q byte specifies the drive to be tested and the condition to be tested for. The device address (DA) portion of the Q byte specifies the drive to be tested and can take on two values: hexadecimal A indicating drive 1 and hexadecimal B indicating drive 2.

The N code of the Q byte can specify testing for any of three conditions:

1. N code 000—not ready/check. This condition indicates that the drive is not in condition to operate or that a check condition has been detected. A check condition is indicated when either drive is addressed if the following device status is present:

- Data check.
- Track condition check.
- Missing address marker.
- End of cylinder.
- No record found.
- Equipment check not caused by unsafe.
- No-op.
- Overrun.
- Equipment check write gate.
- Parallel parity check.
- Serdes check.
- CC register check.

Check condition is also indicated if a seek check or unsafe exists for the addressed drive. A seek check or unsafe for the drive not addressed will not be indicated. The drive that has the check condition can be determined from the status byte.

2. N code 010—busy. The control unit either is executing a read, write, or scan operation or has provisionally accepted one of these operations for execution at the end of the seek operation in progress.
3. N code 100—scan found. Scan found is indicated when either drive is addressed. The sense byte indicates which drive contained the scan found condition. Scan found indication is reset by the next start I/O instruction.

Any N code other than those listed causes the processing unit to come to processor check stop with an invalid Q byte indication.

The M bit is not used.

Instruction Timing: Time in microseconds = 1.52 (N).

Example:

Instruction

C1	A4	02	00
0100	0101	0102	0103

Status Byte 1

10000000

Instruction Address Register Before Operation

01	04
----	----

Address Recall Register Before Operation

2F	C7
----	----

Instruction Address Register After Operation

02	00
----	----

Address Recall Register After Operation

01	04
----	----

Advance Program Level

Mnemonic: APL

Op Code Q Byte

F1	DA	M	N	Not Used
----	----	---	---	----------

Operation: This instruction tests for the conditions specified in the Q byte. If the condition tested for is present, a system with dual programming feature installed activates the inactive program level; a system without the dual programming feature installed loops on the advance program level instruction until the condition no longer exists. If the condition is not present, systems with and without the dual programming feature take the next sequential instruction in the active program level.

The Q byte specifies the drive to be tested and the condition to be tested for. The device address (DA) portion of the Q byte specifies the drive to be tested and can assume either of two values: hexadecimal A indicating drive 1 or hexadecimal B indicating drive 2.

The N code of the Q byte can test for any of the following three conditions.

1. N code 000—not ready/check. This condition indicates that the drive is not in condition to operate or that a check condition has been detected. A check is indicated when either drive is addressed if the following device status is present:

- Data check.
- Track condition check.
- Missing address marker.
- End of cylinder.
- No record found.
- Equipment check not caused by unsafe.
- No-op.
- Overrun.
- Equipment check write gate.
- Serdes check.
- CC register check.

Check condition is also indicated if seek check or unsafe exists for the addressed drive. Seek check or unsafe for the drive not addressed will not be indicated. The drive with the check condition can be determined from the status bytes.

2. N code 010—busy. One of the drives either is executing or has accepted provisionally for later execution a read, write, or scan operation.
3. N code 100—scan found. Scan found is indicated when either drive is addressed and a scan has been matched in one of the drives. The sense byte indicates which drive contained the scan found condition. Scan found indication is reset by the next start I/O instruction.

Any N code other than those listed causes a processor check stop with an invalid Q byte indication.

The M bit of the Q byte and the third byte of the instruction are not used.

Instruction Timing: Time in microseconds = 4.56.

The IBM 1255 Magnetic Character Reader provides the system with the capability of entering data inscribed with magnetic ink, E13B font characters on paper documents. A discussion of the capabilities, characteristics, and operations of the magnetic character reader can be found in *IBM 1255 Magnetic Character Reader Components Description*, Form A24-3542.

OPERATION

The 1255 attaches to the system SIOC and operates through the instructions issued to the SIOC. The exact form of these instructions is discussed in the SIOC chapter of this manual.

General Programming Requirements

In addition to the instructions which actually control functions of the reader, the following items must be handled in a specific manner in order for the 1255 to operate with the SIOC:

1. Before executing the instructions that cause the reader to operate, the function register of the SIOC must be loaded by a load I/O instruction. The two bytes loaded must contain a 1 in bit 5 of the high-order byte and a 1 in bit 6 of the low-order byte. All other bits in these bytes must be 0.
2. The length count register must be loaded by a load I/O instruction issued to the SIOC. The number to be loaded into the register is 256 minus the number of bytes to be read from the 1255. This operation must be performed before each read instruction.
3. The SIOC data address register must be loaded with an address before reading occurs for each read operation. This address designates where in storage the data read from the document is to be stored. The address must be the address of the *low-order* byte of the data field. This register is loaded with a load I/O instruction.
4. The device identification assigned to the 1255 is 0011. The fact that the 1255 is the device attached to the SIOC can be detected by the sense I/O instruction sensing the I/O transfer lines. Bits 0 through 3 of the high-order sense byte stored by this instruction contain the device identification. For the 1255 bits 0 and 1 will be 0 and bits 2 and 3 will be 1.

5. A start I/O instruction must be issued to enable interrupts for the SIOC. The 1255 requires that processing for the documents be performed within specified periods of time to provide correct processing. The 1255 causes an interrupt at the end of every document, and this interrupt must be enabled to allow processing to commence.

Feeding Documents

After the start key is pressed on the 1255 (when it is attached to the system), documents do not begin to feed immediately. The engage command is necessary to start documents feeding. A disengage command from the processing unit is required for stopping document feeding under program control. The engage command is issued by executing a start I/O instruction for the SIOC with an N code of 100, and a control code of 00000001. The disengage command is issued by a start I/O instruction with an N code of 100 and a control code of 00000010. Once engaged, the reader continues to feed documents as long as documents are available in the hopper to be fed, as long as no malfunction of either the reader or the program occurs, and until a disengage command is given or the reader stop key is pressed.

Retrieving Data From Documents

Data is obtained from documents passed through the 1255 by issuing start I/O commands specifying read. A read command must be issued for each document before that document reaches the read head. Failure to issue the necessary read command results in the document's being rejected and a signal being sent to the processing unit.

For data to be transferred from the 1255, the validity-check-and-readout switches for the desired fields must be pressed.

The 1255 generates an end of transmission (EOT) signal at the end of each document. The EOT signals the SIOC to request an interrupt.

The first character transferred from the 1255 enters storage at the address designated by the SIOC data address register. Subsequent characters enter successively lower storage locations.

Directing the Disposition of Documents

Documents are directed to the stackers in the 1255 by stacker select commands. These commands are generated by start I/O instructions that load the I/O select register. The stacker select command must be issued within 24 milliseconds of the time a document leaves the read head (signaled by an interrupt request) if the document is to be stacked in the first (lowest) stacker or within 50 milliseconds of the document's leaving the read head if it is to be stacked in any other stacker. If the stacker select command is not issued within these limits, the document is rejected, and the 1255 stops after all documents in the transport are directed to the reject stacker. The fact that the reader is stopped is conveyed to the processing unit.


Obtaining Information about the Condition of the Reader

Indications of the condition of the reader are obtained by issuing a sense I/O command. The sense command is required to determine if the read command was issued in time, if the fields read from the document are valid, where documents are located in the transport, and if the reader is operating.

INSTRUCTIONS

Start I/O

Mnemonic: SIO



Operation: The reader performs the operation specified by the N code and the control code.

The Q byte comprises a device address (always 0011 for the reader) in the first four bits, an M bit of 0, and an N code. The N code in conjunction with the control code, specifies the operation to be performed. The operations performed are:

N Code	Control Code	Operation
000 or 001	00000001	Reset interrupt request (performed by the SIOC).
000 or 001	00000010	Enable interrupt (performed by the SIOC).
000 or 001	00000100	Disable interrupt (performed by the SIOC).
000 or 001	00001000	Reset SIOC adapter, removing SIOC from busy state (performed by the SIOC).
000 or 001	00010000	Set interrupt request.
001	00000000	Read I/O device.
010	00000000	Invalid for 1255.
011	-----	Control I/O.
100	-----	Control I/O.

The control I/O operations set the I/O select register to produce the desired operation. The following operations can be performed by each N code.

N Code 011

Control Code Bit	Operation
0	Not used.
1	Select stacker 6.
2	Not used.
3	Select stacker 4.
4	Select stacker 3.
5	Select stacker 2.
6	Select stacker 1.
7	Select stacker 0.

N Code 100


Control Code Bit	Operation
0	Not used.
1	Select reject stacker
2	Not used.
3	Not used.
4	Not used.
5	Select stacker 8.
6	Disengage feed.
7	Engage feed.

Not all the stackers indicated in these charts will be available on any 1255. The 1255 will be ordered with either stacker designations 0 through 4 or with the even numbered stacker designations 0, 2, 4, 6, and 8.

Instruction Timing: Time in microseconds = 4.56.

Load I/O

Mnemonic: LIO



Operation: The two bytes contained in the two-byte field addressed by the operand address are placed in the register designated by the Q byte. The operand is addressed by the low-order byte.

The Q byte comprises a device address (always 0011) in the high-order four bits, an M bit of 0, and an N code. The N code specifies the register into which the contents of the operand field are to be loaded.

N Code	Destination
000	Invalid.
001	I/O function register.
010	SIOC length count register.
011	Invalid.
100	SIOC data address register.
101	Data transfer register.
110	Invalid.
111	Invalid.

Specification of an invalid N code results in a processor check stop with an invalid Q byte indication.


The I/O function register must be loaded with the following:

High-Order Byte	Low-Order Byte
00000100	00000010

Instruction Timing: Time in microseconds = 1.52 (N + 2).

Sense I/O

Mnemonic: SNS



Operation: The two bytes specified by the Q byte are placed in the two-byte field addressed by the operand address. The operand is addressed by the low-order byte.

The Q byte comprises a device address (always 0011) in the high-order four bits, an M bit of 0, and an N code. The N code specifies the sense bytes or registers that are to be sensed.

N Code	Senses
000	Invalid.
001	I/O function register.
010	Length count register and status byte.
011	I/O transfer lines.
100	Data address register.
101	Data transfer register and diagnostic byte.
110	Invalid.
111	Invalid.

Specification of an invalid N code causes a processor check stop with an invalid Q byte indication.

The status byte and diagnostic byte are stored as the high-order bytes of their respective sense operations. They are bit-significant as follows:

Status Byte	Bit	Meaning
	0	Spare.
	1	End request.
	2	Interrupt pending.
	3	I/O attention.
	4	Data transfer register parity check.
	5	No-op.
	6	Length count register overflow.
	7	I/O ready.

The I/O transfer lines are bit significant as follows:

High-Order Byte

Bit	Meaning
0	0.
1	0.
2	1.
3	1.
4	Not used.
5	Not used.
6	Not used.
7	Sorter is stopped.

Low-Order Byte

Bit	Meaning
0	Auto reject.
1	Serial number field valid.
2	Transit routing field valid.
3	Account number field valid.
4	Process control field valid.
5	Amount field valid.
6	Document under read head.
7	Document to be read.

Sorter is stopped is conditioned by the main motor being stopped. A main motor stop is caused by a jam, a late stacker select, an empty feed hopper, or the reader stop key being pressed. This line is deconditioned (bit turned off) by clearing the stop condition and restarting the reader.

All field valid indicators are conditioned when their respective fields including bracketing symbols are read without error, and deconditioned when the leading edge of the next document is sensed at the read head.

The auto reject indication turns on for any document that is rejected automatically by the reader. This occurs if a read command is not issued for a document before the document reaches the read head, a short document, an overly long document, or when a document spacing error occurs. The indicator turns on when the error condition is detected and stays on until the following document arrives at the read head, except that for a document spacing error the indicator stays on through the second document because both documents are rejected. A stacker select command other than reject must not be issued for an auto-reject document to prevent missorting.

The document under read head bit comes on when a document passes under the read head and turns off when the document leaves the read head. It can be used to determine if a document cleared the read head if the read command

has been terminated before the end of the document. A stacker select command must not be given for the document until the document leaves the read head.

The document to be read bit turns on when there is a document in motion between the separator and the read head. The bit turns off when the document passes under the read head unless there is another document between the separator and the read head. The bit also turns off from a jam condition between the separator and the read head.

When a hopper runout occurs, the line remains conditioned for about 850 milliseconds after the last document is fed (until the sorter-is-stopped line becomes active).

Instruction Timing: Time in microseconds = $1.52 (N + 2)$.

Test I/O and Advance Program Level

These instructions operate on the SIOC even though they must be used when operating the 1255. See the SIOC chapter for a discussion of these instructions. The test I/O busy indication means that the 1255 is performing an operation.

FEATURES

Account Number Checking

For a description of the manner in which account number checking is performed, see the 1255 Components Description manual. If an account number is found incorrect when this feature is installed, the account number field valid indicator bit is turned off. No special programming is involved with the account number checking feature.

51-Column Sort Feature

This feature allows the 1255 to handle documents shorter than the standard documents. These documents lack a transit-routing field. This fact could be used by a program to distinguish 51-column documents from others.

Dash Symbol Transmission

This feature allows the 1255 to transmit the dash symbol from the transit-routing field. Because different nations of the world use the dash symbol in different positions of their transit-routing fields, this fact can be used by programming to distinguish between checks from different countries.

Document Counter

This feature has no effect on programming the 1255 for System/3.

INSTRUCTION TIMING

<i>Instruction</i>	<i>Mnemonic</i>	<i>Time (in ms)</i>
Zero and Add Zoned	ZAZ	1.52 (N+L1+L2) + 1.52 (R)
Add Zoned Decimal	AZ	1.52 (N+L1+L2) + 1.52 (R)
Subtract Zoned Decimal	SZ	1.52 (N+L1+L2) + 1.52 (R)
Add Logical Characters	ALC	1.52 (N+2L)
Subtract Logical Characters	SLC	1.52 (N+2L)
Add to Register	A	1.52 (N+2)
Move Hex Character	MVX	1.52 (N+2)
Move Characters	MVC	1.52 (N+2L)
Edit	ED	1.52 (N+L1+L2)
Insert and Test Characters	ITC	1.52 (N+1+L1)
Move Logical Immediate	MVI	1.52 (N+1)
Set Bits On Masked	SBN	1.52 (N+1)
Set Bits Off Masked	SBF	1.52 (N+1)
Store Register	ST	1.52 (N+2)
Load Register	L	1.52 (N+2)
Load Address	LA	1.52 (N)
Compare Logical Characters	CLC	1.52 (N+2L)
Compare Logical Immediate	CLI	1.52 (N+1)
Test Bits On Masked	TBN	1.52 (N+1)
Test Bits Off Masked	TBF	1.52 (N+1)
Branch on Condition	BC	1.52 (N)
Jump on Condition	JC	4.56
Halt Program Level	HPL	4.56
Start I/O	SIO	4.56
Sense I/O	SNS	1.52 (N+2)
Load I/O	LIO	1.52 (N+2)
Test I/O and Branch	TIO	1.52 (N)
Advance Program Level	APL	4.56

Note:

In the timing formulas,

N= Instruction length in bytes.

L1=Length of destination field (two address instruction) in bytes. Destination field is that field addressed by operand 1.

L2=Length of source field (two address instruction) in bytes. Source field is that field addressed by operand 2.

L= Length of the operands when the length of operand 1 must equal the length of operand 2.

R= Length of operand 1 when recomplementing is necessary.

DISK TIMING

Seek time for 1 track is 39 ms. Seek time for 2 or more tracks: $47 + 3.42 (N-2)$ = time in milliseconds, where N = the number of tracks to be crossed. (The factor 3.42 represents the average maximum track crossing time after two tracks have been crossed.)



READER'S COMMENT FORM

IBM System/3
Card and Disk System
Components
Reference Manual

Order GA21-9103-1

- Your comments, accompanied by answers to the following questions, help us produce better publications for your use. If your answer to a question is "No" or requires qualification, please explain in the space provided below. Comments and suggestions become the property of IBM.

- | | Yes | No |
|--|---|--------------------------|
| ● Does this publication meet your needs? | <input type="checkbox"/> | <input type="checkbox"/> |
| ● Did you find the material: | | |
| Easy to read and understand? | <input type="checkbox"/> | <input type="checkbox"/> |
| Organized for convenient use? | <input type="checkbox"/> | <input type="checkbox"/> |
| Complete? | <input type="checkbox"/> | <input type="checkbox"/> |
| Well illustrated? | <input type="checkbox"/> | <input type="checkbox"/> |
| Written for your technical level? | <input type="checkbox"/> | <input type="checkbox"/> |
| ● What is your occupation? _____ | | |
| ● How do you use this publication? | | |
| As an introduction to the subject? <input type="checkbox"/> | As an instructor in a class? <input type="checkbox"/> | |
| For advanced knowledge of the subject? <input type="checkbox"/> | As a student in a class? <input type="checkbox"/> | |
| For information about operating procedures? <input type="checkbox"/> | As a reference manual? <input type="checkbox"/> | |

Other _____

- Please give specific page and line references with your comments when appropriate.
If you wish a reply, be sure to include your name and address.

COMMENTS:

- Thank you for your cooperation. No postage necessary if mailed in the U.S.A.

GA21-9103-1

YOUR COMMENTS, PLEASE . . .

Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

Note: Please direct any requests for copies of publications, or for assistance in using your IBM system, to your IBM representative or to the IBM branch office serving your locality.


Cut Along Line

Fold

Fold

FIRST CLASS
PERMIT NO. 387
ROCHESTER, MINN.

BUSINESS REPLY MAIL
NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES



POSTAGE WILL BE PAID BY . . .

IBM Corporation
General Systems Division
Development Laboratory
Rochester, Minnesota 55901

Attention: Product Publications, Dept. 245

Fold

Fold

IBM System/3 Printed in USA GA21-9103-1



International Business Machines Corporation
Data Processing Division
112 East Post Road, White Plains, N.Y. 10601
[USA Only]

IBM World Trade Corporation
821 United Nations Plaza, New York, New York 10017
[International]



International Business Machines Corporation
Data Processing Division
112 East Post Road, White Plains, New York 10601
(USA only)

IBM World Trade Corporation
821 United Nations Plaza, New York, New York 10017
(International)