


IBM® **Field Engineering** **Maintenance Diagrams**

Restricted Distribution

This manual is intended for internal use only and may not be used by other than IBM personnel without IBM's written permission.

 **2091** **Processing Unit -- Volume 4**
I, FXP, FLP Operations

PREFACE

This is one of five volumes of the IBM 2091 Processing Unit, Field Engineering Maintenance Diagrams Manual (FEMDM). The organization of the FEMDM, the general content of each volume, and the form numbers of the five volumes are:

Title	Contents
Volume 1 - Diagnostic Techniques, ECAD's (Form Y22-6671)	DIAGNOSTIC TECHNIQUES Diagrams 1-1 to 1-XX
	ERROR CONDITIONS Diagrams 2-1 to 2-XX
Volume 2 - Data Flow; I, FXP, FLP, Functional Units (Form Y22-6672)	DATA FLOW Diagram 3-1 System Data Flow 3-2 I Unit Data Flow 3-3 Fixed Point Data Flow 3-4 Floating Point Data Flow 3-5 MSCE Data Flow 3-6 PSCE Data Flow 3-7 MC Data Flow
	FUNCTIONAL UNITS Diagrams 4-1 to 4-XX I Unit 4-100 to 4-1XX Fixed Point Unit 4-200 to 4-2XX Floating Point Unit
Volume 3 - MSCE, PSCE, MC, Functional Units (Form Y22-6673)	FUNCTIONAL UNITS (Cont'd) 4-300 to 4-3XX MSCE 4-400 to 4-4XX PSCE 4-500 to 4-5XX MC
Volume 4 - I, FXP, FLP Operations (Form Y22-6674)	OPERATIONS 5-1 to 5-XX I Unit 5-100 to 5-1XX Fixed Point 5-200 to 5-2XX Floating Point
Volume 5 - MSCE, PSCE, MC Operations; Power (Form Y22-6675)	OPERATIONS (Cont'd) 5-300 to 5-3XX MSCE Operations 5-400 to 5-4XX PSCE Operations 5-500 to 5-5XX MC Operations
	POWER SUPPLIES 6-1 to 6-XX

Diagrams contained in this manual are referenced from the seven 2091 Field Engineering Theory of Operation Manuals (FETOM's). References to FEMDM diagrams take the form "Diagram 5-103"; references to figures in a FETOM take the form "Figure 3-22." The seven 2091 FETOM's are:

IBM 2091 Processing Unit, FE Theory of Operation Manuals:

System Introduction, Instruction Processor,
Form Y22-6622

Power Supplies and Control,
Form Y22-6623

Console and Maintenance Features,
Form Y22-6624

Fixed Point Execution Element,
Form Y22-6625

Main Storage Control Element,
Form Y22-6626

Peripheral Storage Control Element,
Form Y22-6627

Floating Point Execution Element,
Form Y22-6628

Other FE Manuals containing information pertinent to the 2091 are:

2091 Processing Unit, FE Maintenance Manual, Form Y22-6659

2091 Processing Unit, 2395 Processor Storage, FE Installation Manual,
Form Y22-6634

Advanced Solid Logic Technology Packaging, Tools, Wiring Change
and Repair Procedures, FE Theory-Maintenance Manual, Form Y22-6620

Solid Logic Technology, Packaging, Tools, Wiring Change Procedure,
FE Theory of Operation Manual, Form Y22-2800

Solid Logic Technology, Component Circuits, FE Theory of Operation
Manual, Form Z22-2798*

Solid Logic Technology, Power Supplies, FE Theory of Operation Manual,
Form Y22-2799

* Available to authorized IBM employees only.

First Edition (September 1967)

Specifications contained herein are subject to change from time to time. Any such change will be reported in subsequent revisions or FE Supplements.

This manual has been prepared by the IBM System Development Division, Product Publications, Dept. B95, PO Box 390, Poughkeepsie, N.Y. 12602. A form is provided at the back of this publication for reader's comments. If the form has been removed, comments may be sent to the above address.

ABBREVIATIONS


A	AND	CPU	Central Processing Unit
AC	Address Check	C QUICK T	Conditional Quick Trigger
Acc	Access; Accumulator	CR	Control Register
Acpt	Accept	Crip	Cripple
Acptng	Accepting	CSA	Carry Save Adder
Addr	Address	CSW	Channel Status Word
Adr	Address	Ctl	Control
Adv	Advance	Ctr	Counter
AE	Address Exception	Ctrl	Control
ALD	Automated Logic Diagram	CV	Converter
Altr	Alteration	CVB	(Mnemonic) Convert to Binary (RX)
Amt	Amount	CVD	(Mnemonic) Convert to Decimal (RF)
AOC	Array Out Counter	CXR	Console Auxiliary Register
AR	Amplifier		
Arg	Argument	D	Displacement
Arg Wd	Argument Doubleword	Dbl	Double
AS	Accept Stack	DC	Data Check; Display Check
ASLT	Advanced Solid Logic Technology	Dcd	Decode
ATI	Auxiliary Tape Input	Dcdr	Decoder
Avail	Available	Des	Designation
		Det	Detection; Detector
B	Bit	DG	Display Gate
BAB	Byte Address Buffer	Diag	Diagnose
BAC	Buffer Address Counter	DIG	Data Ingate
BAL	(Mnemonic) Branch and Link (RX)	Disp	Displacement
BALR	(Mnemonic) Branch and Link (RR)	Dist	Distributor
BAR	Byte Address Register	Div	Divide
BB	Bank Bit	Dly	Delay, Delayed
BC	(Mnemonic) Branch on Condition; Bus Control	Dlyd	Delayed
BCR	(Mnemonic) Branch on Condition (RR)	DM	Diagnostic Monitor
BCQT	Branch on Condition Quick Trigger	DOG	Data Outgate
BCT	(Mnemonic) Branch on Count (RX)	DPC	Display Parity Check
BCTR	(Mnemonic) Branch on Count (RR)	Dsbl	Disable
BCU	Bus Control Unit	Dt	Data
BCUNCONT	Unconditional Branch Trigger	DW	Doubleword
Bd	Board	DWC	Doubleword Counter
Bdy	Boundary	DWCR	Doubleword Count Register
Bfr	Buffer		
BIA	Branch In Array	EBA	Ending Byte Address
BIA T	Back in Array Trigger	EBAR	Ending Byte Address Register
BOM	Basic Operating Memory	EBCDIC	Extended Binary Coded Decimal Interchange Code
Br	Branch	EC	Engineering Change
BRT	Branch Trigger	ECAD	Error Check Analysis Diagram
BSM	Basic Storage Module	ED	(Mnemonic) Edit (SS)
Bsy	Busy	EDMK	(Mnemonic) Edit and Mark (SS)
BXH	(Mnemonic) Branch on Index High (RS)	EMS	Extended Main Storage (Same as LCS)
BXLE	(Mnemonic) Branch on Index Low or Equal (RS)	Eq	Equals
BXQT	Branch on Index Quick Trigger	Err	Error
BZ	Busy	EX	(Mnemonic) Execute (RX)
BZTP	Busy-to-Priority	Excpn	Exception
BZTPSCE	Busy-to-PSCE	Exce	Execute
BZTR	Busy-to-Request	Exp	Exponent
CAB	Channel Address Bus	FAU	Floating Point Add Unit
CAR	Console Address Register;	FE	Field Engineering
CAR	Channel Address Register	FEMDM	Field Engineering Maintenance Diagram Manual
CAW	Channel Address Word	FETOM	Field Engineering Theory of Operation Manual
C BACKL8 T	Condition Back Less than Eight Trigger	FIFO	First-In, First-Out
C BIA T	Conditional Back in Array Trigger	Fir	First
CBR	Console Buffer Register	FIWADFO	First-In-With-Available-Data, First-Out
CC	Command Counter; Condition Code	FIWAMFO	First-In-With-Available-Memory, First-Out
CCC	Common Channel Control	FLA	Floating Point Area
CCW	Channel Command Word	FLB	Floating Point Buffer
CD	Chain Data	FLBB	Floating Point Buffer Bus
CDB	Common Data Bus	Fld	Field
CDBI	Console Data Bus In	FLEU	Floating Point Execution Unit
CDBO	Console Data Bus Out	FLIU	Floating Point Instruction Unit
Ch	Channel	FLOS	Floating Point Op Stack
Chan	Channel	FLP	Floating Point
Ch Fr	Channel Frame	FLR	Floating Point Register
Chk	Check	FLRB	Floating Point Register Bus
Ck	Check	FLU	Floating Point Unit
Chn	Chain	FMDU	Floating Point Multiply/Divide Unit
CIn	Carry In	FP	Fetch Protect
CLC	(Mnemonic) Compare Logical (SS)	FPA	Floating Point Area
Clk	Clock	Frm	Frame
CM	Conditional Mode; Console Mode; Cripple Mode	Frac	Fraction
Cncl	Cancel	FS	False Start
Cndl	Conditional	FSB	Fixed Store Bus
Cnt	Count	Fth	Fetch
CO	Conditional Op	Fwd	Forward; Forwarding
Comp	Compare; Comparator	FXA	Fixed Point/VFL Area
Cond	Condition	FXB	Fixed Point Buffer
COUt	Carry Out	FXEU	Fixed Point Execution Unit
CPA	Carry Propagate Adder	FXIU	Fixed Point Instruction Unit
CPC	Cyclic Program Counter	FXOS	Fixed Point Op Stack
CPE	Central Processing Element	FXP	Fixed Point
Cpr	Computer		

Gen	General; Generate	N	Inverter
GP Acpt	General Purpose Register Accept	NC	Mnemonic AND (SS)
GPR	General Purpose Register	Neg	Negative
Gr	Group	NIAT	New Instruction Address Trigger
Gt	Gate	No.	Number
Gtd	Gated	N Op	No Operation
GWFCDB	Go When Full Common Data Bus	Norm	Normalize
GWFLBB	Go When Full Floating Buffer Bus	NOXCM	(Mnemonic) NC (AND)
			OC (OR)
HIO	(Mnemonic) Halt I/O (SI)		XC (Exclusive OR)
HPMS	High Performance Main Storage		CLC (Compare Logical)
HOD	High Order Digit		MVC (Move)
HS	Half Sum		MVZ (Move Zone)
HSB	High Speed Bus		MVN (Move Numeric)
HW	Halfword	Ns	Nanosecond
		NSI	Next Sequential Instruction
I	Instruction	NUBAT	New Upper Bound Address Trigger
I-Box	Instruction Processor		
IC	(Mnemonic) Insert Character (RX); Instruction Count	OC	(Mnemonic) OR (SS)
IDR	Immediate Data Register	Oflo	Overflow
IF	Instruction Fetch	Og	Outgate
IFT	Instruction Fetch Trigger	Olap	Overlap
Ig	Ingate	Op	Operation
ILC	Instruction Length Code	Opnd	Operand
IMRT	Instruction from Memory Request Trigger	OR	Outring (Line Name Only)
Incr	Increment	Out Pri	Output Priority
Ind	Indication; Indicator	Ord	Order
Inh	Inhibit	Osc	Oscillator
Init	Initialize	Ovrd	Override
In Pri	Input Priority	Ovrlp	Overlap
Insn	Instruction		
Int	Internal	P	Parity; Position; Priority
Intr	Interrupt	PA	Propagate Adder
Inv	Invalid	PACK	(Mnemonic) Pack (SS)
I/O	Input/Output	Par	Parity
IOC	I/O Channel	PAR	Position Address Register
IPL	Initial Program Load	PAW	Position Address Word
IR	Instruction Register	PC	Parity Check
IRCTR	Instruction Register Counter	PDU	Power Distribution Unit
ISK	(Mnemonic) Insert Storage Key (RR)	PG	Parity Generate
ISR	Instruction Sink Register	PH	Polarity Hold
IWC	Indicator Word Counter	PK	Protection Key
		PM	Program Mask; Protect Memory (Same as PS)
K	Thousand	Pos	Position; Positive
		PPE	Peripheral Processor Element
L	Operand Length	PPIn	Pipeline
LA	(Mnemonic) Load Address (RX)	Prec	Precision
Last	Last Trigger	Pred	Predict
LB	Lower Bound; Loop Block	Pri	Primary; Priority
LBCTR	Lower Bound Counter	Prob	Problem
L Cnt	Length Count	Prog	Program
LCS	Large Capacity Storage (Same as EMS)	Prop	Propagate
Ld	Load	Prot	Protect; Protection
LM	(Mnemonic) Load Multiple (RS)	PS	Protect Storage (Same as PM); Power Supply
LO	Low Order	PSCE	Peripheral Storage Control Element
LOD	Low Order Digit	PSW	Program Status Word
LPSW	(Mnemonic) Load PSW (SI)	Ptrn	Pattern
LSN	Load Multiple (LM), Store Multiple (STM), and NOXCM Instructions	Pty	Parity
Lth	Latch	PUMO	(Mnemonic) PACK (Pack) UNPK (Unpack) MVO (Move with Offset)
MA	Multi-Access	PV	Protection Violation
MAC	Multi-Access Code	Pwd	Powered
MALS	Multi-Access Link Suppressed		
Man	Manual	Q	Queue
MAR	Memory Address Register (Same as SAR)	Qx	Queue (any number)
MAT	Multi-Access Trigger		
MC	Maintenance Console; Megacycle; Marginal Checking	R	Ready
Mcand	Multiplicand	Rd	Read
MCW	Maintenance Control Word	RDD	(Mnemonic) Read Direct (SI)
M/D	Multiply/Divide	Rdy	Ready
MDR	Memory Data Register (Same as SDR)	Rec	Record
Mem	Memory	Reg	Register
MG	Motor Generator; Multiple Gate	Rel	Release
MOP	Multiple Operation	Req	Request
Mplr	Multiplier	Res	Reset; Residue
Mple	Multiple	Resd	Reserved
Mod	Modifier	Resp	Response
Mply	Multiply	Rgen	Regenerate; Regeneration
MS	Main Storage (Same as MWS)	RI	Read In
MSB	Medium Speed Bus	R/L	Remote/Local
MSC	Monolithic Storage Cell	RO	Read Out
MSCE	Main Storage Control Element	RR	(Instruction Format) Both Operands from GPR's
MSM	Main Storage Module	RS	Request Stack; (Instruction Format) One Operand from a GPR, the Other from Storage
MTBF	Mean Time Between Failures	Rslt	Result
Mul Dec	Multiplier Decoder	Rsrvtn	Reservation
MVC	(Mnemonic) Move (SS)	Rt	Right
MVN	(Mnemonic) Move Numerics (SS)	Rtn	Return
MVO	(Mnemonic) Move with Offset (SS)	RUA	Register Unavailable for Address Generation
MVZ	(Mnemonic) Move Zones (SS)	RUM	Register Unavailable for Modification
MWS	Main Working Storage (Same as MS)		

RX	(Instruction Format) One Operand from a GPR, the Other from an Indexed Storage Location	SVIR	Save Instruction Register
SO	State Zero	SVR1	Save R1 Register
SA	Sink Address	Sw	Switch; Switch Enabled
SAA	Storage Address Alteration	SW	Single Word
SAB	Storage Address Bus	Syl	Syllable
SAP	Storage Address Protection	Sync	Synchronize
SAR	Storage Address Register (Same as MAR); Store Address Register	Sys	System
SB	Sink Address Bus	T	Time
SBI	Storage Bus In	TAT	Time Address Trigger
SBO	Storage Bus Out	Tbl Wd	Table Word
SC	Single-Cycle; Storage Channel; Sequence Complete	TCH	(Mnemonic) Test Channel (SI)
Sc	Source	T/CT	True/Complement Trigger
SDB	Storage Data Buffer	TD	Time Delay
SDE	Storage Distribution Element	Temp	Temporary
SDR	Storage Data Register (Same as MAR)	TERMT	Terminate Trigger
SeI	Select	TFMT	Temporary Fetch Made Trigger
SERR	CPE Status Recording Program	Tgr	Trigger
SEVA	Systems Evaluation Program	TI	Terminate Immediate
S/F	Store/Fetch	TIO	(Mnemonic) Test I/O (SI)
Sh	Shift	TM	(Mnemonic) Test under Mask (SI)
Shftr	Shifter	Tof	Turn Off
SI	(Instruction Format) One Operand from Storage, the Other Is Immediate	Ton	Turn on
SIAT	Store Into Array Trigger	Tot	Total
SIIS	Store into Instruction Stream	TR	(Mnemonic) Translate (SS)
SIO	(Mnemonic) Start I/O (SI)	Trans	Transpose
SIT	Store Interlock Trigger	Trnsp	Transpose
SK	Storage Key	TRT	(Mnemonic) Translate and Test (SS)
Sk	Sink	TS	(Mnemonic) Test and Set (SI); Timing Stack
S/L	Short/Long Precision	T&S	Test and Set
SLA	(Mnemonic) Shift Left Single (RS)	U1	Unit 1
SLCB	Save Loop Close B Register	U2	Unit 2
SLC	Save Loop Close	UB	Upper Bound
SLCIR	Save Loop Close Instruction Register	UABI	Unit Address Bus In
SLDA	(Mnemonic) Shift Left Double (RS)	UABO	Unit Address Bus Out
SLCX	Save Loop Close - X Register	UBCTR	Upper Bound Counter
SLI	Suppress-Length-Indication	UCC	Unit Communications Control
SLT	Save Loop Target; Solid Logic Technology	Ucndl	Unconditional
SM	Storage Module	Uncond	Uncondition
SMAL	Suppress Multi-Access Link	UNPK	(Mnemonic) Unpack (SS)
Sng	Single	Val	Valid
SO	Storage Operand	Var	Variable
SP	Storage Protect; Single Pulse	VFL	Variable Field Length
SPAD	Select Parity and Display Counter	VFLEU	Variable Field Length Execution Unit
SPAR	Storage Protect Address Register	Viol	Violate; Violation
SPC	Storage Protect Check	WAM	With Available Memory
SPF	Storage Protect Feature	WC	Word Counter
SPM	(Mnemonic) Set Program Mask (RR); Storage Protect Memory	Wd	Word
SP91	Protect Storage for System/360 Model 91	Wd Bdy	Word Boundary
Sr	Source	WR	Working Register
SRA	(Mnemonic) Shift Right Single (RS)	WRD	(Mnemonic) Write Direct (SI)
SRDA	(Mnemonic) Shift Right Double (RS)	XC	(Mnemonic) Exclusive OR (SS)
SS	Snapshot Register; Storage-to-Storage; Stepping Switch	Xec	Execute
S/S	Source/Sink	XOR	Exclusive OR
SSC	Selector Subchannel	ZAP	(Mnemonic) Zero and Add (SS)
SSK	(Mnemonic) Set Storage Key (RR)	ZET	Zero Test Unit
SSM	(Mnemonic) Set System Mask (SI)	1A2	SAR 1 Loaded after SAR 2
ST	(Mnemonic) Store (RX)	1B2	RS 1 Loaded before RS 2
Stat	Station	1B3	RS 1 Loaded before RS 3
STC	(Mnemonic) Store Character (RX)	1B4	RS 1 Loaded before RS 4
Stg	Stage; Storage	1C2	SAR 1 Address Compares with SAR 2 Address
Stk	Stack	2A3	SAR 2 Loaded after SAR 3
Sto	Store; Storage	2B3	RS 2 Loaded before RS 3
STOOP	Storage Operation	2B4	RS 2 Loaded before RS 4
Stor	Store; Storage	2C3	SAR 2 Address Compares with SAR 3 Address
Stp	Stop	3A1	SAR 3 Loaded after SAR 1
STR	Source Tag Register	3B4	RS 3 Loaded before RS 4
Sup	Suppress	3C1	SAR 3 Address Compares with SAR 1 Address
SVC	(Mnemonic) Supervisor Call (RR)		


LEGEND

1. Data Flow Diagrams



Register, Counter

Heavy line indicates input side of a functional unit that can store information. A partial transfer of contents is shown by numbered input/output lines. An input or output line connected directly to the register denotes a complete transfer of contents. An X placed in an input or an output line means that a gating condition is required to activate the transfer path. A number in a transfer path denotes the number of lines. A bar in the upper right corner means that the status of register positions is shown in indicator lights. An ALD page reference is given under the indicator bar. The bottom line within a register gives either the register position numbers or a single number indicating register size. Where register position numbers are given, a symbol such as (+3P) indicates that the register also contains 3 parity bits.



Adder, Incrementer


Notches across top divide logical inputs. T/C indicates that the associated input can be entered in either true or complement form.

Functional or Switching OR

Parity Generate, Parity Check

Residue Generate, Residue Check

2. Positive Logic Diagrams



AND
The output is active only when all inputs are active.

OR
The output is active if one or more inputs is active.

Exclusive OR
The output is active only when one input is active and the other is not.

Even
The output is active only when an even number of inputs is active.


Odd
The output is active only when an odd number of inputs is active.

Singleshot, Time Delay, Oscillator

Inverter, or Negator
The output is active only when the input is not active.


Amplifier, Signal Mode Converter

Flip Latch




Input side is denoted by thick line. Bar means that an indicator is connected to this latch. The number in the lower right corner means that this symbol represents 8 actual flip latches in the machine. An ALD page reference may be given below the block. A set input activates the on output and deactivates the off output; a reset input activates the off output and deactivates the on output. The device holds its outputs between active inputs. Simultaneous set and reset inputs activate both on and off outputs until one input is deactivated.

Flip-Flop




Same as flip latch except that an active complement input causes the device to switch to the opposite state. Also, on and off outputs can never be active simultaneously. Simultaneous set and reset inputs are equivalent to a complement input.

Polarity Hold



The PH output follows the data input when the control (release) input is activated. Between control inputs, the PH holds the previously sampled state of the data line. The reset input (when used) deactivates the output.


3. Simplified Logic Diagrams




Input wedges mean that the more negative line level is required to activate the circuit; output wedges mean that the more negative line level is present when the circuit is activated. Lack of wedges indicate the more positive level. Blocks may have more than one output line. All line titles are preceded by + or - to indicate line level.

Note: Additional SLD symbology used only on ECAD's is shown in Volume 1.

4. Flowcharts




5. Timing Charts




Heavy bar indicates active state. Numbers at beginning and end of the bar identify the signal(s) (also on the same chart) that activate and deactivate this line. "Not" preceding a number means that the deactive signal conditions this line.

6. General



On-Page Connector

Indicates connection between two points on the same diagram. Arrow leaving symbol points to symbol with the same number.




Off-Page Connector


Indicates connection between two points located on separate pages. Where the connection is between two pages of a multipage diagram, a reference such as "Sheet 2" is given instead of a diagram number.



Text Reference Point (Reference from FETOM)



Multiple Line Transfer



- Objectives:
1. Direct an instruction doubleword to the correct destination when returning from storage.
 2. Step AOC when the op reg is filled.
 3. Ingate the proper instruction syllables into the op reg.
 4. Control fetch tag, protect tag, and valid trigger turn on and turn off.

DIAGRAM 5-2. INSTRUCTION FETCH RETURN AND OP REGISTER INGATE CONTROLS





DIAGRAM 5-3. ARRAY WORD OUTGATE FETCH PROTECT INTERRUPT



- Objectives:
1. Control the turn off of the op reg valid triggers by examining bits 29 and 30 of IR and IR counter.
 2. Test for AOC invalid address.
 3. Test for the turn off loop mode conditions.
 4. Test for invalid instruction address.






DIAGRAM 5-4. AOC INVALID ADDRESS, VALID TRIGGER TURN OFF, AND TURN OFF LOOP MODE

Objectives:

1. Generate pipeline ready and working register available signals.
2. Control fetch and store tags in pipeline 2.
3. Set up controls for condition mode.




DIAGRAM 5-6. PIPELINE 2 AND 3 CONTROL

Objectives:
1. To decode and issue a floating point instruction.




DIAGRAM 5-8. FLOATING POINT ISSUE SEQUENCE

Objectives:

1. To decode and issue a FXP full word operation.




DIAGRAM 5-9. FIX POINT FULL WORD ISSUE SEQUENCE




DIAGRAM 5-10. FIX POINT HALFWORD AND INSERT AND STORE CHARACTER ISSUE SEQUENCE




DIAGRAM 5-11. BRANCH ON CONDITION SEQUENCE (SHEET 2 OF 5)




DIAGRAM 5-11. BRANCH ON CONDITION SEQUENCE (SHEET 3 OF 5)





DIAGRAM 5-11. BRANCH ON CONDITION SEQUENCE (SHEET 4 OF 5)

E



Notes:

1. Reset Og to Adder = GPR Reset and Hot Is Reset
2. GPR Reset =
 - (a) Tof R1 Og Tgrs
 - (b) Tof X/R2; B; D; Og Tgrs
 - (c) Tof WR Og Tgrs
 - (d) Tof Temp Reg Og Tgrs
3. Hot is Reset =
 - (a) Set T/C Tgr to T
 - (b) Tof +1 to Adder 31; 29; 28; TAT; and 25
 - (c) Tof SVIR Og Tgr
 - (d) Tof LB Og Tgr
 - (e) Tof IRCTR Og Tgr
4. Br Tgr Reset =
 - (a) Tof Br Tgr
 - (b) Tof BIA Tgr
 - (c) Tof BIA 1 Tgr
 - (d) Tof B<8 Tgr
 - (e) Tof Exec Tgr
 - (f) Tof BCUNCON Tgr
5. C Tgr Reset =
 - (a) Tof Cond Tgr
 - (b) Tof CBIA Tgr
 - (c) Tof CB<8 Tgr
 - (d) Tof C Quick Tgr
 - (e) Tof TFM Tgr

DIAGRAM 5-11. BRANCH ON CONDITION SEQUENCE (SHEET 5 OF 5)

Objectives:

1. Decode and process a BCT instruction.
2. Check all interlocks which may cancel the execution of this instruction.
3. Condition mode must be removed before processing of the BCT instruction can be completed.
4. The BCT instruction can either break, establish, or retain a loop mode of operation.




DIAGRAM 5-12. BRANCH ON COUNT SEQUENCE (SHEET 1 OF 5)




DIAGRAM 5-12. BRANCH ON COUNT SEQUENCE (SHEET 2 OF 5)

Decode BCT Insn

No

Yes

BCQ Tgr On (E106)

No

Yes

State 1 (D103)

No

Yes

1. Store into array interlock check Diagram 5-5

SIIS or Store A

No

Yes

1. Gate Adder to WR (Target) NM003

WR Avail and MSCE Acptng

No

Yes

Loop Mode

No

Yes

1. Gate Adder to Temp Reg (Target)

R1 Avail (RUA and RUM)

No

Yes

1. Store into array interlock check Diagram 5-5

SIIS or Store A

No

Yes

- 1. Ton Req GP Priority Tgr NM003
- 2. Ton BCQ Tgr (E106) NM003
- 3. Gate R1 to Adder NM001
- 4. Set T/C Bit to Compl NM001
- 5. GPR Reset NM001

See Note on Sheet 5 for definition of GPR reset

BCQ Tgr On (E106)

No

Yes

State 1 (D103)

No

Yes

WR Avail

No

Yes

- 1. Gate Adder to WR
- 2. Hot Is reset
- 3. GPR reset
- 4. Set Br Tgr per Adder NM021

See Notes on Sheet 5 for def of GPR reset and hot Is reset

WR ≤ IR

No

Yes

- 1. Gate X to SLCX Reg
- 2. Reset SLCB Reg
- 3. Gate IR to SLCIR Reg
- 4. Gate WR to SLT Reg NM021

RX Format Insn

No

Yes

1. Gate B to SLCB Reg

- 1. Gate IRCTR to SVIR
- 2. Set Op Reg Empty
- 3. Gate WR to AOC, IR
- 4. Set State 2 (D102) NM021

BCT - Loop - Quick - BIA

End of Operation

H

Sheet 2

Temp Fetch Made Tgr On (D72)

No

Yes

+1 to Adder 28

No

Yes

SIIS or Store A

No

Yes

Fetch target

- 1. Ton Fetch and Double Bits in Ppln 3 Op Reg
- 2. Ton Temp 1 Buffer Fetch Tag (H74)
- 3. Set Temp 1 Buffer Sink Addr into Ppln 3 Op Reg (J81)
- 4. Og Ppln 3 Op Reg and WR to MSCE
- 5. Gate Adder to Temp Reg
- 6. Gate WR to Adder
- 7. GPR Reset
- 8. Gate +1 to Adder 28 NM001

Generate target +1

1. Ton Fetch and Double Bits in Ppln 3 Op Reg

2. Ton Temp 2 Buffer Fetch Tag (G74)

3. Set Temp 2 Buffer Sink Addr into Ppln 3 Op Reg

4. Ton Temp Fetch Made Tgr (D72) NM001

BIA Tgr On (F106)

No

Yes

LB ≤ WR ≤ UB

No

Yes

1. Ton BIA Tgr (F106) NM001

WR ≤ IR

No

Yes

1. Ton Back<3 Tgr (F105) NM001

R1 Avail (RUA and RUM)

No

Yes

- 1. Hot Is Reset NM003
- 2. GPR Reset NM001
- 3. Set T/C Bit to Compl NM001
- 4. Outgate R1 to Adder NM001
- 5. Set State 2 NM003

See Notes on Sheet 5 for def of hot Is reset and GPR reset

BCT - Not quick

IR = SLCIR

No

Yes

LB ≤ WR ≤ UB

No

Yes

1. Gate +1 to Adder 25 NM021

LB25 = IRCTR25

No

Yes

- 1. Ton BCQ Tgr (E106)
- 2. Gate Temp Reg to Adder
- 3. Gate LB Reg to Adder
- 4. Gate IRCTR to Adder
- 5. Set T/C Bit to Compl
- 6. Gate +1 to Adder 31
- 7. Set State 5 (D101, 103) NM021

BCT - Loop - Quick - BIA

F

Sheet 4

B

Sheet 2

DIAGRAM 5-12. BRANCH ON COUNT SEQUENCE (SHEET 3 OF 5)





DIAGRAM 5-12. BRANCH ON COUNT SEQUENCE (SHEET 4 OF 5)



Notes:

1. GPR Reset = (a) ToF R1 Og Tgr (c) ToF WR Og Tgr
 (b) ToF X/R2;B;D Og Tgr (d) ToF Temp Reg Og Tgr
2. Hot Is Reset = (a) Set T/C Tgr to T (d) ToF IRCTR Og Tgr
 (b) ToF SVIR Og Tgrs (e) ToF +1 to Adder 31,29,28,TAT,25
 (c) ToF LB Og Tgrs
3. Br Tgr Reset = (a) ToF Br Tgr (d) ToF Back<8 Tgr
 (b) ToF BIA Tgr (e) ToF Exec B Tgr
 (c) ToF BIA1 Tgr (f) ToF BCUNCONT
4. Minimum time from request to accept is 2 cycles.
5. CP request off and priority granted causes fixed point execution unit to gate WR into GPR.

DIAGRAM 5-12. BRANCH AND COUNT SEQUENCE (SHEET 5 OF 5)

Objectives:

1. Decode and process a BX instruction.
2. Check all interlocks which may cancel the execution of this instruction.
3. Condition mode must be removed before processing of the BX instruction can be completed.
4. The BX instruction can either break, establish, or retain a loop mode of operation.




DIAGRAM 5-13. BRANCH ON INDEX SEQUENCE (SHEET 1 OF 6)




DIAGRAM 5-13. BRANCH ON INDEX SEQUENCE (SHEET 4 OF 6)






DIAGRAM 5-13. BRANCH ON INDEX SEQUENCE (SHEET 5 OF 6)



Notes:

1. Reset Og to Adder = GPR Reset and Hot Is Tgrs
2. GPR Reset = (a) ToF R1 Og Tgrs
(b) ToF X/R2;B;D Og Tgrs
(c) ToF WR to Tgrs
(d) ToF Temp Reg Og Tgrs
3. Hot Is Reset = (a) Set T/C Tgr to T
(b) ToF SVIR Og Tgr
(c) ToF LB Og Tgr
(d) ToF IRCTR Og Tgr
(e) ToF +1 to Adder 31,29,28,TAT,25
4. Br Tgr Reset = (a) ToF Br Tgr
(b) ToF BIA Tgr
(c) ToF BIA1 Tgr
(d) ToF Back <8 Tgr
(e) ToF Exec B Tgr
(f) ToF BCUNCONT
5. Minimum time from request to accept is 2 cycles
6. CP request off and priority granted, causes fixed point execution unit to gate WR into GPR

DIAGRAM 5-13. BRANCH ON INDEX SEQUENCE (SHEET 6 OF 6)



Objectives:

1. Decode and process a BAL instruction.
2. Check all interlocks which may cancel the execution of the instruction.
3. Set the rightmost 32 bits of the PSW, including the updated instruction address into the GPR staging area
4. Notify FXA to read link data into GPR specified by R1.




DIAGRAM 5-14. BRANCH AND LINK SEQUENCE (SHEET 1 OF 2)




DIAGRAM 5-14. BRANCH AND LINK SEQUENCE (SHEET 2 OF 2)

Objectives:

1. To permit execution of an instruction that is not residing in the current instruction sequence.
2. To check all exceptions that can occur during the processing of an execute instruction.
3. Once the subject instruction is executed; update instruction counter, prepare op reg to recover to normal instruction processing, advance to next instruction, and resume instruction fetching.




DIAGRAM 5-15. EXECUTE SEQUENCE (SHEET 1 OF 3)




DIAGRAM 5-15. EXECUTE SEQUENCE (SHEET 2 OF 3)

B








DIAGRAM 5-15. EXECUTE SEQUENCE (SHEET 3 OF 3)



- Objectives:
1. PSW located at storage address specified by B1 and D1 fields.
 2. Operand address must have its three low-order bits zero to designate a double word.
 3. CPE must be in supervisory state.
 4. Privileged operation interrupt will occur if CPE is in problem state.
 5. Load PSW is only instruction available for entering problem or wait states.

DIAGRAM 5-16. LOAD PSW SEQUENCE

Objectives:

1. Decode and issue a SPM or a SVC instruction.
2. Check all interlocks that can detain or cancel the execution of these instructions.
3. SPM - If no interrupt, set new mask and CC to PSW
4. SVC - When hardware into which the interrupt code is to be placed, become available, generate precise interrupt signal.
5. Step instruction to next instruction.





DIAGRAM 5-17. SET PROGRAM MASK AND SUPERVISOR CALL SEQUENCE



- Objectives:
1. The byte located at the B1 and D1 instruction fields replaces system mask of current PSW.
 2. VFLEU does byte selection for storage operand.
 3. Correct system mask is stored because I/O and external interrupts are inhibited during instruction execution.





DIAGRAM 5-18. SET SYSTEM MASK SEQUENCE



Objectives:

1. To decode and issue a ISK or SSK instruction.
2. Check all interlocks that can detain or cancel the execution of these instructions.
3. ISK - Allocate buffers as appropriate; issue instruction to FXA; place address into MSCE interface and initiate storage fetch; establish sink interlock on GPR specified by R1.
4. SSK - Place data into MSCE interface; notify MSCE; delay one cycle.
5. Step instruction counter to next instruction and set length into PSW.

DIAGRAM 5-19. INSERT STORAGE KEY AND SET STORAGE KEY SEQUENCES (SHEET 1 OF 2)




DIAGRAM 5-19. INSERT STORAGE KEY AND SET STORAGE KEY SEQUENCES (SHEET 2 OF 2)

Objectives:

1. Decode and issue a RDD or WRD instruction.
2. Check all interlocks that can detain or cancel these instructions.
3. RDD - Generate address and test for valid storage; check for FXOS and SAR availability; issue instruction to FXA; wait for FXA completion of this instruction before proceeding to decode cycle.
4. WRD - Generate address and test for valid storage; check for FXOS and FXB availability; issue instruction to FXA and proceed to decode cycle.






DIAGRAM 5-20. READ, WRITE DIRECT SEQUENCE



Objectives:

1. Decode and issue diagnose instruction.
2. Set MCW register which controls CPE and channel functions.
3. Verification of proper CPU equipment functions.

DIAGRAM 5-21. DIAGNOSE SEQUENCE





DIAGRAM 5-22. INSERT CHARACTER, STORE CHARACTER, AND TEST AND SET SEQUENCE



Objectives:

1. Decode and issue a LA instruction to the FXA.
2. Place the address into the staging area for transfer to the FXA.
3. Notify the FXA to take the address.
4. Move instruction counter to next instruction.

DIAGRAM 5-23. LOAD ADDRESS SEQUENCE







DIAGRAM 5-24. SHIFT SEQUENCE



- Objectives:**
1. Decode and issue the CVB or CVD instruction to the FXA
 2. Place the sink address into the MSCE interface hardware and establish control signals as appropriate for storage.
 3. Allocate FXP and FLB buffers as appropriate.
 4. Establish the sink interlock on the R1 specified GPR.
 5. Set length into the PSW.
 6. Move instruction counter to next instruction.

DIAGRAM 5-25. CONVERT SEQUENCE

Diagram 5-7



Note:

- Timer issued leads to:
1. Set high pri fix ld bfr bsy
 2. Set high pri SAR bsy
 3. Step FXOS ctr
 4. Gate zero to op field in op stage
 5. Gate high pri fix ld bfr tag to op stage
 6. Gate high pri SAR tag to op stage
 7. Set fix valid in op stage (H93)
 8. Ton fetch tag in ppln 2 (H82)
 9. Ton store tag in ppln 2 (H83)
 10. Gate high pri fix ld bfr SA to ppln 2
 11. Gate high pri SAR tag to ppln 2
 12. Set full tag in ppln 2 (H86)
 13. Ton timer adr tgr

Objectives:

1. Timer update treated as fixed point operation.
2. When I-Box receives timer signal, it effectively initiates a fetch and sets up store for timer storage location.
3. FXA completes timer update and store operation.

Diagram 5-11, Sheet 4




DIAGRAM 5-26. TIMER UPDATE SEQUENCE

Objectives:

1. Decode and issue an I/O instruction.
2. Check all interlocks that can detain or cancel the execution of this instruction.
3. Gate bits 16-33 of B1 and D1 field (contained in WR) and a line specifying one of the I/O insn, to all channels.
4. When selected channel responses, set condition code and terminate instruction.




DIAGRAM 5-27. I/O SEQUENCE (SHEET 1 OF 2)




DIAGRAM 5-27. I/O SEQUENCE (SHEET 2 OF 2)

Objectives:

1. Decode and issue LM or STM instruction.
2. Check all interlocks that might detain or cancel the instruction.
3. LM - Fetch a doubleword; inform FXA of the FLB assigned for this fetch, the position of the data within the doubleword; and the GPR(s) that the data should fill.
4. STM - Set up a store for a doubleword; inform FXA of the SAR assigned for this store, the position of the data within the doubleword, and the GPR(s) to be used as source(s) for the data.




DIAGRAM 5-28. LM, STM SEQUENCE (SHEET 1 OF 3)




DIAGRAM 5-28. LM, STM SEQUENCE (SHEET 3 OF 3)

Objectives:

1. Decode and issue TR or TRT instruction.
2. Check all interlocks that might detain or cancel the instruction.
3. TR-Fetch and set up store for argument double word(s), and inform FXA of the assigned FLB(s) and SAR(s); suppress MSCE multi-accessing; fetch table word(s), and inform FXA of the assigned FLB(s).
4. TRT-Fetch argument double word(s), and inform FXA of the assigned FLB(s); fetch table word(s) and inform FXA of the assigned FLB(s); generate required argument byte address and save it in GPR 1.




DIAGRAM 5-29. TR, TRT SEQUENCE (SHEET 1 OF 5)




DIAGRAM 5-29. TR, TRT SEQUENCE (SHEET 2 OF 5)




DIAGRAM 5-29. TR, TRT SEQUENCE (SHEET 3 OF 5)





DIAGRAM 5-29. TR, TRT SEQUENCE (SHEET 4 OF 5)

A


B

C

D

E

F



See Diagram 5-7 for decode cycle basic interlock check

Wait for resolution of branch on condition test.

Diagram 5-11, Sheet 4

Diagram 5-11, Sheet 4

Enter back to this routine if conditionally issued insn becomes valid.

(Op Bits 1,3)
(Op Bit 1 or LM or STM)

Objective:

Decode and issue the following instructions:

NC, OC, XC, MVZ, MVN, and CLC Instructions (NOXCM Class)

NC	D4	L	B1	D1	B2	D2
	0	7 8	15 16 19 20		31 32 35 36	47

OC	D6	L	B1	D1	B2	D2
----	----	---	----	----	----	----

XC	D7	L	B1	D1	B2	D2
----	----	---	----	----	----	----

MVZ	D3	L	B1	D1	B2	D2
-----	----	---	----	----	----	----

MVN	D1	L	B1	D1	B2	D2
-----	----	---	----	----	----	----

CLC	D5	L	B1	D1	B2	D2
-----	----	---	----	----	----	----




DIAGRAM 5-30. NOXCM SEQUENCE (SHEET 1 OF 3)




DIAGRAM 5-30. NOXCM SEQUENCE (SHEET 2 OF 3)

Objective:

Decode and issue the following instructions: Pack, Unpack, and Move With Offset

	F2	L1	L2	B1	D1	B2	D2	
Pack	0	7 8	11 12	15 16	19 20	31 32	35 36	47
	F3	L1	L2	B1	D1	B2	D2	
Unpack	0	7 8	11 12	15 16	19 20	31 32	35 36	47
	F1	L1	L2	B1	D1	B2	D2	
MVO	0	7 8	11 12	15 16	19 20	31 32	35 36	47




DIAGRAM 5-31. PUMO SEQUENCE (SHEET 1 OF 3)




DIAGRAM 5-31. PUMO SEQUENCE (SHEET 2 OF 3)




DIAGRAM 5-31. PUMO SEQUENCE (SHEET 3 OF 3)

Objectives:

1. Decode and issue an ED or EDMK instruction.
2. Check all interlocks that may detain or cancel the instruction.
3. Initially fetch two pattern and source words for VFLEU.
4. After first pattern (or source) word is requested by VFLEU, a subsequent reference for a pattern (or source) word is made each time the VFLEU finishes processing a pattern (or source) word.
5. VFLEU steps off an Op whenever it requests a pattern word, and the I-Box issues an op whenever it references a pattern word.
6. EDMK - Record byte address for first significant result digit by forming byte address and causing this byte address to be stored in GPR1.





DIAGRAM 5-32. ED, EDMK SEQUENCE (SHEET 1 OF 4)






DIAGRAM 5-32. ED, EDMK SEQUENCE (SHEET 2 OF 4)




DIAGRAM 5-32. ED, EDMK SEQUENCE (SHEET 3 OF 4)




DIAGRAM 5-32. ED, EDMK SEQUENCE (SHEET 4 OF 4)

1. Generate the various interrupt signals





DIAGRAM 5-33. INTERRUPT SIGNALS (SHEET 1 OF 3)



Machine Check and Imprecise Interrupt Signals




DIAGRAM 5-33. INTERRUPT SIGNALS (SHEET 2 OF 3)






DIAGRAM 5-33. INTERRUPT SIGNALS (SHEET 3 OF 3)

Diagram 5-33



Objectives:

1. Process all interruptions defined for the IBM System/360.
2. General steps during interruption sequencing are as follows.
 - a. Stop I-Box decode
 - b. Wait for I-Box to complete current instruction
 - c. Fetch new PSW
 - d. Initialize instruction fetch mechanism with instruction address in new PSW
 - e. Wait for execution pipeline to empty.
 - f. Store old PSW
 - g. Return I-Box to decode
 - h. Store IC of instruction (N) if interrupt is imprecise (ILC = 00)
 - i. Store IC of instruction (N + 1) if interrupt is precise (ILC = True ILC)




DIAGRAM 5-34. INTERRUPT SEQUENCING (SHEET 1 OF 2)

1. **Tof MOP Og Tgrs** - This line turns off the following outgate triggers: DWCR; Byte Buffer; R1 to RT - OR; L1; L2; and L-L03.
2. **Tof Og Tgrs to Adder** - This line turns off the following outgate triggers: all "B" and "X" outgate triggers; D-Bfr; Temp to Adder A; Temp to Adder B; WR to Adder A; WR to Adder B.
3. **Gate B1 (B2) to Adder** - This line turns on the B outgate trigger which is specified by a decode of the B-field outgated from the Instruction Register.
4. **Gate D1 (D2) to Adder** - This line turns on the D-Bfr outgate trigger and ingates to the D-Bfr the D-Field which is outgated from the Instruction Register.
5. **Gate B1 (B2) and D1 (D2) to Adder** - This line combines the functions of the lines described in items 3 and 4.
6. **Lf to Rt Olap** - This signal is used in the NOXCM sequence to indicate an overlapping condition between the sink and source operand fields which requires special handling by the VFLEU. This line is conditioned by: $0 < \lfloor \text{Sink Starting Address (to byte level)} - \text{Source Starting Address (to byte level)} \rfloor < 8$; i.e., $0 < \lfloor (B1 + D1) - (B2 + D2) \rfloor < 8$.
7. **MVO Olap** - This signal is used in the PUMO sequence to indicate an overlapping condition between the sink and source operand fields which requires special handling by the VFLEU. This line is conditioned by: $0 < D < 8$, where $D = \lfloor (B2 + D2 + L2) - (B1 + D1 + L1) \rfloor = (\text{Source Starting Address} - \text{Sink Starting Address})$.
8. **Possible Olap in PACK or UNPK** - This signal is used in the PUMO sequence to indicate an overlapping condition between the sink and source operand fields which may require special handling by the VFLEU. (See also item 9.) This line is conditioned by the following logical relationship: (Decode UNPK) $(-8 \leq D \leq 0)$ or $(0 < D < 16)$. (D is defined in item 7.) This condition will prompt the PUMO sequence to go into a special "hand-in-hand" relationship with the VFLEU.
9. **PACK or UNPK Olap** - This signal is used in the PUMO sequence to indicate that a particular source doubleword has the same address as a particular sink doubleword and that special handling of this pair of operands is required in the VFLEU. This line is conditioned when: $(-8 \leq D < 8)$ (Sink Dbl Wd Adr Bit, Bit 28) = (Source Dbl Wd Adr Bit, Bit 28); i.e., Sink Double Word Address = Source Double Wd Address. (D is defined in item 7.)
10. **LO3, B, D, L Carry** - This signal is used as operand fetching is begun, to aid in determining how many doublewords are involved in a particular operand stream. A three-bit sum is determined by the addition of the low-order three bits of the register specified by B to the low-order three bits of the D field. This sum is then added to the low-order three bits of the L-field; a carry out of the high-order position of this three-bit add is known as an "LO3, B, D, L Carry".
11. **Block Og of Byte Adr from WR to Adder A** - When this line is conditioned, it suppresses the outgating of bits 29-31 from the WR which would otherwise take place when the WR to Adder A Og Tgr is on.
12. **MALS Data Not Needed** - This line signals the MSCE that the data for a fetch are not needed.
13. **Arg Byte Accp** - This signal is generated by the MOP sequence for TR and TRT. Its presence indicates to the VFLEU that any argument byte which is presently on the Byte Bus may be taken off. Note that this signal consists of two lines to the VFLEU - the signal is present only when both lines are negative.
14. **Blk End Cancel** - This line is conditioned by the MOP logic whenever the Term Tgr is on. It is used in connection with the op cancelling process. When the line is conditioned, it prevents the VFLEU from completing its cancelling process until the MOP sequence can guarantee that no more ops will be issued to the FXOS.
15. **Byte Bus Valid** - This signal from the VFLEU indicates to the TR or TRT sequence that a valid argument byte is on the Byte Bus, or to the ED or EDMK sequence that a byte count is on the Byte Bus.
16. **CLC Complete** - This signal is generated by the VFLEU when it finds that the operands in a CLC instruction are equal. The signal is used in the NOXCM sequence as part of the control for the Blk CLC Tgr.
17. **CLC Term** - This signal is generated by the VFLEU based on the fact that a pair of CLC operand bytes are unequal. If the unequal byte pair is compared during cycle n, this signal is transmitted to the I-Box during cycle (n+1). CLC Term is used in the NOXCM sequence to prevent further operand accessing and as part of the control for the Blk CLC Tgr.
18. **EDMK Byte Adr Accp** - This signal is generated by the MOP sequence for ED and EDMK. Its presence indicates that the byte count has been gated into the Byte Buffer.
19. **EDMK Complete** - This signal is generated by the VFLEU and is transmitted to the I-Box in parallel with the transmission of the last pattern word to an SDB. It causes the ED or EDMK sequence to turn on the Term Tgr which will then lead to an exit from the sequence. This communication relative to the completion of EDMK execution is necessary since the I-Box must stand-by until there is no further chance that a byte address may have to be generated and stored in GPR1.
20. **End of Olap PACK or UNPK** - This signal is generated by the VFLEU in connection with the special approach used for particular overlap situations in PACK and UNPK. It is transmitted to the I-Box in parallel with the transmission of the last sink word to an SDB and is used in the PUMO sequence to motivate an exit.
21. **End of Sr Wd** - This signal, generated by the VFLEU, is used only in certain overlapped PACK or UNPK situations. It is transmitted to the I-Box during the cycle following the outgate of the last byte from the source word and is used in the PUMO sequence to initiate the fetch for the next source word and the setting up of another store for the present sink word.
22. **End of Sk Wd** - This signal, generated by the VFLEU, is used only in certain overlapped PACK or UNPK situations. It is transmitted to the I-Box during the cycle following the ingate of the last byte into the sink word, and is used in the PUMO sequence to initiate a store for the next sink word.
23. **GPR Accept** - This signal is the output of the GPR Accept Trigger which is a part of the GPR ingate priority scheme in the FXA. If the GPR Accept Tgr is turned on at the start of cycle n, data from the I-Box are gated into an addressed GPR at the start of cycle (n+2).
24. **Ig Adr to GPR** - This line is conditioned by the MOP logic whenever the MOP Tgr is on to block the ingate to the addressed GPR of the high-order eight bits from the I-Box. This covers the byte-address-saving situations which arise in TRT and EDMK, and requires the high-order eight bits of GPR1 to remain unchanged.
25. **Last Arg Byte** - This signal accompanies the last argument byte to be sent from the VFLEU to the I-Box in the course of a TR or TRT instruction.
26. **TRT Complete** - This signal is generated by the VFLEU when there is no non-zero function byte in the course of a TRT instruction. It is transmitted to the I-Box during the cycle following the examination of the last function byte and causes an exit from the TR or TRT sequence.
27. **TRT Term** - This signal is generated by the VFLEU based on the fact that a non-zero function byte has been found. It is transmitted to the I-Box during the cycle following the examination of the non-zero function byte, and in parallel with the transmission to the I-Box of the byte count necessary for the generation of the culprit argument byte address. TRT Term is recorded by the Term Tgr, and motivates argument byte address generation and storing into GPR1. It then leads to an exit from the TR or TRT sequence.
28. **VFLEU** - This signal is sent to the I-Box from the FXA during the FXOS decode cycle for an SS instruction. Its presence will cause the L-Reg Full Tgr to be turned off.
29. **VFL Req ED Sr** - This signal is sent to the I-Box by the VFLEU whenever, in the course of an ED or EDMK, it makes a request for a source word from an FLB. VFL Req ED Sr is recorded by MOP in the Req ED Sr Tgr and motivates the fetch of the next source word.
30. **VFL Req Ptrn or Arg Tgr** - This signal is generated by the VFLEU in connection with pattern word requests in ED or EDMK and argument word requests in TR or TRT. The signal is recorded by Req Ptrn or Arg Tgr. The TR or TRT sequence is notified for all argument word requests except the first; and the Req Ptrn or Arg Tgr initiates the fetch of the next argument word. The ED or EDMK sequence receives this signal for all pattern word requests except the first (and in one case the end of the pattern word from the "END" Op); and the Req Ptrn or Arg Tgr initiates the fetch of the next pattern word.
31. **Ton SAR Valid Tgr** - Associated with each of the three SARs is a valid trigger. A SAR is set "Valid" when a new address is set into the SAR. Once the SAR is valid, its address is compared with all incoming addresses. Situations arise in the multiple op sequences for handling TR and PACK or UNPK in which an address may be set into a SAR before it is desirable to subject it to comparisons. In such cases it becomes necessary to modify the general procedure for setting a SAR valid. The logic used to accomplish this modification makes use of the signals: Suppress Ton SAR Valid Tgr, and Ton SAR Valid Tgr per Op Stg SAR Field. The flow chart below shows how these special signals interact with the general procedure for setting a SAR valid.





DIAGRAM 5-35. MOP DEFINITIONS



1A	AR	Add
1B	SR	Subtract
1E	ALR	Add Logical
1F	SLR	Subtract Logical


CONDITION CODE

Arithmetic Ops:


- 0 = Results are zero
- 1 = Results less than zero
- 2 = Results greater than zero
- 3 = Overflow

Logical Ops:

- 0 = Results are zero (no carry)
- 1 = Results are not zero (no carry)
- 2 = Results are zero (carry)
- 3 = Results are not zero (carry)



4A	AH	Add Halfword
4B	SH	Subtract Halfword
5A	A	Add
5B	S	Subtract
5E	AL	Add Logical
5F	SL	Subtract Logical



- Notes:
1. R1 Field Data (RR and RX Formats).
 2. R2 Field Data (RR Format Only).
 3. FXB Field Data (RX Format Only).

1. Add and subtract operations gate data from the GPRs or storage (FXB) to the carry propagate adder.
2. Adder circuits perform all the add and subtract functions.
3. Results are placed back in the R1 GPR.
4. Logical operations treat the data as 32 bit values without signs.
5. In halfword operations, 16 bits of data from the FXB are gated to the adder. The high-order bits of the word are changed to agree with the halfword sign.
6. Normal execution time for ops 1A, 1B, 1E, and 1F is one machine cycle.
7. Ops 4A, 4B, 5A, 5B, 5E, and 5F require an undetermined number of machine cycles because input data must come from storage via an FXB.






DIAGRAM 5-100. ADD AND SUBTRACT




- Objectives:
1. During MULTIPLY operations, information from GPR's or Storage (FXB's) is multiplied and the product placed in a GPR.
 2. The multiplicand is specified by the R1 field.
 3. The multiplier is specified by the R2 field for RR multiply and by the FXB field for RX multiply or multiply halfword.
 4. Actual multiplication is performed by the True/Complement multiply gates at the input of the carry save adder (CSA). Each hex digit of the multiplier is decoded in turn. The decoded gates determine the multiplied value of the multiplicand entered into the partial product during each iteration.
 5. T/C Mult. gates multiply by shifting the multiplicand 0, 1, 2 or 3 positions as it is gated into the CSA. By gating into the CSA in true or complement form and shifting the correct number of positions, any value of multiplication can be produced from 0 to 16 (the binary value of the multiplier hex digit).
 6. The partial product is held in the left side of the accumulator and shifted right 4 positions for each iteration. The final product occupies both the left and right sides of the accumulator.
 7. At the end of the multiply operation the final product is transferred to the GPR's.
 8. Multiply operations can be performed in less than the normal 8 iterations (11 cycles) if the multiplier high order positions are an unbroken string of 9 or 17 zero bits or one bits.
 9. During the last cycle the product is shifted the correct number of bits to position it in the sink GPR's.

Notes:
 1. T/C Mult Gate Selection
 2. RX Format Only.

Decoded Value	Group 1*	Group 2*
000	0	0
001	+1	+4
010	+1	+4
011	+2	+8
100	-2	-8
101	-1	-4
110	-1	-4
111	0	0

*True and complement form indicated by (+) and (-), respectively. Numbers indicate number of shift positions made for a particular decoded value.
 T/C Multiply Gate Decoding

DIAGRAM 5-101. MULTIPLY (SHEET 1 OF 2)



Objectives:

1. During divide operations the value in GPR R1 and R1+1 (Dividend) is divided by the value (Divisor) in either GPR R2 (RR) or an assigned FXB (RX). The results are placed back in GPR R1 (Remainder) and GPR R1+1 (Quotient).
2. Division is performed by repetitively subtracting the divisor from the dividend and at the same time shifting 1 bit position for each of 32 iterations.
3. The quotient is constructed bit by bit from the results of each subtraction.
4. In the last iteration, subtraction may cause the remainder to go negative (less than zero). In this case the divisor must be added back in once to correct the remainder.
5. Remainder, Divisor and Dividend signs determine the ending sequence which adjusts the results to conform to standard mathematical sign rules.
6. During the ending sequence the quotient is transferred to GPR R1+1 and the remainder is transferred to GPR R1.
7. Divide operations may be aborted if the factors exceed the capacity of machine circuits.
8. A complete divide operation requires 36 or 37 machine cycles depending on how many cycles are required in the ending sequence.




DIAGRAM 5-102. DIVIDE (SHEET 1 OF 3)






DIAGRAM 5-102. DIVIDE (SHEET 2 OF 3)




Case	End Condition			Action Required
	Remainder Sign	Dividend Sign	Divisor Sign	
1	+	+	+	None required.
2	+	+	-	Complement the quotient.
3	+	-	-	Complement the remainder.
4	+	-	+	Complement the remainder and the quotient.
5	-	+	+	Correct the remainder by adding the divisor to the remainder.
6	-	+	-	Complement the quotient and correct the remainder as in case 5.
7	-	-	-	Correct the remainder (as in case 5) and complement the corrected remainder.
8	-	-	+	Correct the remainder (as in case 5) and complement the quotient and the corrected remainder.

DIAGRAM 5-102. DIVIDE (SHEET 3 OF 3)



- 10 LPR Load Positive
- 11 LNR Load Negative
- 12 LTR Load and Test
- 13 LCR Load Complement
- 18 LR Load



For ops 18, 48 and 58 the CC remains unchanged.
 Ops 10, 11, 12 and 13 set the CC as follows:

- CC Adder Condition
- 00 = Result is zero
 - 01 = Result less than zero
 - 10 = Result greater than zero
 - 11 = Overflow

- Notes:
1. R1 Field Data (RR and RX Formats).
 2. R2 Field Data (RR Format Only).
 3. FXB Field Data (RX Format Only).

1. Load operations place information in a GPR (R1) from either another GPR (R2) or from storage via an FXB.
2. I-unit initiates the storage fetch (ops 48 and 58) and assigns an FXB to accept the data from MSCE.
3. All data is routed through the A input of the carry propagate adder to R1 to allow complementing when required (for ops 10, 11 and 13).
4. Load operations (except LH) move 32 bits of information in parallel into GPR R1.
5. LH moves 16 bits of information into the low order half of R1 and propagates the sign bit through the high order half of R1.
6. Operations 10, 11, 12, 13 and 18 require 1 machine cycle.
7. Operations 48 and 58 must wait for storage data and therefore require an undetermined number of machine cycles.






DIAGRAM 5-104. LOADS

STC Data Flow



CC Remains Unchanged

- 40 STH Store Halfword
- 42 STC Store Character
- 50 ST Store (Word)



1. Data is transferred from the GPR, specified by R1, to storage via the fixed area store bus and MSCE storage data buffers (SDB).
2. During a store operation, all 32 bits of R1 are placed in storage via bus positions 0-31 and 32-63.
3. During a store halfword operation, bits 16-31 of R1 are placed in storage via bus positions 48-63.
4. During a store character operation, bits 24-31 of R1 are placed in storage via bus positions 48-55 and 56-63.
5. I-unit notifies MSCE what portion of the SDB data is to be stored.
6. Normal execution time is 1 machine cycle.

ST and STH Data Flow







DIAGRAM 5-106. STORE, STORE HALFWORD AND STORE CHARACTER



Notes:
 1. Complement cycle for negative sign only.
 2. Shifter capable of straight through transfer or transposition of high-order and low-order digits.

4 F CVB Convert to Binary



Objectives:

1. Convert to Binary Processes a doubleword of packed decimal information from storage and converts the information to binary.
2. The doubleword from storage is held temporarily in an FLB in the floating point unit before being transferred to FXB C and D in the fixed point unit.
3. Each digit (4 bits) of the doubleword is moved in turn into the high order 4 bits of FXB C only, decoded and added into the accumulator.
4. As each digit is decoded and added in, the binary value is multiplied by 10₁₀ to simulate shifting 1 decimal position. The high order digit is decoded first so it will be multiplied by 10 (or shifted 1) for each following iteration (maximum of 15).
5. The largest number that can be held in packed decimal form in a doubleword would produce a binary number larger than a 32 bit register can hold. An overflow detection circuit monitors left accumulator positions 0, 1 and 2 to detect this condition. When results are too big to be stored in a GPR, FXP Divide Interrupt occurs.
6. If any digit in the source doubleword (except sign) contains a number higher than 9 (hexidecimal A to F) the operation will abort and cause an interrupt.
7. At the end of the operation the sign digit of the double word is examined. If the sign digit is a legitimate negative, the binary value is complemented to a negative form.
8. The resulting binary number is placed in the GPR specified by the R1 field of the pseudo-op.

Digit Value	CPA A Bit Positions 29 30 31	CPA B Bit Position 31	CPA B Hot 1 Bit 31
0	0 0 0	0	0
1	0 0 1	0	0
2	0 1 0	0	0
3	0 1 1	0	0
4	1 0 0	0	0
5	1 0 1	0	0
6	1 1 0	0	0
7	1 1 1	0	0
8	1 1 1	1	0
9	1 1 1	1	1

CVB Decoder Chart

Digit values are decoded and added into the binary result in the accumulator during each iteration of a CVB operation (objective 3).





DIAGRAM 5-108. CONVERT TO BINARY


4E CVD Convert to Decimal




Objectives:

1. A CVD operation converts the data in GPR R1 from binary to packed decimal and stores the results via the SDB.
2. The address in the R1 field is normally a sink GPR but for CVD it is used as a source. Storage is the sink for CVD.
3. The sign of R1 is stored in the sign save trigger. The sign digit of the converted data is set to agree with the sign save trigger and format specified by PSW 12 (PSW 12 ON for ASCII; OFF for EBCDIC).
4. Conversion is done by decoding the output of the accumulator and inserting a 6 in the adder for each digit position that contains 5 or greater. The result will be a 38 bit decimal output from the adder back to the accumulator. (with sign bits the result is 42 bits)
5. The 42 bit result is transferred to storage in a doubleword (64 bits) via the SDB.
6. Timing of CVD depends on the number of leading zeros in the high order of R1 as follows:

Leading Zeros	Iterations	Total Cycles
0-4	No Skip = 28	32
5-8	Skip 4 = 24	29
9-12	Skip 8 = 20	25
13-16	Skip 12 = 16	21
17 or More	Skip 16 = 12	17



CVD Data Flow



SHIFT AMOUNT	WIRED	STAGE 1	STAGE 2	STAGE 3	STAGE 4
L1	R16	L1	0	L16	0
L4	R16	0	L4	L16	0
L8	R16	0	0	0	L24
L12	R16	0	L4	0	L24
L16	R16	0	0	L8	L24






DIAGRAM 5-109. CONVERT TO DECIMAL



1. Load multiple transmits data from storage through the floating point buffers, the fixed buffers, and the adder, to the GPRs.
2. Any number of GPRs, from 1 to 16 can be loaded with one LM operation.
3. I-unit issues pseudo op to the fixed area for each doubleword of data fetched from storage.
4. Start (S) or end (E) bits indicate the first and last pseudo ops of the operation.
5. The first and last pseudo ops may transmit only one word of data. In these cases the left (L) and the right (R) bits indicate which half of the doubleword fetch is to be used.
6. FXB A-B and C-D are used as doubleword pairs to accept data from the specified FLB. FXB E and F are not used for LM.
7. FXB are outgated, one at a time, through the adder to each GPR in sequence.

CC Remains Unchanged




DIAGRAM 5-110. LOAD MULTIPLE (SHEET 1 OF 2)






DIAGRAM 5-110. LOAD MULTIPLE (SHEET 2 OF 2)



1. A block of data is transferred from the GPR's to storage via the fixed area storage bus.
2. The R1 field specifies the first GPR of the block to be stored.
3. A pseudo-op will be issued, by the I-unit, for each doubleword of the data block.
4. Singleword stores can occur during the first and last pseudo-ops. The L (left) and R (right) bits indicate which half of the doubleword is to be stored.
5. During a singleword store two GPR's are gated out to MSCE but only one is actually stored. I-unit notifies MSCE which half of the doubleword to store.
6. Normal execution time is 1 machine cycle for each pseudo-op.





DIAGRAM 5-111. STORE MULTIPLE





Left Shift

Shift Amount	Wired	Stage 1	Stage 2	Stage 3	Stage 4	Shift Amount	Wired	Stage 1	Stage 2	Stage 3	Stage 4
0	R16	L0	L0	L16	L0	16	R16	L0	L0	L8	L24
1	R16	L1	L0	L16	L0	17	R16	L1	L0	L8	L24
2	R16	L0	L2	L16	L0	18	R16	L0	L2	L8	L24
3	R16	L1	L2	L16	L0	19	R16	L1	L2	L8	L24
4	R16	L0	L4	L16	L0	20	R16	L0	L4	L8	L24
5	R16	L1	L4	L16	L0	21	R16	L1	L4	L8	L24
6	R16	L0	L6	L16	L0	22	R16	L0	L6	L8	L24
7	R16	L1	L6	L16	L0	23	R16	L1	L6	L8	L24
8	R16	L0	L0	L0	L24	24	R16	L0	L0	L16	L24
9	R16	L1	L0	L0	L24	25	R16	L1	L0	L16	L24
10	R16	L0	L2	L0	L24	26	R16	L0	L2	L16	L24
11	R16	L1	L2	L0	L24	27	R16	L1	L2	L16	L24
12	R16	L0	L4	L0	L24	28	R16	L0	L4	L16	L24
13	R16	L1	L4	L0	L24	29	R16	L1	L4	L16	L24
14	R16	L0	L6	L0	L24	30	R16	L0	L6	L16	L24
15	R16	L1	L6	L0	L24	31	R16	L1	L6	L16	L24
						32	R16	L2	L6	L16	L24

Right Shift

Shift Amount	Wired	Stage 1	Stage 2	Stage 3	Stage 4	Shift Amount	Wired	Stage 1	Stage 2	Stage 3	Stage 4
0	R16	L2	L6	L8	L0	16	R16	L2	L6	L8	R16
1	R16	L1	L6	L8	L0	17	R16	L1	L6	L8	R16
2	R16	L0	L6	L8	L0	18	R16	L0	L6	L8	R16
3	R16	L1	L4	L8	L0	19	R16	L1	L4	L8	R16
4	R16	L0	L4	L8	L0	20	R16	L0	L4	L8	R16
5	R16	L1	L2	L8	L0	21	R16	L1	L2	L8	R16
6	R16	L0	L2	L8	L0	22	R16	L0	L2	L8	R16
7	R16	L1	L0	L8	L0	23	R16	L1	L0	L8	R16
8	R16	L2	L6	L0	L0	24	R16	L2	L6	L0	R16
9	R16	L1	L6	L0	L0	25	R16	L1	L6	L0	R16
10	R16	L0	L6	L0	L0	26	R16	L0	L6	L0	R16
11	R16	L1	L4	L0	L0	27	R16	L1	L4	L0	R16
12	R16	L0	L4	L0	L0	28	R16	L0	L4	L0	R16
13	R16	L1	L2	L0	L0	29	R16	L1	L2	L0	R16
14	R16	L0	L2	L0	L0	30	R16	L0	L2	L0	R16
15	R16	L1	L0	L0	L0	31	R16	L1	L0	L0	R16
						32	R16	L0	L0	L0	R16



88	SRL	Shift Right Single Logical
89	SLL	Shift Left Single Logical
8A	SRA	Shift Right Single (Arithmetic)
8B	SLA	Shift Left Single (Arithmetic)
8C	SRDL	Shift Right Double Logical
8D	SLDL	Shift Left Double Logical
8E	SRDA	Shift Right Double (Arithmetic)
8F	SLDA	Shift Left Double (Arithmetic)

- Objectives:
1. Data in the GPR specified by R1 is shifted right or left the specified amount and replaced in the GPR.
 2. Logical shifts move bits 0 to 31 as an unsigned value.
 3. Arithmetic shifts move bits 1 to 31 and treat position 0 as a fixed sign.
 4. Single shifts move the data from a single GPR.
 5. Double shifts move the data from an even odd pair of GPRs as one value.
 6. Data path for shift operations is from the GPRs through the carry propagate adder, the accumulator, and shifter back to the GPRs.
 7. The shift amount generates gates to control the shifter.
 8. Single shift operations are completed in two machine cycles with some ending functions performed in the first cycle of the following operation (Cycle 3).
 9. Double shift operations are completed in three machine cycles if the shift amount is more than 32. Some ending functions are performed in the first cycle of the following operation (Cycles 4 or 5).

Condition code remains unchanged for logical shift operations

Condition code is set as follows for arithmetic shift operations:

CC	Condition
0	Result is zero
1	Result is less than zero
2	Result is greater than zero
3	Overflow * (SLA and SLDA only)

* Overflow detection circuits are of the left end of the shifter. (See data flow)

E DIAGRAM 5-112. SHIFT INSTRUCTIONS (SHEET 1 OF 2)

Objectives:

AND, OR, Exclusive OR
NI, OI, XI


NI, OI, or XI Condition Codes:

- 0-Result is 0
- 1-Result is not 0
- 2-(Not applicable)
- 3-(Not applicable)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
FXOS Format	SI										I Field										FXB Name	SAR Name
	94, 96, 97																					

1. Specified FXB byte is ANDed (94), ORed (96) or Exclusive ORed (97) with immediate data field in VFL Logic Unit.
2. FXB data and immediate data are gated to VFL Logic Unit over opposite busses (Sk or Sr).
3. Results are outgated to specified SDB.

Data Flow



Flow Chart





DIAGRAM 5-113. NI, OI, AND XI INSTRUCTIONS

Objectives:


Test Under Mask
TM



1. State of bits in FXB byte selected by mask in immediate data field is used to set condition code.
2. Mask bit of 1 indicates corresponding FXB bit is to be tested; mask bit of 0 indicates corresponding bit is to be ignored.
3. FXB data and immediate data are gated to VFL Logic Unit over opposite busses (Sk or Sr).

- TM Condition Code:
- 0 - Selected bits and mask are all 0
 - 1 - Selected bits are mixed 0 and 1
 - 2 - (Not applicable)
 - 3 - Selected bits are all 1


Compare Logical
CLI



1. Specified FXB byte is compared with immediate data field in VFL Logic Unit.
2. FXB data and immediate data are gated to VFL Logic Unit over opposite busses (Sk or Sr).
3. Results of operation are indicated in condition code.

- CLI Condition Code:
- 0 - Operands are equal
 - 1 - FXB data is low
 - 2 - FXB data is high
 - 3 - (Not applicable)

TM Data Flow



CLI Data Flow




DIAGRAM 5-114. TM AND CLI INSTRUCTIONS (SHEET 1 OF 2)





DIAGRAM 5-114. TM AND CLI INSTRUCTIONS (SHEET 2 OF 2)


Objectives:

Move
MVI



1. IDR data are moved to a specified SDB
 2. IDR data are gated onto store bus positions 48 through 55 and 56 through 63.
- MVI Condition Code:
Code remains unchanged

Data Flow



Flow Chart





DIAGRAM 5-115. MVI INSTRUCTION:

Objectives:


Test and Set
TS



1. VFLEU only performs part of instruction. MSCE performs other part. MSCE outgates a word from storage and (1) sends it to VFLEU, and (2) sets specified byte of word to all 1s and places it back in storage.
2. Specified byte is gated from FXB to VFL Logic Unit where bit 0 of byte is tested for a 0 or 1 condition. Condition code is set accordingly.

- TS Condition Code:
- 0 - Bit 0 of specified byte is zero
 - 1 - Bit 1 of specified byte is one
 - 2 - (Not applicable)
 - 3 - (Not applicable)

Data Flow



Flow Chart






DIAGRAM 5-116. TS INSTRUCTION

Objective:


Set System Mask
SSM



1. Byte in specified FXB replaces system mask bits in current PSW.
2. FXB byte is sent to I-Box via byte bus.
3. FX complete signal is sent to I-Box causing current PSW to ingate new mask byte.

SSM Condition Code:
Code remains unchanged

Data Flow



Flow Chart





DIAGRAM 5-117. SSM INSTRUCTION

Objectives:

AND, OR, Exclusive OR, Move Numerics, Move Zones
 NC, OC, XC, MVN, MVZ


	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
SS	D4, D6, D7, D1, D3								FLB Source	P	O	S	E	FLB Sink	SAR Name						



1. Sink and source doublewords are gated from FLBs to FXBs FA/FB and FC/FD, respectively.
2. Sink and source bytes are gated to the VFL logic unit and are processed as follows:
 AND (NC) - Logical product is obtained between the sink and source bytes.
 OR (OC) - Logical sum is obtained between the sink and source bytes.
 Exclusive OR (XC) - Module-two sum is obtained between the sink and source bytes.
 Move Numerics (MVN) - LOD of source byte is placed in LOD position of sink byte.
 Move Zones (MVZ) - HOD of source byte is placed in HOD of sink byte.
3. Resultant bytes are placed in specified positions of sink FXB (FA/FB). When FA/FB are filled with processed bytes, FA/FB data are stored in a specified SDB.

DIAGRAM 5-120. NC, OC, XC, MVN, AND MVZ INSTRUCTIONS (SHEET 1 OF 8)

MVN and MVZ Data Flow



NC, OC and XC Data Flow




DIAGRAM 5-120. NC, OC, XC, MVN, AND MVZ INSTRUCTIONS (SHEET 2 OF 8)




DIAGRAM 5-120. NC, OC, XC, MVN, AND MVZ INSTRUCTIONS (SHEET 3 OF 8)




DIAGRAM 5-120. NC, OC, XC, MVN, AND MVZ INSTRUCTIONS (SHEET 4 OF 8)




DIAGRAM 5-120. NC, OC, XC, MVN, AND MVZ INSTRUCTIONS (SHEET 5 OF 8)






DIAGRAM 5-120. NC, OC, XC, MVN, AND MVZ INSTRUCTIONS (SHEET 7 OF 8)

Objectives:
Compare Logical
CLC



1. Binary comparison is made between sink and source bytes.
 2. Sink and source words are gated from FLBs to FXBs FA/FB and FC/FD, respectively.
 3. Bytes are gated to VFL comparison unit where bits are binarily compared.
 4. Results of comparison are used to set condition code.
 5. An unequal compare terminates instruction.
- CLC Condition Code:
0 - Operands are equal
1 - Sink operand is low
2 - Sink operand is high
3 - (Not applicable)

Data Flow



Simplified Flow Chart




DIAGRAM 5-121. CLC INSTRUCTION (SHEET 1 OF 8)




DIAGRAM 5-121. CLC INSTRUCTION (SHEET 2 OF 8)




DIAGRAM 5-121. CLC INSTRUCTION (SHEET 3 OF 8)




DIAGRAM 5-121. CLC INSTRUCTION (SHEET 4 OF 8)




DIAGRAM 5-121. CLC INSTRUCTION (SHEET 5 OF 8)




DIAGRAM 5-121. CLC INSTRUCTION (SHEET 6 OF 8)




DIAGRAM 5-121. CLC INSTRUCTION (SHEET 7 OF 8)




DIAGRAM 5-121. CLC INSTRUCTION (SHEET 8 OF 8)


Objectives:

Move Character
MVC

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
SS	D2								FLB Name	P	O	S	E	Starting Byte Adr	SAR Name						

1. Specified FLB is gated to FA/FB and FC/FD during parallel operation (P bit = 1) or FC/FD only during serial operation (P bit = 0).
2. Data are moved one byte at a time from FC/FD to FA/FB during serial operation.
3. When all byte positions of FA/FB are filled, FA/FB data are gated to specified SDB.

Data Flow



Notes:

1. Parallel processing only

Simplified Flow Chart




DIAGRAM 5-122. MVC INSTRUCTION (SHEET 1 OF 6)






DIAGRAM 5-122. MVC INSTRUCTION (SHEET 3 OF 6)



1. Indicates that FA/FB should be stored when SDB becomes available

DIAGRAM 5-122. MVC INSTRUCTION (SHEET 5 OF 6)







DIAGRAM 5-122. MVC INSTRUCTION (SHEET 6 OF 6)

Objectives:



1. Instruction offsets source word one digit position toward high-order-byte position.
2. First result byte: Low-order digit of sink byte is combined with high-order digit of source byte (digits retain same relative digit position).
3. Subsequent result bytes: Low-order digit of source byte is combined with high-order digit of succeeding source byte.
4. Bytes are processed until sink and source fields are used; however, if sink is used first, resultant sink word is stored and cancel mode is initiated. If source word is used first, zeroes are placed in remaining sink word byte positions and resultant sink word is stored.
5. First op specifies sink and source operands; subsequent ops specify source operands only.

Data Flow



Simplified Flow




DIAGRAM 5-123. MVO INSTRUCTION (SHEET 1 OF 6)





DIAGRAM 5-123. MVO INSTRUCTION (SHEET 2 OF 6)





DIAGRAM 5-123. MVO INSTRUCTION (SHEET 3 OF 6)




DIAGRAM 5-123. MVO INSTRUCTION (SHEET 4 OF 6)





DIAGRAM 5-123. MVO INSTRUCTION (SHEET 6 OF 6)

Pack and Unpack
PACK, UNPK

0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20



Data Flow



Objectives:

1. Source words are transferred from a specified FLB (FLB name) to source buffer (FC/FD).
2. Bytes are processed one at a time. During overlap processing result bytes are placed in sink and source buffers.
3. Processing is as follows:
Pack - The LOD from two adjacent bytes are combined into a single, all digit result byte. HOD from these bytes (zone bits) are dropped.
Unpack - The HOD and LOD of a byte are separated and placed in the LOD positions of two result bytes. The HOD of the result bytes (zone bits) are supplied by circuits within the VFLEU.
4. Processing continues until both fields (sink and source) are used.

Simplified Flow




DIAGRAM 5-124. PACK AND UNPK INSTRUCTIONS (SHEET 1 OF 7)




DIAGRAM 5-124. PACK AND UNPK INSTRUCTIONS (SHEET 2 OF 7)




DIAGRAM 5-124. PACK AND UNPK INSTRUCTIONS (SHEET 3 OF 7)




DIAGRAM 5-124. PACK AND UNPK INSTRUCTIONS (SHEET 5 OF 7)




DIAGRAM 5-124. PACK AND UNPK INSTRUCTIONS (SHEET 6 OF 7).




DIAGRAM 5-124. PACK AND UNPK INSTRUCTIONS (SHEET 7 OF 7)

Objectives:


Edit, Edit and Mark
ED, EDMK

0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |

SS	DE,DF	FLB Name (Source)	S	E	FLB Name (Sink)	SAR Name
----	-------	----------------------	---	---	--------------------	-------------

- Source data are changed from packed to zone format and are edited under control of a pattern word (Sink).
- Edit and Mark sends byte address of first significant result digit to I-Box.
- During editing process:
 - Source digit is expanded to zone format.
 - Pattern byte is left unchanged.
 - Fill character from fill register (first sink byte) is used.

Data Flow



Notes:

- First pattern byte only.
- EDMK Instruction only.
- Determined by PSW.

Simplified Flow




DIAGRAM 5-125. ED AND EDMK INSTRUCTIONS (SHEET 1 OF 6)




DIAGRAM 5-125, ED AND EDMK INSTRUCTIONS (SHEET 2 OF 6)




DIAGRAM 5-125. ED AND EDMK INSTRUCTIONS (SHEET 3 OF 6)




DIAGRAM 5-125. ED AND EDMK INSTRUCTIONS (SHEET 4 OF 6)




DIAGRAM 5-125. ED AND EDMK INSTRUCTIONS (SHEET 5 OF 6)




DIAGRAM 5-125. ED AND EDMK INSTRUCTIONS (SHEET 6 OF 6)

Objectives:

Translate, Translate and Test

TR, TRT


	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20		
* SS	DC, DD								/			P	5	/		FLB Name (Argument)	SAR Name (TR Only)						
** SS	DC, DD								/			FLB Name (Table Word)	P	***	E	/		FLB Name (Argument)	SAR Name (TR Only)				

*First op only **Subsequent ops ***P bit not present in end op

- Data bytes from the argument word are used to reference data bytes in the table word.
- TR operation replaces the original argument bytes with the table word bytes.
- TRT operation checks table word bytes for zero/non-zero condition. Non-zero condition causes instruction to terminate.
- Basic operation is as follows:
 - Argument bytes are sent to I-Box to form address of table word containing desired table byte.
 - Addressed table words are alternately gated to FC and FD.
 - Desired table bytes are outgated from table words in FC and FD to VFL logic unit.
 In IR operation, these bytes replace the argument word. In TRT operation, these bytes are checked and the condition code is set accordingly.

Condition Code:

- | | |
|-----------------------------|--|
| TR - Code remains unchanged | TRT - 0 All function bytes are zero |
| | 1 Non-zero function byte before the first operand is exhausted |
| | 2 Last function byte is non-zero |



NOTES
1. TRT only
2. TR only

Simplified Flow




DIAGRAM 5-126. TR AND TRT INSTRUCTIONS (SHEET 1 OF 7)




DIAGRAM 5-126. TR AND TRT INSTRUCTIONS (SHEET 2 OF 7)




DIAGRAM 5-126. TR AND TRT INSTRUCTIONS (SHEET 3 OF 7)




DIAGRAM 5-126. TR AND TRT INSTRUCTIONS (SHEET 6 OF 7)





DIAGRAM 5-126. TR AND TRT INSTRUCTION (SHEET 7 OF 7)


Objectives:

1. FA/FB Request sequence is executed whenever a sink word request is generated.
2. FC/FD Request sequence is executed whenever a source request or TWC/TWD (TRT instruction only) request is generated.
3. Cycle Control sequence is executed each time FXOS is stepped.
4. SDB Available sequence is used to determine which SDB is available for receiving data from the VFL area.
5. VFL Reset sequence is executed to reset various VFL control triggers.
6. Block VFL sequence prohibits VFL operations when certain conditions exist.


Cycle Control




FA/FB Request




FC/FD Request



Block VFL



SDB Available



VFL Reset




DIAGRAM 5-127. VFL CONTROLS

Objectives:

1. As each Operation is decoded from the op stack, a sequence of conditions must be checked to see if the operation will proceed or be blocked.
2. If no interfering conditions exist, the operation can proceed with decoding and processing.
3. If any block condition exists, the block op trigger is turned on and the operation must wait until the block condition is cleared before proceeding.





DIAGRAM 5-128. BLOCK OPERATION

1. A pseudo op in the FXOS can be cancelled by resetting the corresponding FXOS full bit.
2. When an operation is cancelled, all circuits set up for that operation must be restored or reset.
3. Signals are sent to I unit that all FXB's and GPR's reserved for the cancelled operation will no longer be needed by that operation.
4. FXOS steps to decode the next pseudo-op.






DIAGRAM 5-129. CANCELLED OPERATION PROCESSING



* Special RR Format

Objectives:

1. Timer operation fetches a timer count word from storage location 80, decrements the count by a specified amount and stores the count word back in the same location.
2. Timer operations are issued to the fixed area at a rate of 60 per second (line frequency).
3. When the decremented count becomes negative (has passed through zero) a timer interrupt occurs to signal the program that a particular period of time has passed.

Notes:
1. Decrement Value




DIAGRAM 5-130. TIMER OPERATION

FLIU		Decode	Data 1	Data 2				
Ops					CDB Cycle			
FAU	RR	Decode	Select Data 1	Data 2	Execute 1	Execute 2	CDB Cycle	
Ops	RX	Decode	Select	Execute 1	Execute 2	CDB Cycle		
FMDU	RR	Decode	Select Data 1	Data 2	*Possible Normalize	*Normalize	Execute Cycles (3-11)	CDB Cycle
Ops	RX	Decode	Select	*Normalize	*Normalize	Execute Cycles (3-11)	CDB Cycle	

*A normalize cycle occurs only for an operand that is set into a reservation station unnormalized. Execute cycles follow the select or Data 2 cycle when both operands arrive normalized.

Simplified Instruction Sequencing.




DIAGRAM 5-200. FLOATING POINT OPERATIONS

Objectives:

1. Controls ingating, storing and outgating of op codes from the I-Box for use by the arithmetic units.
2. Signals the I-Box to deliver more ops to replace those which have been processed.




DIAGRAM 5-201. FLOS CONTROLS




DIAGRAM 5-202. FLOS OP DECODE - GO GENERATION






DIAGRAM 5-203. FLOS R1 AND R2 DECODE





DIAGRAM 5-204. FLR PRECISION MATCH




DIAGRAM 5-205. FLR AVAILABILITY





Diagram 5-209

E

B







DIAGRAM 5-207. FLBB PRIORITY AND FLBB OUTGATING (SHEET 2 OF 2)



Diagrams 5-210, 211, 212

Diagram 5-213




DIAGRAM 5-209. RESERVATION STATION ININGATING

RS = Reservation Station

DIAGRAM 5-208, 209




DIAGRAM 5-210. FAU EXECUTION - FRACTION AND EXPONENT





DIAGRAM 5-211. FAU SIGN CONTROL

Diagram 5-208, 209






DIAGRAM 5-213. FMDU UNIT FIRST SELECTION

Diagram 5-213




DIAGRAM 5-214. FMDU NORMALIZE CONTROL






DIAGRAM 5-215. MULTIPLY EXECUTION (SHEET 1 OF 2)



B. Multiply Sequencing and Outgate Controls



Note: The timing shown is approximate. For each signal line, the originating clock timing is indicated; however, because of inherent circuit delays a given signal may occur several nanoseconds later.

DIAGRAM 5-215. MULTIPLY EXECUTION (SHEET 2 OF 2)




DIAGRAM 5-218. FMDU EXPONENT EXECUTION







DIAGRAM 5-220. OUTGATES TO CDB (SHEET 1 OF 2)

CDB Req Blocked by Compare Op





Exponent Error Checks




DIAGRAM 5-221. MULTIPLY/DIVIDE ERROR CHECKING





DIAGRAM 5-222. FLP M/D RESIDUE CHECKING (SHEET 1 OF 3)



- Note 1: Resid forced to zero for \overline{Gt} .
- Note 2: Div by 0 forces resid 2 into m'cand latch.
- Note 3: Error = $0\overline{1}\overline{2} + 01\overline{2} + 01 + 02 + 12$
- Note 4: Error = $A\overline{B} + \overline{A}B$.
- Note 5: All outputs + except where noted.
- Note 6: Resid forced to zero for \overline{Gt} .
- Note 7: Gate to input tree residue latches can be suppressed by error inject lines to force m'plier and m'cand hardware errors.

DIAGRAM 5-222. FLP M/D RESIDUE CHECKING (SHEET 2 OF 3)




DIAGRAM 5-222. FLP M/D RESIDUE CHECKING (SHEET 3 OF 3)

- Add (FLA) 5-210
- Add Halfword Operation (FXA) 5-100
- Add Logical Operation (FXA) 5-100
- Add Operation (FXA) 5-100
- AND Operation
 - FXP 5-105
 - VFL 5-120
 - SI 5-113
- AOC Invalid Address (I Unit) 5-4
- Array Protect Tag Turn Off 5-2
- Array Word Outgate 5-3
- Availability, FLR 5-205
- Basic Interlock Check (I Unit) 5-7
- Block Operation (FXA) 5-128
- Branch and Link Sequence 5-14
- Branch On Condition Sequence 5-11
- Branch On Count Sequence 5-12
- Branch On Index Sequence 5-13
- Cancelled Operation Processing (FXA) 5-129
- CDB, Outgates to 5-220
- CDB Request 4-220
- Checking, Residue (FLP M/D) 5-222
- Compare (FLA) 5-210
- Compare Halfword Operation (FXA) 5-103
- Compare Logical Operations
 - EXP 5-103
 - VFL 5-121
 - SI 5-114
- Compare Operations (FXA) 5-103
- Condition Code, FAU and ZET 5-212
- Condition Mode Controls (I Unit) 5-6
- Controls (VFL) 5-127
- Convert to Binary Operation (FXA) 5-108
- Convert to Decimal Operation (FXA) 5-109
- Convert Sequence (I Unit) 5-25
- Decode Branch on Condition 5-11
 - Branch on Count 5-12
 - Branch on Index 5-13
 - Cycle State 0 (I Unit) 5-7
 - FLOS-Op 5-202
 - R1 and R2 (FLOS) 5-203
- Diagnose Sequence (I Unit) 5-21
- Divide Operations (FXA) 5-102
- Edit and Mark
 - Operation (VFL) 5-125
 - Sequence (I Unit) 5-32
- Edit
 - Operation (VFL) 5-125
 - Sequence (I Unit) 5-32
- Error Checks
 - FLA Multiply/Divide 5-221
 - FMDU Fraction 5-221
 - FMDU Exponent 5-221
- Execute Sequence (I Unit) 5-15
- Exclusive OR Operation
 - FXP 5-105
 - VFL 5-120
 - SI 5-113
- Execution, FAU 5-210
- Execution, Multiply (FLA) 5-215
- Exponent Error Checks (FMDU) 5-221
- Exponent Execution (FMDU) 5-218
- FAU
 - Condition Code Control 5-212
 - Execution 5-210
 - Sign Control 5-211
- Fetch Protect Interrupt (I Unit) 5-3
- Fixed Point Decode Sequence (I Unit) 5-9
- Fixed Point Full Word Issue Sequence (I Unit) 5-9
- Fixed Point Halfword Issue Sequence (I Unit) 5-10
- FLBB Priority 5-207
- FLB Outgating 5-207
- Floating Point
 - Add 5-210
 - Compare 5-210
 - Halve 5-210
 - Load and Test 5-212
 - Load Complement 5-210
 - Load Negative 5-210
 - Load Positive 5-210
 - Multiply 5-215
 - Store 5-209
 - Subtract 5-210
 - Issue Sequence (I Unit) 5-8
- FLOS
 - Controls 5-201
 - Go Generation 5-202
 - Op Decode 5-202
 - R1 and R2 Decode 5-203
- FLP M/D Residue Checking 5-222
- FLR
 - Availability 5-205
 - Outgating 5-206
 - Precision Match 5-204
- FMDU
 - Exponent Execution 5-218
 - Normalize Control 5-214
 - Unit First Selection 5-213
- Fraction Error Checks (FMDU) 5-221
- Full Word Issue Sequence, Fixed Point (I Unit) 5-9
- Generate Go (FLA) 5-202
- Havle (FLA) 5-210
- Ingating, FLA Reservation Stations 5-209
- Insert Character
 - Issue Sequence (I Unit) 5-10
 - Operation (FXA) 5-107
 - Sequence (I Unit) 5-22
- Insert Storage Key
 - Operation (FXA) 5-107
 - Sequence (I Unit) 5-19
- Instruction Fetch (I Unit) 5-1
- Instruction Fetch Return (I Unit) 5-2
- Interrupt Sequencing (I Unit) 5-34
- Interrupt Signals (I Unit) 5-33
- I/O Sequence (I Unit) 5-27
- Issue Sequence
 - Fixed Point Full Word (I Unit) 5-9
 - Fixed Point Halfword (I Unit) 5-10
 - Insert Character (I Unit) 5-10
 - Store Character (I Unit) 5-10
- Load
 - Positive 5-210
 - Negative 5-210
 - Complement 5-210
- Load Address Sequence (I Unit) 5-23
- Load and Test (FLA) 5-212
- Load and Test Operation (FXA) 5-104
- Load Complement Operation (FXA) 5-104
- Load Halfword Operation (FXA) 5-104
- Load Multiple Operation (FXA) 5-110 (sheets 1 and 2)
- Load Multiple Sequence (I Unit) 5-28
- Load Negative Operation (FXA) 5-104
- Load Operations (FXA) 5-104
- Load Positive Operation (FXA) 5-104
- Load PSW Sequence (I Unit) 5-16
- MOP Definitions (I Unit) 5-35
- Move Character Operation (VFL) 5-122
- Move Numerics Operation (VFL) 5-120
- Move Operation (SI) 5-115
- Move With Offset Operation (VFL) 5-123
- Move Zones Operation (VFL) 5-120
- Multiply/Divide Error Checking (FLA) 5-221
- Multiply Execution (FLA) 5-215
- Multiply (FLA) 5-215
- Multiply Halfword Operation (FXA) 5-101
- Multiply Operations (FXA) 5-101
- Multiply Sequencing (FLA) 4-215
- Normalize Control (FMDU) 5-214
- NOXCM Sequence (I Unit) 5-30
- Op Register Ingate Controls (I Unit) 5-2
- OR Operation
 - FXP 5-105

VFL 5-120
SI 5-113
Outgates to CDB (FLA) 5-220
Outgating, FLB 5-207
Outgating, FLR 5-206

Pack Operation (VFL) 5-124
Pipeline Ready (I Unit) 5-6
Pipeline 2 and 3 Control 5-6
Precision Match, FLR 5-204
Priority, FLB's 5-207
PUMO Sequence (I Unit) 5-31

Read Direct

Operation (FXA) 5-118
Sequence (I Unit) 5-20
Reservation Station Ingating (FLA) 5-209
Residue Checking, FLP M/D 5-22
R1 and R2 Decode (FLOS) 5-203

Select, FLA Unit 5-208

Set Program Mask Sequence (I Unit) 5-17
Set Storage Key Sequence (I Unit) 5-19
Set System Mask

Operation (FXA) 5-117
Sequence (I Unit) 5-18

Shift

Operations (FXA) 5-112
Sequence (I Unit) 5-24

Sign Control, FAU 5-211

State 0 Decode Cycle (I Unit) 5-7

Step AOC (I Unit) 5-2

Store Character

Operation (FXA) 5-106
Issue Sequence (I Unit) 5-10
Sequence (I Unit) 5-22

Store (FLA) 5-209

Store Halfword Operation (FXA) 5-106

Store Into Array Interlock (I Unit) 5-5

Store Multiple

Operation (FXA) 5-111

Sequence (I Unit) 5-28

Store Operation (FXA) 5-106

Subtract (FLA) 5-210

Subtract Halfword Operation (FXA) 5-100

Subtract Logical Operation (FXA) 5-100

Subtract Operation (FXA) 5-100

Supervisor Call Sequence (I Unit) 5-17

Test and Set

Operation (FXA) 5-116

Sequence (I Unit) 5-22

Test Under Mask Operation (FXA) 5-114

Timer Operation (FXA) 5-130

Timer Update Sequence (I Unit) 5-26

Translate and Test

Operation (FXA) 5-126

Sequence (I Unit) 5-29

Translate

Operation (FXA) 5-126

Sequence (I Unit) 5-29

Unit First Selection (FMDU) 5-213

Unit Selection (FLA) 5-208

Unpack Operation (VFL) 5-214

Valid Trigger Turn Off (I Array) 5-4

VFL Controls 5-127

Write Direct

Operation (FXA) 5-119

Sequence (I Unit) 5-20

Zet Condition Code Control (FLA) 5-212

COMMENT SHEET

PROCESSING UNIT — VOLUME 4 — I, FXP, FLP OPERATIONS

FIELD ENGINEERING MAINTENANCE DIAGRAMS, FORM Y22-6674-0

FROM

NAME _____ OFFICE/DEPT NO. _____

CITY/STATE _____ DATE _____

To make this manual more useful to you, we want your comments: what additional information should be included in the manual; what description or figure could be clarified; what subject requires more explanation; what presentation is particularly helpful to you; and so forth.

CUT ALONG LINE

How do you rate this manual: Excellent _____ Good _____ Fair _____ Poor _____

Suggestions from IBM Employees giving specific solutions intended for award considerations should be submitted through the IBM Suggestion Plan.

NO POSTAGE NECESSARY IF MAILED IN U.S.A.

FOLD ON TWO LINES (LOCATED ON REVERSE SIDE), STAPLE AND MAIL

COMMENT SHEET

PROCESSING UNIT — VOLUME 4 — I, FXP, FLP OPERATIONS

FIELD ENGINEERING MAINTENANCE DIAGRAMS, FORM Y22-6674-0

FROM

NAME _____ OFFICE/DEPT NO. _____

CITY/STATE _____ DATE _____

To make this manual more useful to you, we want your comments: what additional information should be included in the manual; what description or figure could be clarified; what subject requires more explanation; what presentation is particularly helpful to you; and so forth.

CUT ALONG LINE

How do you rate this manual: Excellent _____ Good _____ Fair _____ Poor _____

Suggestions from IBM Employees giving specific solutions intended for award considerations should be submitted through the IBM Suggestion Plan.

NO POSTAGE NECESSARY IF MAILED IN U.S.A.

FOLD ON TWO LINES (LOCATED ON REVERSE SIDE), STAPLE AND MAIL

fold

fold


FIRST CLASS
PERMIT NO. 419
POUGHKEEPSIE, N.Y.

BUSINESS REPLY MAIL
NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY . . .

IBM CORPORATION
P.O. BOX 390
POUGHKEEPSIE, N.Y. 12602

ATTENTION: FE MANUALS, DEPT. B95



fold

fold

IBM

International Business Machines Corporation
Field Engineering Division
112 East Post Road, White Plains, N.Y. 10601

fold

fold

FIRST CLASS
PERMIT NO. 419
POUGHKEEPSIE, N.Y.

BUSINESS REPLY MAIL
NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY . . .

IBM CORPORATION
P.O. BOX 390
POUGHKEEPSIE, N.Y. 12602

ATTENTION: FE MANUALS, DEPT. B95



fold

fold

IBM

International Business Machines Corporation
Field Engineering Division
112 East Post Road, White Plains, N.Y. 10601

FE
System
Maintenance
Library

System

cut here

Y22-6674-0

Printed in U.S.A. Y22-6674-0

IBM

International Business Machines Corporation
Field Engineering Division
112 East Post Road, White Plains, N. Y. 10601