



 **TEXAS
INSTRUMENTS**

Low-Voltage Logic

LV, LVC, LVT, LVTZ, ALVC, CBT, and GTL Families

Data Book

Data Book

Low-Voltage Logic

1994

1994

Advanced System Logic Products

General Information	1
LVT Octals	2
LVTZ Octals: Power-Up, 3-State	3
LVT Widebus™	4
LVT JTAG/IEEE 1149.1	5
GTL Transceivers and Backplane Drivers	6
LVC MSI and Octals	7
LVC Widebus™	8
ALVC Widebus™	9
LV MSI and Octals	10
CBT Bus Switches and 5-V/3-V Translators	11
Application Notes	12
Characterization Information	13
Mechanical Data	14



Low-Voltage Logic Data Book



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

INTRODUCTION

The 3.3-V era has arrived! The combination of continuous advancement in semiconductor wafer fabrication technologies and the proliferation of battery-powered computing devices has changed the system design methodologies of the past, and indeed our entire industry. This new era will bring an entirely new set of possibilities for computing and hand-held instruments. Products that will run faster, consume less power, and use fewer total system components than ever before. Products that will be smaller and lighter, yet maintain interface compatibility with existing industry standard bus architectures. Products that will in turn bring on the next era in the computer industry.

Welcome to the 1994 Texas Instruments Low-Voltage Logic Data Book. A single family of 3.3-V logic products could not possibly cover the diverse needs of all of the end equipment segments. Products ranging from hand-held point-of-sale terminals, notebook and laptop personal computers, low-power environmentally conscious desktop computers and peripherals, and high-performance RISC and CISC workstation platforms will all share the need for low-voltage technology, but will each have radically different price, performance, and feature requirements for the logic they will employ. As a response to these diverse needs, Texas Instruments has developed four independent logic families:

- Low-Voltage HCMOS (LV)
- Low-Voltage CMOS (LVC)
- Low-Voltage Technology (LVT)
- Advanced Low-Voltage CMOS (ALVC)

These products span four generations of CMOS and BiCMOS process technologies and years of fine-pitch packaging and innovative circuit developments to deliver a set of products for each of these end-equipment segments. In addition to popular octal and Widebus™ bus-interface circuits, two of the families also include SSI and MSI logic functions to help streamline design and facilitate time to market. Voltage translators are also provided to bridge the gap between the 5-V and 3.3-V worlds as well as the CBT family of ultra high-speed bus switches which can be easily adapted to these mixed 3.3-V/5-V environments. Designers of high-speed backplane applications will have great interest in the GTL family of transceivers.

Some of the information in this data book is in product preview form. For more information on these products including availability dates, pricing, and final timing specifications, please contact your local Texas Instruments field sales representative, authorized distributor, or call our Advanced Logic hotline at (214) 997-5202.

We hope you will agree that Texas Instruments has developed the most complete line of low-voltage logic products in the industry. We also hope that these products will meet your system and design needs.

PRODUCT STAGE STATEMENTS

Product stage statements are used on Texas Instruments data sheets to indicate the development stage(s) of the product(s) specified in the data sheets.

If all products specified in a data sheet are at the same development stage, the appropriate statement from the following list is placed in the lower left corner of the first page of the data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

If not all products specified in a data sheet are at the **PRODUCTION DATA** stage, then the first statement below is placed in the lower left corner of the first page of the data sheet. Subsequent pages of the data sheet containing **PRODUCT PREVIEW** information or **ADVANCE INFORMATION** are then marked in the lower left-hand corner with the appropriate statement given below:

UNLESS OTHERWISE NOTED this document contains **PRODUCTION DATA** information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

EPIC, EPIC-II, EPIC-IIB, EPIC-III, OEC, SCOPE, UBT, Widebus, Widebus+, and Shrink Widebus are trademarks of Texas Instruments Incorporated.

General Information	1
LVT Octals	2
LVTZ Octals: Power-Up, 3-State	3
LVT Widebus™	4
LVT JTAG/IEEE 1149.1	5
GTL Transceivers and Backplane Drivers	6
LVC MSI and Octals	7
LVC Widebus™	8
ALVC Widebus™	9
LV MSI and Octals	10
CBT Bus Switches and 5-V/3-V Translators	11
Application Notes	12
Characterization Information	13
Mechanical Data	14

Contents

	Page
Alphanumeric Index	1-3
Glossary	1-5
Explanation of Function Tables	1-8
D Flip-Flop and Latch Signal Conventions	1-10
Thermal Information	1-11
Functional Index	1-13
Parameter Measurement Information	1-39

DEVICE	PAGE	DEVICE	PAGE
Advanced Low-Voltage CMOS (ALVC)		SN74LV74	10-31
SN74ALVC16240	9-3	SN74LV138	10-35
SN74ALVC16244	9-7	SN74LV164	10-39
SN74ALVC16245	9-11	SN74LV174	10-45
SN74ALVC16260	9-21	SN74LV240	10-49
SN74ALVC16269	9-27	SN74LV244	10-53
SN74ALVC16270	9-31	SN74LV245	10-57
SN74ALVC16271	9-35	SN74LV273	10-61
SN74ALVC16272	9-39	SN74LV373	10-65
SN74ALVC16373	9-45	SN74LV374	10-69
SN74ALVC16374	9-49	SN74LV573	10-73
SN74ALVC16500	9-53	SN74LV574	10-77
SN74ALVC16501	9-59		
SN74ALVC16543	9-65	Low-Voltage CMOS (LVC)	
SN74ALVC16600	9-71	SN74LVC00	7-3
SN74ALVC16601	9-75	SN74LVC02	7-5
SN74ALVC16646	9-85	SN74LVC04	7-7
SN74ALVC16652	9-91	SN74LVCU04	7-11
SN74ALVC16721	9-99	SN74LVC08	7-13
SN74ALVC16820	9-103	SN74LVC10	7-15
SN74ALVC16821	9-107	SN74LVC14	7-17
SN74ALVC16823	9-113	SN74LVC32	7-19
SN74ALVC16825	9-119	SN74LVC74	7-21
SN74ALVC16827	9-123	SN74LVC86	7-25
SN74ALVC16828	9-127	SN74LVC112	7-29
SN74ALVC16841	9-131	SN74LVC125	7-33
SN74ALVC16843	9-135	SN74LVC126	7-37
SN74ALVC16952	9-139	SN74LVC137	7-41
SN74ALVC162601	9-79	SN74LVC138	7-45
SN74ALVC164245	9-15	SN74LVC139	7-49
		SN74LVC157	7-53
Crossbar Technology (CBT)		SN74LVC158	7-57
SN74CBT3244	11-3	SN74LVC240	7-61
SN74CBT3245	11-7	SN74LVC241	7-65
SN74CBT3383	11-11	SN74LVC244	7-69
SN74CBT3384	11-15	SN74LVC245	7-73
SN74CBT6800	11-19	SN74LVC257	7-81
SN74CBT16209	11-23	SN74LVC258	7-85
SN74CBT16212	11-27	SN74LVC373	7-89
SN74CBT16214	11-31	SN74LVC374	7-93
		SN74LVC540	7-97
Gunning Transceiver Logic (GTL)		SN74LVC541	7-101
SN74GTL16611	6-3	SN74LVC543	7-105
SN74GTL16615	6-9	SN74LVC544	7-111
SN74GTL16921	6-15	SN74LVC573	7-115
		SN74LVC574	7-119
Low-Voltage HCMOS (LV)		SN74LVC646	7-123
SN74LV00	10-3	SN74LVC652	7-129
SN74LV02	10-7	SN74LVC821	7-135
SN74LV04	10-11	SN74LVC823	7-139
SN74LVU04	10-15	SN74LVC827	7-143
SN74LV08	10-19		
SN74LV14	10-23		
SN74LV32	10-27		

ALPHANUMERIC INDEX

DEVICE	PAGE	DEVICE	PAGE
LVC (continued)			
SN74LVC828	7-147	SN54LVT646	2-89
SN74LVC841	7-151	SN54LVT652	2-77
SN74LVC843	7-155	SN54LVT2952	2-85
SN74LVC861	7-159	SN54LVT16244A	4-9
SN74LVC863	7-163	SN54LVT16245A	4-21
SN74LVC2952	7-167	SN54LVT16373	4-31
SN74LVC4245	7-75	SN54LVT16374	4-41
SN74LVC16240	8-3	SN54LVT16500	4-51
SN74LVC16241	8-7	SN54LVT16501	4-59
SN74LVC16244	8-11	SN54LVT16543	4-67
SN74LVC16245	8-15	SN54LVT16646	4-73
SN74LVC16373	8-19	SN54LVT16652	4-81
SN74LVC16374	8-23	SN54LVT16835	4-89
SN74LVC16540	8-27	SN54LVT16952	4-95
SN74LVC16541	8-31	SN54LVT18245	5-5
SN74LVC16543	8-35	SN54LVT18502	5-13
SN74LVC16544	8-41	SN54LVT18504	5-27
SN74LVC16646	8-47	SN54LVT18640	5-41
SN74LVC16652	8-53	SN54LVT18646	5-49
SN74LVC16952	8-59	SN54LVT18652	5-63
Low-Voltage Technology (LVT, LVTZ)			
SN54LVT125	2-3	SN54LVT162240	4-3
SN54LVT240	2-9	SN54LVT162244	4-15
SN54LVT241	2-15	SN54LVT162245	4-27
SN54LVT243	2-19	SN54LVT162373	4-37
SN54LVT244	2-23	SN54LVT162374	4-47
SN54LVT244A	2-29	SN54LVT182502	5-13
SN54LVT245	2-35	SN54LVT182504	5-27
SN54LVT245A	2-39	SN54LVT182646	5-49
SN54LVT273	2-45	SN54LVT182652	5-63
SN54LVT543	2-51	SN54LVTZ240	3-3
SN54LVT573	2-57	SN54LVTZ244	3-9
SN54LVT574	2-63	SN54LVTZ245	3-15



INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

operating conditions and characteristics (in sequence by letter symbols)

C_i	Input capacitance The internal capacitance at an input of the device
C_o	Output capacitance The internal capacitance at an output of the device
C_{pd}	Power dissipation capacitance Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages): $P_D = C_{pd} V_{CC}^2 f + I_{CC} V_{CC}$.
f_{max}	Maximum clock frequency The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.
I_{CC}	Supply current The current into* the V _{CC} supply terminal of an integrated circuit
ΔI_{CC}	Supply current change The increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V _{CC} .
I_{CEX}	Output high leakage current The maximum leakage current into the collector of the pulldown output transistor when the output is high and the output forcing condition V _O = 5.5 V.
I_{I(hold)}	Input hold current Input current that holds the input at the previous state when the driving device goes to a high-impedance state.
I_{IH}	High-level input current The current into* an input when a high-level voltage is applied to that input.
I_{IL}	Low-level input current The current into* an input when a low-level voltage is applied to that input.
I_{off}	Input/output power-off leakage current The maximum leakage current into/out of the input/output transistors when forcing the input/output to 4.5 V and V _{CC} = 0 V
I_{OH}	High-level output current The current into* an output with input conditions applied that, according to the product specification, will establish a high level at the output.
I_{OL}	Low-level output current The current into* an output with input conditions applied that, according to the product specification, will establish a low level at the output.

*Current out of a terminal is given as a negative value.

GLOSSARY

SYMBOLS, TERMS, AND DEFINITIONS



I_{OZPU/PD}	Off-state (high-impedance-state) output current (of a 3-state output) The current flowing into* an output having 3-state capability with input conditions established that, according to the product specification, will establish the high-impedance state at the output.
t_a	Access time The time interval between the application of a specified input pulse and the availability of valid signals at an output
t_c	Clock cycle time Clock cycle time is $1/f_{max}$.
t_{dis}	Disable time (of a 3-state or open-collector output) The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from either of the defined active levels (high or low) to a high-impedance (off) state. NOTE: For 3-state outputs, $t_{dis} = t_{PHZ}$ or t_{PLZ} . Open-collector outputs will change only if they are low at the time of disabling, so $t_{dis} = t_{PLH}$.
t_{en}	Enable time (of a 3-state or open-collector output) The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from a high-impedance (off) state to either of the defined active levels (high or low). NOTE: In the case of memories, this is the access time from an enable input (e.g., \overline{OE}). For 3-state outputs, $t_{en} = t_{PZH}$ or t_{PZL} . Open-collector outputs will change only if they are responding to data that would cause the output to go low, so $t_{en} = t_{PHL}$.
t_h	Hold time The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal. NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is to be expected. 2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is to be expected.
t_{pd}	Propagation delay time The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level ($t_{pd} = t_{PHL}$ or t_{PLH})
t_{PHL}	Propagation delay time, high-to-low level output The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level
t_{PHZ}	Disable time (of a 3-state output) from high level The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined high level to the high-impedance (off) state
t_{PLH}	Propagation delay time, low-to-high level output The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level

*Current out of a terminal is given as a negative value.



t_{PLZ}	Disable time (of a 3-state output) from low level The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined low level to the high-impedance (off) state
t_{PZH}	Enable time (of a 3-state output) to high level The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the high-impedance (off) state to the defined high level
t_{PZL}	Enable time (of a 3-state output) to low level The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the high-impedance (off) state to the defined low level
t_{su}	Setup time The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal. NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed. 2. The setup time may have a negative value, in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.
t_w	Pulse duration (width) The time interval between specified reference points on the leading and trailing edges of the pulse waveform
V_{IH}	High-level input voltage An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables. NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is to be expected.
V_{IL}	Low-level input voltage An input voltage within the less positive (more negative) of the two ranges of values used to represent the binary variables. NOTE: A maximum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is to be expected.
V_{OH}	High-level output voltage The voltage at an output terminal with input conditions applied that, according to product specification, will establish a high level at the output.
V_{OL}	Low-level output voltage The voltage at an output terminal with input conditions applied that, according to product specification, will establish a low level at the output.
V_{IT+}	Positive-going input threshold level The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V _{IT-} .
V_{IT-}	Negative-going input threshold level The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V _{IT+} .

EXPLANATION OF FUNCTION TABLES

The following symbols are used in function tables on TI data sheets:

H	=	high level (steady state)
L	=	low level (steady state)
↑	=	transition from low to high level
↓	=	transition from high to low level
→	=	value/level or resulting value/level is routed to indicated destination
↶	=	value/level is re-entered
X	=	irrelevant (any input, including transitions)
Z	=	off (high-impedance) state of a 3-state output
a . . . h	=	the level of steady-state inputs A through H respectively
Q_0	=	level of Q before the indicated steady-state input conditions were established
\bar{Q}_0	=	complement of Q_0 or level of \bar{Q} before the indicated steady-state input conditions were established
Q_n	=	level of Q before the most recent active transition indicated by ↓ or ↑
	=	one high-level pulse
	=	one low-level pulse
Toggle	=	each output changes to the complement of its previous level on each active transition indicated by ↓ or ↑

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with ↑ and/or ↓, this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q_0 , or \bar{Q}_0), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse,  or , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

EXPLANATION OF FUNCTION TABLES

Among the most complex function tables are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register, e.g., type SN74194.

INPUTS				OUTPUTS									
CLEAR	MODE		CLOCK	SERIAL		PARALLEL							
	S1	S0		LEFT	RIGHT	A	B	C	D				
L	X	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
H	H	H	↑	X	X	a	b	c	d	a	b	c	d
H	L	H	↑	X	H	H	H	H	H	H	Q _{An}	Q _{Bn}	Q _{Cn}
H	L	H	↑	X	L	L	L	L	L	L	Q _{An}	Q _{Bn}	Q _{Cn}
H	H	L	↑	H	X	X	X	X	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	H
H	H	L	↑	L	X	X	X	X	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	L
H	L	L	X	X	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.

The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S1 and S0 are both high then, without regard to the serial input, the data entered at A will be at output Q_A, data entered at B will be at Q_B, and so forth, following a low-to-high clock transition.

The fourth and fifth lines represent the loading of high- and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at Q_A is now at Q_B, the previous levels of Q_B and Q_C are now at Q_C and Q_D, respectively, and the data previously at Q_D is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is low and S0 is high and the levels at inputs A through D have no effect.

The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at Q_B is now at Q_A, the previous levels of Q_C and Q_D are now at Q_B and Q_C, respectively, and the data previously at Q_A is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is high and S0 is low and the levels at inputs A through D have no effect.

The last line shows that as long as both inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.


The function table functional tests do not reflect all possible combinations or sequential modes.

D FLIP-FLOP AND LATCH SIGNAL CONVENTIONS

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop or latch and to draw its logic symbol based on the assumption of true data (D) inputs. Outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called \bar{Q} . An input that causes a Q output to go high or a \bar{Q} output to go low is called preset (PRE). An input that causes a \bar{Q} output to go high or a Q output to go low is called clear (CLR). Bars are used over these pin names (PRE and CLR) if they are active low.

The devices on several data sheets are second-source designs, and the pin name conventions used by the original manufacturers have been retained. That makes it necessary to designate the inputs and outputs of the inverting circuits \bar{D} and \bar{Q} .

In some applications, it may be advantageous to redesignate the data input from D to \bar{D} or vice versa. In that case, all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbols. Arbitrary pin numbers are shown.



The figures show that when Q and \bar{Q} exchange names, the preset and clear pins also exchange names. The polarity indicators (∇) on $\overline{\text{PRE}}$ and $\overline{\text{CLR}}$ remain, as these inputs are still active low, but the presence or absence of the polarity indicator changes at D (or \bar{D}), Q, and \bar{Q} . Pin 5 (Q or \bar{Q}) is still in phase with the data input (D or \bar{D}); their active levels change together.

In digital system design, consideration must be given to thermal management of components. The small size of the small-outline package makes this even more critical. Figure 1 shows the thermal resistance of these packages for various rates of air flow. Figures 2, 3, 4, and 5 are derating curves for the DB package.

The thermal resistances in Figure 1 can be used to approximate typical and maximum virtual junction temperatures for the LVL family. In general, the junction temperature for any device can be calculated using the following equation.

$$T_J = R_{\theta JA} \times P_T + T_A$$

where:

- T_J = virtual junction temperature
- $R_{\theta JA}$ = thermal resistance, junction to free air
- P_T = total power dissipation of the device (see Section 15, package thermal considerations)
- T_A = free-air temperature




Figure 1

THERMAL INFORMATION

DERATING CURVES FOR 210-MIL SHRINK SMALL-OUTLINE PACKAGE (DB)




Figure 2




Figure 3




Figure 4




Figure 5

The following tables outline the logic functions Texas Instruments offers in a variety of technologies. The tables are organized by function type and list all available or planned options of that function. The technology columns identify the appropriate family and a particular data book where more information can be found. The applicable literature number, composed of either seven or eight alphanumeric characters, can be found at the lower right-hand corner on the back cover of each publication.

List of additional Advanced System Logic data books:

ABT Devices†	Advanced BiCMOS Technology	SCBD002A
AC and ACT Devices	Advanced CMOS Logic Data Book	SCAD001C
Advanced Logic Devices	Advanced Logic and Bus-Interface Data Book	SCYD001
ALS and AS Devices†	ALS/AS Logic Data Book	SDAD001B
ATM and SONET Devices†	ATM and SONET Product Information	SDNS023
BCT Devices	BiCMOS Bus-Interface Logic Data Book	SCBD001B
CDC Devices	Clock-Distribution Circuits Data Book	SCAD004
F Devices	F Logic (SN54/74F) Data Book	SDFD001B
FIFO Devices†	High-Performance FIFO Memories Data Book	SCAD003A
HC and HCT Devices	High-Speed CMOS Logic Data Book	SCLD001C
SCOPE™ Devices†	SCOPE™ Product Information	SSYV001
SPICE I/O Models	Advanced Bus Interface SPICE I/O Models	SCBD004
Std TTL, LS, and S Devices	TTL Logic Data Book	SDL001A

† Updated data book planned for this technology.

Contents

	<i>Page</i>
GATES	1-15
Positive-NAND Gates	1-15
Positive-AND Gates	1-15
Positive-OR/NOR Gates	1-16
OR/NOR Gates	1-16
AND-OR Gates	1-16
INVERTING/NONINVERTING BUFFERS	1-17
Hex Inverters/Noninverters	1-17
BUFFERS/DRIVERS AND BUS TRANSCEIVERS	1-18
Buffers/Drivers	1-18
Universal Bus Transceivers (UBT)/Universal Bus Exchangers (UBE)	1-19
Bus Transceivers	1-20
MOS Memory Drivers/Transceivers	1-23

Contents (Continued)

	<i>Page</i>
TESTABILITY BUS-INTERFACE CIRCUITS	1-24
JTAG/IEEE 1149.1 Testability Circuits	1-24
FLIP-FLOPS AND LATCHES	1-25
Flip-Flops	1-25
Latches	1-27
REGISTERS	1-29
Shift Registers	1-29
Register Files	1-29
COUNTERS	1-30
Synchronous Counters – Positive Edge Triggered	1-30
Asynchronous Counters (Ripple Clock) – Negative Edge Triggered	1-30
8-Bit Binary Counters With Registers	1-30
DECODERS, ENCODERS, DATA SELECTORS/MULTIPLEXERS	1-31
Encoders/Data Selectors/Multiplexers	1-31
Decoders/Demultiplexers	1-32
Shifters	1-32
COMPARATORS AND PARITY GENERATORS/CHECKERS	1-33
Comparators	1-33
Address Comparators	1-33
Parity Generators/Checkers	1-33
BUS SWITCHES AND 5-V/3-V VOLTAGE TRANSLATORS	1-34
Crossbar Technology (CBT)	1-34
ARITHMETIC CIRCUITS	1-34
Parallel Binary Adders	1-34
Accumulators, Arithmetic Logic Units, Look-Ahead Carry Generators	1-34
FIFO MEMORIES	1-35
First-In, First-Out Memories (FIFOs)	1-35
CLOCK-DISTRIBUTION CIRCUITS	1-37
Clock-Distribution Circuits (CDC)	1-37
ECL TRANSLATORS	1-37
ECL-to-TTL or TTL-to-ECL Translators	1-37

GATES

Positive-NAND Gates

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY										
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LV	LVC
8-Input		'30	✓	✓	✓								
		'11030							✓	✓			
13-Input		'133	✓			✓							
Dual 2-Input		'8003	✓										
Dual 4-Input		'20	✓	✓	✓	✓							
		'40	✓										
		'11020							✓	✓			
Triple 3-Input		'10	✓	✓	✓	✓							+
		'1010	✓										
		'11010							✓	✓			
Quad 2-Input		'00	✓	✓	✓	✓	✓					✓	+
		'11000							✓	✓			
		'37	✓										
	OC	'38	✓		✓								
		'132				✓							
		'11132							✓	✓			
	'1000		✓										
Hex 2-Input		'804	✓	✓									
Quad 2-Input	OC	'01	✓			✓							
		'03	✓			✓							

Positive-AND Gates

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY										
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LV	LVC
Quad 2-Input	OC	'09	✓			✓							
		'7001				✓							
Dual 4-Input		'21	✓	✓	✓	✓							
		'11021							✓	✓			
Triple 3-Input		'11	✓	✓	✓	✓							
		'11011							✓	✓			
Quad 2-Input		'08	✓	✓	✓	✓	✓					✓	+
		'1008		✓									
		'11008							✓	✓			
Hex 2-Input		'808		✓									

✓ Product available in technology indicated

+ New product planned in technology indicated

FUNCTIONAL INDEX

GATES

Positive-OR/NOR Gates

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY											
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LV	LVC	
Triple 3-Input		'4075				✓								
Quad 2-Input		'32	✓	✓	✓	✓	✓						✓	+
		'1032		✓										
		'11032							✓	✓				
		'7032				✓								
Hex 2-Input		'832	✓	✓		✓								
Dual 5-Input		'260			✓									
Triple 3-Input		'27	✓	✓	✓	✓								
		'11027							✓	✓				
Quad 2-Input		'02	✓	✓	✓	✓	✓						✓	+
	OC	'33	✓											
		'7002				✓								
		'11002							✓	✓				
Hex 2-Input		'805	✓	✓		✓								

OR/NOR Gates

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY											
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LV	LVC	
Quad 2-Input Exclusive-OR Gates With Totem-Pole Outputs		'86	✓	✓	✓	✓								+
		'11086							✓	✓				
Quad 2-Input Exclusive-OR Gates	OC	'136	✓											
Quad 2-Input Exclusive-NOR Gates	OD	'266				✓								
		'810	✓											
	OC	'811	✓											

AND-OR Gates

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY											
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT			
Dual 2-Wide 2-Input, 3-Input		'51			✓									

✓ Product available in technology indicated

+ New product planned in technology indicated

INVERTING/NONINVERTING BUFFERS

Hex Inverters/Noninverters

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY										
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LV	LVC
Hex Inverters		'04	✓	✓	✓	✓	✓					✓	+
		'U04				✓						✓	+
		'11004						✓	✓				
	OC	'05	✓			✓							
		'14				✓						✓	+
		'11014						✓	✓				
		'1004	✓	✓									
	'1005	✓											
Hex Noninverters		'11034						✓	✓				
	OC	'35	✓										
		'1034	✓	✓									
	OC	'1035	✓										

✓ Product available in technology indicated
 + New product planned in technology indicated

FUNCTIONAL INDEX

BUFFERS/DRIVERS AND BUS TRANSCEIVERS

Buffers/Drivers

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY														
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LVT	LV	LVC	ALVC		
Quad Buffers/Drivers	3S	'125			✓	✓	✓				✓	✓	✓		+		
		'126			✓	✓					✓	✓			+		
Noninverting Hex Buffers/Drivers	3S	'365				✓											
		'367				✓											
Inverting Hex Buffers/Drivers	3S	'368				✓											
Noninverting Octal Buffers/Drivers	3S	'241	✓	✓	✓	✓	✓				✓	✓				+	
		'11241						✓	✓								
		'25241										+					
		'244	✓	✓	✓	✓	✓				✓	✓		✓		+	
		'244A											✓				
		'11244						✓	✓								
		'1244	✓														
	'25244										✓	+					
	'541	✓		✓	✓	✓					✓	✓				+	
	OC	'757		✓								✓					
'760		✓	✓								✓						
'25760											+						
Inverting Octal Buffers/Drivers	3S	'240	✓	✓	✓	✓	✓				✓	✓	✓	✓		+	
		'11240						✓	✓								
		'1240	✓														
		'25240										✓					
		'466	✓														
	'540	✓			✓	✓					✓	✓				+	
	OC	'756	✓	✓								✓					
'763		✓	✓														
Inverting and Noninverting Octal Buffers/Drivers	3S	'230		✓													
	OC	'762		✓													
Triple 4-Input OR/NOR Drivers		'11802								✓							
Noninverting 10-Bit Buffers/Drivers	3S	'827										✓				✓	
		'11827						✓	✓								
		'29827	✓								✓						
Inverting 10-Bit Buffers/Drivers	3S	'828										+				+	
		'11828						✓	✓								
		'29828	✓								✓						
Noninverting 16-Bit Buffers/Drivers	3S	'16241								✓		✓				+	
		'16244						✓	✓		✓				+	+	
		'16244A											✓				
		'16541								✓		✓					+

✓ Product available in technology indicated
 + New product planned in technology indicated



BUFFERS/DRIVERS AND BUS TRANSCEIVERS

Buffers/Drivers (Continued)

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY													
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LVT	LV	LVC	ALVC	
Inverting 16-Bit Buffers/Drivers	3S	'16240						✓	✓		✓				+	+
		'16540							✓		✓					
Noninverting 18-Bit Buffers/Drivers	3S	'16825							✓		✓					+
Inverting 18-Bit Buffers/Drivers	3S	'16826										+				
Noninverting 20-Bit Buffers/Drivers	3S	'16827							✓		✓					+
Inverting 20-Bit Buffers/Drivers	3S	'16828										+				+
Octal Buffers/Drivers With Input Pullup Resistors		'746	✓													

Universal Bus Transceivers (UBT™)/Universal Bus Exchangers (UBE™)

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY									
			AC	ACT	BCT	ABT	LVT	LV	LVC	ALVC		
Noninverting 18-Bit Universal Bus Transceivers (UBT™)	3S	'16500					✓				+	
		'16500B				✓						
Noninverting 18-Bit Universal Bus Transceivers (UBT™)	3S	'16501				✓	✓			+	+	
		'16600				✓					+	
		'16601				✓						+
Noninverting 36-Bit Universal Bus Transceivers (UBT™)	3S	'32501				✓						
Noninverting 16-Bit Tri-Port Universal Bus Exchangers (UBE™)	3S	'32316				✓						
Noninverting 18-Bit Tri-Port Universal Bus Exchangers (UBE™)	3S	'32318				✓						
18-Bit Universal Bus Transceivers (UBT™) With Series Resistors on B Port	3S	'162500				✓						
		'162501				✓						
		'162600				+						
		'162601				✓						
SCOPE™ 18-Bit Universal Bus Transceivers (UBT™)	3S	'18502				✓	+					
SCOPE™ 20-Bit Universal Bus Transceivers (UBT™)	3S	'18504				✓	+					

✓ Product available in technology indicated

+ New product planned in technology indicated

FUNCTIONAL INDEX

BUFFERS/DRIVERS AND BUS TRANSCEIVERS

Bus Transceivers

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY															
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LVT	LV	LVC	ALVC			
Noninverting Quad Transceivers	3S	'243	✓		✓													
Inverting Quad Transceivers	OC	'758	✓															
	3S	'242			✓													
Noninverting Octal Transceivers	3S	'245	✓	✓	✓	✓	✓				✓	✓		✓		+		
		'245A											✓					
		'1245	✓															
		'11245							✓	✓								
		'25245									✓	✓						
		'645	✓	✓		✓	✓											
	OC	'621	✓		✓													
		'641	✓	✓														
	OC/3S	'639	✓	✓														
	Inverting Octal Transceivers	3S	'620	✓								✓	✓					
'623			✓	✓	✓	✓	✓				✓	✓						
'11623											✓							
'640			✓	✓		✓						✓	✓					
'1640			✓															
OC		'642	✓															
		'25642										✓						
OC/3S		'638	✓	✓														
Noninverting 9-Bit Transceivers	3S	'863										✓					+	
		'29863	✓									✓						
Inverting 9-Bit Transceivers	3S	'29864										✓						
Noninverting 10-Bit Transceivers	3S	'861											+					
		'29861										✓						
Inverting 10-Bit Transceivers	3S	'29862										✓						
Noninverting 16-Bit Transceivers	3S	'16245							✓	✓		✓				+	+	
		'16245A										✓	✓					
		'16623							✓	✓		✓						
Inverting 16-Bit Transceivers	3S	'16640							✓	✓		✓						
		'16620							✓	✓		+						
Noninverting 18-Bit Transceivers	3S	'16863								✓		✓						
Inverting 18-Bit Transceivers	3S	'16864										+						

✓ Product available in technology indicated

+ New product planned in technology indicated



BUFFERS/DRIVERS AND BUS TRANSCEIVERS

Bus Transceivers (Continued)

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY															
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LVT	LV	LVC	ALVC			
Noninverting 20-Bit Transceivers	3S	'16861								✓		+						
Inverting 20-Bit Transceivers	3S	'16862										+						
Noninverting Octal Registered Transceivers	3S	'11470								✓								
		'543			✓					✓	✓	✓			+			
		'11543								✓								
		'646	✓	✓		✓	✓				✓	✓	✓			+		
		'646A											✓					
		'11646							✓	✓								
		'652	✓	✓		✓	✓					✓	✓	✓			+	
		'11652								✓	✓							
		'2952										✓	+	✓				+
	'2952A											✓						
OC/3S	'653	✓																
	'654	✓																
Inverting Octal Registered Transceivers	3S	'544									✓	+				+		
		'11544								✓								
		'648	✓	✓								✓	+					
		'11648									✓							
		'651	✓	✓								✓	✓					
'2953										✓	+							
Noninverting 16-Bit Registered Transceivers	3S	'16470								✓		✓						
		'16543							✓	✓		✓	✓			+	+	
		'16646								✓	✓		✓	✓			+	+
		'16652								✓	✓		✓	+			+	+
		'16952									✓		✓	✓			+	+
Inverting 16-Bit Registered Transceivers	3S	'16471										+						
		'16544								✓		+					+	
		'16648									✓		+					
		'16651									✓		+					
		'16953											+					

✓ Product available in technology indicated
 + New product planned in technology indicated

FUNCTIONAL INDEX

BUFFERS/DRIVERS AND BUS TRANSCEIVERS

Bus Transceivers (Continued)

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY												
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LVT	LV	LVC	ALVC
Noninverting 18-Bit Registered Transceivers	3S	'16472						✓							
		'16474							✓						
		'16500									✓	✓		+	+
		'16501										✓	+		+
		'16600										✓			+
		'16601										✓			
Inverting 18-Bit Registered Transceivers	3S	'16475							✓						
Noninverting 36-Bit Transceivers	3S	'32245										+			
Noninverting 36-Bit Registered Transceivers	3S	'32501										✓			
		'32543										✓			
8-/9-Bit Bus Transceivers With Parity Checkers/ Generators	3S	'657			✓						✓	+			
		'659					✓								
		'833										+			
		'834										+			
		'853										+			
		'854										+			
	3S/OC	'899										✓			
		'29833	✓									✓			
		'29834										✓			
		'29853	✓									✓			
'29854	✓									✓					
Dual 8-/9-Bit Bus Transceivers With Parity Checkers/ Generators	3S	'16833							✓		✓				
		'16657							✓		✓				
		'16853										✓			
Universal Transceivers/Port Controllers	3S	'856		✓											
Noninverting 16-Bit Tri-Port Registered Bus Exchangers	3S	'32316									✓				
Noninverting 18-Bit Tri-Port Registered Bus Exchangers	3S	'32318									✓				

✓ Product available in technology indicated

+ New product planned in technology indicated



BUFFERS/DRIVERS AND BUS TRANSCEIVERS

MOS Memory Drivers/Transceivers

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY															
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LVT	LVC	ALVC				
Octal Transceivers With Series Resistors on Output	3S	'2623		✓														
Octal Buffers/Drivers With Series Resistors on Output	3S	'2240	✓								✓	✓						
		'2241								✓	✓							
		'2244									✓	✓						
		'2541	✓															
Octal Transceivers With Series Resistors on B Port	3S	'2245									✓	+						
Octal Latches With Series Resistors on Output	3S	'2574										+						
10-Bit Buffers/Drivers With Series Resistors	3S	'2827										✓						
		'2828											✓					
11-Bit Buffers/Drivers With Series Resistors	3S	'2410										✓						
		'2411											+					
		'5400												✓				
		'5401													✓			
12-Bit Buffers/Drivers With Series Resistors	3S	'5402												✓				
		'5403													✓			
16-Bit Buffers/Drivers With Series Resistors	3S	'162240													+			
		'162244												✓	+	+	+	
16-Bit Transceivers With Series Resistors	3S	'162245											✓	+	+	+		
18-Bit Universal Bus Transceivers (UBT™) With Series Resistors on B Port	3S	'162500													+			
		'162501													+		+	
		'162600														+		
		'162601													✓			+
12-to-24 Multiplexed D-Type Latches With Series Resistors on B Port	3S	'162260											✓					

✓ Product available in technology indicated
 + New product planned in technology indicated

FUNCTIONAL INDEX

TESTABILITY BUS-INTERFACE CIRCUITS

JTAG/IEEE 1149.1 Testability Circuits

DESCRIPTION	NO. OF BITS	OUTPUT	TYPE	TECHNOLOGY									
				F	HC	HCT	AC	ACT	BCT	ABT	LVT		
Buffers/Drivers	8	3S	'8240A						✓				
			'8244A						✓				
Transceivers	8	3S	'8245							✓			
			'8245A						✓				
	18	3S	'18245							✓	+		
Transparent Latches	8	3S	'8373A						✓				
Flip-Flops	8	3S	'8374A						✓				
Registered Transceivers	8	3S	'8543								✓		
			'8646								✓		
			'8652									✓	
			'8952									✓	
	18	3S	'18502								✓	+	
			'18646								✓		
			'18652									+	
20	3S	'18504								✓	+		
Test Bus Controllers		3S	'8990						✓				
Digital Bus Monitors		3S	'8994						✓				
Scan Path Linkers With Identification Buses	4	3S	'8997						✓				
	8	3S	'8999						✓				

✓ Product available in technology indicated

+ New product planned in technology indicated

FLIP-FLOPS AND LATCHES

Flip-Flops

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY													
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LVT	LV	LVC	ALVC	
Dual J-K Edge Triggered		'73				✓										
		'76				✓										
		'109	✓	✓	✓	✓										
		'11109							✓	✓						
		'112	✓		✓	✓								+		
		'11112							✓	✓						
		'113	✓			✓										
Dual D-Type		'114	✓			✓										
		'74	✓	✓	✓	✓	✓						✓	+		
Dual D-Type With 2-Input NAND/NOR Gates		'11074							✓	✓						
		'7074				✓										
Dual 4-Bit D-Type Edge Triggered	3S	'7075				✓										
		'7076				✓										
		'874	✓	✓												
		'11874									✓					
Quad D-Type		'876	✓	✓												
		'879	✓	✓												
		'173				✓										
Hex D-Type		'175	✓	✓	✓	✓										
		'11175							✓	✓						
		'174	✓	✓	✓	✓								✓		
Octal D-Type True Data	3S	'11174							✓	✓						
		'378			✓	✓										
		'374	✓	✓	✓	✓	✓				✓	✓		+	+	
Octal D-Type True Data With Clear	3S	'11374							✓	✓						
		'574	✓	✓	✓	✓	✓				✓	✓	✓	+	+	
		'273	✓			✓	✓					✓	✓	+		
Octal D-Type True Data With Clock Enable	3S	'11273							✓	✓						
		'575	✓	✓												
		'874	✓	✓												
Octal D-Type True Data With Clear		'377			✓	✓	✓					✓				
		'11377							✓	✓						
Octal D-Type Inverting	3S	'534	✓	✓		✓					✓	✓				
		'11534							✓	✓						
		'564	✓													
		'576	✓	✓												
		'29826									✓					

✓ Product available in technology indicated
 + New product planned in technology indicated

FUNCTIONAL INDEX

FLIP-FLOPS AND LATCHES

Flip-Flops (Continued)

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY															
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LVT	LV	LVC	ALVC			
Octal Dual-Ranked True Data	3S	'4374		✓														
Octal Inverting With Clear	3S	'577	✓															
		'879	✓	✓														
Octal Inverting With Preset	3S	'876	✓	✓														
Octal True Data	3S	'825		✓														
		'11825							✓									
		'29825									✓							
9-Bit True Data	3S	'823		✓								✓				+		
		'29823	✓								✓							
9-Bit Inverting	3S	'824		✓														
		'29824	✓															
10-Bit True Data	3S	'821		✓								✓					+	
		'1821		✓														
		'11821								✓								
		'29821	✓									✓						
10-Bit Inverting	3S	'29822									✓							
16-Bit D-Type True Data With Clock Enable		'16377										+						
16-Bit Noninverting	3S	'16374							✓	✓		✓	✓			+	+	
16-Bit Inverting	3S	'16534										+						
18-Bit Noninverting	3S	'16823								✓		✓					+	
20-Bit Noninverting	3S	'16821								✓		✓					+	

✓ Product available in technology indicated

+ New product planned in technology indicated



FLIP-FLOPS AND LATCHES

Latches

DESCRIPTION	NO. OF BITS	OUTPUT	TYPE	TECHNOLOGY														
				ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LVT	LV	LVC	ALVC		
Bistable	4		'75				✓											
			'375				✓											
D-Type Edge Triggered Inverting and Noninverting	8		'996	✓														
D-Type Transparent Readback Latch, True	8	3S	'990	✓														
	9	3S	'992	✓														
	10	3S	'994	✓														
D-Type Transparent With Clear, True Outputs	8	3S	'666	✓														
D-Type Transparent With Clear, Inverting Outputs	8	3S	'667	✓														
D-Type Transparent True	8	3S	'373	✓	✓	✓	✓	✓				✓	✓			+	+	
			'11373						✓	✓								
			'573	✓	✓	✓	✓	✓			✓	✓	✓	✓		+	+	
	16	3S	'16373							✓	✓		✓	✓			+	+
			'16373A										✓					
32	3S	'32373										+						
D-Type Dual 4-Bit Transparent True	8	3S	'873	✓	✓													
			'11873						✓									
D-Type Transparent Inverting	8	3S	'533	✓	✓							✓	✓					
			'11533						✓	✓								
			'563	✓			✓											
	'580	✓	✓															
16	3S	'16533										+						
Dual 4-Bit Transparent Inverting	8	3S	'880	✓	✓													
2-Input Multiplexed	8	3S	'604				✓											
Addressable	8	2S	'259	✓			✓											
		Q	'4724				✓											

✓ Product available in technology indicated
 + New product planned in technology indicated



FLIP-FLOPS AND LATCHES

Latches (Continued)

DESCRIPTION	NO. OF BITS	OUTPUT	TYPE	TECHNOLOGY															
				ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LVT	LV	LVC	ALVC			
D-Type True Inputs	8	3S	'845	✓															
			'29845	✓															
	9	3S	'843	✓	✓								✓				+		
			'1843		✓														
	10	3S	'29843									✓							
			'841	✓	✓									+				+	
	18	3S	'29841	✓								✓							
			'16843											+				+	
	20	3S	'16841									✓		✓					+
D-Type Inverting Inputs	8	3S	'846	✓															
			'29846									✓							
	9	3S	'29844									✓							
			'842	✓	✓														
10	3S	'29842	✓																
			✓																

✓ Product available in technology indicated
 + New product planned in technology indicated

REGISTERS

Shift Registers

DESCRIPTION	NO. OF BITS	OUTPUT	TYPE	TECHNOLOGY									
				ALS	AS	F	HC	HCT	AC	ACT	BCT	LV	
Parallel In, Parallel Out, Bidirectional	4		'194		✓								
			'11194						✓	✓			
	8		'299	✓		✓							
			'323	✓									
Parallel In, Parallel Out	4		'195		✓								
Serial In, Parallel Out	8		'164	✓			✓					+	
Parallel In, Serial Out	8		'165	✓			✓						
			'166	✓			✓						
Serial In, Parallel Out With Output Latches	8	3S	'594				✓						
			'595				✓						
Parallel Out	10		'11898						✓	✓			
Noninverting	8	3S	'299	✓									
	9	3S	'29823	✓									

Register Files

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY									
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	
Dual 16 Word x 4 Bits	3S	'870	✓									
		'871		✓								

✓ Product available in technology indicated
 + New product planned in technology indicated

FUNCTIONAL INDEX

COUNTERS

Synchronous Counters – Positive Edge Triggered

DESCRIPTION	PARALLEL LOAD	TYPE	TECHNOLOGY							
			ALS	AS	F	HC	HCT	AC	ACT	BCT
4-Bit Decade Up/Down	Sync	'568	✓							
4-Bit Binary	Sync	'161	✓	✓	✓	✓				
		'163	✓	✓	✓	✓				
		'561	✓							
4-Bit Binary Up/Down	Sync	'169	✓	✓	✓					
		'569	✓							
		'8169	✓							
	Async	'191	✓			✓				
		'11191						✓	✓	
		'193	✓			✓				
8-Bit Up/Down	Sync Clear	'869	✓	✓						
	Async Clear	'867	✓	✓						
		'11867								✓
Divide-by-10	Sync	'4017				✓				

Asynchronous Counters (Ripple Clock) – Negative Edge Triggered

DESCRIPTION	PARALLEL LOAD	TYPE	TECHNOLOGY							
			ALS	AS	F	HC	HCT	AC	ACT	BCT
Dual 4-Bit Binary	None	'393				✓				
12-Bit Binary	Sync	'4040				✓				
14-Bit Binary	Sync	'4020				✓				
		'4060				✓				
		'4061				✓				

8-Bit Binary Counters With Registers

DESCRIPTION	PARALLEL LOAD	TYPE	TECHNOLOGY							
			ALS	AS	F	HC	HCT	AC	ACT	BCT
Parallel Register Outputs	3S	'590				✓				
		'11590						✓	✓	
Parallel Register Inputs	3S	'11593						✓	✓	

✓ Product available in technology indicated

+ New product planned in technology indicated



DECODERS, ENCODERS, DATA SELECTORS/MULTIPLEXERS

Encoders/Data Selectors/Multiplexers

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY												
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LV	LVC		
Quad 2-to-1		'157	✓	✓	✓	✓	✓							+	
		'11157							✓	✓					
		'158	✓	✓	✓	✓									
		'11158							✓	✓					
		'298		✓											
	3S		'257	✓	✓	✓	✓	✓							+
			'11257							✓	✓				
		'258	✓	✓	✓	✓									
		'11258								✓					
Dual 4-to-1		'153	✓	✓	✓	✓									
		'11153							✓	✓					
		'352	✓												
	3S		'253	✓	✓	✓	✓								
			'11253							✓	✓				
			'353		✓										
		'11353									✓				
Hex 2-to-1 Universal Multiplexer	3S	'857	✓												
8-to-1		'151	✓	✓	✓	✓									
		'11151							✓	✓					
	3S		'251	✓		✓	✓								
			'11251							✓					
			'354				✓								
16-to-1	3S	'250		✓											
		'850		✓											
		'851		✓											
Full BCD		'147				✓									
Cascadable Octal		'148				✓									

✓ Product available in technology indicated
 + New product planned in technology indicated

FUNCTIONAL INDEX

DECODERS, ENCODERS, DATA SELECTORS/MULTIPLEXERS

Decoders/Demultiplexers

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY											
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LV	LVC	
Dual 2-to-4		'239				✓								
Dual 2-to-4		'139	✓			✓	✓							+
		'11139							✓	✓				
	OC	'156	✓											
3-to-8		'138	✓	✓	✓	✓	✓						✓	+
		'11138							✓	✓				
		'238						✓						
		'11238							✓	✓				
3-to-8 With Address Registers		'131		✓										
		'137	✓				✓							+
3-to-8 With Address Latches		'237				✓								
4-to-10 BCD-to-Decimal		'42				✓								
4-to-16		'154				✓								
4-to-16 With Address Latches		'4514				✓								
		'4515				✓								
Dual 2-to-4 for Battery Backed-Up Memories		'2414										✓		

Shifters

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY											
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT			
4-Bit Shifter	3S	'350			✓									

✓ Product available in technology indicated

+ New product planned in technology indicated

COMPARATORS AND PARITY GENERATORS/CHECKERS

Comparators

INPUT	DESCRIPTION							TYPE	TECHNOLOGY							
	P=Q	P≠Q	P>Q	P>Q	P<Q	OUTPUT	ENABLE		ALS	AS	F	HC	HCT	AC	ACT	BCT
8-Bit With 20-kΩ Pullup	Yes	No	No	No	No	OC	Yes	'518	✓							
	No	Yes	No	No	No	2S	Yes	'520	✓		✓					
	No	Yes	No	No	No	OC	Yes	'522	✓					✓	✓	
	No	Yes	No	Yes	No	2S	No	'682				✓				
8-Bit Standard	Yes	No	No	No	No	OC	Yes	'519	✓							
	No	Yes	No	No	No	2S	Yes	'521	✓		✓					
	No	Yes	No	Yes	No	2S	No	'684				✓				
	No	Yes	No	No	No	2S	Yes	'688	✓			✓				
8-Bit Latched P	No	No	Yes	No	Yes	2S	Yes	'885		✓						
8-Bit Latched P and Q	Yes	No	Yes	No	Yes	L	Yes	'866		✓						

Address Comparators

DESCRIPTION	OUTPUT ENABLE	TYPE	TECHNOLOGY										
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT		
16-Bit to 4-Bit	Yes	'677	✓										
12-Bit to 4-Bit	Yes	'679	✓										

Parity Generators/Checkers

DESCRIPTION	NO. OF BITS	TYPE	TECHNOLOGY										
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT		
Odd/Even	9	'280	✓	✓	✓	✓							
		'11280						✓	✓				
		'286		✓									
		'11286						✓	✓				

✓ Product available in technology indicated
 + New product planned in technology indicated

FUNCTIONAL INDEX

BUS SWITCHES AND 5-V/3-V VOLTAGE TRANSLATORS

Crossbar Technology (CBT)

DESCRIPTION	TYPE	TECHNOLOGY
		CBT
Dual 4-Bit With '244 Pinout	'3244	✓
8-Bit With '245 Pinout	'3245	✓
10-Bit Bus Exchanger	'3383	✓
Dual 5-Bit	'3384	✓
10-Bit With Precharged Outputs for Live Insertion	'6800	+
18-Bit Bus Exchanger	'16209	+
24-Bit Bus Exchanger	'16212	+
12-Bit 3-to-1 Bus Select	'16214	+

ARITHMETIC CIRCUITS

Parallel Binary Adders

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY									
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	
4-Bit		'283			✓	✓						

Accumulators, Arithmetic Logic Units, Look-Ahead Carry Generators

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY									
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	
4-Bit Arithmetic Logic Units: Function Generator		'181		✓								
		'11181								✓		
		'881		✓								
4-Bit Arithmetic Logic Units With Ripple Carry		'382			✓							

✓ Product available in technology indicated

+ New product planned in technology indicated



FIFO MEMORIES

First-In, First-Out Memories (FIFOs)

DESCRIPTION		OUTPUT	TYPE	TECHNOLOGY										
SIZE	TYPE†			LS	S	ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT
16 Words × 4 Bits	U	3S	'232B			✓								
16 Words × 5 Bits	U	3S	'225		✓									
			'229B			✓								
			'233B			✓								
32 Words × 9 Bits	B	3S	'2238			✓								
64 Words × 4 Bits	U	3S	'234			✓								
			'236			✓								
64 Words × 5 Bits	U	3S	'235			✓								
64 Words × 8 Bits	U	3S	'2232A			✓								
64 Words × 9 Bits	U	3S	'2233A			✓								
64 Words × 18 Bits	U, C	3S	'7813									✓		
	U	3S	'7814									✓		
64 Words × 36 Bits	B, C	3S	'3612											✓
			'3614											✓
	U, C	3S	'3611											+
			'3613											
Dual 64 × 1	C	3S	'2226										✓	
			'2227											
Dual 256 × 1	C	3S	'2228											✓
			'2229											
256 Words × 9 Bits	U	3S	'7200										✓	
256 Words × 18 Bits	U, C	3S	'7805											✓
	U	3S	'7806											✓
256 × 36 × 2 Bits	B, C	3S	'3622											+
512 Words × 9 Bits	U	3S	'7201											✓
	U, S	3S	'72211											✓
512 Words × 18 Bits	U, C	3S	'7803											✓
	U	3S	'7804											✓
	B, C	3S	'7819											✓
	B	3S	'7820											✓
512 Words × 32 Bits	B, C	3S	'3638											✓
512 Words × 36 Bits	U, C	3S	'3631											+
	B, C	3S	'3632											✓

† U = Unidirectional

B = Bidirectional

C = Clocked

S = Synchronized

✓ Product available in technology indicated

+ New product planned in technology indicated

FUNCTIONAL INDEX

FIFO MEMORIES

First-In, First-Out Memories (FIFOs) (Continued)

DESCRIPTION		OUTPUT	TYPE	TECHNOLOGY														
SIZE	TYPET			LS	S	ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT				
1K Words × 9 Bits	B	3S	'2235										✓					
			'2236											✓				
	U	3S	'7202										✓					
	U, S	3S	'72221											✓				
1K Words × 18 Bits	U, C	3S	'7801											✓				
			'7811											✓				
			'7881												+			
	U	3S	'7802											✓				
1K Words × 36 Bits	U, C	3S	'3641											+				
1K × 36 × 2 Bits	B, C	3S	'3642												+			
2K Words × 9 Bits	U, C	3S	'7807												✓			
			U	3S	'7203											✓		
				'7808											✓			
	U, S	3S	'72231												✓			
2K Words × 18 Bits	U, C	3S	'7882												+			
2K Words × 36 Bits	U, C	3S	'3651													+		
4K Words × 9 Bits	U	3S	'7204													✓		
	U, S	3S	'72241													✓		
4K Words × 18 Bits	U, C	3S	'7884													+		

† U = Unidirectional

B = Bidirectional

C = Clocked

S = Synchronized

✓ Product available in technology indicated

+ New product planned in technology indicated

CLOCK-DISTRIBUTION CIRCUITS

Clock-Distribution Circuits (CDC)

DESCRIPTION	TYPE	TECHNOLOGY									
		ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	
3.3-V Hex Inverting Clock Drivers/Buffers	'203						✓				
Hex Inverting Clock Drivers/Buffers	'204						✓				
Dual 1-to-4 Clock Drivers/Buffers	'208							✓			
	'209						✓				
Octal Divide-by-2 Clock Drivers (6 inverting, 2 noninverting)	'303		✓								
Octal Divide-by-2 Clock Drivers (8 noninverting)	'305		✓								
Octal Divide-by-2 Clock Drivers (4 inverting, 4 noninverting)	'304		✓								
1-to-6 Clock Drivers	'328										✓
	'328A										+
	'329										✓
	'329A										✓
1-to-6 Clock Drivers With Output Enable	'391										✓
	'392										✓
1-to-8 Clock Drivers	'340										✓
	'341										✓
1-to-8, Divide-by-2 Clock Drivers	'337										✓
	'339										✓
Phase-Locked Loop 1-to-12 Clock Drivers	'582										+
	'586										+
	'2586										+

✓ Product available in technology indicated
 + New product planned in technology indicated


ECL TRANSLATORS

ECL-to-TTL or TTL-to-ECL Translators

DESCRIPTION	LEVEL TRANSLATION	OUTPUT	TYPE
Octal Bus Driver, Inverting	ECL-to-TTL	3S	10KHT5540
	TTL-to-ECL	OE	10KHT5542
Octal Bus Driver, Noninverting	ECL-to-TTL	3S	10KHT5541
	TTL-to-ECL	OE	10KHT5543
			100KT5543
Octal D-Type Latch, True	ECL-to-TTL	3S	10KHT5573
			100KT5573
Octal D-Type Flip-Flop, True	ECL-to-TTL	3S	10KHT5574
			10KHT5578
	TTL-to-ECL	OE	100KT5578




LOAD CIRCUIT AND VOLTAGE WAVEFORMS
FOR LVC, LVT, LVTZ, AND ALVC DEVICES




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS




VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.


PARAMETER MEASUREMENT INFORMATION

LOAD CIRCUIT AND VOLTAGE WAVEFORMS FOR LV MSI AND OCTAL DEVICES




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS PULSE DURATION



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES




VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING


- NOTES:
- C_L includes probe and jig capacitance.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - The outputs are measured one at a time with one transition per measurement.

LOAD CIRCUIT AND VOLTAGE WAVEFORMS
FOR CBT DEVICES




LOAD CIRCUIT FOR OUTPUTS

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	7 V
t_{PHZ}/t_{PZH}	Open



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES




VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES


- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.

PARAMETER MEASUREMENT INFORMATION

LOAD CIRCUIT AND VOLTAGE WAVEFORMS FOR GTL DEVICES




LOAD CIRCUIT FOR A OUTPUTS




LOAD CIRCUIT FOR B OUTPUTS


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION
($V_m = 1.5$ V for A port and 0.8 V for B port)




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
($V_m = 1.5$ V for A port and 0.8 V for B port)



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
(A port to B port)



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
(A port)



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
(B port to A port)

- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.

General Information	1
LVT Octals	2
LVTZ Octals: Power-Up, 3-State	3
LVT Widebus™	4
LVT JTAG/IEEE 1149.1	5
GTL Transceivers and Backplane Drivers	6
LVC MSI and Octals	7
LVC Widebus™	8
ALVC Widebus™	9
LV MSI and Octals	10
CBT Bus Switches and 5-V/3-V Translators	11
Application Notes	12
Characterization Information	13
Mechanical Data	14

LVT OCTALS

Features

- State-of-the-art 0.8- μ EPIC-IIB™ BiCMOS process
- No input-diode clamp to V_{CC}
- Fully compatible (input and output) with 5-V systems
- -32-mA/64-mA drive current
- Low standby current (190 μ A)
- Bus-hold cell on data inputs and I/O pins
- SOIC, EIAJ SSOP, and TSSOP packaging
- TI has established two worldwide alternate sources

Benefits


- Propagation delays as fast as 4 ns maximum for improved performance
- Interfaces directly to industry standard buses and 5-V integrated circuits
- Supports live insertion
- Drives large loads, buses, or memory arrays
- Extends battery life
- Eliminates passive pullup resistors on local buses
- Saves board space and weight; TSSOP compatible with PCMCIA standards
- Standardization that comes from a common product approach

SN54LVT125, SN74LVT125 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS


SCBS133B – MAY 1992 – REVISED FEBRUARY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic DIPs (J)

SN54LVT125 ... J PACKAGE
SN74LVT125 ... D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LVT125 ... FK PACKAGE
(TOP VIEW)



NC \perp No internal connection

description

These bus buffers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT125 features independent line drivers with 3-state outputs. Each output is in the high-impedance state when the associated output-enable (\overline{OE}) input is high.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT125 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT125 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT125 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

Copyright © 1994, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


2-3

SN54LVT125, SN74LVT125

3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS


SCBS133B - MAY 1992 - REVISED FEBRUARY 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, and PW packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT125	96 mA
SN74LVT125	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT125	48 mA
SN74LVT125	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

SN54LVT125, SN74LVT125
3.3-V ABT QUADRUPLE BUS BUFFERS
WITH 3-STATE OUTPUTS

SCBS133B – MAY 1992 – REVISED FEBRUARY 1994

recommended operating conditions (see Note 4)

		SN54LVT125		SN74LVT125		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT125, SN74LVT125
3.3-V ABT QUADRUPLE BUS BUFFERS
WITH 3-STATE OUTPUTS

SCBS133B – MAY 1992 – REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT125		SN74LVT125		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		V	
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V	
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$		2		2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2		V	
		$I_{OL} = 24\text{ mA}$			0.5			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4			
		$I_{OL} = 32\text{ mA}$			0.5			
		$I_{OL} = 48\text{ mA}$			0.55			
I_I	$V_{CC} = 0\text{ or MAX}^\ddagger$, $V_I = 5.5\text{ V}$				10		μA	
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control pins	± 1				
		$V_I = V_{CC}$	Data pins	1				
		$V_I = 0$		-5				
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100		μA	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$		Data inputs	$V_I = 0.8\text{ V}$	75		μA	
				$V_I = 2\text{ V}$	-75			
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$				5		μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$				-5		μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		$I_O = 0$,		Outputs high	0.12	0.19	mA
					Outputs low	4.5	7	
					Outputs disabled	0.12	0.19	
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$				0.3		mA	
C_i	$V_I = 3\text{ V or }0$				4		pF	
C_o	$V_O = 3\text{ V or }0$				8		pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54LVT125, SN74LVT125
3.3-V ABT QUADRUPLE BUS BUFFERS
WITH 3-STATE OUTPUTS

SCBS133B - MAY 1992 - REVISED FEBRUARY 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT125				SN74LVT125				UNIT
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			$V_{CC} = 2.7 \text{ V}$	
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	
t_{PLH}	A	Y	1	4.2		4.7	1	2.7	4	4.5	ns
t_{PHL}			1	4.1		5.1	1	2.9	3.9	4.9	
t_{PZH}	\overline{OE}	Y	1	4.9		6.2	1	3.4	4.7	6	ns
t_{PZL}			1.1	4.9		6.7	1.1	3.4	4.7	6.5	
t_{PHZ}	\overline{OE}	Y	1.8	3.3		5.9	1.8	3.7	5.1	5.7	ns
t_{PLZ}			1.3	4.7		4.2	1.3	2.6	4.5	4	

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

SN54LVT240, SN74LVT240 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS134D – SEPTEMBER 1992 – REVISED FEBRUARY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic DIPs (J)

description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT240 is organized as two 4-bit buffer/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74LVT240 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT240 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT240 is characterized for operation from -40°C to 85°C .

SN54LVT240 . . . J PACKAGE
SN74LVT240 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVT240 . . . FK PACKAGE
(TOP VIEW)




SN54LVT240, SN74LVT240
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS134D – SEPTEMBER 1992 – REVISED FEBRUARY 1994

FUNCTION TABLE
(each buffer)


INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	L
L	L	H
H	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LVT240, SN74LVT240
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS134D – SEPTEMBER 1992 – REVISED FEBRUARY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT240	96 mA
SN74LVT240	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT240	48 mA
SN74LVT240	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		SN54LVT240		SN74LVT240		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

SN54LVT240, SN74LVT240
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS134D – SEPTEMBER 1992 – REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT240		SN74LVT240		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$			-1.2		-1.2	V
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$,	$I_{OH} = -8\text{ mA}$	2.4		2.4			
	$V_{CC} = 3\text{ V}$,	$I_{OH} = -24\text{ mA}$	2					
	$V_{CC} = 3\text{ V}$,	$I_{OH} = -32\text{ mA}$			2			
V_{OL}	$V_{CC} = 2.7\text{ V}$,	$I_{OL} = 100\ \mu\text{A}$			0.2		0.2	V
	$V_{CC} = 2.7\text{ V}$,	$I_{OL} = 24\text{ mA}$			0.5		0.5	
	$V_{CC} = 3\text{ V}$,	$I_{OL} = 16\text{ mA}$			0.4		0.4	
	$V_{CC} = 3\text{ V}$,	$I_{OL} = 32\text{ mA}$			0.5		0.5	
	$V_{CC} = 3\text{ V}$,	$I_{OL} = 48\text{ mA}$			0.55			
	$V_{CC} = 3\text{ V}$,	$I_{OL} = 64\text{ mA}$					0.55	
I_I	$V_{CC} = 0\text{ or MAX}^\ddagger$, $V_I = 5.5\text{ V}$				10		10	μA
	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}\text{ or GND}$	Control pins		± 1		± 1	
	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}$	Data pins		1		1	
	$V_{CC} = 3.6\text{ V}$,	$V_I = 0$			-5		-5	
I_{off}	$V_{CC} = 0$,	$V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					± 100	μA
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A inputs		75		75	μA
		$V_I = 2\text{ V}$			-75		-75	
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$			5		5	μA
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$			-5		-5	μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$	$I_O = 0$,	Outputs high	0.12	0.19	0.12	0.19	mA
			Outputs low	8.6	12	8.6	12	
			Outputs disabled	0.12	0.19	0.12	0.19	
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$				0.2		0.2	mA
C_i	$V_I = 3\text{ V or }0$				4		4	pF
C_o	$V_O = 3\text{ V or }0$				8		8	pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVT240, SN74LVT240
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS134D – SEPTEMBER 1992 – REVISED FEBRUARY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT240				SN74LVT240				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN		MAX
t_{PLH}	A	Y	1	4.2		5.2	1	2.9	4.1		5.2	ns
t_{PHL}			1.3	3.7		4.1	1.3	2.5	3.5		4	
t_{PZH}	\overline{OE}	Y	1.2	4.7		5.7	1.2	3.2	4.6		5.6	ns
t_{PZL}			1.5	4.8		5.9	1.4	3.5	4.7		5.8	
t_{PHZ}	\overline{OE}	Y	2	5.3		5.7	2	3.6	5.2		5.5	ns
t_{PLZ}			1.9	4.6		4.6	1.9	3.2	4.4		4.4	

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT241, SN74LVT241 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS352 – MARCH 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic DIPs (J)

description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT241 is organized as two 4-bit line drivers with separate output-enable ($\overline{1OE}$, $2OE$) inputs. When $\overline{1OE}$ is low or $2OE$ is high, the device passes data from the A inputs to the Y outputs. When $\overline{1OE}$ is high or $2OE$ is low, the outputs are in the high-impedance state.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


The SN74LVT241 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT241 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT241 is characterized for operation from -40°C to 85°C .

SN54LVT241 . . . J PACKAGE
SN74LVT241 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVT241 . . . FK PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

SN54LVT241, SN74LVT241
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS


SCAS352 - MARCH 1994

FUNCTION TABLES


INPUTS		OUTPUT
$\overline{1OE}$	1A	1Y
L	H	H
L	L	L
H	X	Z

INPUTS		OUTPUT
$\overline{2OE}$	2A	2Y
H	H	H
H	L	L
L	X	Z

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN54LVT241, SN74LVT241
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCAS352 – MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT241	96 mA
SN74LVT241	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT241	48 mA
SN74LVT241	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		SN54LVT241		SN74LVT241		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage	0.8		0.8		V
V_I	Input voltage	5.5		5.5		V
I_{OH}	High-level output current	-24		-32		mA
I_{OL}	Low-level output current	48		64		mA
$\Delta t/\Delta v$	Input transition rise or fall rate	10		10		ns/V
	Outputs enabled	10		10		ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW



SN54LVT241, SN74LVT241
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCAS352 – MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT241		SN74LVT241		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		V	
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$		2		2			
V_{OL}	$V_{CC} = 2.7\text{ V}$		$I_{OL} = 100\ \mu\text{A}$		0.2		V	
			$I_{OL} = 24\text{ mA}$		0.5			
	$V_{CC} = 3\text{ V}$		$I_{OL} = 16\text{ mA}$		0.4			
			$I_{OL} = 32\text{ mA}$		0.5			
			$I_{OL} = 48\text{ mA}$		0.55			
			$I_{OL} = 64\text{ mA}$		0.55			
I_I	$V_{CC} = 0\text{ or MAX}^\ddagger$, $V_I = 5.5\text{ V}$		10		10		μA	
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control pins	± 1	± 1			
		$V_I = V_{CC}$	Data pins	1	1			
		$V_I = 0$		-5	-5			
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100		μA	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$		$V_I = 0.8\text{ V}$		75		μA	
			$V_I = 2\text{ V}$		-75			
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$		5		5		μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$		-5		-5		μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$, $I_O = 0$		Outputs high		0.12	0.5	0.12	0.19
			Outputs low		8.6	14	8.6	12
			Outputs disabled		0.12	0.5	0.12	0.19
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$		0.3		0.2		mA	
C_i	$V_I = 3\text{ V or }0$		4		4		pF	
C_o	$V_O = 3\text{ V or }0$		8		8		pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW



SN54LVT243, SN74LVT243 3.3-V ABT QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS353 – MARCH 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic DIPs (J)

description

These quadruple bus transceivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT243 is designed for asynchronous communications between data buses. The control-function implementation allows for maximum flexibility in timing. The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the output-enable (OEBA and $\overline{\text{OEAB}}$) inputs. The output-enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives the quadruple bus transceivers the capability to store data by simultaneous enabling of OEBA and $\overline{\text{OEAB}}$. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (eight in all) remain at their states. The 4-bit codes appearing on the two sets of buses will be identical for the 'LVT243.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


The SN74LVT243 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT243 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT243 is characterized for operation from -40°C to 85°C .

SN54LVT243 ... J PACKAGE
SN74LVT243 ... D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LVT243 ... FK PACKAGE
(TOP VIEW)



NC – No internal connection


SN54LVT243, SN74LVT243
3.3-V ABT QUADRUPLE BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCAS353 - MARCH 1994

FUNCTION TABLE


INPUTS		FUNCTION
OEAB	OEBA	
L	L	A to B
H	H	B to A
H	L	Isolation
L	H	Latch A and B (A = B)

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, and PW packages.

PRODUCT PREVIEW

SN54LVT243, SN74LVT243
3.3-V ABT QUADRUPLE BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCAS353 – MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT243	96 mA
SN74LVT243	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT243	48 mA
SN74LVT243	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		SN54LVT243		SN74LVT243		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage	0.8		0.8		V
V_I	Input voltage	5.5		5.5		V
I_{OH}	High-level output current	-24		-32		mA
I_{OL}	Low-level output current	48		64		mA
$\Delta t/\Delta v$	Input transition rise or fall rate	10		10		ns/V
	Outputs enabled	10		10		ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW



SN54LVT243, SN74LVT243
3.3-V ABT QUADRUPLE BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCAS353 – MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT243		SN74LVT243		UNIT		
			MIN	TYP†	MAX	MIN		TYP†	MAX
V_{IK}	$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$			-1.2		-1.2	V	
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V		
	$V_{CC} = 2.7\text{ V}$,	$I_{OH} = -8\text{ mA}$	2.4		2.4				
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2		2				
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2	0.2	V		
		$I_{OL} = 24\text{ mA}$			0.5	0.5			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4			
		$I_{OL} = 32\text{ mA}$			0.5	0.5			
		$I_{OL} = 48\text{ mA}$			0.55	0.55			
		$I_{OL} = 64\text{ mA}$				0.55			
I_I	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}$ or GND	Control pins	± 1		± 1		μA	
	$V_{CC} = 0$ or MAX^\ddagger ,	$V_I = 5.5\text{ V}$		10		10			
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports§	100		20			
		$V_I = V_{CC}$		5		5			
		$V_I = 0$		-10		-10			
I_{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V			± 100		μA		
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75		75		μA	
		$V_I = 2\text{ V}$		-75		-75			
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$			1	1	μA		
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$			-1	-1	μA		
I_{CC}	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}$ or GND	$I_O = 0$,	Outputs high	0.13	0.5	0.13	0.19	mA
				Outputs low	8.8	14	8.8	12	
				Outputs disabled	0.13	0.5	0.13	0.19	
ΔI_{CC}^\parallel	$V_{CC} = 3\text{ V to } 3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND				0.3	0.2	mA		
C_i	$V_I = 3\text{ V}$ or 0						pF		
C_{io}	$V_O = 3\text{ V}$ or 0						pF		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW




SN54LVT244, SN74LVT244 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS135B - AUGUST 1992 - REVISED MARCH 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flatpacks (W), and Ceramic DIPS (J)

SN54LVT244 . . . J OR W PACKAGE
SN74LVT244 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVT244 . . . FK PACKAGE
(TOP VIEW)



description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT244 is organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT244 is packaged in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT244 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT244 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN54LVT244, SN74LVT244
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS


SCBS135B - AUGUST 1992 - REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT244	96 mA
SN74LVT244	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT244	48 mA
SN74LVT244	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.



SN54LVT244, SN74LVT244
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS135B – AUGUST 1992 – REVISED MARCH 1994

recommended operating conditions (see Note 4)

		SN54LVT244		SN74LVT244		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

SN54LVT244, SN74LVT244
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS135B – AUGUST 1992 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT244		SN74LVT244		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2	-1.2	V	
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V	
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$, $I_{OH} = -24\text{ mA}$		2					
	$V_{CC} = 3\text{ V}$, $I_{OH} = -32\text{ mA}$				2			
V_{OL}	$V_{CC} = 2.7\text{ V}$, $I_{OL} = 100\ \mu\text{A}$				0.2	0.2	V	
	$V_{CC} = 2.7\text{ V}$, $I_{OL} = 24\text{ mA}$				0.5	0.5		
	$V_{CC} = 3\text{ V}$, $I_{OL} = 16\text{ mA}$				0.4	0.4		
	$V_{CC} = 3\text{ V}$, $I_{OL} = 32\text{ mA}$				0.5	0.5		
	$V_{CC} = 3\text{ V}$, $I_{OL} = 48\text{ mA}$				0.55			
	$V_{CC} = 3\text{ V}$, $I_{OL} = 64\text{ mA}$					0.55		
I_I	$V_{CC} = 0\text{ or MAX}^\ddagger$, $V_I = 5.5\text{ V}$				50	10	μA	
	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		Control pins		± 1	± 1		
	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$		Data pins		1	1		
	$V_{CC} = 3.6\text{ V}$, $V_I = 0$				-5	-5		
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					± 100	μA	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$, $V_I = 0.8\text{ V}$		A inputs		75	75	μA	
	$V_{CC} = 3\text{ V}$, $V_I = 2\text{ V}$				-75	-75		
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$				1	1	μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$				-1	-1	μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$, $I_O = 0$		Outputs high	0.12	0.39	0.12	0.19	mA
			Outputs low	8.6	14	8.6	12	
			Outputs disabled	0.12	0.39	0.12	0.19	
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$				0.3	0.2	mA	
C_i	$V_I = 3\text{ V or }0$				4	4	pF	
C_o	$V_O = 3\text{ V or }0$				8	8	pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54LVT244, SN74LVT244
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS135B – AUGUST 1992 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT244				SN74LVT244				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN		MAX
t_{PLH}	A	Y	0.5	4.7	5.2		1	2.5	4.3	5		ns
t_{PHL}			0.5	4.4	5.4		1	2.5	4.2	5.2		
t_{PZH}	\overline{OE}	Y	0.8	5.4	6.5		1	2.7	5.2	6.3		ns
t_{PZL}			0.8	5.4	7.6		1.1	3.1	5.2	6.7		
t_{PHZ}	\overline{OE}	Y	1.5	6.2	6.9		2.1	3.9	5.6	6.3		ns
t_{PLZ}			1.2	5.5	6		1.8	3.2	5.1	5.6		

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

SN54LVT244A, SN74LVT244A 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS354 - FEBRUARY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic DIPs (J)

description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The LVT244A is organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74LVT244A is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT244A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT244A is characterized for operation from -40°C to 85°C .

SN54LVT244A ... J PACKAGE
SN74LVT244A ... DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVT244A ... FK PACKAGE
(TOP VIEW)



FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z


SN54LVT244A, SN74LVT244A

3.3-V ABT OCTAL BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS


SCAS354 – FEBRUARY 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT244A	96 mA
SN74LVT244A	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT244A	48 mA
SN74LVT244A	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT244A, SN74LVT244A
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCAS354 – FEBRUARY 1994

recommended operating conditions (see Note 4)

		SN54LVT244A		SN74LVT244A		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT244A, SN74LVT244A
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCAS354 – FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT244A		SN74LVT244A		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}, I_I = -18\text{ mA}$				-1.2	-1.2	V	
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger, I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}, I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}, I_{OH} = -24\text{ mA}$		2					
	$V_{CC} = 3\text{ V}, I_{OH} = -32\text{ mA}$				2			
V_{OL}	$V_{CC} = 2.7\text{ V}, I_{OL} = 100\text{ }\mu\text{A}$				0.2	0.2	V	
	$V_{CC} = 2.7\text{ V}, I_{OL} = 24\text{ mA}$				0.5	0.5		
	$V_{CC} = 3\text{ V}, I_{OL} = 16\text{ mA}$				0.4	0.4		
	$V_{CC} = 3\text{ V}, I_{OL} = 32\text{ mA}$				0.5	0.5		
	$V_{CC} = 3\text{ V}, I_{OL} = 48\text{ mA}$				0.55			
	$V_{CC} = 3\text{ V}, I_{OL} = 64\text{ mA}$					0.55		
I_I	$V_{CC} = 0\text{ or MAX}^\ddagger, V_I = 5.5\text{ V}$				10	10	μA	
	$V_{CC} = 3.6\text{ V}, V_I = V_{CC}\text{ or GND}$		Control pins		± 1	± 1		
	$V_{CC} = 3.6\text{ V}, V_I = V_{CC}$		Data pins		1	1		
	$V_{CC} = 3.6\text{ V}, V_I = 0$				-5	-5		
I_{off}	$V_{CC} = 0, V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					± 100	μA	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A inputs	75	75	μA		
		$V_I = 2\text{ V}$		-75	-75			
I_{OZH}	$V_{CC} = 3.6\text{ V}, V_O = 3\text{ V}$		5		5		μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}, V_O = 0.5\text{ V}$		-5		-5		μA	
I_{CC}	$V_{CC} = 3.6\text{ V}, I_O = 0, V_I = V_{CC}\text{ or GND}$		Outputs high	0.12	0.5	0.12	0.19	mA
			Outputs low	8.6	14	8.6	12	
			Outputs disabled	0.12	0.5	0.12	0.19	
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V},$ One input at $V_{CC} - 0.6\text{ V},$ Other inputs at $V_{CC}\text{ or GND}$		0.3		0.2		mA	
C_i	$V_I = 3\text{ V or }0$		4		4		pF	
C_o	$V_O = 3\text{ V or }0$		8		8		pF	

† All typical values are at $V_{CC} = 3.3\text{ V}, T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54LVT244A, SN74LVT244A
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCAS354 – FEBRUARY 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT244A				SN74LVT244A				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN		MAX
t_{PLH}	A	Y	0.5	4.7		5.2	1	2.5	4.1		5	ns
t_{PHL}			0.5	4.4		5.4	1	2.5	4.1		5.2	
t_{PZH}	\overline{OE}	Y	0.8	5.4		6.5	1	2.7	5.2		6.3	ns
t_{PZL}			0.8	5.4		7.6	1.1	3.1	5.2		6.7	
t_{PHZ}	\overline{OE}	Y	1.5	6.2		6.9	1.9	3.9	5.6		6.3	ns
t_{PLZ}			1.2	5.5		6	1.8	3.2	5.1		5.6	

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

SN54LVT245

3.3-V ABT OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS413 - MARCH 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Ceramic Chip Carriers (FK) and DIPs (J)

description



This octal bus transceiver is designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The SN54LVT245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVT245 is characterized for operation over the full military temperature range of -55°C to 125°C .



FUNCTION TABLE

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation


SN54LVT245

3.3-V ABT OCTAL BUS TRANSCEIVER


WITH 3-STATE OUTPUTS

SCAS413 - MARCH 1994

logic symbol



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O	96 mA
Current into any output in the high state, I_O (see Note 2)	48 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	2		V
V_{IL}	Low-level input voltage		0.8	V
V_I	Input voltage		5.5	V
I_{OH}	High-level output current		-24	mA
I_{OL}	Low-level output current		48	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10
T_A	Operating free-air temperature	-55	125	°C

NOTE 3: Unused or floating control inputs must be held high or low.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT245
3.3-V ABT OCTAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS413 - MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V_{IK}	$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$			-1.2	V
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$,	$I_{OH} = -100\ \mu\text{A}$	$V_{CC} - 0.2$			V
	$V_{CC} = 2.7\text{ V}$,	$I_{OH} = -8\text{ mA}$	2.4			
	$V_{CC} = 3\text{ V}$,	$I_{OH} = -24\text{ mA}$	2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2	V
		$I_{OL} = 24\text{ mA}$			0.5	
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	
		$I_{OL} = 32\text{ mA}$			0.5	
		$I_{OL} = 48\text{ mA}$			0.55	
I_I	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}$ or GND	Control pins		± 1	μA
		$V_{CC} = 0$ or MAX^\ddagger ,		$V_I = 5.5\text{ V}$		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports§		100	
		$V_I = V_{CC}$			5	
		$V_I = 0$			-10	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports		75	μA
		$V_I = 2\text{ V}$			-75	
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$			1	μA
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$			-1	μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND	$I_O = 0$,	Outputs high	0.13	0.39	mA
			Outputs low	8.8	14	
			Outputs disabled	0.13	0.39	
ΔI_{CC}^\parallel	$V_{CC} = 3\text{ V to } 3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND				0.3	mA
C_i	$V_I = 3\text{ V or } 0$			4		pF
C_{io}	$V_O = 3\text{ V or } 0$			10		pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54LVT245
3.3-V ABT OCTAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS413 - MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	
t_{PLH}	A or B	B or A	0.5	4.4	5.2		ns
t_{PHL}			0.5	4.2	4.8		
t_{PZH}	\overline{OE}	A or B	0.8	5.9	7.3		ns
t_{PZL}			1	5.9	7.2		
t_{PHZ}	\overline{OE}	A or B	1.5	6.5	7.2		ns
t_{PLZ}			1.5	6.1	6.5		

NOTE 4: Load circuit and voltage waveforms are shown in Section 1.

SN54LVT245A, SN74LVT245A 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS130D – MAY 1992 – REVISED FEBRUARY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic DIPs (J)

description

These octal bus transceivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The LVT245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74LVT245A is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT245A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT245A is characterized for operation from -40°C to 85°C .

SN54LVT245A ... J PACKAGE
SN74LVT245A ... DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVT245A ... FK PACKAGE
(TOP VIEW)




FUNCTION TABLE

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation


SN54LVT245A, SN74LVT245A
3.3-V ABT OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS130D - MAY 1992 - REVISED FEBRUARY 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT245A	96 mA
SN74LVT245A	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT245A	48 mA
SN74LVT245A	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.



SN54LVT245A, SN74LVT245A
3.3-V ABT OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS130D – MAY 1992 – REVISED FEBRUARY 1994

recommended operating conditions (see Note 4)

		SN54LVT245A		SN74LVT245A		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT245A, SN74LVT245A

3.3-V ABT OCTAL BUS TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCBS130D - MAY 1992 - REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT245A		SN74LVT245A		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7$ V,	$I_I = -18$ mA			-1.2	-1.2	V	
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100$ μ A		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7$ V,	$I_{OH} = -8$ mA	2.4		2.4			
	$V_{CC} = 3$ V	$I_{OH} = -24$ mA	2		2			
V_{OL}	$V_{CC} = 2.7$ V	$I_{OL} = 100$ μ A			0.2	0.2	V	
		$I_{OL} = 24$ mA			0.5	0.5		
	$V_{CC} = 3$ V	$I_{OL} = 16$ mA			0.4	0.4		
		$I_{OL} = 32$ mA			0.5	0.5		
		$I_{OL} = 48$ mA			0.55	0.55		
I_I	$V_{CC} = 3.6$ V,	$V_I = V_{CC}$ or GND	Control pins			± 1	± 1	
	$V_{CC} = 0$ or MAX^\ddagger ,	$V_I = 5.5$ V				10	10	
	$V_{CC} = 3.6$ V	$V_I = 5.5$ V	A or B ports§			100	20	
		$V_I = V_{CC}$				5	5	
$V_I = 0$				-10	-10			
I_{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V					± 100	
$I_I(\text{hold})$	$V_{CC} = 3$ V	$V_I = 0.8$ V	A or B ports	75		75	μ A	
		$V_I = 2$ V		-75		-75		
I_{OZH}	$V_{CC} = 3.6$ V,	$V_O = 3$ V			1	1	μ A	
I_{OZL}	$V_{CC} = 3.6$ V,	$V_O = 0.5$ V			-1	-1	μ A	
I_{CC}	$V_{CC} = 3.6$ V,	$V_I = V_{CC}$ or GND	$I_O = 0$,	Outputs high	0.13	0.5	0.13	0.19
				Outputs low	8.8	14	8.8	12
				Outputs disabled	0.13	0.5	0.13	0.19
ΔI_{CC}^\parallel	$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND				0.3	0.2	mA	
C_i	$V_I = 3$ V or 0				4	4	pF	
C_{io}	$V_O = 3$ V or 0				10	10	pF	

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT245A, SN74LVT245A
3.3-V ABT OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS130D – MAY 1992 – REVISED FEBRUARY 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT245A				SN74LVT245A				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN		MAX
t_{PLH}	A or B	B or A	1	4.6		5.3	1	2.5	4		5.2	ns
t_{PHL}			1	4.1		5.7	1	2.5	4		5.5	
t_{PZH}	\overline{OE}	A or B	1.1	6.1		7.2	1.1	3.3	5.9		7.1	ns
t_{PZL}			1.5	6.6		8	1.5	3.8	6.5		7.9	
t_{PHZ}	\overline{OE}	A or B	2.2	6.2		7	2.2	4.3	5.9		6.5	ns
t_{PLZ}			2	6.3		5.9	2	3.9	5.5		5.6	


NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

SN54LVT273, SN74LVT273 3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR


SCBS136C – MAY 1992 – REVISED FEBRUARY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic DIPs (J)

SN54LVT273 . . . J PACKAGE
SN74LVT273 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVT273 . . . FK PACKAGE
(TOP VIEW)



description

These octal D-type flip-flops are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT273 is a positive-edge-triggered flip-flop with a direct clear input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVT273 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT273 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT273 is characterized for operation from -40°C to 85°C .

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN54LVT273, SN74LVT273


3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCBS136C – MAY 1992 – REVISED FEBRUARY 1994

FUNCTION TABLE
(each flip-flop)


INPUTS			OUTPUT
CLR	CLK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	H or L	X	Q ₀

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LVT273, SN74LVT273 3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCBS136C – MAY 1992 – REVISED FEBRUARY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT273	96 mA
SN74LVT273	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT273	48 mA
SN74LVT273	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		SN54LVT273		SN74LVT273		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

SN54LVT273, SN74LVT273

3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCBS136C – MAY 1992 – REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT273		SN74LVT273		UNIT
			MIN	TYP†	MAX	MIN	
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		V
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4		
	$V_{CC} = 3\text{ V}$		2		2		
V_{OL}	$V_{CC} = 2.7\text{ V}$				0.2		V
					0.5		
	$V_{CC} = 3\text{ V}$				0.4		
					0.5		
					0.55		
					0.55		
I_I	$V_{CC} = 0\text{ or MAX}^\ddagger$, $V_I = 5.5\text{ V}$				10		μA
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control pins	± 1			
		$V_I = V_{CC}$	Data pins	1			
		$V_I = 0$		-5			
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$				75		μA
					-75		
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$				0.12 0.19		mA
	$I_O = 0$				8.6 12		
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$				0.2		mA
C_i	$V_I = 3\text{ V or }0$				4		pF
C_o	$V_O = 3\text{ V or }0$				8		pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		SN54LVT273				SN74LVT273				UNIT
		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency					0	150			MHz
t_w	Pulse duration					3.3		3.3		ns
t_{su}	Setup time before CLK↑	Data high or low				2.3		2.7		ns
		CLR high				2.7		3.2		
t_h	Hold time after CLK↑	Data high or low				0		0		ns

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT273, SN74LVT273
3.3-V ABT OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR

SCBS136C – MAY 1992 – REVISED FEBRUARY 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT273				SN74LVT273				UNIT
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			$V_{CC} = 2.7\text{ V}$	
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	
f_{max}								150			MHz
t_{PLH}	CLK	Any Q					1.7	3.5	5.5	6.3	ns
t_{PHL}							1.9	3.5	5.5	5.9	
t_{PHL}	CLR	Any Q					1.3	3.2	5.1	6.2	ns

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT543, SN74LVT543 3.3-V ABT OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS137B – MAY 1992 – REVISED FEBRUARY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic DIPs (JT)

description

These octal transceivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.


The 'LVT543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (\overline{LEAB} or $LEBA$) and output-enable (\overline{OEAB} or $OEBA$) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (\overline{CEAB}) input must be low in order to enter data from A or to output data from B. If \overline{CEAB} is low and $LEAB$ is low, the A-to-B latches are transparent; a subsequent low-to-high transition of $LEAB$ puts the A latches in the storage mode. With \overline{CEAB} and $OEAB$ both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the \overline{CEBA} , $LEBA$, and $OEBA$ inputs.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54LVT543 ... JT PACKAGE
SN74LVT543 ... DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVT543 ... FK PACKAGE
(TOP VIEW)



NC – No internal connection

SN54LVT543, SN74LVT543

3.3-V ABT OCTAL REGISTERED TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCBS137B - MAY 1992 - REVISED FEBRUARY 1994

description (continued)

The SN74LVT543 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT543 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT543 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE†

INPUTS				OUTPUT B
CEAB	LEAB	OEAB	A	
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B_0^{\ddagger}
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

‡ Output level before the indicated steady-state input conditions were established.

logic symbol§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and PW packages.

SN54LVT543, SN74LVT543 3.3-V ABT OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS137B - MAY 1992 - REVISED FEBRUARY 1994

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, and PW packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT543	96 mA
SN74LVT543	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT543	48 mA
SN74LVT543	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

SN54LVT543, SN74LVT543
3.3-V ABT OCTAL REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS137B – MAY 1992 – REVISED FEBRUARY 1994

recommended operating conditions (see Note 4)

		SN54LVT543		SN74LVT543		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT543, SN74LVT543

3.3-V ABT OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS137B – MAY 1992 – REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT543		SN74LVT543		UNIT	
			MIN	TYPT†	MAX	MIN		TYPT†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		V	
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V	
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2					
		$I_{OH} = -32\text{ mA}$			2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2		V	
		$I_{OL} = 24\text{ mA}$			0.5			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4			
		$I_{OL} = 32\text{ mA}$			0.5			
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$			0.55			
						0.55		
I_I	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		Control pins	± 1		± 1		
	$V_{CC} = 0\text{ or MAX}^\ddagger$, $V_I = 5.5\text{ V}$			10		10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports§	20		20		
		$V_I = V_{CC}$		5		5		
		$V_I = 0$		-10		-10		
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100		μA	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75		75		μA
		$V_I = 2\text{ V}$		-75		-75		
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$				1		μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$				-1		μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$	$I_O = 0$,	Outputs high	0.13	0.19	0.13	0.19	mA
			Outputs low	8.8	12	8.8	12	
			Outputs disabled	0.13	0.19	0.13	0.19	
ΔI_{CC}^\parallel	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$				0.2		mA	
C_i	$V_I = 3\text{ V or }0$				4.5		pF	
C_{io}	$V_O = 3\text{ V or }0$				11		pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT543, SN74LVT543
3.3-V ABT OCTAL REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS137B – MAY 1992 – REVISED FEBRUARY 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			SN54LVT543				SN74LVT543				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration	LEAB or LEBA low	3.3	3.3	3.3	3.3	3.3	3.3	3.3	ns	
t _{su}	Setup time	Data before LEAB or LEBA↑	High	0	0	0	0	0	0	ns	
			Low	0.8	1.1	0.8	1.1	0.8	1.1		
		Data before CEAB or CEBA↑	High	0	0	0	0	0	0		
			Low	0.9	1.2	0.9	1.2	0.9	1.2		
t _h	Hold time	Data after LEAB or LEBA↑	1.7	1.7	1.7	1.7	1.7	1.7	ns		
		Data after CEAB or CEBA↑	1.8	1.8	1.8	1.8	1.8	1.8			

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT543				SN74LVT543				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN		MAX
t _{PLH}	A or B	B or A	1	4.9	5.7		1	2.9	4.7	5.5		ns
t _{PHL}			1	4.8	6		1	3.3	4.6	5.8		
t _{PLH}	LE	A or B	1	6.1	7.5		1	4	5.9	7.3		ns
t _{PHL}			1	5.9	7.5		1	4.1	5.7	7.3		
t _{PZH}	OE	A or B	1	6	7.8		1	4.1	5.8	7.6		ns
t _{PZL}			1.1	6.6	8.4		1.1	4.5	6.4	8.2		
t _{PHZ}	OE	A or B	2.4	6.7	7.3		2.4	4.8	6.5	7.1		ns
t _{PLZ}			2	6	6.1		2	4	5.8	5.9		
t _{PZH}	CE	A or B	1	6.2	7.8		1	4.2	6	7.6		ns
t _{PZL}			1.4	6.9	8.5		1.4	4.7	6.7	8.3		
t _{PHZ}	CE	A or B	2.3	6.6	7.3		2.3	4.7	6.4	7.1		ns
t _{PLZ}			2	5.6	5.8		2	3.8	5.4	5.6		


NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

SN54LVT573, SN74LVT573 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS


SCBS138B – MAY 1992 – REVISED FEBRUARY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Flatpacks (W), and DIPS (J)

SN54LVT573 . . . J OR W PACKAGE
SN74LVT573 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVT573 . . . FK PACKAGE
(TOP VIEW)



description

These octal latches are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The eight latches of the 'LVT573 are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When the latch enable is taken low, the Q outputs are latched at the logic levels that were set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. The output-enable (\overline{OE}) input does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT573 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT573 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT573 is characterized for operation from -40°C to 85°C .

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN54LVT573, SN74LVT573

3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES


WITH 3-STATE OUTPUTS

SCBS138B – MAY 1992 – REVISED FEBRUARY 1994


FUNCTION TABLE
(each latch)

INPUTS			OUTPUT
OE	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q ₀
H	X	X	Z

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT573	96 mA
SN74LVT573	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT573	48 mA
SN74LVT573	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
- The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 - The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

SN54LVT573, SN74LVT573
3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS138B - MAY 1992 - REVISED FEBRUARY 1994

recommended operating conditions (see Note 4)

		SN54LVT573		SN74LVT573		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

SN54LVT573, SN74LVT573
3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS138B - MAY 1992 - REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT573		SN74LVT573		UNIT
			MIN	TYP†	MAX	MIN	
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		V
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4		
	$V_{CC} = 3\text{ V}$		2		2		
V_{OL}	$V_{CC} = 2.7\text{ V}$		$I_{OL} = 100\ \mu\text{A}$		0.2		V
			$I_{OL} = 24\text{ mA}$		0.5		
	$V_{CC} = 3\text{ V}$		$I_{OL} = 16\text{ mA}$		0.4		
			$I_{OL} = 32\text{ mA}$		0.5		
			$I_{OL} = 48\text{ mA}$		0.55		
		$I_{OL} = 64\text{ mA}$		0.55			
I_I	$V_{CC} = 0\text{ or MAX}^\ddagger$, $V_I = 5.5\text{ V}$				50		μA
	$V_{CC} = 3.6\text{ V}$		$V_I = V_{CC}\text{ or GND}$ Control pins		± 1		
			$V_I = V_{CC}$ Data inputs		1		
			$V_I = 0$		-5		
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100		
I_H	$V_{CC} = 3\text{ V}$		$V_I = 0.8\text{ V}$		75		μA
			$V_I = 2\text{ V}$		-75		
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$				1		μA
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$				-1		μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$, $I_O = 0$		Outputs high		0.13 0.39		mA
			Outputs low		8.6 14		
			Outputs disabled		0.13 0.39		
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$				0.3		mA
C_i	$V_I = 3\text{ V or }0$				4		pF
C_o	$V_O = 3\text{ V or }0$				8		pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54LVT573, SN74LVT573
3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS138B – MAY 1992 – REVISED FEBRUARY 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			SN54LVT573				SN74LVT573				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, LE high		3.3		3.3		3.3		3.3		ns
t _{su}	Setup time, data before LE↓	High or low	1		0.9		0.7		0.6		ns
t _h	Hold time, data after LE↓	High or low	1.8		2		1.6		1.8		ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT573				SN74LVT573				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN		MAX
t _{PLH}	D	Q	0.5	4.7	4.9		1	2.5	4.2	4.7		ns
t _{PHL}			0.5	4.9	5.4		1	2.7	4.3	5.2		
t _{PLH}	LE	Q	1	6	6.9		1.6	3.5	5.6	6.3		ns
t _{PHL}			1.4	6.9	7.6		2.5	4.3	6.5	7.2		
t _{PZH}	\overline{OE}	Q	0.5	5.3	6.4		1	2.8	5.1	6.2		ns
t _{PZL}			0.7	5.7	7.2		1.3	3.3	5.5	6.6		
t _{PHZ}	\overline{OE}	Q	1.2	5.9	6.9		2	3.7	5.7	6.7		ns
t _{PLZ}			1	5.4	5.5		1.5	3	4.6	5.1		


NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

SN54LVT574, SN74LVT574 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SCBS139B – MAY 1992 – REVISED FEBRUARY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Flatpacks (W), and DIPS (J)

SN54LVT574... J OR W PACKAGE
SN74LVT574... DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVT574... FK PACKAGE
(TOP VIEW)



description

These octal flip-flops are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The eight flip-flops of the 'LVT574 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. The output-enable (\overline{OE}) input does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT574 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT574 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT574 is characterized for operation from -40°C to 85°C .

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75285

Copyright © 1994, Texas Instruments Incorporated

SN54LVT574, SN74LVT574


3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS139B – MAY 1992 – REVISED FEBRUARY 1994

FUNCTION TABLE
(each flip-flop)


INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT574	96 mA
SN74LVT574	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT574	48 mA
SN74LVT574	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

SN54LVT574, SN74LVT574
3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS139B – MAY 1992 – REVISED FEBRUARY 1994

recommended operating conditions (see Note 4)

		SN54LVT574		SN74LVT574		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

SN54LVT574, SN74LVT574

3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS

WITH 3-STATE OUTPUTS

SCBS139B - MAY 1992 - REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT574		SN74LVT574		UNIT		
			MIN	TYP†	MAX	MIN		TYP†	MAX
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		-1.2	V	
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V		
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4				
	$V_{CC} = 3\text{ V}$		2		2				
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2		V		
		$I_{OL} = 24\text{ mA}$			0.5				
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4				
		$I_{OL} = 32\text{ mA}$			0.5				
		$I_{OL} = 48\text{ mA}$			0.55				
		$I_{OL} = 64\text{ mA}$			0.55				
I_I	$V_{CC} = 0\text{ or MAX}^\ddagger$, $V_I = 5.5\text{ V}$				50		μA		
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control pins			± 1			
		$V_I = V_{CC}$	Data inputs			1			
		$V_I = 0$				-5			
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$						± 100	μA	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	Data inputs	75		75		μA	
		$V_I = 2\text{ V}$		-75		-75			
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$			1		1		μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$			-1		-1		μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$	$I_O = 0$	Outputs high	0.13	0.39	0.13	0.19	mA	
			Outputs low	8.7	14	8.7	12		
			Outputs disabled	0.13	0.39	0.13	0.19		
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$				0.3		0.2		mA
C_i	$V_I = 3\text{ V or }0$				4		4		pF
C_o	$V_O = 3\text{ V or }0$				8		8		pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		SN54LVT574				SN74LVT574				UNIT
		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	150	0	150	0	150	0	150	MHz
t_w	Pulse duration, CLK high or low	3.3		3.3		3.3		3.3		ns
t_{su}	Setup time, data before CLK↑		High or low	2	2.4	2	2.4	2	2.4	ns
t_h	Hold time, data after CLK↑		High or low	0.9	0.9	0.3	0	0.3	0	ns



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT574, SN74LVT574
3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS139B - MAY 1992 - REVISED FEBRUARY 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT574				SN74LVT574				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN		MAX
f_{max}			150		150		150			150	MHz	
t_{PLH}	CLK	Q	1	5.9	6.6		1.7	3.6	5.4	6.2		ns
t_{PHL}			1	6.1	6.8		2.4	4.3	5.9	6.6		
t_{PZH}	\overline{OE}	Q	0.5	5.9	7.1		1	2.9	4.8	5.9		ns
t_{PZL}			0.5	5.3	6.4		1.3	3.4	5.1	6.2		
t_{PHZ}	\overline{OE}	Q	0.7	5.9	6.6		1.9	4	5.5	5.9		ns
t_{PLZ}			0.5	5.1	5.1		1.7	3.2	4.5	4.5		

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

SN54LVT646, SN74LVT646 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS140B – MAY 1992 – REVISED JANUARY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Flatpacks (W), and DIPS (JT)

description

These bus transceivers and registers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT646 consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT646.


Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data may be stored in one register and/or B data may be stored in the other register.


When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

SN54LVT646 . . . JT OR W PACKAGE
SN74LVT646 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVT646 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

SN54LVT646, SN74LVT646

3.3-V ABT OCTAL BUS TRANSCIEVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS140B – MAY 1992 – REVISED JANUARY 1994

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT646 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT646 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT646 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS						DATA I/Os		OPERATION OR FUNCTION
\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	H or L	H or L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	H or L	X	H	X	Input	Output	Stored A data to B bus

† The data output functions may be enabled or disabled by various signals at the \overline{OE} and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.



SN54LVT646, SN74LVT646 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS140B – MAY 1992 – REVISED JANUARY 1994








Figure 1. Bus-Management Functions

Pin numbers shown are for the DB, DW, JT, PW, and W packages.

SN54LVT646, SN74LVT646
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS140B - MAY 1992 - REVISED JANUARY 1994

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
 Pin numbers shown are for the DB, DW, JT, PW, and W packages.

SN54LVT646, SN74LVT646
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS140B - MAY 1992 - REVISED JANUARY 1994

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, PW, and W packages.

SN54LVT646, SN74LVT646

3.3-V ABT OCTAL BUS TRANSCIEVERS AND REGISTERS

WITH 3-STATE OUTPUTS

SCBS140B – MAY 1992 – REVISED JANUARY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT646	96 mA
SN74LVT646	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT646	48 mA
SN74LVT646	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		SN54LVT646		SN74LVT646		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage	0.8		0.8		V
V_I	Input voltage	5.5		5.5		V
I_{OH}	High-level output current	-24		-32		mA
I_{OL}	Low-level output current	48		64		mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

SN54LVT646, SN74LVT646 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS140B – MAY 1992 – REVISED JANUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT646		SN74LVT646		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		V	
V_{OH}	$V_{CC} = \text{MIN to MAX}‡$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2					
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$			0.2		V	
		$I_{OL} = 24\text{ mA}$			0.5			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4			
		$I_{OL} = 32\text{ mA}$			0.5			
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$			0.55			
I_I	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND	Control pins			± 1		μA	
	$V_{CC} = 0$ or $\text{MAX}‡$, $V_I = 5.5\text{ V}$				10			
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports§			100		
		$V_I = V_{CC}$				1		
		$V_I = 0$				-5		
I_{off}	$V_{CC} = 0$, V_I or $V_O = 0$ to 4.5 V				± 100			
$I_{I(\text{hold})}$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75		75		
		$V_I = 2\text{ V}$		-75		-75		
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$				1		μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$				-1		μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND	$I_O = 0$	Outputs high	0.13	0.39	0.13	0.19	
			Outputs low	8.8	14	8.8	12	
			Outputs disabled	0.13	0.39	0.13	0.19	
$\Delta I_{CC}¶$	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND				0.3		mA	
C_i	$V_I = 3\text{ V}$ or 0				4.5		pF	
C_{iO}	$V_O = 3\text{ V}$ or 0				11		pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54LVT646, SN74LVT646

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS

SCBS140B - MAY 1992 - REVISED JANUARY 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		SN54LVT646				SN74LVT646				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		3.3		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	High	1.5	1.5	1.3	1.3				ns
		Low	2.5	3.0	2	2.4				
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑	0.9		0.9		0.4		0.4		ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT646				SN74LVT646				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V	
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	
f _{max}			150				150				MHz
t _{PLH}	CLKBA or CLKAB	A or B	1.2	5.9	6.9	1.8	3.8	5.7	6.7	ns	
t _{PHL}			1.2	5.9	6.6	2.1	3.8	5.7	6.4		
t _{PLH}	A or B	B or A	0.8	4.9	5.6	1.3	2.8	4.7	5.4	ns	
t _{PHL}			0.6	4.8	5.5	1	2.7	4.6	5.3		
t _{PLH}	SBA or SAB↑	A or B	1	6.4	7.4	1.4	3.7	6.2	7.2	ns	
t _{PHL}			1	6.4	7	1.4	3.8	6.2	6.8		
t _{PZH}	OE	A or B	0.6	6	7.4	1	3	5.8	7.2	ns	
t _{PZL}			0.6	6.2	7.5	1	3.2	6	7.3		
t _{PHZ}	OE	A or B	1.4	6.7	7.1	2.3	4.3	6.5	6.9	ns	
t _{PLZ}			1.4	6.4	6.5	2.2	3.8	5.8	5.9		
t _{PZH}	DIR	A or B	0.6	6.7	7.7	1	3.4	6.5	7.5	ns	
t _{PZL}			0.8	6.5	7.3	1.2	3.4	6.3	7.1		
t _{PHZ}	DIR	A or B	0.8	7.4	8.3	1.7	4.1	7.2	8.1	ns	
t _{PLZ}			1	6.7	7	1.5	3.5	5.8	6.3		

† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.



SN54LVT652, SN74LVT652 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS141C – MAY 1992 – REVISED JANUARY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic DIPs (JT)

description

These bus transceivers and registers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.


The 'LVT652 consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and $\overline{\text{OEBA}}$) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT652.


Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and $\overline{\text{OEBA}}$. In this configuration, each output reinforces its input. Therefore, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

SN54LVT652 . . . JT PACKAGE
SN74LVT652 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVT652 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

SN54LVT652, SN74LVT652

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS

SCBS141C - MAY 1992 - REVISED JANUARY 1994

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVT652 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT652 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT652 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS						DATA I/O†		OPERATION OR FUNCTION
OEAB	\overline{OEBA}	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified‡	Store A, hold B
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified‡	Input	Hold A, store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	H or L	X	H	X	Input	Output	Stored A data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

† The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or \overline{OEBA} inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.

SN54LVT652, SN74LVT652 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS141C - MAY 1992 - REVISED JANUARY 1994





Figure 1. Bus-Management Functions

Pin numbers shown are for the DB, DW, JT, and PW packages.

SN54LVT652, SN74LVT652
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS141C - MAY 1992 - REVISED JANUARY 1994

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
 Pin numbers shown are for the DB, DW, JT, and PW packages.

SN54LVT652, SN74LVT652
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS141C - MAY 1992 - REVISED JANUARY 1994

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, and PW packages.

SN54LVT652, SN74LVT652

3.3-V ABT OCTAL BUS TRANSCIEVERS AND REGISTERS

WITH 3-STATE OUTPUTS

SCBS141C - MAY 1992 - REVISED JANUARY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT652	96 mA
SN74LVT652	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT652	48 mA
SN74LVT652	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		SN54LVT652		SN74LVT652		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

SN54LVT652, SN74LVT652

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS141C - MAY 1992 - REVISED JANUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT652		SN74LVT652		UNIT		
			MIN	TYP†	MAX	MIN		TYP†	MAX
V_{IK}	$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$			-1.2		V		
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$,	$I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$		$V_{CC}-0.2$		V		
	$V_{CC} = 2.7\text{ V}$,	$I_{OH} = -8\text{ mA}$	2.4		2.4				
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2						
		$I_{OH} = -32\text{ mA}$			2				
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$			0.2	0.2	V		
		$I_{OL} = 24\text{ mA}$			0.5	0.5			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4			
		$I_{OL} = 32\text{ mA}$			0.5	0.5			
		$I_{OL} = 48\text{ mA}$			0.55				
		$I_{OL} = 64\text{ mA}$				0.55			
I_I	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}\text{ or GND}$	Control pins		± 1	± 1	μA		
	$V_{CC} = 0\text{ or MAX}^\ddagger$,	$V_I = 5.5\text{ V}$			10	10			
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports§		20	20			
		$V_I = V_{CC}$			5	5			
		$V_I = 0$			-10	-10			
I_{off}	$V_{CC} = 0$,	$V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100	μA		
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports		75	75	μA		
		$V_I = 2\text{ V}$			-75	-75			
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$			1	1	μA		
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$			-1	-1	μA		
I_{CC}	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}\text{ or GND}$	$I_O = 0$,	Outputs high	0.13	0.19	0.13	0.19	mA
				Outputs low	8.8	12	8.8	12	
				Outputs disabled	0.13	0.19	0.13	0.19	
ΔI_{CC}^\parallel	$V_{CC} = 3\text{ V to }3.6\text{ V}$,	One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.2		0.2	mA	
C_i	$V_I = 3\text{ V or }0$			4.5		4.5	pF		
C_{io}	$V_O = 3\text{ V or }0$			11		11	pF		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54LVT652, SN74LVT652

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS141C - MAY 1992 - REVISED JANUARY 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		SN54LVT652				SN74LVT652				UNIT
		$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	150	0	150	0	150	0	150	MHz
t_w	Pulse duration, CLK high or low					3.3		3.3		ns
t_{su}	Setup time, A or B before CLKAB \uparrow or CLKBA \uparrow	Data high				1.2		1.2		ns
		Data low				2		2.5		
t_h	Hold time, A or B after CLKAB \uparrow or CLKBA \uparrow					0.5		0.5		ns

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT652				SN74LVT652				UNIT
			$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
f_{max}							150			150	MHz
t_{PLH}	CLKBA or CLKAB	A or B					1.8	3.7	6	6.9	ns
t_{PHL}							2	3.7	5.7	6.4	
t_{PLH}	A or B	B or A					1.2	2.8	4.7	5.5	ns
t_{PHL}							1	2.6	4.6	5.3	
t_{PLH}	SBA or SAB‡	A or B					1.4	3.7	6.4	7.6	ns
t_{PHL}							1.4	4	6.2	6.8	
t_{PZH}	\overline{OEBA}	A					1	2.9	5.8	7.2	ns
t_{PZL}							1	3	6	7.3	
t_{PHZ}	\overline{OEBA}	A					2.2	3.9	6.5	6.9	ns
t_{PLZ}							1.8	3.2	5.8	5.9	
t_{PZH}	OEAB	B					1	3.3	6.5	7.5	ns
t_{PZL}							1.2	3.4	6.3	7.1	
t_{PHZ}	OEAB	B					1.7	4.5	7.2	8.1	ns
t_{PLZ}							1.5	3.8	5.8	6.3	

† All typical values are at $V_{CC} = 3.3 V$, $T_A = 25^\circ C$.

‡ These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

SN54LVT2952, SN74LVT2952 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS152C – MAY 1992 – REVISED FEBRUARY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and and Ceramic DIPs (JT)

description

These octal bus transceivers and registers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT2952 consists of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable ($\overline{\text{CLKENAB}}$ or $\overline{\text{CLKENBA}}$) input is low. Taking the output-enable ($\overline{\text{OEAB}}$ or $\overline{\text{OEBA}}$) input low accesses the data on either port.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74LVT2952 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT2952 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT2952 is characterized for operation from -40°C to 85°C .

SN54LVT2952 ... JT PACKAGE
SN74LVT2952 ... DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVT2952 ... FK PACKAGE
(TOP VIEW)



NC – No internal connection

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54LVT2952, SN74LVT2952
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS152C - MAY 1992 - REVISED FEBRUARY 1994


FUNCTION TABLE†

INPUTS				OUTPUT
CLKENAB	CLKAB	OEAB	A	B
H	X	L	X	B ₀ ‡
X	H or L	L	X	B ₀ ‡
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar but uses $\overline{\text{CLKENBA}}$, CLKBA, and OEBA.

‡ Level of B before the indicated steady-state input conditions were established.

logic symbols




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and PW packages.

SN54LVT2952, SN74LVT2952
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS152C - MAY 1992 - REVISED FEBRUARY 1994

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, and PW packages.

SN54LVT2952, SN74LVT2952

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS

SCBS152C – MAY 1992 – REVISED FEBRUARY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT2952	96 mA
SN74LVT2952	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT2952	48 mA
SN74LVT2952	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

	SN54LVT2952		SN74LVT2952		UNIT
	MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH} High-level input voltage	2		2		V
V_{IL} Low-level input voltage		0.8		0.8	V
V_I Input voltage		5.5		5.5	V
I_{OH} High-level output current		-24		-32	mA
I_{OL} Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T_A Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

SN54LVT2952, SN74LVT2952 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS152C - MAY 1992 - REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT2952		SN74LVT2952		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		V	
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2					
		$I_{OH} = -32\text{ mA}$			2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2	0.2	V	
		$I_{OL} = 24\text{ mA}$			0.5	0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4		
		$I_{OL} = 32\text{ mA}$			0.5	0.5		
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$				0.55		
I_I	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$	Control pins			± 1	± 1	μA	
	$V_{CC} = 0\text{ or MAX}^\ddagger$, $V_I = 5.5\text{ V}$				10	10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports§			20		20
		$V_I = V_{CC}$				5		5
		$V_I = 0$				-10		-10
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					± 100	μA	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75		75	μA	
		$V_I = 2\text{ V}$		-75		-75		
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$			1	1	μA		
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$			-1	-1	μA		
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$	$I_O = 0$	Outputs high	0.13	0.19	0.13	0.19	mA
			Outputs low	8.8	12	8.8	12	
			Outputs disabled	0.13	0.19	0.13	0.19	
ΔI_{CC}^\parallel	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$				0.2	0.2	mA	
C_i	$V_I = 3\text{ V or }0$				4.5	4.5	pF	
C_{io}	$V_O = 3\text{ V or }0$				11.5	11.5	pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at $V_{CC}\text{ or GND}$

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{CC}\text{ or GND}$.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT2952, SN74LVT2952
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS152C – MAY 1992 – REVISED FEBRUARY 1994

timing requirement over recommended operating free-air temperature range (unless otherwise noted)

			SN54LVT2952				SN74LVT2952				UNIT
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency						150		150		MHz
t_w	Pulse duration	CLK high					3.3		3.3		ns
		CLK low					3.3		3.3		
t_{su}	Setup time before CLK \uparrow	A or B	High	2.6	2.9	2.5	2.8	ns			
			Low	2.6	3.1	2.5	3				
		$\overline{\text{CE}}$	High	0.9	0.8	0.9	0.8				
			Low	2.5	2.7	2.4	2.7				
t_h	Hold time after CLK \uparrow	A or B	1.5	0.7	1.5	0.7	ns				
		$\overline{\text{CE}}$	2.6	2.6	2.5	2.6					

switching characteristics over recommended operating free-air temperature range, $C_L = 50\text{ pF}$ (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT2952				SN74LVT2952				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP \dagger	MAX	MIN		MAX
f_{max}							150			150		MHz
t_{PLH}	CLKBA or CLKAB	A or B	1.3	6.4	2.7	7.4	1.3	3.6	6.1	2.7	7.1	ns
t_{PHL}			1.8	6.1	2.7	7	1.8	3.7	6	2.7	6.9	
t_{PZH}	$\overline{\text{OEBA}}$ or $\overline{\text{OEAB}}$	A or B	1	6.3	2.6	7.3	1	3.2	5.6	2.6	6.7	ns
t_{PZL}			1.1	6.6	2.9	8.2	1.2	3.2	6.5	2.9	8	
t_{PHZ}	$\overline{\text{OEBA}}$ or $\overline{\text{OEAB}}$	A or B	1	7	2.7	7.6	1	4.1	6.3	2.7	6.9	ns
t_{PLZ}			1.6	5.8	1.7	6	1.6	3.3	5.1	1.8	5.3	

\dagger All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



General Information	1
LVT Octals	2
LVTZ Octals: Power-Up, 3-State	3
LVT Widebus™	4
LVT JTAG/IEEE 1149.1	5
GTL Transceivers and Backplane Drivers	6
LVC MSI and Octals	7
LVC Widebus™	8
ALVC Widebus™	9
LV MSI and Octals	10
CBT Bus Switches and 5-V/3-V Translators	11
Application Notes	12
Characterization Information	13
Mechanical Data	14

LVTZ OCTALS

Features

- Power-up 3-state between 0 V and 1.5 V without an external pullup resistor or voltage supervisor is assured
- Mixed-mode circuitry
- Expanded V_{CC} range from 2.7 V to 3.6 V
- Bus-hold circuitry
- Power-on-demand active feedback circuitry
- SOIC, EIAJ SSOP, and TSSOP packaging

Benefits

- Prevents loading and bus contention when V_{CC} is ramping during power up
- 3.3-V logic family with equivalent speed and drive performance of 5-V ABT logic family – not just a recharacterized or scaled CMOS
- Complete input and output compatibility with 5-V signals combined with a pure 3.3-V internal supply signal – provides bidirectional 3-V to 5-V translation
- AC performance optimized for both regulated supply and unregulated battery operation
- Reduces component count by eliminating need for external pullup or pulldown resistors on I/O pins configured as inputs left unused or floating
- Reduces disabled static power consumption (I_{CCZ}) to as little as 0.1 mA for power-conscious portable and battery-powered equipment
- Space-saving and height-saving surface-mount package options, pin compatible with existing 5-V families for easy conversion

SN54LVTZ240, SN74LVTZ240 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS301 – SEPTEMBER 1993 – REVISED FEBRUARY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic DIPs (J)

description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.


The 'LVTZ240 is organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


The SN74LVTZ240 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVTZ240 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTZ240 is characterized for operation from -40°C to 85°C .

SN54LVTZ240 ... J PACKAGE
SN74LVTZ240 ... DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTZ240 ... FK PACKAGE
(TOP VIEW)



FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	L
L	L	H
H	X	Z

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

Copyright © 1994, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVTZ240, SN74LVTZ240

3.3-V ABT OCTAL BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS


SCBS301 – SEPTEMBER 1993 – REVISED FEBRUARY 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTZ240	96 mA
SN74LVTZ240	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTZ240	48 mA
SN74LVTZ240	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

SN54LVTZ240, SN74LVTZ240
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS301 – SEPTEMBER 1993 – REVISED FEBRUARY 1994

recommended operating conditions

		SN54LVTZ240		SN74LVTZ240		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	200		200		μs/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTZ240, SN74LVTZ240
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS301 – SEPTEMBER 1993 – REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTZ240		SN74LVTZ240		UNIT		
			MIN	TYP†	MAX	MIN		TYP†	MAX
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		V		
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V		
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4				
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2						
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2		V		
		$I_{OL} = 24\text{ mA}$			0.5				
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4				
		$I_{OL} = 32\text{ mA}$			0.5				
		$I_{OL} = 48\text{ mA}$			0.55				
I_I	$V_{CC} = 0\text{ or MAX}^\ddagger$, $V_I = 5.5\text{ V}$				10		μA		
	$V_{CC} = 0\text{ to }3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control pins	± 1					
		$V_I = V_{CC}$	Data pins	1					
		$V_I = 0$		-5					
I_{off}	$V_{CC} = 0\text{ V}$	$V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100	μA		
I_{OZPU}^\S	$V_{CC} = 0\text{ V to }1.5$	$V_O = 0.5\text{ to }3\text{ V}$	$\overline{OE} = X$				± 50	μA	
I_{OZPD}^\S	$V_{CC} = 1.5\text{ V to }0$	$V_O = 0.5\text{ to }3\text{ V}$	$\overline{OE} = X$				± 50	μA	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A inputs	75		75		μA	
		$V_I = 2\text{ V}$		-75		-75			
I_{OZH}	$V_{CC} = 3.6\text{ V}$	$V_O = 3\text{ V}$		5		5		μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$	$V_O = 0.5\text{ V}$		-5		-5		μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$	$I_O = 0$	Outputs high	0.12	0.5	0.12	0.225	mA	
			Outputs low	8.6	14	8.6	12		
			Outputs disabled	0.12	0.5	0.12	0.225		
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$				0.3		0.2		mA
C_i	$V_I = 3\text{ V or }0$				4		4		pF
C_o	$V_O = 3\text{ V or }0$				8		8		pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

¶ This parameter is guaranteed by characterization.

SN54LVTZ240, SN74LVTZ240
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS301 – SEPTEMBER 1993 – REVISED FEBRUARY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTZ240				SN74LVTZ240				UNIT	
			$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V ± 0.3 V			$V_{CC} = 2.7$ V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
tPLH	A	Y	1	4.5		5.4	1	2.5	4.3	5.2	ns	
tPHL			1	4.5		5.2	1	2.5	4.3	5		
tPZH	\overline{OE}	Y	1	5.4		6.5	1	2.7	5.2	6.3	ns	
tPZL			1	5.4		7.4	1	3.1	5.2	6.7		
tPHZ	\overline{OE}	Y	2	5.8		6.5	2	3.9	5.6	6.3	ns	
tPLZ			1.6	5.3		5.8	1.6	3.2	5.1	5.6		

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$.

NOTE 4: Load circuit and voltage waveforms are shown in Section 1.

SN54LVTZ244, SN74LVTZ244 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS302 – SEPTEMBER 1993 – REVISED FEBRUARY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic DIPs (J)

description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.


The 'LVTZ244 is organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


The SN74LVTZ244 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVTZ244 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTZ244 is characterized for operation from -40°C to 85°C .

SN54LVTZ244 . . . J PACKAGE
SN74LVTZ244 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTZ244 . . . FK PACKAGE
(TOP VIEW)



FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


SN54LVTZ244, SN74LVTZ244

3.3-V ABT OCTAL BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS


SCBS302 – SEPTEMBER 1993 – REVISED FEBRUARY 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTZ244	96 mA
SN74LVTZ244	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTZ244	48 mA
SN74LVTZ244	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

SN54LVTZ244, SN74LVTZ244
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS302 – SEPTEMBER 1993 – REVISED FEBRUARY 1994

recommended operating conditions

		SN54LVTZ244		SN74LVTZ244		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate			200	200	μs/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTZ244, SN74LVTZ244
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS302 – SEPTEMBER 1993 – REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTZ244		SN74LVTZ244		UNIT	
			MIN	TYPT†	MAX	MIN		TYPT†
V_{IK}	$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$			-1.2		-1.2	V
V_{OH}	$V_{CC} = \text{MIN to MAX}‡$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$,	$I_{OH} = -8\text{ mA}$	2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2		2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$			0.2	0.2	V	
		$I_{OL} = 24\text{ mA}$			0.5	0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4		
		$I_{OL} = 32\text{ mA}$			0.5	0.5		
		$I_{OL} = 48\text{ mA}$			0.55	0.55		
		$I_{OL} = 64\text{ mA}$				0.55		
I_I	$V_{CC} = 0\text{ or MAX}‡$, $V_I = 5.5\text{ V}$				10	10	μA	
	$V_{CC} = 0\text{ to }3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control pins		± 1	± 1		
		$V_I = V_{CC}$	Data pins		1	1		
		$V_I = 0$			-5	-5		
I_{off}	$V_{CC} = 0\text{ V}$,	$V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100	μA	
I_{OZPU}^{\S}	$V_{CC} = 0\text{ V to }1.5$,	$V_O = 0.5\text{ to }3\text{ V}$, $\overline{OE} = X$				± 50	μA	
I_{OZPD}^{\S}	$V_{CC} = 1.5\text{ V to }0$,	$V_O = 0.5\text{ to }3\text{ V}$, $\overline{OE} = X$				± 50	μA	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A inputs		75	75	μA	
		$V_I = 2\text{ V}$			-75	-75		
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$			5	5	μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$			-5	-5	μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$	$I_O = 0$,	Outputs high	0.12	0.5	0.12	0.225	mA
			Outputs low	8.6	14	8.6	12	
			Outputs disabled	0.12	0.5	0.12	0.225	
ΔI_{CC}^{\S}	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$				0.3	0.2	mA	
C_i	$V_I = 3\text{ V or }0$				4	4	pF	
C_o	$V_O = 3\text{ V or }0$				8	8	pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

¶ This parameter is guaranteed by characterization.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTZ244, SN74LVTZ244
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS302 – SEPTEMBER 1993 – REVISED FEBRUARY 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTZ244				SN74LVTZ244				UNIT
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			$V_{CC} = 2.7 \text{ V}$	
			MIN	MAX	MIN	MAX	MIN	TYPT	MAX	MIN	
t_{PLH}	A	Y	1	4.7	5.2		1	2.5	4.1	5	ns
t_{PHL}			1	4.4	5.4		1	2.5	4.1	5.2	
t_{PZH}	\overline{OE}	Y	1	5.4	6.5		1	2.7	5.2	6.3	ns
t_{PZL}			1.1	5.5	7.6		1.1	3.1	5.2	6.7	
t_{PHZ}	\overline{OE}	Y	1.9	6.2	6.9		1.9	3.9	5.6	6.3	ns
t_{PLZ}			1.8	5.5	6		1.8	3.2	5.1	5.6	

† All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$.

NOTE 4: Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVTZ245, SN74LVTZ245 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS303 – DECEMBER 1993 – REVISED FEBRUARY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic DIPs (J)

description

These octal bus transceivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.


The 'LVTZ245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


The SN74LVTZ245 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVTZ245 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTZ245 is characterized for operation from -40°C to 85°C .

SN54LVTZ245 ... J PACKAGE
SN74LVTZ245 ... DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTZ245 ... FK PACKAGE
(TOP VIEW)



FUNCTION TABLE

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN54LVTZ245, SN74LVTZ245 3.3-V ABT OCTAL BUS TRANSCIEVERS WITH 3-STATE OUTPUTS


SCBS303 - DECEMBER 1993 - REVISED FEBRUARY 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTZ245	96 mA
SN74LVTZ245	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTZ245	48 mA
SN74LVTZ245	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

SN54LVTZ245, SN74LVTZ245
3.3-V ABT OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS303 – DECEMBER 1993 – REVISED FEBRUARY 1994

recommended operating conditions

		SN54LVTZ245		SN74LVTZ245		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	200		200		μs/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTZ245, SN74LVTZ245 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS303 – DECEMBER 1993 – REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTZ245		SN74LVTZ245		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		V	
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$		2		2			
V_{OL}	$V_{CC} = 2.7\text{ V}$		$I_{OL} = 100\ \mu\text{A}$		0.2	0.2	V	
			$I_{OL} = 24\text{ mA}$		0.5	0.5		
	$V_{CC} = 3\text{ V}$		$I_{OL} = 16\text{ mA}$		0.4	0.4		
			$I_{OL} = 32\text{ mA}$		0.5	0.5		
			$I_{OL} = 48\text{ mA}$		0.55	0.55		
			$I_{OL} = 64\text{ mA}$			0.55		
I_I	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		Control pins	± 1	± 1	μA		
	$V_{CC} = 0\text{ or MAX}^\ddagger$, $V_I = 5.5\text{ V}$			10	10			
	$V_{CC} = 3.6\text{ V}$		A or B ports§	100	20			
				5	5			
				-10	-10			
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100	μA		
I_{OZPU}^\parallel	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, $\overline{OE} = X$				± 50	μA		
I_{OZPD}^\parallel	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, $\overline{OE} = X$				± 50	μA		
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$		A or B ports	75	75	μA		
				-75	-75			
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$			1	1	μA		
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$			-1	-1	μA		
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$, $I_O = 0$		Outputs high	0.13	0.5	0.13	0.19	mA
			Outputs low	8.8	14	8.8	12	
			Outputs disabled	0.13	0.5	0.13	0.19	
$\Delta I_{CC}^\#$	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.3	0.2	mA		
C_i	$V_I = 3\text{ V or }0$			4	4	pF		
C_{io}	$V_O = 3\text{ V or }0$			10	10	pF		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at $V_{CC}\text{ or GND}$

¶ This parameter is guaranteed by characterization.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{CC}\text{ or GND}$.

SN54LVTZ245, SN74LVTZ245
3.3-V ABT OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS303 – DECEMBER 1993 – REVISED FEBRUARY 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTZ245				SN74LVTZ245				UNIT	
			$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V ± 0.3 V			$V_{CC} = 2.7$ V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A or B	B or A	1	4.6	5.3		1	2.5	4	5.2	ns	
t_{PHL}			1	4.1	5.7	1	2.5	4	5.5			
t_{PZH}	\overline{OE}	A or B	1.1	6.1	7.2		1.1	3.3	5.9	7.1	ns	
t_{PZL}			1.5	6.6	8	1.5	3.8	6.5	7.9			
t_{PHZ}	\overline{OE}	A or B	2.2	6.2	7		2.2	4.3	5.9	6.5	ns	
t_{PLZ}			2	6.3	5.9	2	3.9	5.5	5.6			

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$.

NOTE 4: Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

General Information	1
LVT Octals	2
LVTZ Octals: Power-Up, 3-State	3
LVT Widebus™	4
LVT JTAG/IEEE 1149.1	5
GTL Transceivers and Backplane Drivers	6
LVC MSI and Octals	7
LVC Widebus™	8
ALVC Widebus™	9
LV MSI and Octals	10
CBT Bus Switches and 5-V/3-V Translators	11
Application Notes	12
Characterization Information	13
Mechanical Data	14

LVT Widebus™

Features

- State-of-the-art 0.8- μ EPIC-IIB™ BiCMOS process
- No input-diode clamp to V_{CC}
- Fully compatible (input and output) with 5-V systems
- -32-mA/64-mA drive current
- Low standby current (90 μ A–190 μ A)
- Bus-hold cell on data inputs and I/O pins
- 2.7-V to 3.6-V V_{CC} range
- JEDEC SSOP Widebus™ and EIAJ TSSOP Shrink Widebus™ packaging
- TI has established alternate sources
-
-

Benefits

Benefits


-
- Propagation delays as fast as 4.1 ns maximum for improved performance
-
- Interfaces directly to industry standard buses and 5-V integrated circuits
- Supports live insertion
-
- Drives large loads, buses, or memory arrays
- Extends battery life
- Eliminates passive pullup resistors on local buses
- Fully characterized for unregulated battery operation
- Saves board space and weight; TSSOP compatible with PCMCIA standards
- Standardization that comes from a common product approach

SN54LVT162240, SN74LVT162240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS259A – JULY 1993 – REVISED FEBRUARY 1994

- Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus*™ Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

SN54LVT162240 . . . WD PACKAGE
SN74LVT162240 . . . DGG OR DL PACKAGE
(TOP VIEW)



description

The 'LVT162240 is a 16-bit buffer and line driver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides inverting outputs and symmetrical \overline{OE} (active-low output-enable) inputs.

The outputs, which are designed to source or sink up to 12 mA, include 22-Ω series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN54LVT162240, SN74LVT162240
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS259A – JULY 1993 – REVISED FEBRUARY 1994

description (continued)

The SN74LVT162240 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT162240 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT162240 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each 4-bit buffer)

INPUTS		OUTPUT
$\overline{\text{OE}}$	A	Y
L	H	L
L	L	H
H	X	Z


PRODUCT PREVIEW



SN54LVT162240, SN74LVT162240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS259A - JULY 1993 - REVISED FEBRUARY 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



PRODUCT PREVIEW

SN54LVT162240, SN74LVT162240
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS259A – JULY 1993 – REVISED FEBRUARY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL}	30 mA
Current into any output in the high state, I_{OH} (see Note 2)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		SN54LVT162240		SN74LVT162240		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage	0.8		0.8		V
V_I	Input voltage	5.5		5.5		V
I_{OH}	High-level output current	-12		-12		mA
I_{OL}	Low-level output current	12		12		mA
$\Delta t/\Delta v$	Input transition rise or fall rate	10		10		ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW



SN54LVT162240, SN74LVT162240
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS259A - JULY 1993 - REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT162240		SN74LVT162240		UNIT
			MIN	MAX	MIN	MAX	
V_{IK}	$V_{CC} = 2.7\text{ V}, I_I = -18\text{ mA}$			-1.2		-1.2	V
V_{OH}	$V_{CC} = 3\text{ V}, I_{OH} = -12\text{ mA}$		2		2		V
V_{OL}	$V_{CC} = 3\text{ V}, I_{OL} = 12\text{ mA}$			0.8		0.8	V
I_I	$V_{CC} = 0\text{ or MAX}^\ddagger, V_I = 5.5\text{ V}$			10		10	μA
	$V_{CC} = 3.6\text{ V},$	$V_I = V_{CC}\text{ or GND}$	Control pins	± 1		± 1	
		$V_I = V_{CC}$	Data pins	1		1	
		$V_I = 0$		-5		-5	
I_{off}	$V_{CC} = 0, V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					± 100	μA
$I_{I(\text{hold})}$	$V_{CC} = 3\text{ V}$		A inputs	$V_I = 0.8\text{ V}$	75	75	μA
				$V_I = 2\text{ V}$	-75	-75	
I_{OZH}	$V_{CC} = 3.6\text{ V}, V_O = 3\text{ V}$			1		1	μA
I_{OZL}	$V_{CC} = 3.6\text{ V}, V_O = 0.5\text{ V}$			-1		-1	μA
I_{CC}	$V_{CC} = 3.6\text{ V}, V_I = V_{CC}\text{ or GND}, I_O = 0,$		Outputs high	0.19		0.1	mA
			Outputs low	5		5	
			Outputs disabled	0.19		0.1	
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V},$ One input at $V_{CC} - 0.6\text{ V},$ Other inputs at $V_{CC}\text{ or GND}$			0.2		0.2	mA
C_i	$V_I = 3\text{ V or }0$						pF
C_o	$V_O = 3\text{ V or }0$						pF

† All typical values are at $V_{CC} = 3.3\text{ V}, T_A = 25^\circ\text{C}.$

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW




SN54LVT16244A, SN74LVT16244A 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS142B – MAY 1992 – REVISED FEBRUARY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

SN54LVT16244A . . . WD PACKAGE
SN74LVT16244A . . . DGG OR DL PACKAGE
(TOP VIEW)



description

The LVT16244A is a 16-bit buffer and line driver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides true outputs and symmetrical \overline{OE} (active-low output-enable) inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16244A is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16244A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT16244A is characterized for operation from -40°C to 85°C .

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated


SN54LVT16244A, SN74LVT16244A

3.3-V ABT 16-BIT BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS


SCBS142B - MAY 1992 - REVISED FEBRUARY 1994

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LVT16244A, SN74LVT16244A 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS142B – MAY 1992 – REVISED FEBRUARY 1994

FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
OE	A	Y
L	H	H
L	L	L
H	X	Z

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT16244A	96 mA
SN74LVT16244A	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT16244A	48 mA
SN74LVT16244A	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		SN54LVT16244A		SN74LVT16244A		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVT16244A, SN74LVT16244A
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS142B - MAY 1992 - REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT16244A		SN74LVT16244A		UNIT	
			MIN	MAX	MIN	TYPT [†]		MAX
V _{IK}	V _{CC} = 2.7 V,	I _I = -18 mA		-1.2		-1.2	V	
V _{OH}	V _{CC} = MIN to MAX [‡] , I _{OH} = -100 μA		V _{CC} -0.2		V _{CC} -0.2		V	
	V _{CC} = 2.7 V, I _{OH} = -8 mA		2.4		2.4			
	V _{CC} = 3 V	I _{OH} = -24 mA	2			2		
V _{OL}	V _{CC} = 2.7 V	I _{OL} = 100 μA		0.2		0.2	V	
		I _{OL} = 24 mA		0.5		0.5		
	V _{CC} = 3 V	I _{OL} = 16 mA		0.4		0.4		
		I _{OL} = 32 mA		0.5		0.5		
		I _{OL} = 48 mA		0.55				
		I _{OL} = 64 mA				0.55		
I _I	V _{CC} = 0 or MAX [‡] , V _I = 5.5 V			10		10	μA	
	V _{CC} = 3.6 V	V _I = V _{CC} or GND	Control pins	±1		±1		
		V _I = V _{CC}	Data pins		1			1
		V _I = 0			-5			-5
I _{off}	V _{CC} = 0,	V _I or V _O = 0 to 4.5 V				±100	μA	
I _I (hold)	V _{CC} = 3 V	V _I = 0.8 V	A inputs	75		75	μA	
		V _I = 2 V		-75		-75		
I _{OZH}	V _{CC} = 3.6 V,	V _O = 3 V		5		5	μA	
I _{OZL}	V _{CC} = 3.6 V,	V _O = 0.5 V		-5		-5	μA	
I _{CC}	V _{CC} = 3.6 V, V _I = V _{CC} or GND	I _O = 0,	Outputs high	0.09		0.09	mA	
			Outputs low	5		5		
			Outputs disabled	0.09		0.09		
ΔI _{CC} [§]	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND			0.2		0.2	mA	
C _i	V _I = 3 V or 0					4	pF	
C _o	V _O = 3 V or 0					10	pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT16244A, SN74LVT16244A
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS142B – MAY 1992 – REVISED FEBRUARY 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16244A				SN74LVT16244A				UNIT	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			$V_{CC} = 2.7 \text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A	Y	1	4.2		5.1	1	2.3	4.1	5	ns	
t_{PHL}			1	4.2		5.3	1	2.3	4.1	5.2		
t_{PZH}	\overline{OE}	Y	1	5.3		6.4	1	2.6	5.2	6.3	ns	
t_{PZL}			1	5.3		6.8	1	2.6	5.2	6.7		
t_{PHZ}	\overline{OE}	Y	2.1	3.9		6.4	2.2	3.9	5.7	6.3	ns	
t_{PLZ}			1.9	5.3		5.7	2	3.7	5.1	5.6		

† All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$.

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT162244, SN74LVT162244 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS258A - JUNE 1993 - REVISED FEBRUARY 1994

- Output Ports Have Equivalent 22- Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus*[™] Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

SN54LVT162244 . . . WD PACKAGE
SN74LVT162244 . . . DGG OR DL PACKAGE
(TOP VIEW)



description

The 'LVT162244 is a 16-bit buffer and line driver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides true outputs and symmetrical \overline{OE} (active-low output-enable) inputs.

The outputs, which are designed to source or sink up to 12 mA, include 22- Ω series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN54LVT162244, SN74LVT162244
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS268A – JUNE 1993 – REVISED FEBRUARY 1994

description (continued)

The SN74LVT162244 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT162244 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT162244 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each 4-bit buffer)


INPUTS		OUTPUT
$\overline{\text{OE}}$	A	Y
L	H	H
L	L	L
H	X	Z

PRODUCT PREVIEW

SN54LVT162244, SN74LVT162244
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS


SCBS258A - JUNE 1993 - REVISED FEBRUARY 1994

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



PRODUCT PREVIEW

SN54LVT162244, SN74LVT162244
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS258A – JUNE 1993 – REVISED FEBRUARY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL}	30 mA
Current into any output in the high state, I_{OH} (see Note 2)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		SN54LVT162244		SN74LVT162244		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-12		-12	mA
I_{OL}	Low-level output current		12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	$^\circ\text{C}$

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW



SN54LVT162244, SN74LVT162244
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS258A – JUNE 1993 – REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT162244		SN74LVT162244		UNIT
			MIN	TYP†	MAX	MIN	
V _{IK}	V _{CC} = 2.7 V, I _I = -18 mA				-1.2		V
V _{OH}	V _{CC} = 3 V, I _{OH} = -12 mA		2		2		V
V _{OL}	V _{CC} = 3 V, I _{OL} = 12 mA				0.8		V
I _I	V _{CC} = 0 or MAX‡, V _I = 5.5 V				10		10
	V _{CC} = 3.6 V	V _I = V _{CC} or GND	Control pins		±1		±1
		V _I = V _{CC}	Data pins		1		1
		V _I = 0			-5		-5
I _{off}	V _{CC} = 0, V _I or V _O = 0 to 4.5 V						±100
I _{I(hold)}	V _{CC} = 3 V		V _I = 0.8 V		75		75
			V _I = 2 V		-75		-75
I _{OZH}	V _{CC} = 3.6 V, V _O = 3 V				5		5
I _{OZL}	V _{CC} = 3.6 V, V _O = 0.5 V				-5		-5
I _{CC}	V _{CC} = 3.6 V, V _I = V _{CC} or GND, I _O = 0,		Outputs high		0.19		0.09
			Outputs low		5		5
			Outputs disabled		0.19		0.09
ΔI _{CC} §	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND				0.2		0.2
C _i	V _I = 3 V or 0				4		4
C _o	V _O = 3 V or 0				10		10

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT162244				SN74LVT162244				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
t _{PLH}	A	Y	1.4	5.2	6.1		1.4	3.2	4.9	5.8	ns
t _{PHL}			1.1	5.1	6.3		1.1	3.1	5	6.1	
t _{PZH}	OE	Y	1	6.6	7.3		1	4.7	6.4	7.1	ns
t _{PZL}			1.4	5.7	7.4		1.4	3.4	5.6	7.3	
t _{PHZ}	OE	Y	2.6	6.9	7.6		2.6	4.5	6.6	7.3	ns
t _{PLZ}			2.6	6.1	6.8		2.6	3.6	5.8	6.5	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW




SN54LVT16245A, SN74LVT16245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS143B – MAY 1992 – REVISED MARCH 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

SN54LVT16245A . . . WD PACKAGE
SN74LVT16245A . . . DGG OR DL PACKAGE
(TOP VIEW)



description

The 'LVT16245A is a 16-bit (dual-octal) noninverting 3-state transceiver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16245A is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16245A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT16245A is characterized for operation from -40°C to 85°C .

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


SN54LVT16245A, SN74LVT16245A
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS143B - MAY 1992 - REVISED MARCH 1994


FUNCTION TABLE
 (each 8-bit section)

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54LVT16245A, SN74LVT16245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS143B – MAY 1992 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT16245A	96 mA
SN74LVT16245A	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT16245A	48 mA
SN74LVT16245A	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		SN54LVT16245A		SN74LVT16245A		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVT16245A, SN74LVT16245A
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS143B - MAY 1992 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT16245A			SN74LVT16245A			UNIT	
			MIN	TYP†	MAX	MIN	TYP†	MAX		
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$		-1.2			-1.2			V	
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$			$V_{CC} - 0.2$			V	
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4			2.4				
	$V_{CC} = 3\text{ V}$		2			2				
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$	0.2			0.2			V	
		$I_{OL} = 24\text{ mA}$	0.5			0.5				
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$	0.4			0.4				
		$I_{OL} = 32\text{ mA}$	0.5			0.5				
		$I_{OL} = 48\text{ mA}$	0.55			0.55				
		$I_{OL} = 64\text{ mA}$	0.55			0.55				
I_I	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$	Control pins	± 1			± 1			μA	
			10			10				
	$V_{CC} = 3.6\text{ V}$	A or B ports§	20			20				
			1			1				
		$V_I = V_{CC}$		-5			-5			
		$V_I = 0$								
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					± 100			μA	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	A or B ports	75			75			μA	
			-75			-75				
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$		1			1			μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$		-1			-1			μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$	$I_O = 0$	Outputs high	0.09			0.09			mA
			Outputs low	5			5			
			Outputs disabled	0.09			0.09			
ΔI_{CC}^\parallel	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$		0.2			0.2			mA	
C_I	$V_I = 3\text{ V or }0$		4			4			pF	
C_{IO}	$V_O = 3\text{ V or }0$		11			11			pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at $V_{CC}\text{ or GND}$

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{CC}\text{ or GND}$.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT16245A, SN74LVT16245A
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS143B – MAY 1992 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16245A				SN74LVT16245A				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A or B	B or A					1	2.4	4.1	5	ns	
t_{PHL}							1	2.3	4.1	5.2		
t_{PZH}	\overline{OE}	A or B					1	3	5.3	6.3	ns	
t_{PZL}							1	3.1	5.2	6.7		
t_{PHZ}	\overline{OE}	A or B					2.7	4.6	6.4	7.2	ns	
t_{PLZ}							2.6	4.3	5.8	6.1		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




SN54LVT162245, SN74LVT162245 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS260A – JUNE 1993 – REVISED FEBRUARY 1994

- A-Port Outputs Have Equivalent 22- Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus*[™] Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

SN54LVT162245 . . . WD PACKAGE
SN74LVT162245 . . . DGG OR DL PACKAGE
(TOP VIEW)



description

The LVT162245 is a 16-bit (dual-octal) noninverting 3-state transceiver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

The A-port outputs, which are designed to source or sink up to 12 mA, include 22- Ω series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN54LVT162245, SN74LVT162245 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS260A - JUNE 1993 - REVISED FEBRUARY 1994

description (continued)


The SN74LVT162245 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT162245 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT162245 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE
(each 8-bit section)

INPUTS		OPERATION
$\overline{\text{OE}}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN54LVT162245, SN74LVT162245
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS260A – JUNE 1993 – REVISED FEBRUARY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT162245 (except A port)	96 mA
SN74LVT162245 (except A port)	128 mA
A port	30 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT162245 (B port)	48 mA
SN74LVT162245 (B port)	64 mA
A port	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		SN54LVT162245		SN74LVT162245		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current			–24	–32	mA
		B port				
I_{OL}	Low-level output current			–12	–12	mA
		A port				
				12	12	
				48	64	
$\Delta t/\Delta v$	Input transition rise or fall rate			10	10	ns/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW



SN54LVT162245, SN74LVT162245
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS260A – JUNE 1993 – REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT162245		SN74LVT162245		UNIT	
			MIN	MAX	MIN	MAX		
V_{IK}	$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$		-1.2		-1.2	V	
V_{OH}	$V_{CC} = 3\text{ V}$,	$I_{OH} = -12\text{ mA}$	A port	2		2	V	
	$V_{CC} = \text{MIN to MAX}^\dagger$,	$I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		
	$V_{CC} = 2.7\text{ V}$,	$I_{OH} = -8\text{ mA}$		2.4		2.4		
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$		2				
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 12\text{ mA}$	A port		0.8	0.8	V	
		$I_{OL} = 100\text{ }\mu\text{A}$	B port		0.2	0.2		
		$I_{OL} = 24\text{ mA}$			0.5	0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4		
		$I_{OL} = 32\text{ mA}$			0.5	0.5		
		$I_{OL} = 48\text{ mA}$						
		$I_{OL} = 64\text{ mA}$			0.55			
I_I	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}\text{ or GND}$	Control pins		± 1	± 1	μA	
	$V_{CC} = 0\text{ or MAX}^\dagger$,	$V_I = 5.5\text{ V}$			10	10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports [‡]		20	20		
		$V_I = V_{CC}$			5	5		
		$V_I = 0$			-10	-10		
I_{off}	$V_{CC} = 0$,	$V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}^*$				± 100	μA	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75		75	μA	
		$V_I = 2\text{ V}$		-75		-75		
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$		1		1	μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$		-1		-1	μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}\text{ or GND}$	$I_O = 0$,	Outputs high		0.1	mA	
				Outputs low		5		5
				Outputs disabled		0.1		0.1
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$,	One input at $V_{CC} - 0.6\text{ V}$,		0.2		0.2	mA	
C_i	$V_I = 3\text{ V or }0$						pF	
C_{io}	$V_O = 3\text{ V or }0$						pF	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] Unused pins at V_{CC} or GND

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW




SN54LVT16373, SN74LVT16373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS144B – MAY 1992 – REVISED FEBRUARY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

SN54LVT16373... WD PACKAGE
 SN74LVT16373... DGG OR DL PACKAGE
 (TOP VIEW)



description

The 'LVT16373 is a 16-bit transparent D-type latch with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

SN54LVT16373, SN74LVT16373

3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES

WITH 3-STATE OUTPUTS

SCBS144B – MAY 1992 – REVISED FEBRUARY 1994

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74LVT16373 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16373 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT16373 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE
(each 8-bit section)

INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54LVT16373, SN74LVT16373

3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS144B – MAY 1992 – REVISED FEBRUARY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT16373	96 mA
SN74LVT16373	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT16373	48 mA
SN74LVT16373	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		SN54LVT16373		SN74LVT16373		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

SN54LVT16373, SN74LVT16373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS144B – MAY 1992 – REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT16373		SN74LVT16373		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$		-1.2		-1.2		V	
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V	
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$		2		2			
V_{OL}	$V_{CC} = 2.7\text{ V}$		0.2		0.2		V	
			0.5		0.5			
			0.4		0.4			
			0.5		0.5			
	$V_{CC} = 3\text{ V}$		0.55		0.55			
			0.55		0.55			
I_I	$V_{CC} = 0\text{ or MAX}^\ddagger$, $V_I = 5.5\text{ V}$		10		10		μA	
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control pins	± 1	± 1			
		$V_I = V_{CC}$	Data pins	1	1			
		$V_I = 0$		-5	-5			
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100		μA	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$		75		75		μA	
			-75		-75			
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$		5		5		μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$		-5		-5		μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$, $I_O = 0$,		Outputs high	0.09		0.09		mA
			Outputs low	5		5		
			Outputs disabled	0.09		0.09		
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$		0.2		0.2		mA	
C_i	$V_I = 3\text{ V or }0$		5		5		pF	
C_o	$V_O = 3\text{ V or }0$		9.5		9.5		pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		SN54LVT16373		SN74LVT16373		UNIT
		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
		MIN	MAX	MIN	MAX	
t_w	Pulse duration, LE high	3.3	3.3	3.3	3.3	ns
t_{su}	Setup time, data before LE↓	0.5	0.5	0.5	0.5	ns
t_h	Hold time, data after LE↓	1.8	2	1.8	2	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT16373, SN74LVT16373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS144B – MAY 1992 – REVISED FEBRUARY 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16373				SN74LVT16373				UNIT	
			$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V ± 0.3 V			$V_{CC} = 2.7$ V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t _{PLH}	D	Q	1.3	5.1	5.8		1.3	2.7	5	5.7		ns
t _{PHL}			1.4	5	5.8		1.4	2.9	4.9	5.7		
t _{PLH}	LE	Q	2.1	7	7.5		2.1	3.6	6	6.8		ns
t _{PHL}			3	8.1	9.4		3	4.7	6.9	8.8		
t _{PZH}	\overline{OE}	Q	1	5.6	6.4		1	2.9	5.3	6.3		ns
t _{PZL}			1.3	5.3	6		1.3	3	5.1	5.9		
t _{PHZ}	\overline{OE}	Q	2.7	7.2	8.2		2.7	4.3	6.8	7.6		ns
t _{PLZ}			2.6	6.1	6.2		2.6	4	5.8	5.9		

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$.


NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

SN54LVT162373, SN74LVT162373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS261A – JULY 1993 – REVISED FEBRUARY 1994

- Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus*™ Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

SN54LVT162373 ... WD PACKAGE
SN74LVT162373 ... DGG OR DL PACKAGE
(TOP VIEW)



description

The 'LVT162373 is a 16-bit transparent D-type latch with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

4-37

PRODUCT PREVIEW

SN54LVT162373, SN74LVT162373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS261A – JULY 1993 – REVISED FEBRUARY 1994

description (continued)

The output-enable (\overline{OE}) input does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include 22- Ω series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT162373 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT162373 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT162373 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each 8-bit section)

INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z


PRODUCT PREVIEW




SN54LVT162373, SN74LVT162373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS261A - JULY 1993 - REVISED FEBRUARY 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL}	30 mA
Current into any output in the high state, I_{OH} (see Note 2)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

PRODUCT PREVIEW

SN54LVT162373, SN74LVT162373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS261A – JULY 1993 – REVISED FEBRUARY 1994

recommended operating conditions (see Note 4)

		SN54LVT162373		SN74LVT162373		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage	0.8		0.8		V
V _I	Input voltage	5.5		5.5		V
I _{OH}	High-level output current	-12		-12		mA
I _{OL}	Low-level output current	12		12		mA
Δt/Δv	Input transition rise or fall rate	10		10		ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT162373		SN74LVT162373		UNIT
			MIN	MAX	MIN	MAX	
V _{IK}	V _{CC} = 2.7 V, I _I = -18 mA		-1.2		-1.2		V
V _{OH}	V _{CC} = 3 V, I _{OH} = -12 mA		2		2		V
V _{OL}	V _{CC} = 3 V, I _{OL} = 12 mA		0.8		0.8		V
I _I	V _{CC} = 0 or MAX [†] , V _I = 5.5 V		10		10		μA
	V _{CC} = 3.6 V	V _I = V _{CC} or GND	Control pins		±1		
		V _I = V _{CC}	Data pins		1		
	V _I = 0		-5		-5		
I _{off}	V _{CC} = 0, V _I or V _O = 0 to 4.5 V				±100		μA
I _I (hold)	V _{CC} = 3 V		V _I = 0.8 V		75		μA
			V _I = 2 V		-75		
I _{OZH}	V _{CC} = 3.6 V, V _O = 3 V		1		1		μA
I _{OZL}	V _{CC} = 3.6 V, V _O = 0.5 V		-1		-1		μA
I _{CC}	V _{CC} = 3.6 V, I _O = 0, V _I = V _{CC} or GND		Outputs high		0.19		mA
			Outputs low		5		
			Outputs disabled		0.19		
ΔI _{CC} [‡]	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		0.2		0.2		mA
C _i	V _I = 3 V or 0						pF
C _o	V _O = 3 V or 0						pF

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW




SN54LVT16374, SN74LVT16374 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS145B - MAY 1992 - REVISED FEBRUARY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

SN54LVT16374... WD PACKAGE
SN74LVT16374... DGG OR DL PACKAGE
(TOP VIEW)



description

The 'LVT16374 is a 16-bit edge-triggered D-type flip-flop with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 'LVT16374 can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

Copyright © 1994, Texas Instruments Incorporated

SN54LVT16374, SN74LVT16374

3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS145B - MAY 1992 - REVISED FEBRUARY 1994

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74LVT16374 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16374 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT16374 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	\uparrow	H	H
L	\uparrow	L	L
L	H or L	X	Q_0
H	X	X	Z

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54LVT16374, SN74LVT16374
3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS145B – MAY 1992 – REVISED FEBRUARY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT16374	96 mA
SN74LVT16374	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT16374	48 mA
SN74LVT16374	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		SN54LVT16374		SN74LVT16374		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT16374, SN74LVT16374
3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS145B – MAY 1992 – REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT16374		SN74LVT16374		UNIT
			MIN	TYPT†	MAX	MIN	
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		V
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4		
	$V_{CC} = 3\text{ V}$, $I_{OH} = -24\text{ mA}$		2				
V_{OL}	$V_{CC} = 2.7\text{ V}$		$I_{OL} = 100\ \mu\text{A}$		0.2		V
			$I_{OL} = 24\text{ mA}$		0.5		
	$V_{CC} = 3\text{ V}$		$I_{OL} = 16\text{ mA}$		0.4		
			$I_{OL} = 32\text{ mA}$		0.5		
			$I_{OL} = 48\text{ mA}$		0.55		
			$I_{OL} = 64\text{ mA}$		0.55		
I_I	$V_{CC} = 0\text{ or MAX}^\ddagger$, $V_I = 5.5\text{ V}$				10		μA
	$V_{CC} = 3.6\text{ V}$		Control pins		± 1		
			Data pins		1		
			$V_I = 0$		-5		
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100		μA
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$, $V_I = 0.8\text{ V}$		Data inputs		75		μA
					$V_I = 2\text{ V}$		
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$				5		μA
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$				-5		μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$, $I_O = 0$		Outputs high		0.1		mA
			Outputs low		5		
			Outputs disabled		0.1		
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$				0.2		mA
C_i	$V_I = 3\text{ V or }0$				5		pF
C_o	$V_O = 3\text{ V or }0$				9.5		pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			SN54LVT16374				SN74LVT16374				UNIT
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3 \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency		0	150	0	150	0	150	0	150	MHz
t_w	Pulse duration, CLK high or low		3.3		3.3		3.3		3.3		ns
t_{su}	Setup time, data before CLK \uparrow	High or low	2.2		2.6		2.2		2.6		ns
t_h	Hold time, data after CLK \uparrow	High or low	0.6		0		0.6		0		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVT16374, SN74LVT16374
3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS145B - MAY 1992 - REVISED FEBRUARY 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16374				SN74LVT16374				UNIT	
			$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V ± 0.3 V			$V_{CC} = 2.7$ V		
			MIN	MAX	MIN	MAX	MIN	TYPT†	MAX	MIN		MAX
f_{max}			150		150			150		150	MHz	
t_{PLH}	CLK	Q	1.9	6.6		7.4	1.9	3.6	6.3		7	ns
t_{PHL}			2.3	6.9		7.5	2.3	4.1	6.6		7.2	
t_{PZH}	\overline{OE}	Q	1	5.6		6.4	1	2.7	5.3		6.3	ns
t_{PZL}			1.3	5.9		6	1.3	2.8	5.1		5.9	
t_{PHZ}	\overline{OE}	Q	2.7	7.2		8.2	2.7	4.3	6.8		7.6	ns
t_{PLZ}			2.6	6.1		8.2	2.6	3.9	5.8		5.9	

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$.

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




SN54LVT162374, SN74LVT162374 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS262A - JULY 1993 - REVISED FEBRUARY 1994

- Output Ports Have Equivalent 22- Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus*TM Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

SN54LVT162374...WD PACKAGE
SN74LVT162374...DGG OR DL PACKAGE
(TOP VIEW)



description

The LVT162374 is a 16-bit edge-triggered D-type flip-flop with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The LVT162374 can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated

SN54LVT162374, SN74LVT162374
3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS262A – JULY 1993 – REVISED FEBRUARY 1994

description (continued)

The outputs, which are designed to source or sink up to 12 mA, include 22- Ω series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT162374 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT162374 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT162374 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each flip-flop)


INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	\uparrow	H	H
L	\uparrow	L	L
L	L	X	Q_0
H	X	X	Z

PRODUCT PREVIEW


SN54LVT162374, SN74LVT162374 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS262A - JULY 1993 - REVISED FEBRUARY 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL}	30 mA
Current into any output in the high state, I_{OH} (see Note 2)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

PRODUCT PREVIEW

SN54LVT162374, SN74LVT162374
3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS262A – JULY 1993 – REVISED FEBRUARY 1994

recommended operating conditions (see Note 4)

		SN54LVT162374		SN74LVT162374		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-12		-12	mA
I _{OL}	Low-level output current		12		12	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT162374		SN74LVT162374		UNIT
			MIN	MAX	MIN	MAX	
V _{IK}	V _{CC} = 2.7 V,	I _I = -18 mA		-1.2		-1.2	V
V _{OH}	V _{CC} = 3 V,	I _{OH} = -12 mA	2		2		V
V _{OL}	V _{CC} = 3 V,	I _{OL} = 12 mA		0.8		0.8	V
I _I	V _{CC} = 0 or MAX [†] , V _I = 5.5 V			10		10	μA
	V _{CC} = 3.6 V	V _I = V _{CC} or GND	Control pins	±1		±1	
		V _I = V _{CC}	Data pins	1		1	
		V _I = 0		-5		-5	
I _{off}	V _{CC} = 0,	V _I or V _O = 0 to 4.5 V				±100	μA
I _I (hold)	V _{CC} = 3 V	V _I = 0.8 V	A inputs	75		75	μA
		V _I = 2 V		-75		-75	
I _{OZH}	V _{CC} = 3.6 V,	V _O = 3 V		1		1	μA
I _{OZL}	V _{CC} = 3.6 V,	V _O = 0.5 V		-1		-1	μA
I _{CC}	V _{CC} = 3.6 V, V _I = V _{CC} or GND	I _O = 0,	Outputs high	0.19		0.1	mA
			Outputs low	5		5	
			Outputs disabled	0.19		0.1	
ΔI _{CC} [‡]	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND			0.2		0.2	mA
C _i	V _I = 3 V or 0						pF
C _o	V _O = 3 V or 0						pF

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW




SN54LVT16500, SN74LVT16500 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS146A – MAY 1992 – REVISED MARCH 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus*™ Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- *UBT*™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

SN54LVT16500 . . . WD PACKAGE
SN74LVT16500 . . . DGG OR DL PACKAGE
(TOP VIEW)



description

The LVT16500 is an 18-bit universal bus transceiver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if \overline{CLKAB} is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of \overline{CLKAB} . Output-enable OEAB is active high. When OEAB is high, the B-port outputs are active. When OEAB is low, the B-port outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , LEBA, and \overline{CLKBA} . The output enables are complementary (OEAB is active high, and \overline{OEBA} is active low).

Widebus and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN54LVT16500, SN74LVT16500
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS146A - MAY 1992 - REVISED MARCH 1994

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVT16500 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16500 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT16500 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE†

INPUTS				OUTPUT B
OEAB	LEAB	CLKAB	A	
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↓	L	L
H	L	↓	H	H
H	L	H	X	B_0^{\ddagger}
H	L	L	X	B_0^{\S}

† A-to-B data flow is shown; B-to-A flow is similar but uses \overline{OEBA} , \overline{LEBA} , and \overline{CLKBA} .

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that \overline{CLKAB} was low before \overline{LEAB} went low.



SN54LVT16500, SN74LVT16500
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS146A – MAY 1992 – REVISED MARCH 1994

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54LVT16500, SN74LVT16500
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS146A – MAY 1992 – REVISED MARCH 1994

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL} : SN54LVT16500	96 mA
SN74LVT16500	128 mA
Current into any output in the high state, I_{OH} (see Note 2): SN54LVT16500	48 mA
SN74LVT16500	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.



SN54LVT16500, SN74LVT16500
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS146A – MAY 1992 – REVISED MARCH 1994

recommended operating conditions (see Note 4)

		SN54LVT16500		SN74LVT16500		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

SN54LVT16500, SN74LVT16500
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS146A – MAY 1992 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT16500		SN74LVT16500		UNIT		
			MIN	TYP†	MAX	MIN		TYP†	MAX
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		V		
V_{OH}	$V_{CC} = \text{MIN to MAX}‡$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V		
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4				
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2						
		$I_{OH} = -32\text{ mA}$			2				
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$			0.2		V		
		$I_{OL} = 24\text{ mA}$			0.5				
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4				
		$I_{OL} = 32\text{ mA}$			0.5				
		$I_{OL} = 48\text{ mA}$			0.55				
		$I_{OL} = 64\text{ mA}$			0.55				
I_I	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND		Control pins			± 1		μA	
	$V_{CC} = 0$ or $\text{MAX}‡$, $V_I = 5.5\text{ V}$					10			
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$		A or B ports§			20		
		$V_I = V_{CC}$					5		
		$V_I = 0$					-10		
							± 100		
I_{off}	$V_{CC} = 0$, V_I or $V_O = 0$ to 4.5 V				± 100		μA		
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75		75		μA	
		$V_I = 2\text{ V}$		-75		-75			
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$				1		μA		
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$				-1		μA		
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND	$I_O = 0$,	Outputs high	0.12		0.12		mA	
			Outputs low	5		5			
			Outputs disabled	0.12		0.12			
$\Delta I_{CC}¶$	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND				0.2		mA		
C_i	$V_I = 3\text{ V or }0$		3.5		3.5		pF		
C_{io}	$V_O = 3\text{ V or }0$		12		12		pF		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVT16500, SN74LVT16500
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS146A – MAY 1992 – REVISED MARCH 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		SN54LVT16500				SN74LVT16500				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	125	0	150	0	125	MHz
t _w	Pulse duration	LE high		3.3	3.3	3.3		3.3		ns
		CLK high or low		3.3	3.3	3.3		3.3		
t _{su}	Setup time	A before CLKAB↓		1.8	1.1	1.8		1.1		ns
		B before CLKBA↓		1.9	1.2	1.9		1.2		
		A or B before LE↓, CLK high		2.2	1.3	2.2		1.3		
		A or B before LE↓, CLK low		2.7	1.9	2.7		1.9		
t _h	Hold time	A or B after CLK↓		1.2	1.2	1.2		1.2		ns
		A or B after LE↓		0.9	1.1	0.9		1.1		

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16500				SN74LVT16500				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
f _{max}			150		125			150		125	MHz	
t _{PLH}	B or A	A or B	1.7	5.8		7	1.7	3	5.4		6.8	ns
t _{PHL}			1.6	6		7.8	1.6	3.2	5.9		7.7	
t _{PLH}	LEBA or LEAB	A or B	2.3	7.3		8.9	2.3	4	7		8.5	ns
t _{PHL}			2.7	8.2		9.8	2.7	4.3	7.9		9.7	
t _{PLH}	CLKBA or CLKAB	A or B	2	7.4		8.8	2	4.1	7		8.3	ns
t _{PHL}			2.4	8.1		10	2.4	4.4	7.9		9.9	
t _{PZH}	OEBA or OEAB	A or B	1.2	5.2		6.1	1.2	3	5		5.9	ns
t _{PZL}			1.5	5.9		7	1.5	3	5.8		6.9	
t _{PHZ}	OEBA or OEAB	A or B	2.7	7.7		8.6	2.7	4.6	7.4		8.3	ns
t _{PLZ}			2.8	7.3		7.7	2.8	4.7	6.7		7.2	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT16501, SN74LVT16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS147A – MAY 1992 – REVISED FEBRUARY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus*[™] Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- *UBT*[™] (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

SN54LVT16501...WD PACKAGE
SN74LVT16501...DGG OR DL PACKAGE
(TOP VIEW)



description

The 'LVT16501 is an 18-bit universal bus transceiver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , LEBA, and CLKBA. The output enables are complementary (OEAB is active high, and \overline{OEBA} is active low).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Widebus and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN54LVT16501, SN74LVT16501
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS147A – MAY 1992 – REVISED FEBRUARY 1994

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVT16501 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16501 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT16501 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE†

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↑	L	L
H	L	↑	H	H
H	L	H	X	B_0^{\ddagger}
H	L	L	X	B_0^{\S}

† A-to-B data flow is shown; B-to-A flow is similar but uses \overline{OEBA} , \overline{LEBA} , and \overline{CLKBA} .

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.


§ Output level before the indicated steady-state input conditions were established.



SN54LVT16501, SN74LVT16501
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS147A – MAY 1992 – REVISED FEBRUARY 1994

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54LVT16501, SN74LVT16501
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS147A - MAY 1992 - REVISED FEBRUARY 1994

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT16501	96 mA
SN74LVT16501	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT16501	48 mA
SN74LVT16501	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT16501, SN74LVT16501
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS147A – MAY 1992 – REVISED FEBRUARY 1994

recommended operating conditions (see Note 4)

		SN54LVT16501		SN74LVT16501		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT16501, SN74LVT16501
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS147A – MAY 1992 – REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT16501		SN74LVT16501		UNIT		
			MIN	TYP†	MAX	MIN		TYP†	MAX
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		V		
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V		
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4				
	$V_{CC} = 3\text{ V}$		2		2				
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2		V		
		$I_{OL} = 24\text{ mA}$			0.5				
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4				
		$I_{OL} = 32\text{ mA}$			0.5				
		$I_{OL} = 48\text{ mA}$			0.55				
		$I_{OL} = 64\text{ mA}$			0.55				
I_I	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		Control pins			± 1		μA	
	$V_{CC} = 0\text{ or MAX}^\ddagger$, $V_I = 5.5\text{ V}$					10			
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$		A or B ports§			20		
		$V_I = V_{CC}$					1		
		$V_I = 0$					-5		
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$						± 100		
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$		A or B ports			75		μA	
	$V_I = 0.8\text{ V}$					-75			
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$				1		μA		
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$				-1		μA		
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$, $I_O = 0$		Outputs high			0.12		mA	
			Outputs low			5			
			Outputs disabled			0.12			
ΔI_{CC}^\parallel	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$				0.2		mA		
C_i	$V_I = 3\text{ V or }0$				3.5		pF		
C_{io}	$V_O = 3\text{ V or }0$				12		pF		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVT16501, SN74LVT16501
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS147A – MAY 1992 – REVISED FEBRUARY 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			SN54LVT16501				SN74LVT16501				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		0	150	0	125	0	150	0	125	MHz
t _w	Pulse duration	LE high	3.3		3.3		3.3		3.3		ns
		CLK high or low	3.3		3.3		3.3		3.3		
t _{su}	Setup time	A before CLKAB↑	1.6		2.1		1.6		2.1		ns
		B before CLKBA↑	1.6		2.1		1.6		2.1		
		A or B before LE↓, CLK high	2.6		1.9		2.6		1.9		
		A or B before LE↓, CLK low	2		1.3		2		1.3		
t _h	Hold time	A or B after CLK↑	2		2.1		2		2.1		ns
		A or B after LE↓	0.9		1.2		0.9		1.2		

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16501				SN74LVT16501				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		125		150		125		MHz
t _{PLH}	B or A	A or B	1.7	5.4		5.8	1.7	5.4		6.8	ns
t _{PHL}			1.6	6		7.8	1.6	5.9		7.7	
t _{PLH}	LEBA or LEAB	A or B	2.3	6.6		7.6	2.3	7		8.5	ns
t _{PHL}			2.7	8.2		9.8	2.7	7.9		9.7	
t _{PLH}	CLKBA or CLKAB	A or B	2.5	6.9		7.9	2.5	7.9		9.2	ns
t _{PHL}			3.5	9.3		10.7	3.5	8.9		10.4	
t _{PZH}	OEBA or OEAB	A or B	1.2	5.1		6.1	1.2	5		5.9	ns
t _{PZL}			1.5	5.9		7	1.5	5.8		6.9	
t _{PHZ}	OEBA or OEAB	A or B	2.7	7.5		8.5	2.7	7.4		8.3	ns
t _{PLZ}			2.8	6.8		7.5	2.8	6.7		7.2	

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

SN54LVT16543, SN74LVT16543 3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS148A – MAY 1992 – REVISED MARCH 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

SN54LVT16543 . . . WD PACKAGE
SN74LVT16543 . . . DGG OR DL PACKAGE
(TOP VIEW)

$\overline{1OEAB}$	1	56	$\overline{1OEBA}$
$\overline{1LEAB}$	2	55	$\overline{1LEBA}$
$\overline{1CEAB}$	3	54	$\overline{1CEBA}$
GND	4	53	GND
1A1	5	52	1B1
1A2	6	51	1B2
V_{CC}	7	50	V_{CC}
1A3	8	49	1B3
1A4	9	48	1B4
1A5	10	47	1B5
GND	11	46	GND
1A6	12	45	1B6
1A7	13	44	1B7
1A8	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
V_{CC}	22	35	V_{CC}
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
$\overline{2CEAB}$	26	31	$\overline{2CEBA}$
$\overline{2LEAB}$	27	30	$\overline{2LEBA}$
$\overline{2OEAB}$	28	29	$\overline{2OEBA}$

description

The LVT16543 is a 16-bit registered transceiver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. The device can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (\overline{LEAB} or \overline{LEBA}) and output-enable (\overline{OEAB} or \overline{OEBA}) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (\overline{CEAB}) input must be low in order to enter data from A or to output data from B. If \overline{CEAB} is low and \overline{LEAB} is low, the A-to-B latches are transparent; a subsequent low-to-high transition of \overline{LEAB} puts the A latches in the storage mode. With \overline{CEAB} and \overline{OEAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

SN54LVT16543, SN74LVT16543

3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS

WITH 3-STATE OUTPUTS


SCBS148A - MAY 1992 - REVISED MARCH 1994

description (continued)

The SN74LVT16543 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16543 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT16543 is characterized for operation from -40°C to 85°C .

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


SN54LVT16543, SN74LVT16543
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS148A - MAY 1992 - REVISED MARCH 1994

logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels

SN54LVT16543, SN74LVT16543
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS148A – MAY 1992 – REVISED MARCH 1994

FUNCTION TABLE†
 (each 8-bit section)

INPUTS				OUTPUT B
CEAB	LEAB	OEAB	A	
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B ₀ ‡
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

‡ Output level before the indicated steady-state input conditions were established.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, V _{CC}	-0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I _O : SN54LVT16543	96 mA
SN74LVT16543	128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVT16543	48 mA
SN74LVT16543	64 mA
Input clamp current, I _{IK} (V _I < 0)	-50 mA
Output clamp current, I _{OK} (V _O < 0)	-50 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

§ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and V_O > V_{CC}.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

	SN54LVT16543		SN74LVT16543		UNIT
	MIN	MAX	MIN	MAX	
V _{CC} Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH} High-level input voltage	2		2		V
V _{IL} Low-level input voltage		0.8		0.8	V
V _I Input voltage		5.5		5.5	V
I _{OH} High-level output current		-24		-32	mA
I _{OL} Low-level output current		48		64	mA
Δt/Δv Input transition rise or fall rate	Outputs enabled				
		10		10	ns/V
T _A Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT16543, SN74LVT16543
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS148A - MAY 1992 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT16543		SN74LVT16543		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		V	
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V	
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2					
$I_{OH} = -32\text{ mA}$				2				
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2		V	
		$I_{OL} = 24\text{ mA}$			0.5			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4			
		$I_{OL} = 32\text{ mA}$			0.5			
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$			0.55			
I_I	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		Control pins			± 1		μA
	$V_{CC} = 0\text{ or MAX}^\ddagger$, $V_I = 5.5\text{ V}$					10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports§			20		
		$V_I = V_{CC}$				5		
$V_I = 0$				-10				
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100		μA	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75		75		μA
		$V_I = 2\text{ V}$		-75		-75		
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$				1		μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$				-1		μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$, $I_O = 0$		Outputs high	0.12		0.12		mA
			Outputs low	5		5		
			Outputs disabled	0.12		0.12		
ΔI_{CC}^\parallel	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$				0.2		mA	
C_i	$V_I = 3\text{ V or }0$				4		pF	
C_{io}	$V_O = 3\text{ V or }0$				13		pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT16543, SN74LVT16543
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS148A – MAY 1992 – REVISED MARCH 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			SN54LVT16543				SN74LVT16543				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, \overline{LEAB} or \overline{LEBA} low		3.3		3.3		3.3		3.3	ns	
t _{su}	Setup time	Data before $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$	High	0.8	0.5		0.8		0.5	ns	
			Low	1.5	1.9		1.5		1.9		
	Data before $\overline{CEAB}\uparrow$ or $\overline{CEBA}\uparrow$	High	0.7	0.4		0.7		0.4	ns		
		Low	1.6	1.9		1.6		1.9			
t _h	Hold time	Data after $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$	High	0.8	0		0.8		0	ns	
			Low	1.2	1.3		1.2		1.3		
	Data after $\overline{CEAB}\uparrow$ or $\overline{CEBA}\uparrow$	High	0.8	0		0.8		0	ns		
		Low	1.3	1.4		1.3		1.4			

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16543				SN74LVT16543				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t _{PLH}	A or B	B or A	1.4	4.5		5	1.4	2.7	4.6		5.5	ns
t _{PHL}			1.3	4.5		5.3	1.3	2.9	4.6		5.8	
t _{PLH}	\overline{LE}	A or B	1.3	6.8		8.5	1.7	3.7	6.3		8.1	ns
t _{PHL}			1.5	6.5		8.3	1.9	3.7	6		7.8	
t _{PZH}	\overline{OE}	A or B	1.4	5.7		7.3	1.5	3.3	5.8		7.6	ns
t _{PZL}			1.6	5.6		7.4	1.6	3.3	6.2		8.2	
t _{PHZ}	\overline{OE}	A or B	2	6.1		6.6	2	4.1	6.5		7.1	ns
t _{PLZ}			2.7	5.2		5.4	2.7	3.9	5.8		5.9	
t _{PZH}	\overline{CE}	A or B	1.4	5.5		6.7	1.5	3.3	6		7.6	ns
t _{PZL}			1.6	5.5		6.7	1.7	3.3	6.4		8.3	
t _{PHZ}	\overline{CE}	A or B	2	6.2		6.6	2	4.1	6.4		7.1	ns
t _{PLZ}			2.6	5.3		5.5	2.6	4	5.4		5.6	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.


NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

SN54LVT16646, SN74LVT16646 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS149A – MAY 1992 – REVISED MARCH 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

SN54LVT16646...WD PACKAGE
SN74LVT16646...DGG OR DL PACKAGE
(TOP VIEW)



description

The 'LVT16646 is a 16-bit bus transceiver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The device can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT16646.

Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. The direction control (DIR) determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN54LVT16646, SN74LVT16646
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS149A—MAY 1992—REVISED MARCH 1994

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16646 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16646 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT16646 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS						DATA I/Os		OPERATION OR FUNCTION
\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
X	X	↑	X	X	X	Input	Unspecified [†]	Store A, B unspecified [†]
X	X	X	↑	X	X	Unspecified [†]	Input	Store B, A unspecified [†]
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	H or L	H or L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	H or L	X	H	X	Input	Output	Stored A data to B bus

[†] The data output functions may be enabled or disabled by various signals at the \overline{OE} and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

SN54LVT16646, SN74LVT16646
 3.3-V ABT 16-BIT BUS TRANSCEIVERS
 WITH 3-STATE OUTPUTS

SCBS149A - MAY 1992 - REVISED MARCH 1994








Figure 1. Bus-Management Functions

SN54LVT16646, SN74LVT16646
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS149A - MAY 1992 - REVISED MARCH 1994

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN54LVT16646, SN74LVT16646
 3.3-V ABT 16-BIT BUS TRANSCEIVERS
 WITH 3-STATE OUTPUTS

SCBS149A - MAY 1992 - REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW

SN54LVT16646, SN74LVT16646
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS149A - MAY 1992 - REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT16646	96 mA
SN74LVT16646	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT16646	48 mA
SN74LVT16646	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		SN54LVT16646		SN74LVT16646		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

SN54LVT16646, SN74LVT16646
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS149A - MAY 1992 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT16646			SN74LVT16646			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$			-1.2			-1.2	V
V_{OH}	$V_{CC} = \text{MIN to MAX}‡$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$			$V_{CC} - 0.2$			V
	$V_{CC} = 2.7\text{ V}$,	$I_{OH} = -8\text{ mA}$	2.4			2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2						
		$I_{OH} = -32\text{ mA}$				2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$	0.2			0.2			V
		$I_{OL} = 24\text{ mA}$	0.5			0.5			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$	0.4			0.4			
		$I_{OL} = 32\text{ mA}$	0.5			0.5			
		$I_{OL} = 48\text{ mA}$	0.55						
		$I_{OL} = 64\text{ mA}$				0.55			
I_I	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}$ or GND	Control pins	± 1		± 1		μA	
	$V_{CC} = 0$ or $\text{MAX}‡$,	$V_I = 5.5\text{ V}$		10		10			
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports§	20		20			
		$V_I = V_{CC}$		5		5			
		$V_I = 0$		-10		-10			
I_{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V			± 100		μA		
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75		75		μA	
		$V_I = 2\text{ V}$		-75		-75			
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$	1		1		μA		
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$	-1		-1		μA		
I_{CC}	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}$ or GND	$I_O = 0$,	Outputs high	0.12		0.12		mA
				Outputs low	5		5		
				Outputs disabled	0.12		0.12		
$\Delta I_{CC}¶$	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND		0.2		0.2		mA		
C_i	$V_I = 3\text{ V or }0$		3.5		3.5		pF		
C_{iO}	$V_O = 3\text{ V or }0$		12		12		pF		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVT16646, SN74LVT16646
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS149A – MAY 1992 – REVISED MARCH 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		SN54LVT16646				SN74LVT16646				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		3.3		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	Data high	1.3		1.4		1.3		1.4	ns
		Data low	2.4		3		2.4		3	
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑	Data high	0.5		0		0.5		0	ns
		Data low	0.6		0.5		0.5		0.5	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16646				SN74LVT16646				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
f _{max}			150				150				MHz	
t _{PLH}	CLKBA or CLKAB	A or B	1.8	6		6.9	1.8	3.8	5.7		6.7	ns
t _{PHL}			2.1	5.9		6.6	2.1	3.9	5.7		6.5	
t _{PLH}	A or B	B or A	1.3	4.9		5.6	1.3	3	4.7		5.4	ns
t _{PHL}			1	4.8		5.8	1	3.1	4.7		5.6	
t _{PLH}	SBA or SAB‡	A or B	1.4	6.4		7.4	1.4	4	6.2		7.2	ns
t _{PHL}			1.4	6.4		7.4	1.4	4.3	6.2		7.2	
t _{PZH}	OE	A or B	1	5.7		7.4	1	3	5.4		6.4	ns
t _{PZL}			1	6.5		7.5	1	3.1	5.6		6.5	
t _{PHZ}	OE	A or B	2.3	6.7		7.1	2.3	4.6	6.5		6.9	ns
t _{PLZ}			2.2	6		6.5	2.2	4.5	5.8		5.9	
t _{PZH}	DIR	A or B	1	5.9		7.7	1	3.3	5.7		6.7	ns
t _{PZL}			1.2	5.9		7.3	1.2	3.5	5.8		6.7	
t _{PHZ}	DIR	A or B	1.7	7.3		8.5	1.7	4.7	7.2		8.3	ns
t _{PLZ}			1.5	7.8		7.4	1.5	4.9	6.6		7.2	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ These parameters are measured with the internal output state of the storage register opposite to that of the bus input.


NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

SN54LVT16652, SN74LVT16652 3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS150A – MAY 1992 – REVISED FEBRUARY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

SN54LVT16652 . . . WD PACKAGE
SN74LVT16652 . . . DGG OR DL PACKAGE
(TOP VIEW)



description

The 'LVT16652 is a 16-bit bus transceiver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. The device can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary output-enable (OEAB and \overline{OEBA}) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT16652.

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and \overline{OEBA} . In this configuration, each output reinforces its input. When all other data sources to the two sets of bus line are at high impedance, each set of bus lines remains at its last level configuration.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN54LVT16652, SN74LVT16652

3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS

SCBS150A – MAY 1992 – REVISED FEBRUARY 1994

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVT16652 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16652 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT16652 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS						DATA I/O†		OPERATION OR FUNCTION
OEAB	\overline{OEBA}	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified‡	Store A, hold B
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified‡	Input	Hold A, store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	H or L	X	H	X	Input	Output	Stored A data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

† The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or \overline{OEBA} inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.

PRODUCT PREVIEW

SN54LVT16652, SN74LVT16652
 3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS
 WITH 3-STATE OUTPUTS

SCBS150A - MAY 1992 - REVISED FEBRUARY 1994





Figure 1. Bus-Management Functions

PRODUCT PREVIEW

SN54LVT16652, SN74LVT16652 3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS150A – MAY 1992 – REVISED FEBRUARY 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT16652, SN74LVT16652
3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS150A - MAY 1992 - REVISED FEBRUARY 1994

logic diagram (positive logic)



PRODUCT PREVIEW



SN54LVT16652, SN74LVT16652
3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS150A – MAY 1992 – REVISED FEBRUARY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT16652	96 mA
SN74LVT16652	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT16652	48 mA
SN74LVT16652	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

	SN54LVT16652		SN74LVT16652		UNIT	
	MIN	MAX	MIN	MAX		
V_{CC} Supply voltage	2.7	3.6	2.7	3.6	V	
V_{IH} High-level input voltage	2		2		V	
V_{IL} Low-level input voltage		0.8		0.8	V	
V_I Input voltage		5.5		5.5	V	
I_{OH} High-level output current		-24		-32	mA	
I_{OL} Low-level output current		48		64	mA	
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled				10	ns/V
T_A Operating free-air temperature	-55	125	-40	85	°C	

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW



SN54LVT16652, SN74LVT16652
3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS150A - MAY 1992 - REVISED FEBRUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT16652		SN74LVT16652		UNIT
			MIN	MAX	MIN	MAX	
V_{IK}	$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$		-1.2		-1.2	V
V_{OH}	$V_{CC} = \text{MIN to MAX}^\dagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$				V
	$V_{CC} = 2.7\text{ V}$,	$I_{OH} = -8\text{ mA}$	2.4		2.4		
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2				
		$I_{OH} = -32\text{ mA}$			2		
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$		0.2		0.2	V
		$I_{OL} = 24\text{ mA}$		0.5		0.5	
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4		0.4	
		$I_{OL} = 32\text{ mA}$		0.5		0.5	
		$I_{OL} = 48\text{ mA}$		0.55			
		$I_{OL} = 64\text{ mA}$				0.55	
I_I	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}$ or GND	Control pins	± 1		± 1	μA
	$V_{CC} = 0$ or MAX^\dagger ,	$V_I = 5.5\text{ V}$		10		10	
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports ‡	20		20	
		$V_I = V_{CC}$		5		5	
		$V_I = 0$		-10		-10	
I_{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V				± 100	μA
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75		75	μA
		$V_I = 2\text{ V}$		-75		-75	
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$		1		1	μA
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$		-1		-1	μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND	$I_O = 0$,	Outputs high	0.1		0.1	mA
			Outputs low	5		5	
			Outputs disabled	0.1		0.1	
ΔI_{CC}^\S	$V_{CC} = 3\text{ V}$ to 3.6 V ,	One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND		0.2		0.2	mA
C_i	$V_I = 3\text{ V}$ or 0						pF
C_{io}	$V_O = 3\text{ V}$ or 0						pF

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ Unused pins at V_{CC} or GND

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW

SN54LVT16835, SN74LVT16835
3.3-V ABT 18-BIT UNIVERSAL BUS DRIVERS
WITH 3-STATE OUTPUTS

SCBS309 – MARCH 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

description

The 'LVT16835 is an 18-bit universal bus driver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of the clock. When \overline{OE} is high, the outputs are in the high-impedance state.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16835 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16835 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT16835 is characterized for operation from -40°C to 85°C .

SN54LVT16835 . . . WD PACKAGE
 SN74LVT16835 . . . DGG OR DL PACKAGE
 (TOP VIEW)



PRODUCT PREVIEW

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN54LVT16835, SN74LVT16835
3.3-V ABT 18-BIT UNIVERSAL BUS DRIVERS
WITH 3-STATE OUTPUTS

SCBS309 - MARCH 1994


FUNCTION TABLE

INPUTS				OUTPUT
\overline{OE}	LE	CLK	A	Y
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	\uparrow	L	L
L	L	\uparrow	H	H
L	L	H	X	Y_0^\dagger
L	L	L	X	Y_0^\ddagger

† Output level before the indicated steady-state input conditions were established, provided that CLK was high before LE went low.

‡ Output level before the indicated steady-state input conditions were established.

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT16835, SN74LVT16835
3.3-V ABT 18-BIT UNIVERSAL BUS DRIVERS
WITH 3-STATE OUTPUTS

SCBS309 – MARCH 1994

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT16835	96 mA
SN74LVT16835	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT16835	48 mA
SN74LVT16835	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

PRODUCT PREVIEW



SN54LVT16835, SN74LVT16835
3.3-V ABT 18-BIT UNIVERSAL BUS DRIVERS
WITH 3-STATE OUTPUTS

SCBS309 – MARCH 1994

recommended operating conditions (see Note 4)

		SN54LVT16835		SN74LVT16835		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW



SN54LVT16835, SN74LVT16835
3.3-V ABT 18-BIT UNIVERSAL BUS DRIVERS
WITH 3-STATE OUTPUTS

SCBS309 – MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT16835		SN74LVT16835		UNIT	
			MIN	MAX	MIN	MAX		
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$		-1.2		-1.2		V	
V_{OH}	$V_{CC} = \text{MIN to MAX}^\dagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2					
		$I_{OH} = -32\text{ mA}$			2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$	0.2		0.2		V	
		$I_{OL} = 24\text{ mA}$	0.5		0.5			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$	0.4		0.4			
		$I_{OL} = 32\text{ mA}$	0.5		0.5			
		$I_{OL} = 48\text{ mA}$	0.55					
		$I_{OL} = 64\text{ mA}$			0.55			
I_I	$V_{CC} = 0\text{ or MAX}^\dagger$, $V_I = 5.5\text{ V}$		10		10		μA	
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control pins	± 1		± 1		
		$V_I = V_{CC}$		1		1		
		$V_I = 5.5\text{ V}$		20		20		
		$V_I = 0$		-5		-5		
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100			
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A inputs	75		75		
		$V_I = 2\text{ V}$		-75		-75		
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$		1		1		μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$		-1		-1		μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$	$I_O = 0$,	Outputs high	0.1		0.1		mA
			Outputs low	5		5		
			Outputs disabled	0.1		0.1		
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$		0.2		0.2		mA	
C_I	$V_I = 3\text{ V or }0$						pF	
C_O	$V_O = 3\text{ V or }0$						pF	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ Unused pins at V_{CC} or GND

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW




SN54LVT16952, SN74LVT16952 3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS151A - MAY 1992 - REVISED JANUARY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

SN54LVT16952 . . . WD PACKAGE
SN74LVT16952 . . . DGG OR DL PACKAGE
(TOP VIEW)



description

The LVT16952 is a 16-bit registered transceiver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. The device can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (\overline{OEAB} or \overline{OEBA}) input low accesses the data on either port.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16952 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16952 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT16952 is characterized for operation from -40°C to 85°C .

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1994, Texas Instruments Incorporated

SN54LVT16952, SN74LVT16952
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS151A – MAY 1992 – REVISED JANUARY 1994

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54LVT16952, SN74LVT16952
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS151A - MAY 1992 - REVISED JANUARY 1994


FUNCTION TABLE†

INPUTS				OUTPUT B
CLKENAB	CLKAB	OEAB	A	
H	X	L	X	B_0^\ddagger
X	L	L	X	B_0^\ddagger
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar but uses CLKENBA, CLKBA, and OEBA.

‡ Level of B before the indicated steady-state input conditions were established.

logic diagram (positive logic)



SN54LVT16952, SN74LVT16952
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS151A – MAY 1992 – REVISED JANUARY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT16952	96 mA
SN74LVT16952	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT16952	48 mA
SN74LVT16952	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		SN54LVT16952		SN74LVT16952		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

SN54LVT16952, SN74LVT16952
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS151A - MAY 1992 - REVISED JANUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT16952		SN74LVT16952		UNIT	
			MIN	TYPT	MAX	MIN		TYPT
V_{IK}	$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$			-1.2		-1.2	V
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V	
	$V_{CC} = 2.7\text{ V}$,	$I_{OH} = -8\text{ mA}$	2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2			2		
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$		0.2		0.2	V	
		$I_{OL} = 24\text{ mA}$		0.5		0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4		0.4		
		$I_{OL} = 32\text{ mA}$		0.5		0.5		
		$I_{OL} = 48\text{ mA}$		0.55				
		$I_{OL} = 64\text{ mA}$				0.55		
I_I	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}$ or GND	Control pins		± 1	± 1	μA	
	$V_{CC} = 0$ or MAX^\ddagger ,	$V_I = 5.5\text{ V}$			10	10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports §		20	20		
		$V_I = V_{CC}$			1	1		
		$V_I = 0$			-5	-5		
I_{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V				± 100	μA	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75	75		μA	
		$V_I = 2\text{ V}$		-75	-75			
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$		1		1	μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$		-1		-1	μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}$ or GND	$I_O = 0$,	Outputs high	0.12	0.12	mA	
				Outputs low	5	5		
				Outputs disabled	0.12	0.12		
ΔI_{CC}^∇	$V_{CC} = 3\text{ V to } 3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND			0.2		0.2	mA	
C_i	$V_I = 3\text{ V or } 0$			4		4	pF	
C_{i0}	$V_O = 3\text{ V or } 0$			13		13	pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT16952, SN74LVT16952
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS151A - MAY 1992 - REVISED JANUARY 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		SN54LVT16952				SN74LVT16952				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	0	150	MHz
t _w	Pulse duration	CLKEN high	3.3	3.3	3.3	3.3	3.3	3.3	3.3	ns
		CLK high or low	3.3	3.3	3.3	3.3	3.3	3.3	3.3	
t _{su}	Setup time	Data before CLK high or low	2.1	2.9	2.1	2.9	2.1	2.9	2.1	ns
		CLKEN before CLK, data high or low	1.2	1.6	1.2	1.6	1.2	1.6	1.2	
t _h	Hold time	Data after CLK high or low	0.7	0.7	0.7	0.7	0.7	0.7	0.7	ns
		CLKEN after CLK, data high or low	1.4	1.5	1.4	1.5	1.4	1.5	1.4	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16952				SN74LVT16952				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
f _{max}			150	150	150	150	150	150	150	MHz	
t _{PLH}	CLKBA or CLKAB	A or B	2	5.4	6.1	2	3.4	5.8	7.1	ns	
t _{PHL}			2	5.4	5.7	2	3.4	5.8	6.9		
t _{PZH}	OEBA or OEAB	A or B	1	4.7	5.8	1	2.7	5.6	6.7	ns	
t _{PZL}			1.2	4.6	5.5	1.2	2.7	6.5	8		
t _{PHZ}	OEBA or OEAB	A or B	2.3	5.7	6.1	2.3	3.9	6.3	6.9	ns	
t _{PLZ}			2.2	5.2	5.3	2.2	3.9	5.1	5.3		

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

General Information	1
LVT Octals	2
LVTZ Octals: Power-Up, 3-State	3
LVT Widebus™	4
LVT JTAG/IEEE 1149.1	5
GTL Transceivers and Backplane Drivers	6
LVC MSI and Octals	7
LVC Widebus™	8
ALVC Widebus™	9
LV MSI and Octals	10
CBT Bus Switches and 5-V/3-V Translators	11
Application Notes	12
Characterization Information	13
Mechanical Data	14

LVT JTAG/IEEE 1149.1

Features

- Compatibility with IEEE Standard 1149.1-1990 (JTAG) test access port (TAP) and boundary-scan architecture
- EPIC-IIB™ BiCMOS process with special low-voltage enhancements
- Expanded V_{CC} range from 2.7 V to 3.6 V
- EIAJ TSSOP, JEDEC SSOP, and EIAJ TQFP fine-pitch surface-mount packaging
- Bus-hold circuitry
- 18-bit and 20-bit UBT™ architectures
- Additional SCOPE™ instructions available such as:
 - Parallel Signature Analysis (PSA)
 - Pseudo-Random Pattern Generation (PRPG)
- Test-mode or normal-mode operation
- Members of the Texas Instruments SCOPE™ family of testability products
- TI has established an alternate source

Benefits

- Facilitate testing of complex circuit board assemblies via a 4-wire test access port
- No system throughput or cycle time penalty for boundary-scan implementation
- 3.3-V logic family with equivalent drive performance of 5-V ABT logic family – not just a recharacterized, scaled CMOS
- Complete input and output compatibility with 5-V signals combined with a pure 3.3-V internal supply signal – provides bidirectional 3-V to 5-V translation
- Functional equivalents to standard ABT devices offer system and test designers flexible integration options
- Save valuable board space
- Reduce component count by eliminating need for external pullup or pulldown resistors on I/O pins configured as inputs left unused or floating
- Advanced integration, as one UBT™ can replace nearly all common bus-interface logic
- Built-in self-test feature allows easy upgrade for advanced JTAG test applications
- IEEE Standard 1149.1-1990 protocol can be bypassed for applications not requiring boundary scan
- Compatible with complete line of system-level test products including controllers, bus monitors, scan path linkers, scan path selectors, application-specific products, and very large-scale integration products
- Standardization that comes from a common product approach


Information regarding the tap control state diagram, signal descriptions, and other related JTAG/IEEE 1149.1 information for the 'LVT18245, 'LVT18502, 'LVT182502, 'LVT18504, 'LVT182504, 'LVT18640, 'LVT18646, 'LVT182646, 'LVT18652, and 'LVT182652 is similar to that for the 'ABT18245. Therefore, this information will only be provided in the data sheet for the 'ABT18245 in section 9 of the 1993 ABT data book. Please contact your local TI sales representative for further information.

**SN54LVT18245, SN74LVT18245
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT BUS TRANSCEIVERS**

SCBS181A – AUGUST 1993 – REVISED MARCH 1994

- Members of the Texas Instruments **SCOPE™** Family of Testability Products
- Members of the Texas Instruments **Widebus™** Family
- State-of-the-Art 3.3-V ABT Design Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Compatible With the IEEE Standard 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture
- **SCOPE™** Instruction Set
 - IEEE Standard 1149.1-1990 Required Instructions and Optional CLAMP and HIGHZ
 - Parallel Signature Analysis at Inputs
 - Pseudo-Random Pattern Generation From Outputs
 - Sample Inputs/Toggle Outputs
 - Binary Count From Outputs
 - Device Identification
 - Even-Parity Opcodes
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

SN54LVT18245 . . . WD PACKAGE
SN74LVT18245 . . . DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

description

The SN54LVT18245 and SN74LVT18245 scan test devices with 18-bit bus transceivers are members of the Texas Instruments SCOPE™ testability IC family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

Additionally, these devices are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

In the normal mode, these devices are 18-bit noninverting bus transceivers. They can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE™ bus transceivers.

Data flow is controlled by the direction-control (DIR) and output-enable (\overline{OE}) inputs. Data transmission is allowed from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at DIR. The output-enable (\overline{OE}) can be used to disable the device so that the buses are effectively isolated.

SCOPE and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated

**SN54LVT18245, SN74LVT18245
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT BUS TRANSCEIVERS**

SCBS161A - AUGUST 1993 - REVISED MARCH 1994

description (continued)

In the test mode, the normal operation of the SCOPE™ bus transceivers is inhibited and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry can perform boundary scan test operations according to the protocol described in IEEE Standard 1149.1-1990.

Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry can perform other testing functions such as parallel signature analysis on data inputs and pseudo-random pattern generation from data outputs. All testing and scan operations are synchronized to the TAP interface.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVT18245 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT18245 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT18245 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE
(normal mode, each 9-bit section)


INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

functional block diagram



PRODUCT PREVIEW

SN54LVT18245, SN74LVT18245
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT BUS TRANSCEIVERS

SCBS161A—AUGUST 1993—REVISED MARCH 1994

Terminal Functions

TERMINAL NAME	DESCRIPTION
1A1–1A9, 2A1–2A9	Normal-function A-bus I/O ports. See function table for normal-mode logic.
1B1–1B9, 2B1–2B9	Normal-function B-bus I/O ports. See function table for normal-mode logic.
1DIR, 2DIR	Normal-function direction controls. See function table for normal-mode logic.
GND	Ground
1 \overline{OE} , 2 \overline{OE}	Normal-function output enables. See function table for normal-mode logic.
TCK	Test clock. One of four terminals required by IEEE Standard 1149.1-1990. Test operations of the device are synchronous to the test clock. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK.
TDI	Test data input. One of four terminals required by IEEE Standard 1149.1-1990. TDI is the serial input for shifting data through the instruction register or selected data register. An internal pullup forces TDI to a high level if left unconnected.
TDO	Test data output. One of four terminals required by IEEE Standard 1149.1-1990. TDO is the serial output for shifting data through the instruction register or selected data register.
TMS	Test mode select. One of four terminals required by IEEE Standard 1149.1-1990. TMS directs the device through its test access port (TAP) controller states. An internal pullup forces TMS to a high level if left unconnected.
VCC	Supply voltage

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT18245, SN74LVT18245
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT BUS TRANSCEIVERS
 SCBS161A – AUGUST 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT18245	96 mA
SN74LVT18245	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT18245	48 mA
SN74LVT18245	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	1 W
DL package	1.4 W
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.

recommended operating conditions

		SN54LVT18245		SN74LVT18245		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		24		32	mA
I_{OL}^\ddagger	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

‡ Current duty cycle $\leq 50\%$, $f \geq 1$ kHz

PRODUCT PREVIEW



SN54LVT18245, SN74LVT18245
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT BUS TRANSCEIVERS

SCBS161A - AUGUST 1993 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 3)

PARAMETER	TEST CONDITIONS		SN54LVT18245		SN74LVT18245		UNIT	
			MIN	TYPT†	MAX	MIN		TYPT†
V_{IK}	$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$			-1.2		-1.2	V
V_{OH}	$V_{CC} = \text{MIN to MAX}‡$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$,	$I_{OH} = -8\text{ mA}$	2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2					
		$I_{OH} = -32\text{ mA}$			2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$			0.2	0.2	V	
		$I_{OL} = 24\text{ mA}$			0.5	0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4		
		$I_{OL} = 32\text{ mA}$			0.5	0.5		
		$I_{OL} = 48\text{ mA}$			0.55	0.55		
		$I_{OL} = 64\text{ mA}$				0.55		
I_I	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}$ or GND	DIR, \overline{OE} , TCK		± 1	± 1	μA	
	$V_{CC} = 0$ or $\text{MAX}‡$,	$V_I = 5.5\text{ V}$			10	10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	TDI, TMS		50	50		
		$V_I = V_{CC}$			1	1		
		$V_I = 0$			-100	-100		
		$V_I = 5.5\text{ V}$	A or B ports§		20	20		
		$V_I = V_{CC}$			1	1		
		$V_I = 0$			-5	-5		
I_{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V				± 100	μA	
$I_{I(\text{hold})}$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75	75	μA		
		$V_I = 2\text{ V}$		-75	-75	μA		
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$		1	1	μA		
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$		-1	-1	μA		
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND	$I_O = 0$,	Outputs high	2	2	mA		
			Outputs low	15	15			
			Outputs disabled	2	2			
$\Delta I_{CC}¶$	$V_{CC} = 3\text{ V to } 3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND			0.2	0.2	mA		
C_i	$V_I = 3\text{ V}$ or 0			4	4	pF		
C_{iO}	$V_O = 3\text{ V}$ or 0			11	11	pF		
C_o	$V_O = 3\text{ V}$ or 0			8	8	pF		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

NOTE 3: Product preview specifications are design goals only and are subject to change without notice.

PRODUCT PREVIEW



SN54LVT18245, SN74LVT18245
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT BUS TRANSCEIVERS

SCBS161A – AUGUST 1993 – REVISED MARCH 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 3 and 4)

			SN54LVT18245				SN74LVT18245				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	TCK				0	25			MHz	
t _w	Pulse duration	TCK high or low				20				ns	
t _{su}	Setup time	A, B, DIR, or \overline{OE} before TCK↑				8				ns	
		TDI before TCK↑				8					
		TMS before TCK↑				6					
t _h	Hold time	A, B, DIR, or \overline{OE} after TCK↑				1				ns	
		TDI after TCK↑				1					
		TMS after TCK↑				1					
t _d	Delay time	Power up to TCK↑				50				ns	
t _r	Rise time	V _{CC} power up				1				μs	

- NOTES: 3. Product preview specifications are design goals only and are subject to change without notice.
4. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW



SN54LVT18245, SN74LVT18245
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT BUS TRANSCEIVERS

SCBS161A - AUGUST 1993 - REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Notes 3 and 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT18245				SN74LVT18245				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A					1.5	6.5		ns	
t _{PHL}							1.5	6.5			
t _{PZH}	OE	B or A					3	9		ns	
t _{PZL}							3	9			
t _{PHZ}	OE	B or A					3	9.5		ns	
t _{PLZ}							3	9.5			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 3 and 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT18245				SN74LVT18245				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK↓					25				MHz	
t _{PLH}	TCK↓	A or B					3	22		ns	
t _{PHL}							3	22			
t _{PLH}	TCK↓	TDO					2	12		ns	
t _{PHL}							2	12			
t _{PZH}	TCK↓	A or B					3	22		ns	
t _{PZL}							3	22			
t _{PZH}	TCK↓	TDO					2	12		ns	
t _{PZL}							2	12			
t _{PHZ}	TCK↓	A or B					3	22		ns	
t _{PLZ}							3	22			
t _{PHZ}	TCK↓	TDO					2	15		ns	
t _{PLZ}							2	15			

- NOTES: 3. Product preview specifications are design goals only and are subject to change without notice.
 4. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW




SN54LVT18502, SN54LVT182502, SN74LVT18502, SN74LVT182502
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS162A – AUGUST 1993 – REVISED MARCH 1994

- Members of the Texas Instruments **SCOPE™** Family of Testability Products
- Members of the Texas Instruments **Widebus™** Family
- State-of-the-Art 3.3-V ABT Design Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- **UBT™** (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- B-Port Outputs of LVT182502 Devices Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- Compatible With the IEEE Standard 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture
- **SCOPE™** Instruction Set
 - IEEE Standard 1149.1-1990 Required Instructions and Optional CLAMP and HIGHZ
 - Parallel Signature Analysis at Inputs
 - Pseudo-Random Pattern Generation From Outputs
 - Sample Inputs/Toggle Outputs
 - Binary Count From Outputs
 - Device Identification
 - Even-Parity Opcodes
- Packaged in 64-Pin Plastic Thin Quad Flat (PM) Packages Using 0.5-mm Center-to-Center Spacings and 68-Pin Ceramic Quad Flat (HV) Packages Using 25-mil Center-to-Center Spacings

SN54LVT18502, SN54LVT182502 . . . HV PACKAGE
(TOP VIEW)



NC – No internal connection

SCOPE, Widebus, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW


SN54LVT18502, SN54LVT182502, SN74LVT18502, SN74LVT182502

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS162A - AUGUST 1993 - REVISED MARCH 1994

SN74LVT18502, SN74LVT182502 . . . PM PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

description

The 'LVT18502 and 'LVT182502 scan test devices with 18-bit universal bus transceivers are members of the Texas Instruments SCOPE™ testability IC family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

Additionally, these devices are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

In the normal mode, these devices are 18-bit universal bus transceivers that combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, or clocked modes. They can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE™ universal bus transceivers.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A-bus data is latched while CLKAB is held at a static low or high logic level. Otherwise, if LEAB is low, A-bus data is stored on a low-to-high transition of CLKAB. When \overline{OEAB} is low, the B outputs are active. When \overline{OEAB} is high, the B outputs are in the high-impedance state. B-to-A data flow is similar to A-to-B data flow but uses the \overline{OEBA} , LEBA, and CLKBA inputs.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT18502, SN54LVT182502, SN74LVT18502, SN74LVT182502
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS162A – AUGUST 1993 – REVISED MARCH 1994

description (continued)

In the test mode, the normal operation of the SCOPE™ universal bus transceivers is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry performs boundary scan test operations according to the protocol described in IEEE Standard 1149.1-1990.

Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry can perform other testing functions such as parallel signature analysis on data inputs and pseudo-random pattern generation from data outputs. All testing and scan operations are synchronized to the TAP interface.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The B-port outputs of 'LVT182502, which are designed to source or sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.

The SN54LVT18502 and SN54LVT182502 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT18502 and SN74LVT182502 are characterized for operation from -40°C to 85°C.

FUNCTION TABLE†
(normal mode, each register)

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
L	L	L	X	B ₀ ‡
L	L	↑	L	L
L	L	↑	H	H
L	H	X	L	L
L	H	X	H	H
H	X	X	X	Z


† A-to-B data flow is shown. B-to-A data flow is similar but uses $\overline{\text{OEBA}}$, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established.

PRODUCT PREVIEW

SN54LVT18502, SN54LVT182502, SN74LVT18502, SN74LVT182502
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS162A - AUGUST 1993 - REVISED MARCH 1994

functional block diagram



Pin numbers shown are for the PM package.

PRODUCT PREVIEW



SN54LVT18502, SN54LVT182502, SN74LVT18502, SN74LVT182502
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS182A – AUGUST 1993 – REVISED MARCH 1994

Terminal Functions

TERMINAL NAME	DESCRIPTION
1A1–1A9, 2A1–2A9	Normal-function A-bus I/O ports. See function table for normal-mode logic.
1B1–1B9, 2B1–2B9	Normal-function B-bus I/O ports. See function table for normal-mode logic.
1CLKAB, 1CLKBA, 2CLKAB, 2CLKBA	Normal-function clock inputs. See function table for normal-mode logic.
GND	Ground
1LEAB, 1LEBA, 2LEAB, 2LEBA	Normal-function latch enables. See function table for normal-mode logic.
1OEAB, 1OEBA, 2OEAB, 2OEBA	Normal-function output enables. See function table for normal-mode logic.
TCK	Test clock. One of four terminals required by IEEE Standard 1149.1-1990. Test operations of the device are synchronous to the test clock. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK.
TDI	Test data input. One of four terminals required by IEEE Standard 1149.1-1990. TDI is the serial input for shifting data through the instruction register or selected data register. An internal pullup forces TDI to a high level if left unconnected.
TDO	Test data output. One of four terminals required by IEEE Standard 1149.1-1990. TDO is the serial output for shifting data through the instruction register or selected data register.
TMS	Test mode select. One of four terminals required by IEEE Standard 1149.1-1990. TMS directs the device through its test access port (TAP) controller states. An internal pullup forces TMS to a high level if left unconnected.
VCC	Supply voltage

PRODUCT PREVIEW



SN54LVT18502, SN54LVT182502, SN74LVT18502, SN74LVT182502

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS162A – AUGUST 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT18502	96 mA
SN54LVT182502 (A port or TDO)	96 mA
SN54LVT182502 (B port)	30 mA
SN74LVT18502	128 mA
SN74LVT182502 (A port or TDO)	128 mA
SN74LVT182502 (B port)	30 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT18502	48 mA
SN54LVT182502 (A port or TDO)	48 mA
SN54LVT182502 (B port)	30 mA
SN74LVT18502	64 mA
SN74LVT182502 (A port or TDO)	64 mA
SN74LVT182502 (B port)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): PM package (see Note 3)	1 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.

2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.

3. A 75-mil trace length was used to calculate θ_{JA} .

recommended operating conditions

	SN54LVT18502		SN74LVT18502		UNIT
	MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH} High-level input voltage	2		2		V
V_{IL} Low-level input voltage	0.8		0.8		V
V_I Input voltage	5.5		5.5		V
I_{OH} High-level output current	-24		-32		mA
I_{OL} Low-level output current	24		32		mA
I_{OL}^\ddagger Low-level output current	48		64		mA
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled		10		ns/V
T_A Operating free-air temperature	-55	125	-40	85	°C

‡ Current duty cycle $\leq 50\%$, $f \geq 1$ kHz

PRODUCT PREVIEW



SN54LVT18502, SN54LVT182502, SN74LVT18502, SN74LVT182502
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS162A - AUGUST 1993 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 4)

PARAMETER	TEST CONDITIONS		SN54LVT18502		SN74LVT18502		UNIT
			MIN	TYP†	MAX	MIN	
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		V
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4		
	$V_{CC} = 3\text{ V}$		2		2		
V_{OL}	$V_{CC} = 2.7\text{ V}$		$I_{OL} = 100\ \mu\text{A}$		0.2		0.2
			$I_{OL} = 24\text{ mA}$		0.5		0.5
	$V_{CC} = 3\text{ V}$		$I_{OL} = 16\text{ mA}$		0.4		0.4
			$I_{OL} = 32\text{ mA}$		0.5		0.5
			$I_{OL} = 48\text{ mA}$		0.55		
			$I_{OL} = 64\text{ mA}$				0.55
I_I	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		CLK, LE, $\overline{\text{OE}}$, TCK		± 1		± 1
	$V_{CC} = 0\text{ or MAX}^\ddagger$, $V_I = 5.5\text{ V}$				10		10
	$V_{CC} = 3.6\text{ V}$		$V_I = 5.5\text{ V}$		50		50
			$V_I = V_{CC}$		1		1
			$V_I = 0$		-100		-100
			$V_I = 5.5\text{ V}$		20		20
			$V_I = V_{CC}$		1		1
			$V_I = 0$		-5		-5
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100		μA
$I_{I(\text{hold})}$	$V_{CC} = 3\text{ V}$		$V_I = 0.8\text{ V}$		75		μA
			$V_I = 2\text{ V}$		-75		-75
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$		1		1		μA
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$		-1		-1		μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		$I_O = 0$, Outputs high		2		2
			Outputs low		15		15
			Outputs disabled		2		2
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$		0.2		0.2		mA
C_i	$V_I = 3\text{ V or }0$		4		4		pF
C_{io}	$V_O = 3\text{ V or }0$		11		11		pF
C_o	$V_O = 3\text{ V or }0$		8		8		pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

NOTE 4: Product preview specifications are design goals only and are subject to change without notice.

PRODUCT PREVIEW



SN54LVT18502, SN54LVT182502, SN74LVT18502, SN74LVT182502

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS182A – AUGUST 1993 – REVISED MARCH 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Notes 4 and 5)

			SN54LVT18502				SN74LVT18502				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	CLKAB or CLKBA				0	100			MHz	
t _w	Pulse duration	CLKAB or CLKBA high or low				5				ns	
		LEAB or LEBA high				5					
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑				5				ns	
		A before LEAB↓ or B before LEBA↓	CLK high			5					
			CLK low			5					
t _h	Hold time	A after CLKAB↑ or B after CLKBA↑				0				ns	
		A after LEAB↓ or B after LEBA↓				2					

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 4 and 5)

			SN54LVT18502				SN74LVT18502				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	TCK				0	25			MHz	
t _w	Pulse duration	TCK high or low				20				ns	
t _{su}	Setup time	A, B, CLK, LE, or \overline{OE} before TCK↑				8				ns	
		TDI before TCK↑				8					
		TMS before TCK↑				6					
t _h	Hold time	A, B, CLK, LE, or \overline{OE} after TCK↑				1				ns	
		TDI after TCK↑				1					
		TMS after TCK↑				1					
t _d	Delay time	Power up to TCK↑				50				ns	
t _r	Rise time	V _{CC} power up				1				μs	

- NOTES: 4. Product preview specifications are design goals only and are subject to change without notice.
5. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW



SN54LVT18502, SN54LVT182502, SN74LVT18502, SN74LVT182502
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS162A – AUGUST 1993 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Notes 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT18502				SN74LVT18502				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	CLKAB or CLKBA						100			MHz	
t _{PLH}	A or B	B or A					2	7		ns	
t _{PHL}							2	7			
t _{PLH}	CLKAB or CLKBA	B or A					2.5	8.5		ns	
t _{PHL}							2.5	8.5			
t _{PLH}	LEAB or LEBA	B or A					2.5	9		ns	
t _{PHL}							2.5	9			
t _{PZH}	\overline{OEAB} or \overline{OEBA}	B or A					2	10		ns	
t _{PZL}							2	10			
t _{PHZ}	\overline{OEAB} or \overline{OEBA}	B or A					2.5	9		ns	
t _{PLZ}							2.5	9			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT18502				SN74LVT18502				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK						25			MHz	
t _{PLH}	TCK↓	A or B					3	22		ns	
t _{PHL}							3	22			
t _{PLH}	TCK↓	TDO					2	12		ns	
t _{PHL}							2	12			
t _{PZH}	TCK↓	A or B					3	22		ns	
t _{PZL}							3	22			
t _{PZH}	TCK↓	TDO					2	12		ns	
t _{PZL}							2	12			
t _{PHZ}	TCK↓	A or B					3	22		ns	
t _{PLZ}							3	22			
t _{PHZ}	TCK↓	TDO					2	15		ns	
t _{PLZ}							2	15			

- NOTES: 4. Product preview specifications are design goals only and are subject to change without notice.
5. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW



SN54LVT18502, SN54LVT182502, SN74LVT18502, SN74LVT182502

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS182A – AUGUST 1993 – REVISED MARCH 1994

recommended operating conditions

		SN54LVT182502		SN74LVT182502		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage	0.8		0.8		V
V _I	Input voltage	5.5		5.5		V
I _{OH}	High-level output current	A port, TDO		-24	-32	mA
		B port		-12	-12	
I _{OL}	Low-level output current	A port, TDO		24	32	mA
		B port		12	12	
I _{OL} [†]	Low-level output current	A port, TDO		48	64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

[†] Current duty cycle ≤ 50%, f ≥ 1 kHz

PRODUCT PREVIEW



SN54LVT18502, SN54LVT182502, SN74LVT18502, SN74LVT182502
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS162A - AUGUST 1993 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 4)

PARAMETER	TEST CONDITIONS		SN54LVT182502		SN74LVT182502		UNIT
			MIN	TYP†	MAX	MIN	
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2	-1.2	V
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $V_{CC} = 2.7\text{ V}$	$I_{OH} = -100\text{ }\mu\text{A}$	A port, TDO	$V_{CC} - 0.2$	$V_{CC} - 0.2$		V
		$I_{OH} = -8\text{ mA}$		2.4	2.4		
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$		2			
		$I_{OH} = -32\text{ mA}$			2		
		$I_{OH} = -12\text{ mA}$	B port	2	2		
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$	A port, TDO		0.2	0.2	V
		$I_{OL} = 24\text{ mA}$		0.5	0.5		
		$V_{CC} = 3\text{ V}$		$I_{OL} = 16\text{ mA}$	0.4	0.4	
	$I_{OL} = 32\text{ mA}$			0.5	0.5		
	$I_{OL} = 48\text{ mA}$					0.55	
	$I_{OL} = 64\text{ mA}$					0.55	
				$I_{OL} = 12\text{ mA}$	B port	0.8	
I_I	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND	CLK, LE, \overline{OE} , TCK		± 1	± 1	μA	
	$V_{CC} = 0$ or MAX^\ddagger , $V_I = 5.5\text{ V}$			10	10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	TDI, TMS		50		50
		$V_I = V_{CC}$			1		1
		$V_I = 0$			-100		-100
		$V_I = 5.5\text{ V}$	A or B ports §		20		20
		$V_I = V_{CC}$			1		1
		$V_I = 0$			-5		-5
I_{off}	$V_{CC} = 0$, V_I or $V_O = 0$ to 4.5 V				± 100	μA	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75	75	μA	
		$V_I = 2\text{ V}$		-75	-75		
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$			1	1	μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$			-1	-1	μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND	$I_O = 0$	Outputs high	2	2	mA	
			Outputs low	20	20		
			Outputs disabled	2	2		
ΔI_{CC}^\parallel	$V_{CC} = 3\text{ V to } 3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND			0.2	0.2	mA	
C_i	$V_I = 3\text{ V or } 0$			4	4	pF	
C_{io}	$V_O = 3\text{ V or } 0$			11	11	pF	
C_o	$V_O = 3\text{ V or } 0$			8	8	pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

NOTE 4: Product preview specifications are design goals only and are subject to change without notice.

PRODUCT PREVIEW



SN54LVT18502, SN54LVT182502, SN74LVT18502, SN74LVT182502

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS182A – AUGUST 1993 – REVISED MARCH 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Notes 4 and 5)

			SN54LVT182502				SN74LVT182502				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	CLKAB or CLKBA				0	100			MHz	
t _w	Pulse duration	CLKAB or CLKBA high or low				5				ns	
		LEAB or LEBA high				5					
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑				5				ns	
		A before LEAB↓ or B before LEBA↓	CLK high			5					
			CLK low			5					
t _h	Hold time	A after CLKAB↑ or B after CLKBA↑				0				ns	
		A after LEAB↓ or B after LEBA↓				2					

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 4 and 5)

			SN54LVT182502				SN74LVT182502				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	TCK				0	25			MHz	
t _w	Pulse duration	TCK high or low				20				ns	
t _{su}	Setup time	A, B, CLK, LE, or \overline{OE} before TCK↑				8				ns	
		TDI before TCK↑				8					
		TMS before TCK↑				6					
t _h	Hold time	A, B, CLK, LE, or \overline{OE} after TCK↑				1				ns	
		TDI after TCK↑				1					
		TMS after TCK↑				1					
t _d	Delay time	Power up to TCK↑				50				ns	
t _r	Rise time	V _{CC} power up				1				μs	

- NOTES: 4. Product preview specifications are design goals only and are subject to change without notice.
5. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW



SN54LVT18502, SN54LVT182502, SN74LVT18502, SN74LVT182502
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS162A – AUGUST 1993 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Notes 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT182502				SN74LVT182502				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	CLKAB or CLKBA							100			MHz
t _{PLH}	A or B	B or A					2	8			ns
t _{PHL}							2	8			
t _{PLH}	CLKAB or CLKBA	B or A					2.5	9.5			ns
t _{PHL}							2.5	9.5			
t _{PLH}	LEAB or LEBA	B or A					2.5	10			ns
t _{PHL}							2.5	10			
t _{PZH}	\overline{OEAB} or \overline{OEBA}	B or A					2	11			ns
t _{PZL}							2	11			
t _{PHZ}	\overline{OEAB} or \overline{OEBA}	B or A					2.5	9			ns
t _{PLZ}							2.5	9			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT182502				SN74LVT182502				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK							25			MHz
t _{PLH}	TCK↓	A or B					3	25			ns
t _{PHL}							3	25			
t _{PLH}	TCK↓	TDO					2	12			ns
t _{PHL}							2	12			
t _{PZH}	TCK↓	A or B					3	25			ns
t _{PZL}							3	25			
t _{PZH}	TCK↓	TDO					2	12			ns
t _{PZL}							2	12			
t _{PHZ}	TCK↓	A or B					3	25			ns
t _{PLZ}							3	25			
t _{PHZ}	TCK↓	TDO					2	15			ns
t _{PLZ}							2	15			

NOTES: 4. Product preview specifications are design goals only and are subject to change without notice.

5. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW




SN54LVT18504, SN54LVT182504, SN74LVT18504, SN74LVT182504
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS163A – AUGUST 1993 – REVISED MARCH 1994

- Members of the Texas Instruments **SCOPE™** Family of Testability Products
- Members of the Texas Instruments **Widebus™** Family
- State-of-the-Art 3.3-V ABT Design Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- **UBT™** (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- B-Port Outputs of LVT182504 Devices Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- Compatible With the IEEE Standard 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture
- **SCOPE™** Instruction Set
 - IEEE Standard 1149.1-1990 Required Instructions and Optional CLAMP and HIGHZ
 - Parallel Signature Analysis at Inputs
 - Pseudo-Random Pattern Generation From Outputs
 - Sample Inputs/Toggle Outputs
 - Binary Count From Outputs
 - Device Identification
 - Even-Parity Opcodes
- Packaged in 64-Pin Plastic Thin Quad Flat (PM) Packages Using 0.5-mm Center-to-Center Spacings and 68-Pin Ceramic Quad Flat (HV) Packages Using 25-mil Center-to-Center Spacings

SN54LVT18504, SN54LVT182504... HV PACKAGE
(TOP VIEW)



NC – No internal connection

SCOPE, Widebus, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW


SN54LVT18504, SN54LVT182504, SN74LVT18504, SN74LVT182504

3.3-V ABT SCAN TEST DEVICES

WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS183A - AUGUST 1993 - REVISED MARCH 1994

SN74LVT18504, SN74LVT182504 . . . PM PACKAGE
(TOP VIEW)



description

The 'LVT18504 and 'LVT182504 scan test devices with 20-bit universal bus transceivers are members of the Texas Instruments SCOPE™ testability IC family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

Additionally, these devices are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

In the normal mode, these devices are 20-bit universal bus transceivers that combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, or clocked modes. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE™ universal bus transceivers.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), clock-enable ($\overline{CLKENAB}$ and $\overline{CLKENBA}$), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A-bus data is latched while $\overline{CLKENAB}$ is high and/or CLKAB is held at a static low or high logic level. Otherwise, if LEAB is low and $\overline{CLKENAB}$ is low, A-bus data is stored on a low-to-high transition of CLKAB. When \overline{OEAB} is low, the B outputs are active. When \overline{OEAB} is high, the B outputs are in the high-impedance state. B-to-A data flow is similar to A-to-B data flow but uses the OEBA, LEBA, $\overline{CLKENBA}$, and CLKBA inputs.

PRODUCT PREVIEW



SN54LVT18504, SN54LVT182504, SN74LVT18504, SN74LVT182504
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS163A – AUGUST 1993 – REVISED MARCH 1994

description (continued)

In the test mode, the normal operation of the SCOPE™ universal bus transceivers is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry performs boundary scan test operations according to the protocol described in IEEE Standard 1149.1-1990.

Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry can perform other testing functions such as parallel signature analysis on data inputs and pseudo-random pattern generation from data outputs. All testing and scan operations are synchronized to the TAP interface.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The B-port outputs of 'LVT182504, which are designed to source or sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.

The SN54LVT18504 and SN54LVT182504 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT18504 and SN74LVT182504 are characterized for operation from -40°C to 85°C.

FUNCTION TABLE†
(normal mode, each register)

INPUTS					OUTPUT
OEAB	LEAB	CLKENAB	CLKAB	A	B
L	L	L	L	X	B ₀ ‡
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	H	X	X	B ₀ ‡
L	H	X	X	L	L
L	H	X	X	H	H
H	X	X	X	X	Z


† A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, CLKENBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established.

PRODUCT PREVIEW

SN54LVT18504, SN54LVT182504, SN74LVT18504, SN74LVT182504
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS163A—AUGUST 1993—REVISED MARCH 1994

functional block diagram



PRODUCT PREVIEW

Pin numbers shown are for the PM package.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT18504, SN54LVT182504, SN74LVT18504, SN74LVT182504
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS163A – AUGUST 1993 – REVISED MARCH 1994

Terminal Functions

TERMINAL NAME	DESCRIPTION
A1–A20	Normal-function A-bus I/O ports. See function table for normal-mode logic.
B1–B20	Normal-function B-bus I/O ports. See function table for normal-mode logic.
CLKAB, CLKBA	Normal-function clock inputs. See function table for normal-mode logic.
CLKENAB, CLKENBA	Normal-function clock enables. See function table for normal-mode logic.
GND	Ground
LEAB, LEBA	Normal-function latch enables. See function table for normal-mode logic.
\overline{OEAB} , \overline{OEBA}	Normal-function output enables. See function table for normal-mode logic.
TCK	Test clock. One of four terminals required by IEEE Standard 1149.1-1990. Test operations of the device are synchronous to the test clock. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK.
TDI	Test data input. One of four terminals required by IEEE Standard 1149.1-1990. TDI is the serial input for shifting data through the instruction register or selected data register. An internal pullup forces TDI to a high level if left unconnected.
TDO	Test data output. One of four terminals required by IEEE Standard 1149.1-1990. TDO is the serial output for shifting data through the instruction register or selected data register.
TMS	Test mode select. One of four terminals required by IEEE Standard 1149.1-1990. TMS directs the device through its test access port (TAP) controller states. An internal pullup forces TMS to a high level if left unconnected.
V _{CC}	Supply voltage

PRODUCT PREVIEW



SN54LVT18504, SN54LVT182504, SN74LVT18504, SN74LVT182504

3.3-V ABT SCAN TEST DEVICES

WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS163A - AUGUST 1993 - REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT18504	96 mA
SN54LVT182504 (A port or TDO)	96 mA
SN54LVT182504 (B port)	30 mA
SN74LVT18504	128 mA
SN74LVT182504 (A port or TDO)	128 mA
SN74LVT182504 (B port)	30 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT18504	48 mA
SN54LVT182504 (A port or TDO)	48 mA
SN54LVT182504 (B port)	30 mA
SN74LVT18504	64 mA
SN74LVT182504 (A port or TDO)	64 mA
SN74LVT182504 (B port)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): PM package (see Note 3)	1 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. A 75-mil trace length was used to calculate θ_{JA} .

recommended operating conditions

	SN54LVT18504		SN74LVT18504		UNIT
	MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH} High-level input voltage	2		2		V
V_{IL} Low-level input voltage		0.8		0.8	V
V_I Input voltage		5.5		5.5	V
I_{OH} High-level output current		-24		-32	mA
I_{OL} Low-level output current		24		32	mA
I_{OL}^\ddagger Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T_A Operating free-air temperature	-55	125	-40	85	°C

‡ Current duty cycle $\leq 50\%$, $f \geq 1$ kHz

PRODUCT PREVIEW



SN54LVT18504, SN54LVT182504, SN74LVT18504, SN74LVT182504
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS163A – AUGUST 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 4)

PARAMETER	TEST CONDITIONS		SN54LVT18504		SN74LVT18504		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$			-1.2	-1.2	V	
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$,	$I_{OH} = -100\ \mu\text{A}$	$V_{CC}-0.2$		$V_{CC}-0.2$		V	
	$V_{CC} = 2.7\text{ V}$,	$I_{OH} = -8\text{ mA}$	2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$ $I_{OH} = -32\text{ mA}$	2		2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2	0.2	V	
		$I_{OL} = 24\text{ mA}$			0.5	0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4		
		$I_{OL} = 32\text{ mA}$			0.5	0.5		
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$				0.55		
I_I	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}\text{ or GND}$	CLK, $\overline{\text{CLKEN}}$, LE, OE, TCK		± 1	± 1	μA	
	$V_{CC} = 0\text{ or MAX}^\ddagger$,	$V_I = 5.5\text{ V}$			10	10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	TDI, TMS			50		50
		$V_I = V_{CC}$				1		1
		$V_I = 0$				-100		-100
		$V_I = 5.5\text{ V}$	A or B ports §			20		20
		$V_I = V_{CC}$				1		1
		$V_I = 0$				-5		-5
	I_{off}	$V_{CC} = 0$,	$V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					± 100
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports		75	75	μA	
		$V_I = 2\text{ V}$			-75	-75		
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$			1	1	μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$			-1	-1	μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$	$I_O = 0$,	Outputs high		2	2	mA	
			Outputs low		15	15		
			Outputs disabled		2	2		
ΔI_{CC}^\parallel	$V_{CC} = 3\text{ V to }3.6\text{ V}$,	One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.2	0.2	mA	
C_i	$V_I = 3\text{ V or }0$			4	4	pF		
C_{io}	$V_O = 3\text{ V or }0$			11	11	pF		
C_o	$V_O = 3\text{ V or }0$			8	8	pF		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

NOTE 4: Product preview specifications are design goals only and are subject to change without notice.

PRODUCT PREVIEW

SN54LVT18504, SN54LVT182504, SN74LVT18504, SN74LVT182504

3.3-V ABT SCAN TEST DEVICES

WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS183A - AUGUST 1993 - REVISED MARCH 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Notes 4 and 5)

		SN54LVT18504				SN74LVT18504				UNIT
		$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	CLKAB or CLKBA				0	100			MHz
t_w	Pulse duration	CLKAB or CLKBA high or low				5				ns
		LEAB or LEBA	CLK high or low			5				
t_{su}	Setup time	A before CLKAB \uparrow or B before CLKBA \uparrow				5				ns
		A before LEAB \downarrow or B before LEBA \downarrow	CLK high			5				
			CLK low			5				
		CLKEN before CLK \uparrow				5				
t_h	Hold time	A after CLKAB \uparrow or B after CLKBA \uparrow				0				ns
		A after LEAB \downarrow or B after LEBA \downarrow				2				
		CLKEN after CLK \uparrow				0				

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 4 and 5)

		SN54LVT18504				SN74LVT18504				UNIT
		$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	TCK				0	25			MHz
t_w	Pulse duration	TCK high or low				20				ns
t_{su}	Setup time	A, B, CLK, \overline{CLKEN} , LE, or \overline{OE} before TCK \uparrow				8				ns
		TDI before TCK \uparrow				8				
		TMS before TCK \uparrow				6				
t_h	Hold time	A, B, CLK, \overline{CLKEN} , LE, or \overline{OE} after TCK \uparrow				1				ns
		TDI after TCK \uparrow				1				
		TMS after TCK \uparrow				1				
t_d	Delay time	Power up to TCK \uparrow				50				ns
t_r	Rise time	V_{CC} power up				1				μs

- NOTES: 4. Product preview specifications are design goals only and are subject to change without notice.
5. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW



SN54LVT18504, SN54LVT182504, SN74LVT18504, SN74LVT182504
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS163A – AUGUST 1993 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Notes 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT18504				SN74LVT18504				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	CLKAB or CLKBA						100			MHz	
t _{PLH}	A or B	B or A					2	7		ns	
t _{PHL}							2	7			
t _{PLH}	CLKAB or CLKBA	B or A					2.5	8.5		ns	
t _{PHL}							2.5	8.5			
t _{PLH}	LEAB or LEBA	B or A					2.5	9		ns	
t _{PHL}							2.5	9			
t _{PZH}	OEAB or OEBA	B or A					2	10		ns	
t _{PZL}							2	10			
t _{PHZ}	OEAB or OEBA	B or A					2.5	9		ns	
t _{PLZ}							2.5	9			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT18504				SN74LVT18504				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK						25			MHz	
t _{PLH}	TCK↓	A or B					3	22		ns	
t _{PHL}							3	22			
t _{PLH}	TCK↓	TDO					2	12		ns	
t _{PHL}							2	12			
t _{PZH}	TCK↓	A or B					3	22		ns	
t _{PZL}							3	22			
t _{PZH}	TCK↓	TDO					2	12		ns	
t _{PZL}							2	12			
t _{PHZ}	TCK↓	A or B					3	22		ns	
t _{PLZ}							3	22			
t _{PHZ}	TCK↓	TDO					2	15		ns	
t _{PLZ}							2	15			

NOTES: 4. Product preview specifications are design goals only and are subject to change without notice.
5. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW



SN54LVT18504, SN54LVT182504, SN74LVT18504, SN74LVT182504

3.3-V ABT SCAN TEST DEVICES

WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS163A – AUGUST 1993 – REVISED MARCH 1994

recommended operating conditions

		SN54LVT182504		SN74LVT182504		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage	0.8		0.8		V
V _I	Input voltage	5.5		5.5		V
I _{OH}	High-level output current	A port, TDO		-24		mA
		B port		-12		
I _{OL}	Low-level output current	A port, TDO		24		mA
		B port		12		
I _{OL} [†]	Low-level output current	A port, TDO		48		mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10		ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

† Current duty cycle ≤ 50%, f ≥ 1 kHz

PRODUCT PREVIEW



SN54LVT18504, SN54LVT182504, SN74LVT18504, SN74LVT182504
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS163A – AUGUST 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 4)

PARAMETER	TEST CONDITIONS		SN54LVT182504		SN74LVT182504		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		-1.2	V
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$	A port, TDO	$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
			$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$	2.4	2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2					
		$I_{OH} = -32\text{ mA}$		2				
	$I_{OH} = -12\text{ mA}$	B port	2	2				
V_{OL}	$V_{CC} = 2.7\text{ V}$	A port, TDO	$I_{OL} = 100\ \mu\text{A}$	0.2	0.2	V		
			$I_{OL} = 24\text{ mA}$	0.5	0.5			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$	0.4	0.4				
		$I_{OL} = 32\text{ mA}$	0.5	0.5				
		$I_{OL} = 48\text{ mA}$		0.55				
		$I_{OL} = 64\text{ mA}$		0.55				
		$I_{OL} = 12\text{ mA}$	B port	0.8	0.8			
I_I	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND	CLK, $\overline{\text{CLKEN}}$, LE, $\overline{\text{OE}}$, TCK	± 1	± 1	μA			
	$V_{CC} = 0$ or MAX^\ddagger , $V_I = 5.5\text{ V}$		10	10				
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	TDI, TMS	50		50		
		$V_I = V_{CC}$		1		1		
		$V_I = 0$		-100		-100		
		$V_I = 5.5\text{ V}$	A or B ports§	20		20		
		$V_I = V_{CC}$		1		1		
	$V_I = 0$		-5	-5				
I_{off}	$V_{CC} = 0$, V_I or $V_O = 0$ to 4.5 V			± 100	μA			
$I_{I(\text{hold})}$	$V_{CC} = 3\text{ V}$	A or B ports	$V_I = 0.8\text{ V}$	75	75	μA		
			$V_I = 2\text{ V}$	-75	-75			
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$		1	1	μA			
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$		-1	-1	μA			
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND	$I_O = 0$, Outputs high	2	2	mA			
		Outputs low	20	20				
		Outputs disabled	2	2				
ΔI_{CC}^\parallel	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND		0.2	0.2	mA			
C_i	$V_I = 3\text{ V}$ or 0		4	4	pF			
C_{io}	$V_O = 3\text{ V}$ or 0		11	11	pF			
C_o	$V_O = 3\text{ V}$ or 0		8	8	pF			

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

NOTE 4: Product preview specifications are design goals only and are subject to change without notice.

PRODUCT PREVIEW



SN54LVT18504, SN54LVT182504, SN74LVT18504, SN74LVT182504
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS163A – AUGUST 1993 – REVISED MARCH 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Notes 4 and 5)

			SN54LVT182504				SN74LVT182504				UNIT
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	CLKAB or CLKBA				0	100			MHz	
t_w	Pulse duration	CLKAB or CLKBA high or low				5				ns	
		LEAB or LEBA	CLK high or low			5					
t_{su}	Setup time	A before CLKAB \uparrow or B before CLKBA \uparrow				5				ns	
		A before LEAB \downarrow or B before LEBA \downarrow	CLK high			5					
			CLK low			5					
		CLKEN before CLK \uparrow				5					
t_h	Hold time	A after CLKAB \uparrow or B after CLKBA \uparrow				0				ns	
		A after LEAB \downarrow or B after LEBA \downarrow				2					
		CLKEN after CLK \uparrow				0					

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 4 and 5)

			SN54LVT182504				SN74LVT182504				UNIT
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	TCK				0	25			MHz	
t_w	Pulse duration	TCK high or low				20				ns	
t_{su}	Setup time	A, B, CLK, $\overline{\text{CLKEN}}$, LE, or $\overline{\text{OE}}$ before TCK \uparrow				8				ns	
		TDI before TCK \uparrow				8					
		TMS before TCK \uparrow				6					
t_h	Hold time	A, B, CLK, $\overline{\text{CLKEN}}$, LE, or $\overline{\text{OE}}$ after TCK \uparrow				1				ns	
		TDI after TCK \uparrow				1					
		TMS after TCK \uparrow				1					
t_d	Delay time	Power up to TCK \uparrow				50				ns	
t_r	Rise time	V_{CC} power up				1				μs	

NOTES: 4. Product preview specifications are design goals only and are subject to change without notice.
5. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW



SN54LVT18504, SN54LVT182504, SN74LVT18504, SN74LVT182504
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS163A – AUGUST 1993 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Notes 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT182504				SN74LVT182504				UNIT
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{max}	CLKAB or CLKBA							100			MHz
t_{PLH}	A or B	B or A					2	8			ns
t_{PHL}							2	8			
t_{PLH}	CLKAB or CLKBA	B or A					2.5	9.5			ns
t_{PHL}							2.5	9.5			
t_{PLH}	LEAB or LEBA	B or A					2.5	10			ns
t_{PHL}							2.5	10			
t_{PZH}	\overline{OEAB} or \overline{OEBA}	B or A					2	11			ns
t_{PZL}							2	11			
t_{PHZ}	\overline{OEAB} or \overline{OEBA}	B or A					2.5	9			ns
t_{PLZ}							2.5	9			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT182504				SN74LVT182504				UNIT
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{max}	TCK							25			MHz
t_{PLH}	TCK↓	A or B					3	25			ns
t_{PHL}							3	25			
t_{PLH}	TCK↓	TDO					2	12			ns
t_{PHL}							2	12			
t_{PZH}	TCK↓	A or B					3	25			ns
t_{PZL}							3	25			
t_{PZH}	TCK↓	TDO					2	12			ns
t_{PZL}							2	12			
t_{PHZ}	TCK↓	A or B					3	25			ns
t_{PLZ}							3	25			
t_{PHZ}	TCK↓	TDO					2	15			ns
t_{PLZ}							2	15			

- NOTES: 4. Product preview specifications are design goals only and are subject to change without notice.
5. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW




SN54LVT18640, SN74LVT18640
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT INVERTING BUS TRANSCEIVERS

SCBS310 – MARCH 1994

- Members of the Texas Instruments **SCOPE™** Family of Testability Products
- Members of the Texas Instruments **Widebus™** Family
- State-of-the-Art 3.3-V ABT Design Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Compatible With the IEEE Standard 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture
- **SCOPE™** Instruction Set
 - IEEE Standard 1149.1-1990 Required Instructions and Optional CLAMP and HIGHZ
 - Parallel Signature Analysis at Inputs
 - Pseudo-Random Pattern Generation From Outputs
 - Sample Inputs/Toggle Outputs
 - Binary Count From Outputs
 - Device Identification
 - Even-Parity Opcodes
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

SN54LVT18640 . . . WD PACKAGE
 SN74LVT18640 . . . DGG OR DL PACKAGE
 (TOP VIEW)



description

The SN54LVT18640 and SN74LVT18640 scan test devices with 18-bit inverting bus transceivers are members of the Texas Instruments SCOPE™ testability IC family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

Additionally, these devices are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

In the normal mode, these devices are 18-bit inverting bus transceivers. They can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE™ bus transceivers.

Data flow is controlled by the direction-control (DIR) and output-enable (\overline{OE}) inputs. Data transmission is allowed from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at DIR. The output-enable (\overline{OE}) can be used to disable the device so that the buses are effectively isolated.

SCOPE and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN54LVT18640, SN74LVT18640
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT INVERTING BUS TRANSCEIVERS

SCBS310 - MARCH 1994

description (continued)

In the test mode, the normal operation of the SCOPE™ bus transceivers is inhibited and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry can perform boundary scan test operations according to the protocol described in IEEE Standard 1149.1-1990.

Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry can perform other testing functions such as parallel signature analysis on data inputs and pseudo-random pattern generation from data outputs. All testing and scan operations are synchronized to the TAP interface.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVT18640 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT18640 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT18640 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE
(normal mode, each 9-bit section)


INPUTS		OPERATION
\overline{OE}	DIR	
L	L	\overline{B} data to A bus
L	H	\overline{A} data to B bus
H	X	Isolation

PRODUCT PREVIEW



SN54LVT18640, SN74LVT18640
 3.3-V ABT SCAN TEST DEVICES
 WITH 18-BIT INVERTING BUS TRANSCEIVERS
 SCBS310 - MARCH 1994

functional block diagram



PRODUCT PREVIEW

SN54LVT18640, SN74LVT18640
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT INVERTING BUS TRANSCEIVERS

SCBS310 – MARCH 1994

Terminal Functions

TERMINAL NAME	DESCRIPTION
1A1–1A9, 2A1–2A9	Normal-function A-bus I/O ports. See function table for normal-mode logic.
1B1–1B9, 2B1–2B9	Normal-function B-bus I/O ports. See function table for normal-mode logic.
1DIR, 2DIR	Normal-function direction controls. See function table for normal-mode logic.
GND	Ground
1 \overline{OE} , 2 \overline{OE}	Normal-function output enables. See function table for normal-mode logic.
TCK	Test clock. One of four terminals required by IEEE Standard 1149.1-1990. Test operations of the device are synchronous to the test clock. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK.
TDI	Test data input. One of four terminals required by IEEE Standard 1149.1-1990. TDI is the serial input for shifting data through the instruction register or selected data register. An internal pullup forces TDI to a high level if left unconnected.
TDO	Test data output. One of four terminals required by IEEE Standard 1149.1-1990. TDO is the serial output for shifting data through the instruction register or selected data register.
TMS	Test mode select. One of four terminals required by IEEE Standard 1149.1-1990. TMS directs the device through its test access port (TAP) controller states. An internal pullup forces TMS to a high level if left unconnected.
VCC	Supply voltage

PRODUCT PREVIEW



SN54LVT18640, SN74LVT18640
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT INVERTING BUS TRANSCEIVERS

SCBS310 – MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT18640	96 mA
SN74LVT18640	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT18640	48 mA
SN74LVT18640	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	1 W
DL package	1.4 W
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.

recommended operating conditions

		SN54LVT18640		SN74LVT18640		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage	0.8		0.8		V
V_I	Input voltage	5.5		5.5		V
I_{OH}	High-level output current	–24		–32		mA
I_{OL}	Low-level output current	24		32		mA
I_{OL}^\ddagger	Low-level output current	48		64		mA
$\Delta t/\Delta v$	Input transition rise or fall rate	10		10		ns/V
	Outputs enabled	10		10		ns/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

‡ Current duty cycle $\leq 50\%$, $f \geq 1$ kHz

PRODUCT PREVIEW



SN54LVT18640, SN74LVT18640
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT INVERTING BUS TRANSCEIVERS

SCBS310 – MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 3)

PARAMETER	TEST CONDITIONS		SN54LVT18640		SN74LVT18640		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		V	
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$		2		2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2	0.2	V	
		$I_{OL} = 24\text{ mA}$			0.5	0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4		
		$I_{OL} = 32\text{ mA}$			0.5	0.5		
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$				0.55		
I_I	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND		DIR, OE, TCK		± 1	± 1	μA	
	$V_{CC} = 0$ or MAX^\ddagger , $V_I = 5.5\text{ V}$				10	10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$		TDI, TMS		50		50
		$V_I = V_{CC}$				1		1
		$V_I = 0$				-100		-100
		$V_I = 5.5\text{ V}$				20		20
		$V_I = V_{CC}$		A or B ports§		1		1
		$V_I = 0$				-5		-5
I_{off}	$V_{CC} = 0$, V_I or $V_O = 0$ to 4.5 V					± 100	μA	
$I_{I(\text{hold})}$	$V_{CC} = 3\text{ V}$		A or B ports		75	75	μA	
	$V_I = 2\text{ V}$				-75	-75		
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$				1	1	μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$				-1	-1	μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND, $I_O = 0$		Outputs high		2	2	mA	
			Outputs low		15	15		
			Outputs disabled		2	2		
ΔI_{CC}^\parallel	$V_{CC} = 3\text{ V to } 3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND				0.2	0.2	mA	
C_i	$V_I = 3\text{ V}$ or 0				4	4	pF	
C_{iO}	$V_O = 3\text{ V}$ or 0				11	11	pF	
C_o	$V_O = 3\text{ V}$ or 0				8	8	pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

NOTE 3: Product preview specifications are design goals only and are subject to change without notice.

PRODUCT PREVIEW



SN54LVT18640, SN74LVT18640
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT INVERTING BUS TRANSCEIVERS
SCBS310 – MARCH 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 3 and 4)

			SN54LVT18640				SN74LVT18640				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	TCK					0	25			MHz
t _w	Pulse duration	TCK high or low					20				ns
t _{su}	Setup time	A, B, DIR, or \overline{OE} before TCK↑					8				ns
		TDI before TCK↑					8				
		TMS before TCK↑					6				
t _h	Hold time	A, B, DIR, or \overline{OE} after TCK↑					1				ns
		TDI after TCK↑					1				
		TMS after TCK↑					1				
t _d	Delay time	Power up to TCK↑					50				ns
t _r	Rise time	V _{CC} power up					1				μs

- NOTES: 3. Product preview specifications are design goals only and are subject to change without notice.
4. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW

SN54LVT18640, SN74LVT18640
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT INVERTING BUS TRANSCEIVERS

SCBS310 – MARCH 1994

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Notes 3 and 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT18640		SN74LVT18640		UNIT
			$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		
			MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A			1.5	7	ns
t _{PHL}					1.5	7	
t _{PZH}	\overline{OE}	B or A			3	9	ns
t _{PZL}					3	9	
t _{PHZ}	\overline{OE}	B or A			3	9.5	ns
t _{PLZ}					3	9.5	

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 3 and 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT18640		SN74LVT18640		UNIT
			$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		
			MIN	MAX	MIN	MAX	
f _{max}	TCK↓				25		MHz
t _{PLH}	TCK↓	A or B			3	22	ns
t _{PHL}					3	22	
t _{PLH}	TCK↓	TDO			2	12	ns
t _{PHL}					2	12	
t _{PZH}	TCK↓	A or B			3	22	ns
t _{PZL}					3	22	
t _{PZH}	TCK↓	TDO			2	12	ns
t _{PZL}					2	12	
t _{PHZ}	TCK↓	A or B			3	22	ns
t _{PLZ}					3	22	
t _{PHZ}	TCK↓	TDO			2	15	ns
t _{PLZ}					2	15	

- NOTES: 3. Product preview specifications are design goals only and are subject to change without notice.
4. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW




SN54LVT18646, SN54LVT182646, SN74LVT18646, SN74LVT182646
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311 – MARCH 1994

- Members of the Texas Instruments **SCOPE™** Family of Testability Products
- Members of the Texas Instruments **Widebus™** Family
- State-of-the-Art 3.3-V ABT Design Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Include D-Type Flip-Flops and Control Circuitry to Provide Multiplexed Transmission of Stored and Real-Time Data
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- B-Port Outputs of LVT182646 Devices Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- Compatible With the IEEE Standard 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture
- **SCOPE™** Instruction Set
 - IEEE Standard 1149.1-1990 Required Instructions and Optional CLAMP and HIGHZ
 - Parallel Signature Analysis at Inputs
 - Pseudo-Random Pattern Generation From Outputs
 - Sample Inputs/Toggle Outputs
 - Binary Count From Outputs
 - Device Identification
 - Even-Parity Opcodes
- Packaged in 64-Pin Plastic Thin Quad Flat (PM) Packages Using 0.5-mm Center-to-Center Spacings and 68-Pin Ceramic Quad Flat (HV) Packages Using 25-mil Center-to-Center Spacings

SN54LVT18646, SN54LVT182646 . . . HV PACKAGE
(TOP VIEW)



NC – No internal connection

SCOPE and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW


SN54LVT18646, SN54LVT182646, SN74LVT18646, SN74LVT182646

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311 - MARCH 1994

SN74LVT18646, SN74LVT182646 . . . PM PACKAGE
(TOP VIEW)



description

The 'LVT18646 and 'LVT182646 scan test devices with 18-bit bus transceivers and registers are members of the Texas Instruments SCOPE™ testability IC family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

Additionally, these devices are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

In the normal mode, these devices are 18-bit bus transceivers and registers that allow for multiplexed transmission of data directly from the input bus or from the internal registers. They can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE™ bus transceivers and registers.

Transceiver function is controlled by output-enable (\overline{OE}) and direction (DIR) inputs. When \overline{OE} is low, the transceiver is active and operates in the A-to-B direction when DIR is high or in the B-to-A direction when DIR is low. When \overline{OE} is high, both the A and B outputs are in the high-impedance state, effectively isolating both buses.

PRODUCT PREVIEW



SN54LVT18646, SN54LVT182646, SN74LVT18646, SN74LVT182646
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311 – MARCH 1994

description (continued)

Data flow is controlled by clock (CLKAB and CLKBA) and select (SAB and SBA) inputs. Data on the A bus is clocked into the associated registers on the low-to-high transition of CLKAB. When SAB is low, real-time A data is selected for presentation to the B bus (transparent mode). When SAB is high, stored A data is selected for presentation to the B bus (registered mode). The function of the CLKBA and SBA inputs mirrors that of CLKAB and SAB, respectively. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT18646 and 'LVT182646.

In the test mode, the normal operation of the SCOPE™ bus transceivers and registers is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry can perform boundary scan test operations according to the protocol described in IEEE Standard 1149.1-1990.

Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry can perform other testing functions such as parallel signature analysis on data inputs and pseudo-random pattern generation from data outputs. All testing and scan operations are synchronized to the TAP interface.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The B-port outputs of 'LVT182646, which are designed to source or sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.

The SN54LVT18646 and SN54LVT182646 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT18646 and SN74LVT182646 are characterized for operation from -40°C to 85°C.

FUNCTION TABLE
(normal mode, each 9-bit section)

INPUTS						DATA I/O		OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A9	B1 THRU B9	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	L	L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	X	X	H	Output	Input disabled	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	X	X	H	X	Input disabled	Output	Stored A data to B bus

† The data output functions can be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

PRODUCT PREVIEW



3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311 - MARCH 1994

PRODUCT PREVIEW








Figure 1. Bus-Management Functions

SN54LVT18646, SN54LVT182646, SN74LVT18646, SN74LVT182646
 3.3-V ABT SCAN TEST DEVICES
 WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311 – MARCH 1994

functional block diagram



PRODUCT PREVIEW

Pin numbers shown are for the PM package.



SN54LVT18646, SN54LVT182646, SN74LVT18646, SN74LVT182646
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311 – MARCH 1994

Terminal Functions

TERMINAL NAME	DESCRIPTION
1A1–1A9, 2A1–2A9	Normal-function A-bus I/O ports. See function table for normal-mode logic.
1B1–1B9, 2B1–2B9	Normal-function B-bus I/O ports. See function table for normal-mode logic.
1CLKAB, 1CLKBA, 2CLKAB, 2CLKBA	Normal-function clock inputs. See function table for normal-mode logic.
1DIR, 2DIR	Normal-function direction controls. See function table for normal-mode logic.
GND	Ground
1OE, 2OE	Normal-function output enables. See function table for normal-mode logic.
1SAB, 1SBA, 2SAB, 2SBA	Normal-function select controls. See function table for normal-mode logic.
TCK	Test clock. One of four terminals required by IEEE Standard 1149.1-1990. Test operations of the device are synchronous to the test clock. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK.
TDI	Test data input. One of four terminals required by IEEE Standard 1149.1-1990. TDI is the serial input for shifting data through the instruction register or selected data register. An internal pullup forces TDI to a high level if left unconnected.
TDO	Test data output. One of four terminals required by IEEE Standard 1149.1-1990. TDO is the serial output for shifting data through the instruction register or selected data register.
TMS	Test mode select. One of four terminals required by IEEE Standard 1149.1-1990. TMS directs the device through its test access port (TAP) controller states. An internal pullup forces TMS to a high level if left unconnected.
VCC	Supply voltage

PRODUCT PREVIEW



SN54LVT18646, SN54LVT182646, SN74LVT18646, SN74LVT182646
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311 – MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT18646	96 mA
SN54LVT182646 (A port or TDO)	96 mA
SN54LVT182646 (B port)	30 mA
SN74LVT18646	128 mA
SN74LVT182646 (A port or TDO)	128 mA
SN74LVT182646 (B port)	30 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT18646	48 mA
SN54LVT182646 (A port or TDO)	48 mA
SN54LVT182646 (B port)	30 mA
SN74LVT18646	64 mA
SN74LVT182646 (A port or TDO)	64 mA
SN74LVT182646 (B port)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): PM package (see Note 3)	1 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.

2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.

3. A 75-mil trace length was used to calculate θ_{JA} .

recommended operating conditions

		SN54LVT18646		SN74LVT18646		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		24		32	mA
I_{OL}^\ddagger	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

† Current duty cycle $\leq 50\%$, $f \geq 1$ kHz

PRODUCT PREVIEW



SN54LVT18646, SN54LVT182646, SN74LVT18646, SN74LVT182646
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311 – MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 4)

PARAMETER	TEST CONDITIONS		SN54LVT18646		SN74LVT18646		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2	-1.2	V	
V_{OH}	$V_{CC} = \text{MIN to MAX}‡$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2					
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2	0.2	V	
		$I_{OL} = 24\text{ mA}$			0.5	0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4		
		$I_{OL} = 32\text{ mA}$			0.5	0.5		
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$				0.55		
I_I	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND	CLK, DIR, \overline{OE} , S, TCK			± 1	± 1	μA	
	$V_{CC} = 0$ or $\text{MAX}‡$, $V_I = 5.5\text{ V}$				10	10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	TDI, TMS			50		50
		$V_I = V_{CC}$				1		1
		$V_I = 0$				-100		-100
		$V_I = 5.5\text{ V}$	A or B ports§			20		20
		$V_I = V_{CC}$				1		1
		$V_I = 0$				-5		-5
	I_{off}	$V_{CC} = 0$, V_I or $V_O = 0$ to 4.5 V						± 100
	$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75			75
$V_I = 2\text{ V}$			-75		-75			
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$				1	1		
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$				-1	-1		
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND	$I_O = 0$	Outputs high	2		2		
			Outputs low	15		15		
			Outputs disabled	2		2		
$\Delta I_{CC}¶$	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND				0.2	0.2		
C_i	$V_I = 3\text{ V or }0$				4	4		
C_{iO}	$V_O = 3\text{ V or }0$				11	11		
C_o	$V_O = 3\text{ V or }0$				8	8		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

NOTE 4: Product preview specifications are design goals only and are subject to change without notice.

PRODUCT PREVIEW



SN54LVT18646, SN54LVT182646, SN74LVT18646, SN74LVT182646
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311 – MARCH 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Notes 4 and 5)

			SN54LVT18646				SN74LVT18646				UNIT
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	CLKAB or CLKBA				0	100			MHz	
t_w	Pulse duration	CLKAB or CLKBA high or low				5				ns	
t_{su}	Setup time	A before CLKAB \uparrow or B before CLKBA \uparrow				5				ns	
t_h	Hold time	A after CLKAB \uparrow or B after CLKBA \uparrow				0				ns	

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 4 and 5)

			SN54LVT18646				SN74LVT18646				UNIT
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	TCK				0	25			MHz	
t_w	Pulse duration	TCK high or low				20				ns	
t_{su}	Setup time	A, B, CLK, DIR, $\overline{\text{OE}}$ or S before TCK \uparrow				8				ns	
		TDI before TCK \uparrow				8					
		TMS before TCK \uparrow				6					
t_h	Hold time	A, B, CLK, DIR, $\overline{\text{OE}}$ or S after TCK \uparrow				1				ns	
		TDI after TCK \uparrow				1					
		TMS after TCK \uparrow				1					
t_d	Delay time	Power up to TCK \uparrow				50				ns	
t_r	Rise time	V_{CC} power up				1				μs	

- NOTES: 4. Product preview specifications are design goals only and are subject to change without notice.
5. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW



SN54LVT18646, SN54LVT182646, SN74LVT18646, SN74LVT182646
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311 – MARCH 1994

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Notes 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT18646				SN74LVT18646				UNIT
			$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{max}	CLKAB or CLKBA							100			MHz
t_{PLH}	A or B	B or A					2	7			ns
t_{PHL}							2	7			
t_{PLH}	CLKAB or CLKBA	B or A					2.5	8.5			ns
t_{PHL}							2.5	8.5			
t_{PLH}	SAB or SBA	B or A					2	9			ns
t_{PHL}							2	9			
t_{PZH}	DIR	B or A					2	10			ns
t_{PZL}							2	10			
t_{PZH}	\overline{OE}	B or A					2	10			ns
t_{PZL}							2	10			
t_{PHZ}	DIR	B or A					3	12			ns
t_{PLZ}							3	12			
t_{PHZ}	\overline{OE}	B or A					2	11			ns
t_{PLZ}							2	11			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT18646				SN74LVT18646				UNIT
			$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{max}	TCK							25			MHz
t_{PLH}	TCK↓	A or B					3	22			ns
t_{PHL}							3	22			
t_{PLH}	TCK↓	TDO					2	12			ns
t_{PHL}							2	12			
t_{PZH}	TCK↓	A or B					3	22			ns
t_{PZL}							3	22			
t_{PZH}	TCK↓	TDO					2	12			ns
t_{PZL}							2	12			
t_{PHZ}	TCK↓	A or B					3	22			ns
t_{PLZ}							3	22			
t_{PHZ}	TCK↓	TDO					2	15			ns
t_{PLZ}							2	15			

- NOTES: 4. Product preview specifications are design goals only and are subject to change without notice.
5. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW



SN54LVT18646, SN54LVT182646, SN74LVT18646, SN74LVT182646
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311 – MARCH 1994

recommended operating conditions

		SN54LVT182646		SN74LVT182646		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage	0.8		0.8		V
V _I	Input voltage	5.5		5.5		V
I _{OH}	High-level output current	A port, TDO		-24		mA
		B port		-12		
I _{OL}	Low-level output current	A port, TDO		24		mA
		B port		12		
I _{OL} [†]	Low-level output current	A port, TDO		48		mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10		ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

† Current duty cycle ≤ 50%, f ≥ 1 kHz

PRODUCT PREVIEW

SN54LVT18646, SN54LVT182646, SN74LVT18646, SN74LVT182646

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311 – MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 4)

PARAMETER	TEST CONDITIONS		SN54LVT182646			SN74LVT182646			UNIT	
			MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{IK}	V _{CC} = 2.7 V, I _I = -18 mA				-1.2			-1.2	V	
V _{OH}	V _{CC} = MIN to MAX‡, I _{OH} = -100 µA		V _{CC} -0.2			V _{CC} -0.2			V	
	V _{CC} = 2.7 V, I _{OH} = -8 mA		2.4			2.4				
	V _{CC} = 3 V	I _{OH} = -24 mA	2							
		I _{OH} = -32 mA				2				
	I _{OH} = -12 mA	B port	2			2				
V _{OL}	V _{CC} = 2.7 V	I _{OL} = 100 µA				0.2			V	
		I _{OL} = 24 mA				0.5				
	V _{CC} = 3 V	I _{OL} = 16 mA	A port, TDO			0.4				
		I _{OL} = 32 mA				0.5				
		I _{OL} = 48 mA				0.55				
		I _{OL} = 64 mA				0.55				
		I _{OL} = 12 mA	B port	0.8			0.8			
I _I	V _{CC} = 3.6 V, V _I = V _{CC} or GND		CLK, DIR, OE, S, TCK			±1			µA	
	V _{CC} = 0 or MAX‡, V _I = 5.5 V					10				
	V _{CC} = 3.6 V	V _I = 5.5 V	TDI, TMS			50				
		V _I = V _{CC}				1				
		V _I = 0				-100				
		V _I = 5.5 V	A or B ports§			20				
		V _I = V _{CC}				1				
		V _I = 0				-5				
I _{off}	V _{CC} = 0, V _I or V _O = 0 to 4.5 V					±100				
I _I (hold)	V _{CC} = 3 V	V _I = 0.8 V	A or B ports			75				
		V _I = 2 V				-75				
I _{OZH}	V _{CC} = 3.6 V, V _O = 3 V					1				
I _{OZL}	V _{CC} = 3.6 V, V _O = 0.5 V					-1				
I _{CC}	V _{CC} = 3.6 V, V _I = V _{CC} or GND	I _O = 0,	Outputs high			2				
			Outputs low			20				
			Outputs disabled			2				
ΔI _{CC} ¶	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND					0.2				
C _i	V _I = 3 V or 0					4				
C _{io}	V _O = 3 V or 0					11				
C _o	V _O = 3 V or 0					8				

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

NOTE 4: Product preview specifications are design goals only and are subject to change without notice.

PRODUCT PREVIEW



SN54LVT18646, SN54LVT182646, SN74LVT18646, SN74LVT182646
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311 – MARCH 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Notes 4 and 5)

			SN54LVT182646				SN74LVT182646				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	CLKAB or CLKBA				0	100			MHz	
t _w	Pulse duration	CLKAB or CLKBA high or low				5				ns	
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑				5				ns	
t _h	Hold time	A after CLKAB↑ or B after CLKBA↑				0				ns	

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 4 and 5)

			SN54LVT182646				SN74LVT182646				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	TCK				0	25			MHz	
t _w	Pulse duration	TCK high or low				20				ns	
t _{su}	Setup time	A, B, CLK, DIR, \overline{OE} or S before TCK↑				8				ns	
		TDI before TCK↑				8					
		TMS before TCK↑				6					
t _h	Hold time	A, B, CLK, DIR, \overline{OE} or S after TCK↑				1				ns	
		TDI after TCK↑				1					
		TMS after TCK↑				1					
t _d	Delay time	Power up to TCK↑				50				ns	
t _r	Rise time	V _{CC} power up				1				μs	

- NOTES: 4. Product preview specifications are design goals only and are subject to change without notice.
5. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW



SN54LVT18646, SN54LVT182646, SN74LVT18646, SN74LVT182646

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311 – MARCH 1994

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Notes 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT182646				SN74LVT182646				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	CLKAB or CLKBA							100			MHz
t _{PLH}	A or B	B or A					2	8			ns
t _{PHL}							2	8			
t _{PLH}	CLKAB or CLKBA	B or A					2.5	9.5			ns
t _{PHL}							2.5	9.5			
t _{PLH}	SAB or SBA	B or A					2	10			ns
t _{PHL}							2	10			
t _{PZH}	DIR	B or A					2	11			ns
t _{PZL}							2	11			
t _{PZH}	OE	B or A					2	11			ns
t _{PZL}							2	11			
t _{PHZ}	DIR	B or A					3	12			ns
t _{PLZ}							3	12			
t _{PHZ}	OE	B or A					2	11			ns
t _{PLZ}							2	11			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT182646				SN74LVT182646				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK							25			MHz
t _{PLH}	TCK↓	A or B					3	25			ns
t _{PHL}							3	25			
t _{PLH}	TCK↓	TDO					2	12			ns
t _{PHL}							2	12			
t _{PZH}	TCK↓	A or B					3	25			ns
t _{PZL}							3	25			
t _{PZH}	TCK↓	TDO					2	12			ns
t _{PZL}							2	12			
t _{PHZ}	TCK↓	A or B					3	25			ns
t _{PLZ}							3	25			
t _{PHZ}	TCK↓	TDO					2	15			ns
t _{PLZ}							2	15			

- NOTES: 4. Product preview specifications are design goals only and are subject to change without notice.
5. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW




SN54LVT18652, SN54LVT182652, SN74LVT18652, SN74LVT182652 3.3-V ABT SCAN TEST DEVICES WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312 – MARCH 1994

- Members of the Texas Instruments *SCOPE*™ Family of Testability Products
- Members of the Texas Instruments *Widebus*™ Family
- State-of-the-Art 3.3-V ABT Design Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Include D-Type Flip-Flops and Control Circuitry to Provide Multiplexed Transmission of Stored and Real-Time Data
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- B-Port Outputs of 'LVT182652 Devices Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required
- Compatible With the IEEE Standard 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture
- *SCOPE*™ Instruction Set
 - IEEE Standard 1149.1-1990 Required Instructions and Optional CLAMP and HIGHZ
 - Parallel Signature Analysis at Inputs
 - Pseudo-Random Pattern Generation From Outputs
 - Sample Inputs/Toggle Outputs
 - Binary Count From Outputs
 - Device Identification
 - Even-Parity Opcodes
- Packaged in 64-Pin Plastic Thin Quad Flat (PM) Packages Using 0.5-mm Center-to-Center Spacings and 68-Pin Ceramic Quad Flat (HV) Packages Using 25-mil Center-to-Center Spacings

SN54LVT18652, SN54LVT182652 . . . HV PACKAGE
(TOP VIEW)



NC – No internal connection

SCOPE and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW


SN54LVT18652, SN54LVT182652, SN74LVT18652, SN74LVT182652

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312 - MARCH 1994

SN74LVT18652, SN74LVT182652 . . . PM PACKAGE
(TOP VIEW)



description

The 'LVT18652 and 'LVT182652 scan test devices with 18-bit bus transceivers and registers are members of the Texas Instruments SCOPE™ testability IC family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

Additionally, these devices are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

In the normal mode, these devices are 18-bit bus transceivers and registers that allow for multiplexed transmission of data directly from the input bus or from the internal registers. They can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE™ bus transceivers and registers.

Data flow in each direction is controlled by clock (CLKAB and CLKBA), select (SAB and SBA), and output-enable (OEAB and OEBA) inputs. For A-to-B data flow, data on the A bus is clocked into the associated registers on the low-to-high transition of CLKAB. When SAB is low, real-time A data is selected for presentation to the B bus (transparent mode). When SAB is high, stored A data is selected for presentation to the B bus (registered mode). When OEAB is high, the B outputs are active. When OEAB is low, the B outputs are in the high-impedance state.

PRODUCT PREVIEW



SN54LVT18652, SN54LVT182652, SN74LVT18652, SN74LVT182652
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312 – MARCH 1994

description (continued)

Control for B-to-A data flow is similar to that for A-to-B data flow but uses CLKBA, SBA, and \overline{OEBA} inputs. Since the \overline{OEBA} input is active-low, the A outputs are active when \overline{OEBA} is low and are in the high-impedance state when \overline{OEBA} is high. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT18652 and 'LVT182652.

In the test mode, the normal operation of the SCOPE™ bus transceivers and registers is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry can perform boundary scan test operations according to the protocol described in IEEE Standard 1149.1-1990.

Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry can perform other testing functions such as parallel signature analysis on data inputs and pseudo-random pattern generation from data outputs. All testing and scan operations are synchronized to the TAP interface.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The B-port outputs of 'LVT182652, which are designed to source or sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.

The SN54LVT18652 and SN54LVT182652 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT18652 and SN74LVT182652 are characterized for operation from -40°C to 85°C.

FUNCTION TABLE
(normal mode, each 9-bit section)

INPUTS						DATA I/O		OPERATION OR FUNCTION
OEAB	\overline{OEBA}	CLKAB	CLKBA	SAB	SBA	A1 THRU A9	B1 THRU B9	
L	H	L	L	X	X	Input disabled	Input disabled	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	L	X	X	Input	Unspecified†	Store A, hold B
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	L	↑	X	X	Unspecified†	Input	Hold A, store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	X	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	X	X	H	X	Input	Output	Stored A data to B bus
H	L	X	X	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

† The data output functions can be enabled or disabled by a variety of level combinations at the OEAB or \overline{OEBA} inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

‡ Select control = L: clocks can occur simultaneously.

Select control = H: clocks must be staggered in order to load both registers.

PRODUCT PREVIEW



SN54LVT18652, SN54LVT182652, SN74LVT18652, SN74LVT182652
 3.3-V ABT SCAN TEST DEVICES
 WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312 - MARCH 1994

PRODUCT PREVIEW








Figure 1. Bus-Management Functions

SN54LVT18652, SN54LVT182652, SN74LVT18652, SN74LVT182652
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312 - MARCH 1994

functional block diagram



Pin numbers shown are for the PM package.

PRODUCT PREVIEW

Terminal Functions

TERMINAL NAME	DESCRIPTION
1A1–1A9, 2A1–2A9	Normal-function A-bus I/O ports. See function table for normal-mode logic.
1B1–1B9, 2B1–2B9	Normal-function B-bus I/O ports. See function table for normal-mode logic.
1CLKAB, 1CLKBA, 2CLKAB, 2CLKBA	Normal-function clock inputs. See function table for normal-mode logic.
GND	Ground
1OEAB, 2OEAB	Normal-function active-high output enables. See function table for normal-mode logic.
1OEB \bar{A} , 2OEB \bar{A}	Normal-function active-low output enables. See function table for normal-mode logic.
1SAB, 1SBA, 2SAB, 2SBA	Normal-function select controls. See function table for normal-mode logic.
TCK	Test clock. One of four terminals required by IEEE Standard 1149.1-1990. Test operations of the device are synchronous to the test clock. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK.
TDI	Test data input. One of four terminals required by IEEE Standard 1149.1-1990. TDI is the serial input for shifting data through the instruction register or selected data register. An internal pullup forces TDI to a high level if left unconnected.
TDO	Test data output. One of four terminals required by IEEE Standard 1149.1-1990. TDO is the serial output for shifting data through the instruction register or selected data register.
TMS	Test mode select. One of four terminals required by IEEE Standard 1149.1-1990. TMS directs the device through its test access port (TAP) controller states. An internal pullup forces TMS to a high level if left unconnected.
VCC	Supply voltage

PRODUCT PREVIEW



SN54LVT18652, SN54LVT182652, SN74LVT18652, SN74LVT182652
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312 – MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL} : SN54LVT18652	96 mA
SN54LVT182652 (A port or TDO)	96 mA
SN54LVT182652 (B port)	30 mA
SN74LVT18652	128 mA
SN74LVT182652 (A port or TDO)	128 mA
SN74LVT182652 (B port)	30 mA
Current into any output in the high state, I_{OH} (see Note 2): SN54LVT18652	48 mA
SN54LVT182652 (A port or TDO)	48 mA
SN54LVT182652 (B port)	30 mA
SN74LVT18652	64 mA
SN74LVT182652 (A port or TDO)	64 mA
SN74LVT182652 (B port)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): PM package (see Note 3)	1 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.
 3. A 75-mil trace length was used to calculate θ_{JA} .

recommended operating conditions

		SN54LVT18652		SN74LVT18652		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		24		32	mA
I_{OL}^\ddagger	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

‡ Current duty cycle $\leq 50\%$, $f \geq 1$ kHz

PRODUCT PREVIEW



SN54LVT18652, SN54LVT182652, SN74LVT18652, SN74LVT182652
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312 – MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 4)

PARAMETER	TEST CONDITIONS		SN54LVT18652		SN74LVT18652		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2	-1.2	V	
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$ $I_{OH} = -32\text{ mA}$	2		2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$		0.2		0.2	V	
		$I_{OL} = 24\text{ mA}$		0.5		0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4		0.4		
		$I_{OL} = 32\text{ mA}$		0.5		0.5		
		$I_{OL} = 48\text{ mA}$ $I_{OL} = 64\text{ mA}$		0.55		0.55		
I_I	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND	CLK, OEAB, OEBA, S, TCK		± 1		± 1	μA	
	$V_{CC} = 0$ or MAX^\ddagger , $V_I = 5.5\text{ V}$			10		10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	TDI, TMS		50			50
		$V_I = V_{CC}$			1			1
		$V_I = 0$			-100			-100
		$V_I = 5.5\text{ V}$			20			20
		$V_I = V_{CC}$ $V_I = 0$	A or B ports§		1 -5			1 -5
I_{off}	$V_{CC} = 0$, V_I or $V_O = 0$ to 4.5 V					± 100	μA	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75		75	μA	
		$V_I = 2\text{ V}$		-75		-75	μA	
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$			1		1	μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$			-1		-1	μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND	$I_O = 0$	Outputs high		2		2	mA
			Outputs low		15		15	
			Outputs disabled		2		2	
ΔI_{CC}^\parallel	$V_{CC} = 3\text{ V to } 3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND			0.2		0.2	mA	
C_i	$V_I = 3\text{ V or } 0$			4		4	pF	
C_{iO}	$V_O = 3\text{ V or } 0$			11		11	pF	
C_o	$V_O = 3\text{ V or } 0$			8		8	pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

NOTE 4: Product preview specifications are design goals only and are subject to change without notice.

PRODUCT PREVIEW



SN54LVT18652, SN54LVT182652, SN74LVT18652, SN74LVT182652
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312 – MARCH 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Notes 4 and 5)

			SN54LVT18652				SN74LVT18652				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	CLKAB or CLKBA					0	100		MHz	
t _w	Pulse duration	CLKAB or CLKBA high or low					5			ns	
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑					5			ns	
t _h	Hold time	A after CLKAB↑ or B after CLKBA↑					0			ns	

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 4 and 5)

			SN54LVT18652				SN74LVT18652				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	TCK					0	25		MHz	
t _w	Pulse duration	TCK high or low					20			ns	
t _{su}	Setup time	A, B, CLK, OEAB, \overline{OEBA} or S before TCK↑					8			ns	
		TDI before TCK↑					8				
		TMS before TCK↑					6				
t _h	Hold time	A, B, CLK, OEAB, \overline{OEBA} or S after TCK↑					1			ns	
		TDI after TCK↑					1				
		TMS after TCK↑					1				
t _d	Delay time	Power up to TCK↑					50			ns	
t _r	Rise time	V _{CC} power up					1			μs	

- NOTES: 4. Product preview specifications are design goals only and are subject to change without notice.
5. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW



SN54LVT18652, SN54LVT182652, SN74LVT18652, SN74LVT182652

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312 - MARCH 1994

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Notes 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT18652				SN74LVT18652				UNIT
			$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{max}	CLKAB or CLKBA							100			MHz
t_{PLH}	A or B	B or A					2	7			ns
t_{PHL}							2	7			
t_{PLH}	CLKAB or CLKBA	B or A					2.5	8.5			ns
t_{PHL}							2.5	8.5			
t_{PLH}	SAB or SBA	B or A					2	9			ns
t_{PHL}							2	9			
t_{PZH}	OEAB or \overline{OEBA}	B or A					2	10			ns
t_{PZL}							2	10			
t_{PHZ}	OEAB or \overline{OEBA}	B or A					1.5	11			ns
t_{PLZ}							1.5	11			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT18652				SN74LVT18652				UNIT
			$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{max}	TCK							25			MHz
t_{PLH}	TCK↓	A or B					3	22			ns
t_{PHL}							3	22			
t_{PLH}	TCK↓	TDO					2	12			ns
t_{PHL}							2	12			
t_{PZH}	TCK↓	A or B					3	22			ns
t_{PZL}							3	22			
t_{PZH}	TCK↓	TDO					2	12			ns
t_{PZL}							2	12			
t_{PHZ}	TCK↓	A or B					3	22			ns
t_{PLZ}							3	22			
t_{PHZ}	TCK↓	TDO					2	15			ns
t_{PLZ}							2	15			

- NOTES: 4. Product preview specifications are design goals only and are subject to change without notice.
 5. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW



SN54LVT18652, SN54LVT182652, SN74LVT18652, SN74LVT182652
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312 - MARCH 1994

recommended operating conditions

		SN54LVT182652		SN74LVT182652		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage	0.8		0.8		V
V _I	Input voltage	5.5		5.5		V
I _{OH}	High-level output current	A port, TDO		-24	-32	mA
		B port		-12	-12	
I _{OL}	Low-level output current	A port, TDO		24	32	mA
		B port		12	12	
I _{OL} [†]	Low-level output current	A port, TDO		48	64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

† Current duty cycle ≤ 50%, f ≥ 1 kHz

PRODUCT PREVIEW

SN54LVT18652, SN54LVT182652, SN74LVT18652, SN74LVT182652

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312 – MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 4)

PARAMETER	TEST CONDITIONS		SN54LVT182652		SN74LVT182652		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$			-1.2	-1.2	V	
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$,	$I_{OH} = -100\ \mu\text{A}$	A port, TDO	$V_{CC} - 0.2$		$V_{CC} - 0.2$		
				$V_{CC} = 2.7\text{ V}$,	$I_{OH} = -8\text{ mA}$	2.4	2.4	
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$		2				
		$I_{OH} = -32\text{ mA}$			2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$	A port, TDO	0.2		0.2		
		$I_{OL} = 24\text{ mA}$		0.5		0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4		0.4		
		$I_{OL} = 32\text{ mA}$		0.5		0.5		
		$I_{OL} = 48\text{ mA}$	0.55					
		$I_{OL} = 64\text{ mA}$			0.55			
		$I_{OL} = 12\text{ mA}$	B port	2	2	0.8	0.8	
	I_I	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}\text{ or GND}$	CLK, OEAB, OEBA, S, TCK	± 1		± 1	
$V_{CC} = 0\text{ or MAX}^\ddagger$,		$V_I = 5.5\text{ V}$	10		10			
$V_{CC} = 3.6\text{ V}$		$V_I = 5.5\text{ V}$	TDI, TMS	50		50		
				$V_I = V_{CC}$	1		1	
		$V_I = 0$	-100		-100			
		$V_I = 5.5\text{ V}$	20		20			
		$V_I = V_{CC}$	1		1			
		$V_I = 0$	-5		-5			
I_{off}	$V_{CC} = 0$,	$V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$			± 100		μA	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75		75		
		$V_I = 2\text{ V}$		-75		-75		
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$		1	1		μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$		-1	-1		μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}\text{ or GND}$	$I_O = 0$,	Outputs high	2		2	
				Outputs low	20		20	
				Outputs disabled	2		2	
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$,		One input at $V_{CC} - 0.6\text{ V}$,		0.2		0.2	
C_i	$V_I = 3\text{ V or }0$				4		4	
C_{iO}	$V_O = 3\text{ V or }0$				11		11	
C_o	$V_O = 3\text{ V or }0$				8		8	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

NOTE 4: Product preview specifications are design goals only and are subject to change without notice.

PRODUCT PREVIEW



SN54LVT18652, SN54LVT182652, SN74LVT18652, SN74LVT182652
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312 – MARCH 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Notes 4 and 5)

			SN54LVT182652				SN74LVT182652				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	CLKAB or CLKBA				0	100			MHz	
t _w	Pulse duration	CLKAB or CLKBA high or low				5				ns	
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑				5				ns	
t _h	Hold time	A after CLKAB↑ or B after CLKBA↑				0				ns	

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 4 and 5)

			SN54LVT182652				SN74LVT182652				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	TCK				0	25			MHz	
t _w	Pulse duration	TCK high or low				20				ns	
t _{su}	Setup time	A, B, CLK, OEAB, OEBA or S before TCK↑				8				ns	
		TDI before TCK↑				8					
		TMS before TCK↑				6					
t _h	Hold time	A, B, CLK, OEAB, OEBA or S after TCK↑				1				ns	
		TDI after TCK↑				1					
		TMS after TCK↑				1					
t _d	Delay time	Power up to TCK↑				50				ns	
t _r	Rise time	V _{CC} power up				1				μs	

- NOTES: 4. Product preview specifications are design goals only and are subject to change without notice.
5. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW



SN54LVT18652, SN54LVT182652, SN74LVT18652, SN74LVT182652

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312 - MARCH 1994

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Notes 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT182652				SN74LVT182652				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	CLKAB or CLKBA							100			MHz
t _{PLH}	A or B	B or A					2	8			ns
t _{PHL}							2	8			
t _{PLH}	CLKAB or CLKBA	B or A					2.5	9.5			ns
t _{PHL}							2.5	9.5			
t _{PLH}	SAB or SBA	B or A					2	10			ns
t _{PHL}							2	10			
t _{PZH}	OEAB or OEBA	B or A					2	11			ns
t _{PZL}							2	11			
t _{PHZ}	OEAB or OEBA	B or A					1.5	11			ns
t _{PLZ}							1.5	11			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Notes 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT182652				SN74LVT182652				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK							25			MHz
t _{PLH}	TCK↓	A or B					3	25			ns
t _{PHL}							3	25			
t _{PLH}	TCK↓	TDO					2	12			ns
t _{PHL}							2	12			
t _{PZH}	TCK↓	A or B					3	25			ns
t _{PZL}							3	25			
t _{PZH}	TCK↓	TDO					2	12			ns
t _{PZL}							2	12			
t _{PHZ}	TCK↓	A or B					3	25			ns
t _{PLZ}							3	25			
t _{PHZ}	TCK↓	TDO					2	15			ns
t _{PLZ}							2	15			

- NOTES: 4. Product preview specifications are design goals only and are subject to change without notice.
5. Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW



General Information	1
LVT Octals	2
LVTZ Octals: Power-Up, 3-State	3
LVT Widebus™	4
LVT JTAG/IEEE 1149.1	5
GTL Transceivers and Backplane Drivers	6
LVC MSI and Octals	7
LVC Widebus™	8
ALVC Widebus™	9
LV MSI and Octals	10
CBT Bus Switches and 5-V/3-V Translators	11
Application Notes	12
Characterization Information	13
Mechanical Data	14

GTL TRANSCEIVERS AND BACKPLANE DRIVERS

Features

- High-speed GTL/TTL translating
- Output edge-rate control (OEC™) options
- EPIC-IIB™ BiCMOS process with special low-voltage enhancements
- Mixed-mode signal operations on A port
- Bus-hold circuitry
- Power-on-demand active feedback circuitry
- Widebus™ and UBT™ architectures
- JEDEC SSOP (Widebus™) and EIAJ TSSOP (Shrink Widebus™) packaging

Benefits

- 3.3-V logic family with equivalent speed and drive performance of 5-V ABT logic family – not just a recharacterized or scaled CMOS
- Complete input and output compatibility with 5-V signals combined with a pure 3.3-V internal supply signal – provides bidirectional 3-V to 5-V translation
- Reduces component count by eliminating need for external pullup or pulldown resistors on I/O pins configured as inputs left unused or floating
- Reduces disabled static power consumption (I_{CCZ}) to as little as 0.1 mA for power-conscious portable and battery-powered equipment
- 16- and 18-bit densities for flexible integration
- Space-saving and height-saving surface-mount package options, pin compatible with existing 5-V families for easy conversion
- Ideal for high-speed bus applications
- Standardization that comes from a common product approach

SN74GTL16611 18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVER

SCBS268 – MARCH 1993 – REVISED MARCH 1994

- Translates Between GTL Signal Levels and LVCMOS, LVTTTL, or 5-V TTL Signal Levels
- Member of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation on A Port (5-V Input and Output Voltages With 3.3-V V_{CC})
- State-of-the-Art BiCMOS Design for Low-Static Power Dissipation
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops With Qualified Storage Enable
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors on A Port
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit registered bus transceiver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.


The B port operates at GTL levels while the A port and control pins are compatible with LVCMOS, LVTTTL, or 5-V TTL logic levels.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock or latch-enable can be controlled by the chip-enable (\overline{CEAB} and \overline{CEBA}) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if \overline{CEAB} is low and CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB if \overline{CEAB} is also low. Output-enable \overline{OEAB} is active-low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , LEBA, CLKBA, and \overline{CEBA} .

To ensure the high-impedance state during power-up or power-down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74GTL16611 is characterized for operation from 0°C to 70°C.

DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

Widebus and UBT are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74GTL16611

18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVER

SCBS268 – MARCH 1993 – REVISED MARCH 1994

FUNCTION TABLE†


INPUTS					OUTPUT B	MODE
CEAB	OEAB	LEAB	CLKAB	A		
X	H	X	X	X	Z	Latched storage of A data
L	L	L	H	X	B ₀ [‡]	
L	L	L	L	X	B ₀ [§]	
X	L	H	X	L	L	Transparent
X	L	H	X	H	H	
L	L	L	↑	L	L	Clocked storage of A data
L	L	L	↑	H	H	
H	L	L	X	X	B ₀ [§]	Clock inhibit

† A-to-B data flow is shown: B-to-A data flow is similar but uses OEBA, LEBA, CLKBA, and CEBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

§ Output level before the indicated steady-state input conditions were established.

logic diagram (positive logic)



PRODUCT PREVIEW

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74GTL16611

18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVER

SCBS268 – MARCH 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, 3.3-V V_{CC}	-0.5 V to 4.6 V
Supply voltage range, 5-V V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any A-port output in the low state, I_{OL}	128 mA
Current into any B-port output in the low state, I_{OL}	80 mA
Current into any A-port output in the high state, I_{OH} (see Note 2)	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.

recommended operating conditions

		MIN	NOM	MAX	UNIT	
V_{CC}	Supply voltage, 3.3 V	3.15	3.3	3.45	V	
	Supply voltage, 5 V	4.75	5	5.25		
V_{REF}	Supply voltage	0.8			V	
V_I	Input voltage	B port	V_{CC}		V	
		Except B port	5.5			
V_{IH}	High-level input voltage	B port	$V_{REF} + 50\text{ mV}$		V	
		Except B port	2			
V_{IL}	Low-level input voltage	B port	$V_{REF} - 50\text{ mV}$		V	
		Except B port	0.8			
I_{IK}	Input clamp current	-18			mA	
I_{OH}	High-level output current	A port	-32		mA	
I_{OL}	Low-level output current	A port‡	64		mA	
		B port	40			
T_A	Operating free-air temperature	0			70	°C

‡ Current duty cycle $\leq 50\%$, $f \geq 1\text{ kHz}$

PRODUCT PREVIEW



SN74GTL16611

18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVER

SCBS268 – MARCH 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range, $V_{REF} = 0.8\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
V_{IK}		$V_{CC} = 3.15\text{ V}$,	$I_I = -18\text{ mA}$			-1.2	V	
V_{OH}	A port	$V_{CC} = \text{MIN to MAX}^\ddagger$,	$I_{OH} = -100\ \mu\text{A}$	$V_{CC} - 0.2$			V	
		$V_{CC} = 3.15\text{ V}$	$I_{OH} = -8\text{ mA}$	2.4				
			$I_{OH} = -32\text{ mA}$	2				
V_{OL}	A port	$V_{CC} = 3.15\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2	V	
			$I_{OL} = 16\text{ mA}$			0.4		
			$I_{OL} = 32\text{ mA}$			0.5		
			$I_{OL} = 64\text{ mA}$			0.55		
	B port	$V_{CC} = 3.15\text{ V}$,	$I_{OL} = 40\text{ mA}$			0.4		
I_I	Control pins	$V_{CC} = 0\text{ or MAX}^\ddagger$,	$V_I = 5.5\text{ V}$			10	μA	
	A port [§]	$V_{CC} = 3.45\text{ V}$	$V_I = 5.5\text{ V}$			20		
			$V_I = V_{CC}$			1		
			$V_I = 0$			-5		
	B port	$V_{CC} = 3.45\text{ V}$	$V_I = V_{CC}$			5		
$V_I = 0$					-5			
I_{off}	A port	$V_{CC} = 0$	$V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$			100	μA	
	B port		$V_I\text{ or }V_O = 0\text{ to }1.2\text{ V}$			100		
$I_I(\text{hold})$	A port	$V_{CC} = 3.15\text{ V}$	$V_I = 0.8\text{ V}$			75	μA	
			$V_I = 2\text{ V}$			-75		
I_{OZH}	A port	$V_{CC} = 3.45\text{ V}$	$V_O = 3\text{ V}$			1	μA	
	B port		$V_O = 1.2\text{ V}$			10		
I_{OZL}	A port	$V_{CC} = 3.45\text{ V}$	$V_O = 0.5\text{ V}$			-1	μA	
	B port		$V_O = 0.4\text{ V}$			-10		
I_{CC}	A port to B port	$V_{CC} = 3.45\text{ V}$,	$I_O = 0$,	$V_I = V_{CC}\text{ or GND}$			mA	
	B port to A port							
	Outputs disabled							
ΔI_{CC}^\parallel		$V_{CC} = 3.45\text{ V}$,	One input at 2.7 V ,			1	mA	
C_i	Control pins	$V_I = 3.15\text{ V or }0$				4	pF	
C_{io}	A port	$V_O = 3.15\text{ V or }0$				10	pF	
C_{io}	B port	Per IEEE1194.0-1991				5	pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW



SN74GTL16611

18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVER

SCBS268 – MARCH 1993 – REVISED MARCH 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature, $V_{REF} = 0.8\text{ V}$ (unless otherwise noted)

		MIN	MAX	UNIT
f_{clock}	Clock frequency	0	150	MHz
t_w	Pulse duration	LEAB or LEBA high		ns
		CLKAB or CLKBA high or low		
t_{su}	Setup time	A before CLKAB \uparrow	1.5	ns
		B before CLKAB \uparrow	3	
		A before LEAB \downarrow	0.5	
		B before LEBA \downarrow	1.5	
		\overline{CEAB} before CLKAB \uparrow		
		\overline{CEBA} before CLKBA \uparrow		
		\overline{CEAB} before LEAB \downarrow		
		\overline{CEBA} before LEBA \downarrow		
t_h	Hold time	A after CLKAB \uparrow	1	ns
		B after CLKAB \uparrow	0	
		A after LEAB \downarrow	2.5	
		B after LEBA \downarrow	2	
		\overline{CEAB} after CLKAB \uparrow		
		\overline{CEBA} after CLKBA \uparrow		
		\overline{CEAB} after LEAB \downarrow		
		\overline{CEBA} after LEBA \downarrow		

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{REF} = 0.8\text{ V}$ (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
f_{max}						MHz
t_{PLH}	A	B			3.2	ns
t_{PHL}					3.2	
t_{PLH}	LEAB	B			4	ns
t_{PHL}					4	
t_{PLH}	CLKAB	B			4.3	ns
t_{PHL}					4.3	
t_{PLH}	\overline{OEAB}	B			4.5	ns
t_{PHL}					4.5	
t_r	Transition time, B outputs (0.5 V to 1 V)			1.7		ns
t_f	Transition time, B outputs (1 V to 0.5 V)			0.6		ns
t_{PLH}	B	A			5.7	ns
t_{PHL}					4	
t_{PLH}	LEBA	A			5	ns
t_{PHL}					3.8	
t_{PLH}	CLKBA	A			5.2	ns
t_{PHL}					4.6	
t_{EN}	\overline{OEBA}	A			6	ns
t_{DIS}					6	

NOTE 3: Load circuit and voltage waveforms are shown in Section 1.



PRODUCT PREVIEW

SN74GTL16615
17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVER
WITH BUFFERED CLOCK OUTPUTS

SCBS269 – MARCH 1993 – REVISED MARCH 1994

- Translates Between GTL Signal Levels and LVCMOS, LVTTTL, or 5-V TTL Signal Levels
- Member of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation on A Port (5-V Input and Output Voltages With 3.3-V V_{CC})
- State-of-the-Art BiCMOS Design for Low-Static Power Dissipation
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops With Qualified Storage Enable
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors on A Port.
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 17-bit registered bus transceiver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. It provides for a copy of CLKAB at GTL logic levels (CLKOUT). It also provides a conversion of the GTL clock to a TTL environment (CLKIN).


The B port operates at GTL levels while the A port and control pins are compatible with LVCMOS, LVTTTL, or 5-V TTL logic levels.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock or latch-enable can be controlled by the chip-enable (\overline{CEAB} and \overline{CEBA}) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if \overline{CEAB} is low and CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB if \overline{CEAB} is also low. Output-enable \overline{OEAB} is active-low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , LEBA, CLKBA, and \overline{CEBA} .

To ensure the high-impedance state during power-up or power-down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74GTL16615 is characterized for operation from 0°C to 70°C.

DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

Widebus and UBT are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74GTL16615
17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVER
WITH BUFFERED CLOCK OUTPUTS

SCBS269 – MARCH 1993 – REVISED MARCH 1994

FUNCTION TABLE†

INPUTS					OUTPUT B	MODE
CEAB	OEAB	LEAB	CLKAB	A		
X	H	X	X	X	Z	Latched storage of A data
L	L	L	H or L	X	B ₀ ‡	
L	L	L	H or L	X	B ₀ §	
X	L	H	X	L	L	Transparent
X	L	H	X	H	H	
L	L	L	↑	L	L	Clocked storage of A data
L	L	L	↑	H	H	
H	L	L	X	X	B ₀ §	Clock inhibit

† A-to-B data flow is shown: B-to-A data flow is similar but uses OEBA, LEBA, CLKBA, and CEBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

§ Output level before the indicated steady-state input conditions were established.


PRODUCT PREVIEW



SN74GTL16615
17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVER
WITH BUFFERED CLOCK OUTPUTS

SCBS269 - MARCH 1993 - REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW

SN74GTL16615
17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVER
WITH BUFFERED CLOCK OUTPUTS

SCBS269 – MARCH 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, 3.3 V, V_{CC}	-0.5 V to 4.6 V
Supply voltage range, 5 V, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any A-port output in the low state, I_{OL}	128 mA
Current into any B-port output in the low state, I_{OL}	80 mA
Current into any A-port output in the high state, I_{OH} (see Note 2)	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage, 3.3 V	3.15	3.3	3.45	V
	Supply voltage, 5 V	4.75	5	5.25	
V_{REF}	Supply voltage	0.8			V
V_I	Input voltage	B port	V_{CC}		V
		Except B port	5.5		
V_{IH}	High-level input voltage	B port	$V_{REF} + 50\text{ mV}$		V
		Except B port	2		
V_{IL}	Low-level input voltage	B port	$V_{REF} - 50\text{ mV}$		V
		Except B port	0.8		
I_{IK}	Input clamp current	-18			mA
I_{OH}	High-level output current	A port	-32		mA
I_{OL}	Low-level output current	A port‡	64		mA
		B port	40		
T_A	Operating free-air temperature	0	70		°C

‡ Current duty cycle $\leq 50\%$, $f \geq 1\text{ kHz}$

PRODUCT PREVIEW



SN74GTL16615
17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVER
WITH BUFFERED CLOCK OUTPUTS

SCBS269 – MARCH 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range, $V_{REF} = 0.8$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYPT†	MAX	UNIT
V_{IK}		$V_{CC} = 3.15$ V,	$I_I = -18$ mA			-1.2	V
V_{OH}	A port	$V_{CC} = \text{MIN to MAX}^\ddagger$,	$I_{OH} = -100$ μ A	$V_{CC} - 0.2$			V
		$V_{CC} = 3.15$ V	$I_{OH} = -8$ mA	2.4			
			$I_{OH} = -32$ mA	2			
V_{OL}	A port	$V_{CC} = 3.15$ V	$I_{OL} = 100$ μ A		0.2	V	
			$I_{OL} = 16$ mA		0.4		
			$I_{OL} = 32$ mA		0.5		
			$I_{OL} = 64$ mA		0.55		
	B port	$V_{CC} = 3.15$ V,	$I_{OL} = 40$ mA		0.4		
I_I	Control pins	$V_{CC} = 0$ or MAX^\ddagger ,	$V_I = 5.5$ V		10	μ A	
	A port§	$V_{CC} = 3.45$ V	$V_I = 5.5$ V		20	μ A	
			$V_I = V_{CC}$		1		
			$V_I = 0$		-5		
	B port	$V_{CC} = 3.45$ V	$V_I = V_{CC}$		5		
$V_I = 0$				-5			
I_{off}	A port	$V_{CC} = 0$	V_I or $V_O = 0$ to 4.5 V		100	μ A	
	B port		V_I or $V_O = 0$ to 1.2 V		100		
$I_I(\text{hold})$	A port	$V_{CC} = 3.15$ V	$V_I = 0.8$ V		75	μ A	
			$V_I = 2$ V		-75		
I_{OZH}	A port	$V_{CC} = 3.45$ V	$V_O = 3$ V		1	μ A	
	B port		$V_O = 1.2$ V		10		
	CLKIN		$V_O = 3$ V		5		
I_{OZL}	A port	$V_{CC} = 3.45$ V	$V_O = 0.5$ V		-1	μ A	
	B port		$V_O = 0.4$ V		-10		
	CLKIN		$V_O = 0.5$ V		-5		
I_{CC}	A port to B port	$V_{CC} = 3.45$ V, $V_I = V_{CC}$ or GND	$I_O = 0$,			mA	
	B port to A port						
	Outputs disabled						
ΔI_{CC}^\parallel		$V_{CC} = 3.45$ V, A or control inputs at V_{CC} or GND	One input at 2.7 V,			1	mA
C_i	Control pins	$V_I = 3.15$ V or 0			4		pF
C_{io}	A port	$V_O = 3.15$ V or 0			10		pF
C_{io}	B port	Per IEEE1194.0-1991				5	pF

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW



SN74GTL16615
17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVER
WITH BUFFERED CLOCK OUTPUTS

SCBS269 – MARCH 1993 – REVISED MARCH 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature, $V_{REF} = 0.8\text{ V}$ (unless otherwise noted)

		MIN	MAX	UNIT
f_{clock}	Clock frequency	0	150	MHz
t_w	Pulse duration	LEAB or LEBA high		ns
		CLKAB or CLKBA high or low		
t_{su}	Setup time	A before CLKAB \uparrow	1.5	ns
		B before CLKAB \uparrow	3	
		A before LEAB \downarrow	0.5	
		B before LEBA \downarrow	1.5	
		\overline{CEAB} before CLKAB \uparrow		
		\overline{CEBA} before CLKBA \uparrow		
		\overline{CEAB} before LEAB \downarrow		
t_h	Hold time	A after CLKAB \uparrow	1	ns
		B after CLKAB \uparrow	0	
		A after LEAB \downarrow	2.5	
		B after LEBA \downarrow	2	
		\overline{CEAB} after CLKAB \uparrow		
		\overline{CEBA} after CLKBA \uparrow		
		\overline{CEAB} after LEAB \downarrow		
		\overline{CEBA} after LEBA \downarrow		

PRODUCT PREVIEW



SN74GTL16921 20-BIT FLIP-FLOP WITH GTL I/O LEVELS

SCBS313 - JULY 1993 - REVISED MARCH 1994

- **EPIC-IIB™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Members of the Texas Instruments **Widebus™** Family
- Provides GTL Signals Levels on Both Inputs and Outputs
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

The SN74GTL16921 has 20 single-bit flip-flops which are designed to provide terminated GTL logic levels.

The device can be used as two 10-bit flip-flops or one 20-bit flip-flop. The 20 flip-flops are edge-triggered D-type flip-flops. The SN74GTL16921 provides true data at the Q outputs on the positive transition of the clock (CLK) input.

The output-enable (\overline{OE}) input can be used to place the outputs in a high state. The output-enable input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74GTL16921 is characterized for operation from 0°C to 70°C.

DGG OR DL PACKAGE (TOP VIEW)

\overline{OE}	1	56	1CLK
1Q1	2	55	1D1
1Q2	3	54	1D2
GND	4	53	GND
1Q3	5	52	1D3
1Q4	6	51	1D4
V_{CC}	7	50	V_{CC}
1Q5	8	49	1D5
1Q6	9	48	1D6
1Q7	10	47	1D7
GND	11	46	GND
1Q8	12	45	1D8
1Q9	13	44	1D9
1Q10	14	43	1D10
2Q1	15	42	2D1
2Q2	16	41	2D2
2Q3	17	40	2D3
GND	18	39	GND
2Q4	19	38	2D4
2Q5	20	37	2D5
2Q6	21	36	2D6
V_{CC}	22	35	V_{REF}
2Q7	23	34	2D7
2Q8	24	33	2D8
GND	25	32	GND
2Q9	26	31	2D9
2Q10	27	30	2D10
$\overline{2OE}$	28	29	2CLK

FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z

EPIC-IIB and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74GTL16921
20-BIT FLIP-FLOP
WITH GTL I/O LEVELS

SCBS313 – JULY 1993 – REVISED MARCH 1994

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Current into any output in the low state, I_O	80 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > 0$)	± 50 mA
Continuous current through V_{CC} or GND pins	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

PRODUCT PREVIEW



SN74GTL16921
20-BIT FLIP-FLOP
WITH GTL I/O LEVELS

SCBS313 – JULY 1993 – REVISED MARCH 1994

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3		3.6	V
V _{REF}	Supply voltage	2/3 V _{CC} - 2%	0.8	2/3 V _{CC} + 2%	V
V _I	Input voltage	0		V _{CC}	V
V _{OH}	High-level output voltage			3.6	V
V _{IH}	High-level input voltage	V _{REF} + 50 mV			V
V _{IL}	Low-level input voltage			V _{REF} - 50 mV	V
I _{IK}	Input clamp current			-18	mA
I _{OL}	Low-level output current			40	mA
T _A	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range, V_{REF} = 0.8 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{IK}	V _{CC} = 3 V, I _I = -18 mA			-1.2	V
V _{OL}	V _{CC} = 3 V, I _{OL} = 40 mA			0.4	V
I _I	V _{CC} = 3 V	V _I = V _{CC}		5	μA
		V _I = 0		-5	
I _{OH}	V _{CC} = 3 V, V _{OH} = 3.6 V				μA
I _{CC}	Outputs high	V _{CC} = 3 V, V _I = V _{CC} or GND			mA
	Outputs low				
C _i	Per IEEE1194.0-1991		4		pF
C _o	Per IEEE1194.0-1991		6		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

PRODUCT PREVIEW



General Information	1
LVT Octals	2
LVTZ Octals: Power-Up, 3-State	3
LVT Widebus™	4
LVT JTAG/IEEE 1149.1	5
GTL Transceivers and Backplane Drivers	6
LVC MSI and Octals	7
LVC Widebus™	8
ALVC Widebus™	9
LV MSI and Octals	10
CBT Bus Switches and 5-V/3-V Translators	11
Application Notes	12
Characterization Information	13
Mechanical Data	14

LVC MSI AND OCTALS

Features

- 0.8- μ EPIC-II™ CMOS process
- No input-diode clamp to V_{CC}
- Very low standby current (20 μ A)
- -24-mA/24-mA drive current
- 2.7-V to 3.6-V V_{CC} range
- SOIC, EIAJ SSOP, and TSSOP packaging
- TI has established two worldwide alternate sources

Benefits


- High-performance propagation delays as fast as 6.5 ns
- Saves power, extends battery life
- Drives transmission lines down to 50 Ω
- Fully characterized for unregulated battery operation
- Saves board space and weight; TSSOP compatible with PCMCIA standards
- Standardization that comes from a common product approach

SN74LVC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATE

SCAS279 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)




description

This quadruple 2-input positive-NAND gate is designed for 2.7-V to 3.6-V V_{CC} operation. The SN74LVC00 performs the Boolean functions $Y = \overline{A \cdot B}$ or $Y = \overline{A} + \overline{B}$ in positive logic. The SN74LVC00 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

logic symbol†



logic diagram, each gate (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATE

SCAS279 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12	mA
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12	mA
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\ddagger	$T_A = -40^\circ\text{C}$ to 85°C		UNIT
			MIN	MAX	
V_{OH}	$I_{OH} = -100 \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$		V
	$I_{OH} = -12 \text{ mA}$	2.7 V	2.2		
	$I_{OH} = -24 \text{ mA}$	3 V	2.4		
V_{OL}	$I_{OL} = 100 \mu\text{A}$	MIN to MAX	0.2		V
	$I_{OL} = 12 \text{ mA}$	2.7 V	0.4		
	$I_{OL} = 24 \text{ mA}$	3 V	0.55		
I_I	$V_I = V_{CC}$ or GND	3.6 V	±5		μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	20		μA
ΔI_{CC}	$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND		500		μA
C_i	$V_I = V_{CC}$ or GND	3.3 V			pF

‡ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC02 QUADRUPLE 2-INPUT POSITIVE-NOR GATE

SCAS280 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This quadruple 2-input positive-NOR gate is designed for 2.7-V to 3.6-V V_{CC} operation.


The SN74LVC02 performs the Boolean functions $Y = \overline{A + B}$ or $Y = \overline{A} \cdot \overline{B}$ in positive logic.

The SN74LVC02 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

logic symbol†



logic diagram, each gate (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC02 QUADRUPLE 2-INPUT POSITIVE-NOR GATE

SCAS280 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12	mA
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12	mA
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\ddagger	$T_A = -40^\circ\text{C to } 85^\circ\text{C}$		UNIT
			MIN	MAX	
V_{OH}	$I_{OH} = -100$ μA	MIN to MAX	$V_{CC} - 0.2$		V
	$I_{OH} = -12$ mA	2.7 V	2.2		
	$I_{OH} = -24$ mA	3 V	2.4		
V_{OL}	$I_{OL} = 100$ μA	MIN to MAX	0.2		V
	$I_{OL} = 12$ mA	2.7 V	0.4		
	$I_{OL} = 24$ mA	3 V	0.55		
I_I	$V_I = V_{CC}$ or GND	3.6 V	±5		μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	20		μA
ΔI_{CC}	$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND		500		μA
C_i	$V_I = V_{CC}$ or GND	3.3 V			pF

‡ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC04 HEX INVERTER

SCAS281 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This hex inverter is designed for 2.7-V to 3.6-V V_{CC} operation.


The SN74LVC04 contains six independent inverters. The device performs the Boolean function $Y = \bar{A}$.

The SN74LVC04 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

logic symbol†



logic diagram, each inverter (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC04 HEX INVERTER

SCAS281 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		-12
		$V_{CC} = 3$ V		-24
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12
		$V_{CC} = 3$ V		24
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\ddagger	$T_A = -40^\circ\text{C to } 85^\circ\text{C}$			UNIT
			MIN	TYP	MAX	
V_{OH}	$I_{OH} = -100 \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$		V	
	$I_{OH} = -12 \text{ mA}$	2.7 V	2.2			
	$I_{OH} = -24 \text{ mA}$	3 V	2.4			
V_{OL}	$I_{OL} = 100 \mu\text{A}$	MIN to MAX	0.2		V	
	$I_{OL} = 12 \text{ mA}$	2.7 V	0.4			
	$I_{OL} = 24 \text{ mA}$	3 V	0.55			
I_I	$V_I = V_{CC}$ or GND	3.6 V	±5		μA	
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	20		μA	
ΔI_{CC}	$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND		500		μA	
C_i	$V_I = V_{CC}$ or GND	3.3 V	2.6		pF	

‡ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW



SN74LVC04 HEX INVERTER

SCAS281 – JANUARY 1993 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3$ V ± 0.3 V			$V_{CC} = 2.7$ V		UNIT
			MIN	TYP	MAX	MIN	MAX	
t_{pd}	A	Y	1.5	3.8	6	7	7	ns

NOTE 3: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per inverter	$C_L = 50$ pF, $f = 10$ MHz	24	pF

PRODUCT PREVIEW




SN74LVCU04 HEX INVERTER

SCAS282 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This hex inverter is designed for 2.7-V to 3.6-V V_{CC} operation.


The SN74LVCU04 contains six independent inverters with unbuffered outputs. The device performs the Boolean function $Y = \bar{A}$.

The SN74LVCU04 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

logic symbol†



logic diagram, each inverter (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LVCU04 HEX INVERTER

SCAS282 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\ddagger	$T_A = -40^\circ\text{C to } 85^\circ\text{C}$		UNIT
			MIN	MAX	
V_{OH}	$I_{OH} = -100 \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$		V
	$I_{OH} = -12 \text{ mA}$	2.7 V	2.2		
	$I_{OH} = -24 \text{ mA}$	3 V	2.4		
V_{OL}	$I_{OL} = 100 \mu\text{A}$	MIN to MAX	0.2		V
	$I_{OL} = 12 \text{ mA}$	2.7 V	0.4		
	$I_{OL} = 24 \text{ mA}$	3 V	0.55		
I_I	$V_I = V_{CC}$ or GND	3.6 V	±5		μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	20		μA
ΔI_{CC}	$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND		500		μA
C_i	$V_I = V_{CC}$ or GND	3.3 V			pF

‡ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC08 QUADRUPLE 2-INPUT POSITIVE-AND GATE

SCAS283 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This quadruple 2-input positive-AND gate is designed for 2.7-V to 3.6-V V_{CC} operation.


The SN74LVC08 performs the Boolean functions $Y = A \cdot B$ or $Y = \overline{\overline{A} + \overline{B}}$ in positive logic.

The SN74LVC08 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L

logic symbol†



logic diagram, each gate (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC08 QUADRUPLE 2-INPUT POSITIVE-AND GATE

SCAS283 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		-12
		$V_{CC} = 3$ V		-24
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12
		$V_{CC} = 3$ V		24
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\ddagger	$T_A = -40^\circ\text{C to } 85^\circ\text{C}$		UNIT
			MIN	MAX	
V_{OH}	$I_{OH} = -100 \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$		V
	$I_{OH} = -12 \text{ mA}$	2.7 V	2.2		
		3 V	2.4		
	$I_{OH} = -24 \text{ mA}$	3 V	2		
V_{OL}	$I_{OL} = 100 \mu\text{A}$	MIN to MAX		0.2	V
	$I_{OL} = 12 \text{ mA}$	2.7 V		0.4	
	$I_{OL} = 24 \text{ mA}$	3 V		0.55	
I_I	$V_I = V_{CC}$ or GND	3.6 V		±5	μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		20	μA
ΔI_{CC}	$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND			500	μA
C_i	$V_I = V_{CC}$ or GND	3.3 V			pF

‡ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC10 TRIPLE 3-INPUT POSITIVE-NAND GATE

SCAS284 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This triple 3-input positive-NAND gate is designed for 2.7-V to 3.6-V V_{CC} operation.


The SN74LVC10 performs the Boolean functions $Y = \overline{A \cdot B \cdot C}$ or $Y = \overline{A} + \overline{B} + \overline{C}$ in positive logic.

The SN74LVC10 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE
(each gate)

INPUTS			OUTPUT
A	B	C	Y
H	H	H	L
L	X	X	H
X	L	X	H
X	X	L	H

logic symbol†



logic diagram, each gate (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC10

TRIPLE 3-INPUT POSITIVE-NAND GATE

SCAS284 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I	–0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		–12
		$V_{CC} = 3$ V		–24
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12
		$V_{CC} = 3$ V		24
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	–40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\ddagger	$T_A = -40^\circ\text{C to } 85^\circ\text{C}$		UNIT
			MIN	MAX	
V_{OH}	$I_{OH} = -100 \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$		V
	$I_{OH} = -12 \text{ mA}$	2.7 V	2.2		
	$I_{OH} = -24 \text{ mA}$	3 V	2.4		
V_{OL}	$I_{OL} = 100 \mu\text{A}$	MIN to MAX	0.2		V
	$I_{OL} = 12 \text{ mA}$	2.7 V	0.4		
	$I_{OL} = 24 \text{ mA}$	3 V	0.55		
I_I	$V_I = V_{CC}$ or GND	3.6 V	±5		μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	20		μA
ΔI_{CC}	$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND		500		μA
C_i	$V_I = V_{CC}$ or GND	3.3 V			pF

‡ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC14 HEX SCHMITT-TRIGGER INVERTER

SCAS285 – MARCH 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This hex Schmitt-trigger inverter is designed for 2.7-V to 3.6-V V_{CC} operation.


The SN74LVC14 contains six independent inverters. The device performs the Boolean function $Y = \bar{A}$.

The SN74LVC14 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

logic symbol†



logic diagram, each inverter (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LVC14 HEX SCHMITT-TRIGGER INVERTER

SCAS285 – MARCH 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\ddagger	$T_A = -40^\circ\text{C to } 85^\circ\text{C}$		UNIT
			MIN	MAX	
V_{OH}	$I_{OH} = -100 \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$		V
	$I_{OH} = -12 \text{ mA}$	2.7 V	2.2		
		3 V	2.4		
	$I_{OH} = -24 \text{ mA}$	3 V	2		
V_{OL}	$I_{OL} = 100 \mu\text{A}$	MIN to MAX	0.2		V
	$I_{OL} = 12 \text{ mA}$	2.7 V	0.4		
	$I_{OL} = 24 \text{ mA}$	3 V	0.55		
I_I	$V_I = V_{CC}$ or GND	3.6 V	±5		μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	20		μA
ΔI_{CC}	$V_{CC} = 3$ V to 3.6 V, Other inputs at V_{CC} or GND One input at $V_{CC} - 0.6$ V,		500		μA
C_i	$V_I = V_{CC}$ or GND	3.3 V			pF

‡ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC32 QUADRUPLE 2-INPUT POSITIVE-OR GATE

SCAS286 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This quadruple 2-input positive-OR gate is designed for 2.7-V to 3.6-V V_{CC} operation.


The SN74LVC32 performs the Boolean functions $Y = A + B$ or $Y = \overline{A} \cdot \overline{B}$ in positive logic.

The SN74LVC32 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	X	H
X	H	H
L	L	L

logic symbol†



logic diagram, each gate (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC32 QUADRUPLE 2-INPUT POSITIVE-OR GATE

SCAS286 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		-12
		$V_{CC} = 3$ V		-24
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12
		$V_{CC} = 3$ V		24
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\ddagger	$T_A = -40^\circ\text{C to } 85^\circ\text{C}$		UNIT
			MIN	MAX	
V_{OH}	$I_{OH} = -100 \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$		V
	$I_{OH} = -12 \text{ mA}$	2.7 V	2.2		
	$I_{OH} = -24 \text{ mA}$	3 V	2.4		
	$I_{OH} = -24 \text{ mA}$	3 V	2		
V_{OL}	$I_{OL} = 100 \mu\text{A}$	MIN to MAX	0.2		V
	$I_{OL} = 12 \text{ mA}$	2.7 V	0.4		
	$I_{OL} = 24 \text{ mA}$	3 V	0.55		
I_I	$V_I = V_{CC}$ or GND	3.6 V	±5		μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	20		μA
ΔI_{CC}	$V_{CC} = 3$ V to 3.6 V, Other inputs at V_{CC} or GND One input at $V_{CC} - 0.6$ V,		500		μA
C_i	$V_I = V_{CC}$ or GND	3.3 V			pF

‡ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC74

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

CAS287 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This dual positive-edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

A low level at the preset ($\overline{\text{PRE}}$) or clear ($\overline{\text{CLR}}$) inputs sets or resets the outputs regardless of the levels of the other inputs. When $\overline{\text{PRE}}$ and $\overline{\text{CLR}}$ are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.


The SN74LVC74 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS				OUTPUTS	
PRE	CLR	CLK	D	Q	$\overline{\text{Q}}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H†	H†
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q_0	\overline{Q}_0

† This configuration is nonstable; that is, it will not persist when $\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ returns to its inactive (high) level.

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


PRODUCT PREVIEW

SN74LVC74

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SCAS287 - JANUARY 1993 - REVISED MARCH 1994

logic diagram, each flip-flop (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12	mA
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12	mA
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	$^\circ\text{C}$

NOTE 2: Unused or floating inputs must be held high or low.



SN74LVC74

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SCAS287 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C			UNIT
			MIN	TYP	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			
	I _{OH} = -24 mA	3 V	2.4			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2			V
	I _{OL} = 12 mA	2.7 V	0.4			
	I _{OL} = 24 mA	3 V	0.55			
I _I	V _I = V _{CC} or GND	3.6 V	±5			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20			μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500			μA
C _i	V _I = V _{CC} or GND	3.3 V	2.5			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	MHz
t _w	Pulse duration	PRE or CLR low	4	5		ns
		CLK high or low	5	6		
t _{su}	Setup time before CLK↑	Data	3	4		ns
		PRE or CLR inactive	2	3		
t _h	Hold time, data after CLK↑	1		2		ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
f _{max}			150			150		MHz
t _{pd}	CLK	Q or Q̄	1.5	3.5	9.2		10.2	ns
	PRE or CLR		1.5	3.7	10.5		11.5	

NOTE 3: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per flip-flop C _L = 50 pF, f = 10 MHz	27	pF




SN74LVC86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

SCAS288 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This dual quadruple 2-input exclusive-OR gate is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC86 performs the Boolean functions $Y = A \oplus B$ or $Y = \bar{A}B + A\bar{B}$ in positive logic.


A common application is as a true/complement element. If one of the inputs is low, the other input will be reproduced in true form at the output. If one of the inputs is high, the signal on the other input will be reproduced inverted at the output.

The SN74LVC86 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


PRODUCT PREVIEW

SN74LVC86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

SCAS288 – JANUARY 1993 – REVISED MARCH 1994

exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.




These are five equivalent exclusive-OR symbols valid for an 'LVC86 gate in positive logic; negation may be shown at any two ports.

LOGIC-IDENTITY ELEMENT




The output is active (low) if all inputs stand at the same logic level (i.e., $A = B$).

EVEN-PARITY ELEMENT



The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

ODD-PARITY ELEMENT



The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

PRODUCT PREVIEW

SN74LVC86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

SCAS288 – JANUARY 1993 – REVISED MARCH 1994

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
		3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC112

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SCAS289 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This dual negative-edge-triggered J-K flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

A low level at the preset ($\overline{\text{PRE}}$) or clear ($\overline{\text{CLR}}$) inputs sets or resets the outputs regardless of the levels of the other inputs. When $\overline{\text{PRE}}$ and $\overline{\text{CLR}}$ are inactive (high), data at the J and K inputs meeting the setup time requirements is transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. The SN74LVC112 can perform as a toggle flip-flop by tying J and K high.

The SN74LVC112 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS					OUTPUTS	
PRE	CLR	CLK	J	K	Q	Q̄
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H†	H†
H	H	↓	L	L	Q_0	\overline{Q}_0
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	Toggle	
H	H	H	X	X	Q_0	\overline{Q}_0

† The output levels in this configuration may not meet the minimum levels for V_{OH} . Furthermore, this configuration is nonstable; that is, it will not persist when either PRE or CLR returns to its inactive (high) level.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SCAS289 – JANUARY 1993 – REVISED MARCH 1994


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

logic diagram, each flip-flop (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
D package	1.3 W
DB package	0.55 W
PW package	0.5 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC112
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
WITH CLEAR AND PRESET

SCAS289 – JANUARY 1993 – REVISED MARCH 1994

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} [†]	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
		3 V	0.55		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC125 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCAS290 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

**D, DB, OR PW PACKAGE
(TOP VIEW)**



description

This quadruple bus buffer gate is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC125 features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (\overline{OE}) input is high.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVC125 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each buffer)


INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC125
QUADRUPLE BUS BUFFER GATE
WITH 3-STATE OUTPUTS

SCAS290 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW



SN74LVC125
QUADRUPLE BUS BUFFER GATE
WITH 3-STATE OUTPUTS

SCAS290 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
I _{OH} = -24 mA	3 V	2			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
		3 V	0.55		
I _{OL} = 24 mA					
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _I	V _I = V _{CC} or GND	3.3 V			pF
C _O	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC126 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCAS339 – MARCH 1994

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This quadruple bus buffer gate is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC126 features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.


To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVC126 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each buffer)


INPUTS		OUTPUT
OE	A	Y
H	H	H
H	L	L
L	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LVC126
QUADRUPLE BUS BUFFER GATE
WITH 3-STATE OUTPUTS

SCAS339 – MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW



SN74LVC126
QUADRUPLE BUS BUFFER GATE
WITH 3-STATE OUTPUTS

SCAS339 – MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
		3 V	0.55		
	I _{OL} = 24 mA				
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, Other inputs at V _{CC} or GND One input at V _{CC} - 0.6 V,		500		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC137

3-LINE TO 8-LINE DECODER/DEMULTIPLEXER WITH ADDRESS LATCHES

SCAS340 – MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

**D, DB, OR PW PACKAGE
(TOP VIEW)**



description

This 3-line to 8-line decoder/demultiplexer with latches on three address inputs is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC137 is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

When the latch-enable ($\overline{G2A}$) input is low, the SN74LVC137 acts as a decoder/demultiplexer. when $\overline{G2A}$ transitions from low to high, the address present at the inputs (A, B, and C) is stored in the latches. Further address changes are ignored provided $\overline{G2A}$ remains high. The output-enable (G1 and G2B) inputs control the outputs independently of the select or latch-enable inputs. All of the outputs are forced high if G1 is low or $\overline{G2}$ is high.

The SN74LVC137 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

LATCH ENABLE		OUTPUT-ENABLE		SELECT INPUTS			OUTPUTS						
$\overline{G2A}$	G1	$\overline{G2B}$	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	H	X	X	X	H	H	H	H	H	H	H	H
X	L	X	X	X	X	H	H	H	H	H	H	H	H
L	H	L	L	L	L	L	H	H	H	H	H	H	H
L	H	L	L	L	H	H	L	H	H	H	H	H	H
L	H	L	L	H	L	H	H	L	H	H	H	H	H
L	H	L	L	H	H	H	H	H	L	H	H	H	H
L	H	L	H	L	H	H	H	H	H	L	H	H	H
L	H	L	H	H	L	H	H	H	H	H	L	H	H
L	H	L	H	H	H	H	H	H	H	H	H	L	H
L	H	L	H	H	H	H	H	H	H	H	H	H	L
H	H	L	X	X	X	Outputs corresponding to stored address = L; all other outputs = H							

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


PRODUCT PREVIEW

SN74LVC137

3-LINE TO 8-LINE DECODER/DEMULTIPLEXER WITH ADDRESS LATCHES


SCAS340 - MARCH 1994

logic symbols (alternatives)†



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC137
3-LINE TO 8-LINE DECODER/DEMULTIPLEXER
WITH ADDRESS LATCHES

SCAS340 – MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
D package	1.3 W
DB package	0.55 W
PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW

SN74LVC137
3-LINE TO 8-LINE DECODER/DEMULTIPLEXER
WITH ADDRESS LATCHES

SCAS340 – MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
	I _{OH} = -24 mA	3 V	2.4		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC138

3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

SCAS291 – MARCH 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This 3-line to 8-line decoder/demultiplexer is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC138 is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select inputs and the three enable inputs select one of eight input lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The SN74LVC138 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

ENABLE INPUTS			SELECT INPUTS			OUTPUTS							
G1	$\overline{G2A}$	$\overline{G2B}$	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	L	H	H	H	H	H	L	H	H	H	H
H	L	L	H	L	L	H	H	H	H	L	H	H	H
H	L	L	H	H	L	H	H	H	H	H	L	H	H
H	L	L	H	H	H	H	H	H	H	H	H	L	H
H	L	L	H	H	H	H	H	H	H	H	H	H	L

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC138 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER


SCAS291 – MARCH 1993 – REVISED MARCH 1994

logic symbols (alternatives)†



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



PRODUCT PREVIEW

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC138 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

SCAS291 – MARCH 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V	
Input voltage range, V_I	-0.5 V to 4.6 V	
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V	
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA	
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA	
Continuous current through V_{CC} or GND	± 100 mA	
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	D package	1.3 W
	DB package	0.55 W
	PW package	0.5 W
Storage temperature range	-65°C to 150°C	

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		-12
		$V_{CC} = 3$ V		-24
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12
		$V_{CC} = 3$ V		24
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	$^\circ\text{C}$

NOTE 2: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW



SN74LVC138

3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

SCAS291 – MARCH 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC139

DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER

SCAS341 – MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)**
 $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
 $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This dual 2-line to 4-line decoder/demultiplexer is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC139 is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.


The device comprised of two individual 2-line to 4-line decoders in a single package. The active-low output-enable (\overline{OE}) input can be used as a data line in demultiplexing applications. These decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit.

The SN74LVC139 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

\overline{OE}	INPUTS		OUTPUTS			
	SELECT		Y0	Y1	Y2	Y3
	B	A				
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	L	H	H	L	H	H
L	H	L	H	H	L	H
L	H	H	H	H	H	L

logic symbols (alternatives)†



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC139 DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER

SCAS341 – MARCH 1994

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
D package	1.3 W
DB package	0.55 W
PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC139 DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER

SCAS341 – MARCH 1994

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7\text{ V}$	-12	mA
		$V_{CC} = 3\text{ V}$	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.7\text{ V}$	12	mA
		$V_{CC} = 3\text{ V}$	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\dagger	$T_A = -40^\circ\text{C to }85^\circ\text{C}$		UNIT
			MIN	MAX	
V_{OH}	$I_{OH} = -100\ \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$		V
	$I_{OH} = -12\ \text{mA}$	2.7 V	2.2		
		3 V	2.4		
	$I_{OH} = -24\ \text{mA}$	3 V	2		
V_{OL}	$I_{OL} = 100\ \mu\text{A}$	MIN to MAX	0.2		V
	$I_{OL} = 12\ \text{mA}$	2.7 V	0.4		
	$I_{OL} = 24\ \text{mA}$	3 V	0.55		
I_I	$V_I = V_{CC}$ or GND	3.6 V	± 5		μA
I_{OZ}	$V_O = V_{CC}$ or GND	3.6 V	± 10		μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	20		μA
ΔI_{CC}	$V_{CC} = 3\text{ V to }3.6\text{ V}$, Other inputs at V_{CC} or GND One input at $V_{CC} - 0.6\text{ V}$,		500		μA
C_i	$V_I = V_{CC}$ or GND	3.3 V			pF
C_o	$V_O = V_{CC}$ or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW


SN74LVC157

QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

SCAS292 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)**
 $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
 $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This quadruple 2-line to 1-line data selector/multiplexer is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC157 features a common strobe (\bar{G}) input. When the strobe is high, all outputs are low. When the strobe is low, a 4-bit word is selected from one of two sources and is routed to the four outputs. The device provides true data.

The SN74LVC157 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS				OUTPUT
\bar{G}	A/B	A	B	Y
H	X	X	X	L
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

PRODUCT PREVIEW

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LVC157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER


SCAS292 – JANUARY 1993 – REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
D package	1.3 W
DB package	0.55 W
PW package	0.5 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

PRODUCT PREVIEW

SN74LVC157

QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

SCAS292 – JANUARY 1993 – REVISED MARCH 1994

recommended operating conditions (see Note 2)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
V _I	Input voltage		0	V _{CC}	V
V _O	Output voltage		0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
Δt/Δv	Input transition rise or fall rate		0	10	ns/V
T _A	Operating free-air temperature		-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V			
I _I	V _I = V _{CC} or GND	3.6 V			μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND				μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC158

QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

SCAS342 – MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This quadruple 2-line to 1-line data selector/multiplexer is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC158 features a direct strobe (\bar{G}) input. When the strobe is high, all outputs are high. When the strobe is low, a 4-bit word is selected from one of two sources and is routed to the four outputs. The SN74LVC158 provides inverted data.

The SN74LVC158 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS				OUTPUT Y
\bar{G}	\bar{A}/B	A	B	
H	X	X	X	H
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC158 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER


SCAS342 – MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
D package	1.3 W
DB package	0.55 W
PW package	0.5 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

PRODUCT PREVIEW

SN74LVC158

QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

SCAS342 – MARCH 1994

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12
		V _{CC} = 3 V		-24
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12
		V _{CC} = 3 V		24
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V			
I _I	V _I = V _{CC} or GND	3.6 V			μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND				μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.


PRODUCT PREVIEW

SN74LVC240 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS293 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal buffer/line driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC240 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The SN74LVC240 is organized as two 4-bit buffers/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

The SN74LVC240 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	L
L	L	H
H	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW


SN74LVC240

OCTAL BUFFER/DRIVER

WITH 3-STATE OUTPUTS


SCAS293 – JANUARY 1993 – REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

SN74LVC240
OCTAL BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS293 – JANUARY 1993 – REVISED MARCH 1994

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
	I _{OH} = -24 mA	3 V	2.4		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC241 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS343 – MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal buffer/line driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC241 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'LVC240 and 'LVC244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical \overline{OE} (active-low output-enable) inputs, and complementary OE and \overline{OE} inputs.

The SN74LVC241 is organized as two 4-bit line drivers with separate output-enable ($1\overline{OE}$, $2OE$) inputs. When $1\overline{OE}$ is low or $2OE$ is high, the device passes data from the A inputs to the Y outputs. When $1\overline{OE}$ is high or $2OE$ is low, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVC241 is characterized for operation from -40°C to 85°C .

FUNCTION TABLES

INPUTS		OUTPUT
$1\overline{OE}$	1A	1Y
L	H	H
L	L	L
H	X	Z

INPUTS		OUTPUT
$2OE$	2A	2Y
H	H	H
H	L	L
L	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC241
OCTAL BUFFER/DRIVER
WITH 3-STATE OUTPUTS


SCAS343 - MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



PRODUCT PREVIEW

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC241 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS343 – MARCH 1994

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
		3 V	0.55		
	I _{OL} = 24 mA	3 V			
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _I	V _I = V _{CC} or GND	3.3 V			pF
C _O	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW

SN74LVC244 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS414 – NOVEMBER 1992 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**


description

This octal buffer/line driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC244 is organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

The SN74LVC244 is characterized for operation from -40°C to 85°C .

DB, DW, OR PW PACKAGE
(TOP VIEW)



FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW


SN74LVC244
OCTAL BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS414 – NOVEMBER 1992 – REVISED MARCH 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND pins	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC244 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS414 – NOVEMBER 1992 – REVISED MARCH 1994

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	TYP	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
	I _{OH} = -24 mA	3 V	2.4		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	V _I = V _{CC} or GND	3.3 V	3		pF
C _o	V _O = V _{CC} or GND	3.3 V	3.5		pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1.5	7	8		ns
t _{en}	\overline{OE}	Y	1.5	8	9.2		ns
t _{dis}	\overline{OE}	Y	1.5	7.5	8.5		ns

NOTE 3: Load circuit and voltage waveforms are shown in Section 1.

SN74LVC244
OCTAL BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS414 – NOVEMBER 1992 – REVISED MARCH 1994

operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per buffer/driver	Outputs enabled	$C_L = 50\text{ pF}$, $f = 10\text{ MHz}$	20	pF
	Outputs disabled		2	

PRODUCT PREVIEW




SN74LVC245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS218B – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.


The SN74LVC245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

The SN74LVC245 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC245
OCTAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS218B - JANUARY 1993 - REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW



SN74LVC245
OCTAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS218B – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C			UNIT	
			MIN	TYP	MAX		
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2			V	
	I _{OH} = -12 mA	2.7 V	2.2				
	I _{OH} = -24 mA	3 V	2.4				
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2			V	
	I _{OL} = 12 mA	2.7 V	0.4				
	I _{OL} = 24 mA	3 V	0.55				
I _I	V _I = V _{CC} or GND	3.6 V	±5			μA	
I _{OZ} ‡	V _O = V _{CC} or GND	3.6 V	±10			μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20			μA	
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500			μA	
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	3			pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V	4			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A	1.5	7	8		ns
t _{en}	\overline{OE}	A or B	1.5	9	10		ns
t _{dis}	\overline{OE}	A or B	1.5	8	9		ns

NOTE 3: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per transceiver	Outputs enabled	25	pF
		Outputs disabled	2	

PRODUCT PREVIEW

SN74LVC4245

OCTAL BUS TRANSCEIVER AND 3.3-V TO 5-V SHIFTER WITH 3-STATE OUTPUTS

SCAS375 – MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

description


This 8-bit (octal) noninverting bus transceiver contains two separate supply rails; B port has V_{CCB} which is set at 3.3 V, and A port has V_{CCA} which is set to operate at 5 V. This allows for translation from a 3.3-V to a 5-V environment and vice-versa.

The SN74LVC4245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

The pinout of the SN74LVC4245 allows the designer to switch to a normal all 3.3-V or all 5-V 20-pin '245 device without relaying out the board. The designer uses the data paths for pins 2–11 and 14–23 of the SN74LVC4245 to achieve the conventional '245 layout.

The SN74LVC4245 is characterized for operation from -40°C to 85°C .

DB, DW, OR PW PACKAGE
(TOP VIEW)



FUNCTION TABLE

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LVC4245
OCTAL BUS TRANSCEIVER AND 3.3-V TO 5-V SHIFTER
WITH 3-STATE OUTPUTS

SCAS375 – MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW

absolute maximum ratings over operating free-air temperature range for V_{CCA} at 5 V (unless otherwise noted)†

Supply voltage range, V_{CCA}	-0.5 V to 6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CCA} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CCA} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CCA}$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CCA}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CCA})	±50 mA
Continuous current through V_{CCA} or GND	±100 mA

NOTE 1: This value is limited to 6 V maximum.

absolute maximum ratings over operating free-air temperature range for V_{CCB} at 3.3 V (unless otherwise noted)†

Supply voltage range, V_{CCB}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 2)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Note 2)	-0.5 V to $V_{CCB} + 0.5$ V
Output voltage range, V_O (see Note 2)	-0.5 V to $V_{CCB} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CCB}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CCB})	±50 mA
Continuous current through V_{CCB} or GND	±100 mA

NOTE 2: This value is limited to 4.6 V maximum.

absolute maximum ratings over operating free-air temperature range for V_{CCA} at 5 V or for V_{CCB} at 3.3 V (unless otherwise noted)†

Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SN74LVC4245
OCTAL BUS TRANSCEIVER AND 3.3-V TO 5-V SHIFTER
WITH 3-STATE OUTPUTS

SCAS375 – MARCH 1994

recommended operating conditions for V_{CCA} at 5 V (see Note 3)

	MIN	NOM	MAX	UNIT
V_{CCA} Supply voltage	4.5	5	5.5	V
V_{IH} High-level input voltage	2			V
V_{IL} Low-level input voltage			0.8	V
V_I Input voltage	0		V_{CCA}	V
V_O Output voltage	0		V_{CCA}	V
I_{OH} High-level output current			-24	mA
I_{OL} Low-level output current			24	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	0		10	ns/V
T_A Operating free-air temperature	-40		85	°C

recommended operating conditions for V_{CCB} at 3.3 V (see Note 3)

	MIN	MAX	UNIT	
V_{CCB} Supply voltage	2.7	3.6	V	
V_{IH} High-level input voltage	$V_{CCB} = 2.7\text{ V to }3.6\text{ V}$		2	V
V_{IL} Low-level input voltage	$V_{CCB} = 2.7\text{ V to }3.6\text{ V}$		0.8	V
V_I Input voltage	0	V_{CCB}	V	
V_O Output voltage	0	V_{CCB}	V	
I_{OH} High-level output current	$V_{CCB} = 2.7\text{ V}$		-12	mA
	$V_{CCB} = 3\text{ V}$		-24	
I_{OL} Low-level output current	$V_{CCB} = 2.7\text{ V}$		12	mA
	$V_{CCB} = 3\text{ V}$		24	
$\Delta t/\Delta v$ Input transition rise or fall rate	0	10	ns/V	
T_A Operating free-air temperature	-40	85	°C	

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW



SN74LVC4245
OCTAL BUS TRANSCEIVER AND 3.3-V TO 5-V SHIFTER
WITH 3-STATE OUTPUTS

SCAS375 – MARCH 1994

electrical characteristics over recommended operating free-air temperature range for $V_{CCA} = 5\text{ V}$
(unless otherwise noted)

PARAMETER		TEST CONDITIONS	V_{CCB}	MIN	MAX	UNIT
V_{OH}		$I_{OH} = -100\ \mu\text{A}$	4.5 V	4.3		V
			5.5 V	5.3		
		$I_{OH} = -24\ \text{mA}$	4.5 V	3.7		
			5.5 V	4.7		
V_{OL}		$I_{OL} = 100\ \mu\text{A}$	4.5 V		0.2	V
			5.5 V		0.2	
		$I_{OL} = 24\ \text{mA}$	4.5 V		0.55	
			5.5 V		0.55	
I_I	Control pins	$V_I = V_{CCA}$ or GND	5.5 V		5	μA
I_{OZ}^\dagger	A or B ports	$V_O = V_{CCA}$ or GND	5.5 V			μA
I_{CC}		$V_I = V_{CCA}$ or GND, $I_O = 0$	5.5 V			μA
ΔI_{CC}^\ddagger		One input at 3.4 V, Other inputs at V_{CCA} or GND				μA
C_i	Control inputs	$V_I = V_{CCA}$ or GND	5 V			pF
C_{iO}	A or B ports	$V_O = V_{CCA}$ or GND	5 V			pF

electrical characteristics over recommended operating free-air temperature range for $V_{CCB} = 3.3\text{ V}$
(unless otherwise noted)

PARAMETER		TEST CONDITIONS	V_{CCB}^\S	MIN	MAX	UNIT
V_{OH}		$I_{OH} = -100\ \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$		V
			2.7 V	2.2		
		$I_{OH} = -12\ \text{mA}$	3 V	2.4		
			3 V	2		
V_{OL}		$I_{OL} = 100\ \mu\text{A}$	MIN to MAX		0.2	V
			2.7 V		0.4	
		$I_{OL} = 12\ \text{mA}$	3 V		0.55	
			3 V		0.55	
I_I	Control pins	$V_I = V_{CCB}$ or GND	3.6 V		5	μA
I_{OZ}^\dagger		$V_O = V_{CCB}$ or GND	3.6 V			μA
I_{CC}		$V_I = V_{CCB}$ or GND, $I_O = 0$	3.6 V			μA
ΔI_{CC}^\ddagger		$V_{CCB} = 3\text{ V to } 3.6\text{ V}$, One input at $V_{CCB} - 0.6\text{ V}$, Other inputs at V_{CCB} or GND				μA
C_i	Control inputs	$V_I = V_{CCB}$ or GND	3.3 V			pF
C_{iO}	A or B ports	$V_O = V_{CCB}$ or GND	3.3 V			pF

† For I/O ports, the parameter I_{OZ} includes the input leakage current.

‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CCB} .

§ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC257

QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

SCAS294 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This quadruple 2-line to 1-line data selector/multiplexer is designed for 2.7-V to 3.6-V V_{CC} operation.


The SN74LVC257 is designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs will not load the data lines when the output enable (\overline{OE}) input is at a high logic level.

The SN74LVC257 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS				OUTPUT Y
\overline{OE}	$\overline{A/B}$	A	B	
H	X	X	X	Z
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC257
QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER
WITH 3-STATE OUTPUTS

SCAS294 – JANUARY 1993 – REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
D package	1.3 W
DB package	0.55 W
PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC257

QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

SCAS294 – JANUARY 1993 – REVISED MARCH 1994

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
		3 V	0.55		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC258

QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

SCAS345 – MARCH 1994

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This quadruple 2-line to 1-line data selector/multiplexer is designed for 2.7-V to 3.6-V V_{CC} operation.


The SN74LVC258 is designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs will not load the data lines when the output enable (\overline{OE}) input is at a high logic level.

The SN74LVC258 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS				OUTPUT Y
\overline{OE}	$\overline{A/B}$	A	B	
H	X	X	X	Z
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC258
QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER
WITH 3-STATE OUTPUTS

SCAS345 – MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
D package	1.3 W
DB package	0.55 W
PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC258

QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

SCAS345 – MARCH 1994

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
	I _{OH} = -24 mA	3 V	2.4		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.


PRODUCT PREVIEW

SN74LVC373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS295 - JANUARY 1993 - REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal transparent D-type latch is designed for 2.7-V to 3.6-V V_{CC} operation.

While the latch-enable (LE) input is high, the Q outputs will follow the data (D) inputs. When the latch enable is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LVC373 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each latch)

INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW


SN74LVC373

OCTAL TRANSPARENT D-TYPE LATCH


WITH 3-STATE OUTPUTS

SCAS295 - JANUARY 1993 - REVISED MARCH 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

PRODUCT PREVIEW

SN74LVC373
OCTAL TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS295 – JANUARY 1993 – REVISED MARCH 1994

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} [†]	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW


SN74LVC374

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS296 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC374 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. The output-enable (\overline{OE}) input does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LVC374 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


PRODUCT PREVIEW

SN74LVC374


OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS296 – JANUARY 1993 – REVISED MARCH 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

PRODUCT PREVIEW

SN74LVC374
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS296 – JANUARY 1993 – REVISED MARCH 1994

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW



SN74LVC540 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS297 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

description


This octal buffer/line driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC540 is ideal for driving bus lines or buffer memory address registers. The device features inputs and outputs on opposite sides of the package that facilitate printed-circuit-board layout.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all corresponding outputs are in the high-impedance state.

The SN74LVC540 is characterized for operation from -40°C to 85°C .


DB, DW, OR PW PACKAGE
(TOP VIEW)




FUNCTION TABLE

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	A	Y
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC540
OCTAL BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS297 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DB package	0.6 W
..... DW package	1.6 W
..... PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW



SN74LVC540
OCTAL BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS297 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
		3 V	0.55		
	I _{OL} = 24 mA				
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, Other inputs at V _{CC} or GND One input at V _{CC} - 0.6 V,		500		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.


PRODUCT PREVIEW

SN74LVC541 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS298 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal buffer/line driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC541 is ideal for driving bus lines or buffering memory address registers. The device features inputs and outputs on opposite sides of the package to facilitate printed-circuit-board layout.


The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all eight outputs are in the high-impedance state.

The SN74LVC541 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC541
OCTAL BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS298 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12	mA
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12	mA
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW



SN74LVC541
OCTAL BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS298 - JANUARY 1993 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
I _{OH} = -24 mA	3 V	2			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
		3 V	0.55		
I _{OL} = 24 mA					
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, Other inputs at V _{CC} or GND One input at V _{CC} - 0.6 V,		500		μA
C _I	V _I = V _{CC} or GND	3.3 V			pF
C _O	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW



SN74LVC543 OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS299 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

description


This octal registered transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC543 contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (\overline{LEAB} or \overline{LEBA}) and output-enable (\overline{OEAB} or \overline{OEBA}) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (\overline{CEAB}) input must be low in order to enter data from A or to output data from B. If \overline{CEAB} is low and \overline{LEAB} is low, the A-to-B latches are transparent; a subsequent low-to-high transition of \overline{LEAB} puts the A latches in the storage mode. With \overline{CEAB} and \overline{OEAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} inputs.

The SN74LVC543 is characterized for operation from -40°C to 85°C .

DB, DW, OR PW PACKAGE (TOP VIEW)



FUNCTION TABLE†

INPUTS				OUTPUT B
\overline{CEAB}	\overline{LEAB}	\overline{OEAB}	A	
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B_0^\ddagger
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} .

‡ Output level before the indicated steady-state input conditions were established.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC543
OCTAL REGISTER TRANSCEIVER
WITH 3-STATE OUTPUTS


SCAS299 – JANUARY 1993 – REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



PRODUCT PREVIEW

SN74LVC543
OCTAL REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS299 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW



SN74LVC543
OCTAL REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS299 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C			UNIT
			MIN	TYP	MAX	
V _{OH}	I _{OH} = -100 µA	MIN to MAX	V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			
	I _{OH} = -24 mA	3 V	2.4			
V _{OL}	I _{OL} = 100 µA	MIN to MAX	0.2			V
	I _{OL} = 12 mA	2.7 V	0.4			
	I _{OL} = 24 mA	3 V	0.55			
I _I	V _I = V _{CC} or GND	3.6 V	±5			µA
I _{OZ} ‡	V _O = V _{CC} or GND	3.6 V	±10			µA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20			µA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500			µA
C _i	Control inputs V _I = V _{CC} or GND	3.3 V	3			pF
C _{io}	A or B ports V _O = V _{CC} or GND	3.3 V	4.3			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
t _w	Pulse duration	4		4		ns
t _{su}	Setup time	Data before \overline{LE} ↑ or \overline{CE} ↑		1.5		ns
t _h	Hold time	Data after \overline{LE} ↑ or \overline{CE} ↑		2.5		ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	TYP§	MAX	MIN	MAX	
t _{pd}	A or B	B or A	1.5	4	8	9		ns
	\overline{LE}		1.5	4.4	9.5	10.5		
t _{en}	\overline{OE}	A or B	1.5	3.9	8.5	9.5		ns
	\overline{CE}		1.5	4.1	9	10		
t _{dis}	\overline{OE}	A or B	1.5	4.7	8.5	9.5		ns
	\overline{CE}		1.5	4.8	9	10		

§ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

NOTE 3: Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW



SN74LVC543
OCTAL REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS299 – JANUARY 1993 – REVISED MARCH 1994

operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	20	pF
			10	

PRODUCT PREVIEW



SN74LVC544

OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS346 – MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

description

This octal registered transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.


The SN74LVC544 contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable ($\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$) and output-enable ($\overline{\text{OEAB}}$ or $\overline{\text{OEBA}}$) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable ($\overline{\text{CEAB}}$) input must be low in order to enter data from A or to output data from B. If $\overline{\text{CEAB}}$ is low and $\overline{\text{LEAB}}$ is low, the A-to-B latches are transparent; a subsequent low-to-high transition of $\overline{\text{LEAB}}$ puts the A latches in the storage mode. With $\overline{\text{CEAB}}$ and $\overline{\text{OEAB}}$ both low, the 3-state B outputs are active and reflect the inverted data present at the output of the A latches. Data flow from B to A is similar, but requires using the $\overline{\text{CEBA}}$, $\overline{\text{LEBA}}$, and $\overline{\text{OEBA}}$ inputs.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to GND through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC544 is characterized for operation from -40°C to 85°C .

DB, DW, OR PW PACKAGE
(TOP VIEW)



FUNCTION TABLE†

INPUTS				OUTPUT
$\overline{\text{CEAB}}$	$\overline{\text{LEAB}}$	$\overline{\text{OEAB}}$	A	B
H	X	X	X	Z
L	X	H	X	Z
L	H	L	X	B_0^\ddagger
L	L	L	L	H
L	L	L	H	L

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses $\overline{\text{CEBA}}$, $\overline{\text{LEBA}}$, and $\overline{\text{OEBA}}$.

‡ Output level before the indicated steady-state input conditions were established.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC544
OCTAL REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS


SCAS346 - MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



PRODUCT PREVIEW

SN74LVC544
OCTAL REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS346 – MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW



SN74LVC544
OCTAL REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS346 – MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 µA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
I _{OH} = -24 mA	3 V	2			
V _{OL}	I _{OL} = 100 µA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		µA
I _{OZ} ‡	V _O = V _{CC} or GND	3.6 V	±10		µA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		µA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		µA
C _i	Control inputs V _I = V _{CC} or GND	3.3 V			pF
C _{io}	A or B ports V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW




SN74LVC573 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS300 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal transparent D-type latch is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC573 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When the latch enable is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LVC573 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each latch)

INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


PRODUCT PREVIEW

SN74LVC573


OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS300 – JANUARY 1993 – REVISED MARCH 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12	mA
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12	mA
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC573
OCTAL TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS300 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
I _{OH} = -24 mA	3 V	2			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC574

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS301 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC574 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LVC574 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


PRODUCT PREVIEW

SN74LVC574


OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS301 – JANUARY 1993 – REVISED MARCH 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	$^\circ\text{C}$

NOTE 2: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC574
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS301 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
	I _{OH} = -24 mA	3 V	2.4		
V _{OL}	I _{OH} = -24 mA	3 V	2		V
	I _{OL} = 100 μA	MIN to MAX	0.2		
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC646

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS302 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal bus transceiver and register is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC646 consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74LVC646.

Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The SN74LVC646 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS						DATA I/Os		OPERATION OR FUNCTION
\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	H or L	H or L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	H or L	X	H	X	Input	Output	Stored A data to B bus

† The data output functions may be enabled or disabled by various signals at the \overline{OE} and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW


SN74LVC646
OCTAL BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS302 – JANUARY 1993 – REVISED MARCH 1994




21	3	1	23	2	22
\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA
L	L	X	X	X	L

REAL-TIME TRANSFER
BUS B TO BUS A




21	3	1	23	2	22
\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA
L	H	X	X	L	X

REAL-TIME TRANSFER
BUS A TO BUS B



21	3	1	23	2	22
\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA
X	X	↑	X	X	X
X	X	X	↑	X	X
H	X	↑	↑	X	X

STORAGE FROM
A, B, OR A AND B



21	3	1	23	2	22
\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA
L	L	X	H or L	X	H
L	H	H or L	X	H	X

TRANSFER STORED DATA
TO A AND/OR B

Figure 1. Bus-Management Functions


PRODUCT PREVIEW

SN74LVC646

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS302 – JANUARY 1993 – REVISED MARCH 1994

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN74LVC646
OCTAL BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS302 – JANUARY 1993 – REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW



SN74LVC646

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS302 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW

SN74LVC646
OCTAL BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS302 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
		3 V	0.55		
	I _{OL} = 24 mA				
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ} ‡	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _I	Control inputs V _I = V _{CC} or GND	3.3 V			pF
C _{IO}	A or B ports V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW




SN74LVC652

OCTAL BUS TRANSCIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS303 – JANUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**



description

This octal bus transceiver and register is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC652 consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and $\overline{\text{OEBA}}$) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74LVC652.

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and $\overline{\text{OEBA}}$. In this configuration each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

The SN74LVC652 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS						DATA I/O†		OPERATION OR FUNCTION
OEAB	$\overline{\text{OEBA}}$	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified‡	Store A, hold B
H	H	↑	↑	X†	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified‡	Input	Hold A, store B
L	L	↑	↑	X	X†	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	H or L	X	H	X	Input	Output	Stored A data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

† The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or $\overline{\text{OEBA}}$ inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated

SN74LVC652
OCTAL BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS303 – JANUARY 1993 – REVISED MARCH 1994

PRODUCT PREVIEW





Figure 1. Bus-Management Functions

SN74LVC652
OCTAL BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS303 – JANUARY 1993 – REVISED MARCH 1994

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN74LVC652
OCTAL BUS TRANSCIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS303 - JANUARY 1993 - REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC652

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS303 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports)	–0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	–12	mA
		$V_{CC} = 3$ V	–24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12	mA
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	–40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW

SN74LVC652
OCTAL BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS303 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT	
			MIN	MAX		
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V	
	I _{OH} = -12 mA	2.7 V	2.2			
		3 V	2.4			
	I _{OH} = -24 mA	3 V	2			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V	
	I _{OL} = 12 mA	2.7 V	0.4			
	I _{OL} = 24 mA	3 V	0.55			
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA	
I _{OZ} ‡	V _O = V _{CC} or GND	3.6 V	±10		μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA	
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA	
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW




SN74LVC821

10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS304 – MARCH 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This 10-bit bus-interface flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC821 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LVC821 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	Q_0
H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LVC821
10-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS


SCAS304 – MARCH 1993 – REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



PRODUCT PREVIEW

SN74LVC821
10-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS304 – MARCH 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW



SN74LVC821
10-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS304 – MARCH 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
	I _{OH} = -24 mA	3 V	2.4		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC823
9-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS305 – MARCH 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)**
 $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
 $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This 9-bit bus-interface flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC823 is designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

With the clock-enable ($\overline{\text{CLKEN}}$) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking $\overline{\text{CLKEN}}$ high will disable the clock buffer, thus latching the outputs. The SN74LVC823 has noninverting data (D) inputs. Taking the clear ($\overline{\text{CLR}}$) input low causes the nine Q outputs to go low independently of the clock.

A buffered output-enable ($\overline{\text{OE}}$) input can be used to place the nine outputs in either a normal logic state (high or low level) or a high-impedance state. The output-enable ($\overline{\text{OE}}$) input does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LVC823 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
 (each flip-flop)

INPUTS					OUTPUT
OE	CLR	CLKEN	CLK	D	Q
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	H	X	X	Q_0
H	X	X	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC823
9-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS


SCAS305 – MARCH 1993 – REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



PRODUCT PREVIEW

SN74LVC823
9-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS305 – MARCH 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	$^\circ\text{C}$

NOTE 2: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW



SN74LVC823
9-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS305 – MARCH 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
	I _{OH} = -24 mA	3 V	2.4		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC827

10-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS306A – MARCH 1993 – REVISED JUNE 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

**DB, DW, OR PW PACKAGE
(TOP VIEW)**



description

This 10-bit buffer/bus driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC827 provides a high-performance bus interface for wide data paths or buses carrying parity.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all ten outputs are in the high-impedance state. The SN74LVC827 provides true data at its outputs.

The SN74LVC827 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


SN74LVC827
10-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS306A – MARCH 1993 – REVISED JUNE 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

SN74LVC827
10-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS306A – MARCH 1993 – REVISED JUNE 1994

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	TYP	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
	I _{OH} = -24 mA	3 V	2.4		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _I	V _I = V _{CC} or GND	3.3 V	7.5		pF
C _O	V _O = V _{CC} or GND	3.3 V	8.5		pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V	UNIT
			MIN	TYP	MAX	MAX	
t _{pd}	A	Y	1.5	3.5	7	8	ns
t _{en}	OE	Y	1.5	4.3	9	11	ns
t _{dis}	OE	Y	1.5	4	8	9	ns

NOTE 3: Load circuit and voltage waveforms are shown in Section 1.



SN74LVC827
10-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS306A – MARCH 1993 – REVISED JUNE 1994

operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per buffer/driver	Outputs enabled	$C_L = 50\text{ pF}$, $f = 10\text{ MHz}$	25	pF
	Outputs disabled		2.5	

SN74LVC828 10-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS347 – MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This 10-bit buffer/bus driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC828 provides a high-performance bus interface for wide data paths or buses carrying parity.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all ten outputs are in the high-impedance state. The SN74LVC828 provides inverting data at its outputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC828 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	A	Y
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


7-147

PRODUCT PREVIEW


SN74LVC828
10-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS347 – MARCH 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DB package	0.65 W
..... DW package	1.7 W
..... PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

PRODUCT PREVIEW

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} [†]	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
I _{OH} = -24 mA	3 V	2			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW

SN74LVC841

10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS307 – MARCH 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

description

This 10-bit bus-interface D-type latch is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC841 is designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The ten latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LVC841 is characterized for operation from -40°C to 85°C .

DB, DW, OR PW PACKAGE (TOP VIEW)



FUNCTION TABLE

INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LVC841
10-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS


SCAS307 – MARCH 1993 – REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



PRODUCT PREVIEW

SN74LVC841
10-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS307 – MARCH 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW



SN74LVC841
10-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS307 – MARCH 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
	I _{OH} = -24 mA	3 V	2.4		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW



SN74LVC843
9-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS308 – MARCH 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)**
 $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
 $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

description

This 9-bit bus-interface D-type latch is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC843 is designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The nine latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs.

A buffered output-enable (\overline{OE}) input can be used to place the nine outputs in either a normal logic state (high or low levels) or a high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LVC843 is characterized for operation from -40°C to 85°C .

DB, DW, OR PW PACKAGE
(TOP VIEW)



FUNCTION TABLE

INPUTS					OUTPUT
PRE	CLR	OE	LE	D	Q
L	X	L	X	X	H
H	L	L	X	X	L
H	H	L	H	L	L
H	H	L	H	H	H
H	H	L	L	X	Q_0
X	X	H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC843
9-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS


SCAS308 – MARCH 1993 – REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



PRODUCT PREVIEW

SN74LVC843
9-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS308 – MARCH 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I	-0.5 V to 4.6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW



SN74LVC843
9-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS308 – MARCH 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
	I _{OH} = -24 mA	3 V	2.4		
V _{OL}	I _{OL} = 100 μA	MIN to MAX		0.2	V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC861 10-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS309 – MARCH 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This 10-bit bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC861 is designed for asynchronous communication between data buses. The control-function implementation allows for maximum flexibility in timing.

This device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the output-enable (\overline{OEAB} and \overline{OEBA}) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC861 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS		OPERATION
OEAB	OEBA	
L	H	A data to B bus
H	L	B data to A bus
H	H	Isolation
L	L	Latch A and B (A = B)

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


SN74LVC861
10-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS309 – MARCH 1993 – REVISED MARCH 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

PRODUCT PREVIEW

SN74LVC861
10-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS309 – MARCH 1993 – REVISED MARCH 1994

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12
		V _{CC} = 3 V		-24
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12
		V _{CC} = 3 V		24
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} [†]	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
I _{OH} = -24 mA	3 V	2			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ} [‡]	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V		pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V		pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW



SN74LVC863 9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS310 – MARCH 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This 9-bit bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC863 is designed for asynchronous communication between data buses. The control-function implementation allows for maximum flexibility in timing.

This device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the output-enable (\overline{OEAB} and \overline{OEBA}) inputs.

The outputs are in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC863 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS				OPERATION
$\overline{OEAB1}$	$\overline{OEAB2}$	$\overline{OEBA1}$	$\overline{OEBA2}$	
L	L	L	L	Latch A and B
L	L	H	X	A to B
L	L	X	H	B to A
H	X	L	L	B to A
X	H	L	L	B to A
H	X	H	X	Isolation
H	X	X	H	
X	H	X	H	
X	H	H	X	

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW


SN74LVC863 9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS310 – MARCH 1993 – REVISED MARCH 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

PRODUCT PREVIEW

SN74LVC863
9-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS310 – MARCH 1993 – REVISED MARCH 1994

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
	I _{OH} = -24 mA	3 V	2.4		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ} ‡	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V		pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V		pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW



SN74LVC2952 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS311 – JANUARY 1993 – REVISED MARCH 1994

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


description

This octal bus transceiver and register is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC2952 consists of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable ($\overline{\text{CLKENAB}}$ or $\overline{\text{CLKENBA}}$) input is low. Taking the output-enable ($\overline{\text{OEAB}}$ or $\overline{\text{OEBA}}$) input low accesses the data on either port.

The SN74LVC2952 is characterized for operation from -40°C to 85°C .

DB, DW, OR PW PACKAGE
(TOP VIEW)




FUNCTION TABLE†

INPUTS				OUTPUT B
$\overline{\text{CLKENAB}}$	CLKAB	$\overline{\text{OEAB}}$	A	
H	X	L	X	B_0^\ddagger
X	H or L	L	X	B_0^\ddagger
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar but uses $\overline{\text{CLKENBA}}$, CLKBA, and $\overline{\text{OEBA}}$.

‡ Level of B before the indicated steady-state input conditions were established.

logic symbol§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC2952
OCTAL BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS311 – JANUARY 1993 – REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC2952
OCTAL BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS311 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	$^\circ\text{C}$

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW



SN74LVC2952
OCTAL BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS311 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	T _A = -40°C to 85°C		UNIT
			MIN	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
	I _{OH} = -24 mA	3 V	2.4		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _{OZ} ‡	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	Control inputs V _I = V _{CC} or GND	3.3 V			pF
C _{io}	A or B ports V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW



General Information	1
LVT Octals	2
LVTZ Octals: Power-Up, 3-State	3
LVT Widebus™	4
LVT JTAG/IEEE 1149.1	5
GTL Transceivers and Backplane Drivers	6
LVC MSI and Octals	7
LVC Widebus™	8
ALVC Widebus™	9
LV MSI and Octals	10
CBT Bus Switches and 5-V/3-V Translators	11
Application Notes	12
Characterization Information	13
Mechanical Data	14

LVC Widebus™

Features

- 0.8- μ EPIC-II™ CMOS process
- Bus-hold cell on data inputs and I/Os
- Very low standby current (40 μ A)
- -24-mA/24-mA drive current
- 2.7-V to 3.6-V V_{CC} range
- JEDEC SSOP Widebus™ and EIAJ TSSOP Shrink Widebus™ packaging
- TI has established two worldwide alternate sources

Benefits

- High-performance propagation delays as fast as 6.5 ns
- Saves power, extends battery life
- Eliminates passive pullup resistors
- Drives transmission lines down to 50 Ω
- Fully characterized for unregulated battery operation
- Saves board space and weight; TSSOP compatible with PCMCIA standards
- Standardization that comes from a common product approach




LVC Widebus™

SN74LVC16240
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS312 – NOVEMBER 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

This 16-bit buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC16240 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides inverting outputs and symmetrical \overline{OE} (active-low output-enable) inputs

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVC16240 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each 4-bit buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	L
L	L	H
H	X	Z

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW


SN74LVC16240
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS312 - NOVEMBER 1993 - REVISED MARCH 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC16240
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS312 – NOVEMBER 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		-12
		$V_{CC} = 3$ V		-24
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12
		$V_{CC} = 3$ V		24
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 3: Unused or floating control pins must be held high or low.

PRODUCT PREVIEW



SN74LVC16240
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS312 – NOVEMBER 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
		I _{OH} = -24 mA	3 V	2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I		V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data pins	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ}		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i		V _I = V _{CC} or GND	3.3 V			pF
C _o		V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC16241
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS348 – MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

This 16-bit buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC16241 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides true outputs and complementary output-enable (OE and \overline{OE}) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVC16241 is characterized for operation from -40°C to 85°C .

PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LVC16241

16-BIT BUFFER/DRIVER

WITH 3-STATE OUTPUTS


SCAS348 - MARCH 1994

FUNCTION TABLES


INPUTS		OUTPUTS
1OE, 4OE	1A, 4A	1Y, 4Y
L	H	H
L	L	L
H	X	Z

INPUTS		OUTPUTS
2OE, 3OE	2A, 3A	2Y, 3Y
H	H	H
H	L	L
L	X	Z

logic diagram (positive logic)



logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	$^\circ\text{C}$

NOTE 3: Unused or floating control pins must be held high or low.

PRODUCT PREVIEW

SN74LVC16241
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS348 – MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} †	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
		I _{OH} = -24 mA	3 V	2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I		V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data pins	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ}		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i		V _I = V _{CC} or GND	3.3 V			pF
C _o		V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC16244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS313 – NOVEMBER 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot)
 $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.


The SN74LVC16244 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical \overline{OE} (active-low output-enable) inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVC16244 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



FUNCTION TABLE
(each 4-bit buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC16244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS


SCAS313 - NOVEMBER 1993 - REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



PRODUCT PREVIEW

SN74LVC16244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS313 – NOVEMBER 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12	mA
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12	mA
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 3: Unused or floating control pins must be held high or low.

PRODUCT PREVIEW

SN74LVC16244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS313 – NOVEMBER 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
		I _{OH} = -24 mA	3 V	2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I		V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data pins	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ}		V _O = V _{CC} or GND	3.6 V	±10		μA
i _{CC}		V _I = V _{CC} or GND, i _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i		V _I = V _{CC} or GND	3.3 V			pF
C _o		V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS314 – NOVEMBER 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

This 16-bit (dual-octal) noninverting bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC16245 is designed for asynchronous communication between data buses. The control function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVC16245 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each 8-bit section)

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW


SN74LVC16245

16-BIT BUS TRANSCEIVER


WITH 3-STATE OUTPUTS

SCAS314 - NOVEMBER 1993 - REVISED MARCH 1994

logic symbol



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN74LVC16245
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS314 – NOVEMBER 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12	mA
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12	mA
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	$^\circ\text{C}$

NOTE 3: Unused or floating control pins must be held high or low.

PRODUCT PREVIEW

SN74LVC16245
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS314 – NOVEMBER 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} †	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
		I _{OH} = -24 mA	3 V	2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I	Control pins	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data pins	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ} ‡		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW




SN74LVC16373
16-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS315 – NOVEMBER 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

description

This 16-bit transparent D-type latch is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVC16373 is characterized for operation from -40°C to 85°C .

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC16373

16-BIT TRANSPARENT D-TYPE LATCH


WITH 3-STATE OUTPUTS

SCAS315 - NOVEMBER 1993 - REVISED MARCH 1994



FUNCTION TABLE
(each 8-bit section)

INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN74LVC16373
16-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS315 – NOVEMBER 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	$^\circ\text{C}$

NOTE 3: Unused or floating control pins must be held high or low.

PRODUCT PREVIEW



SN74LVC16373
16-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS315 – NOVEMBER 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} †	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
		I _{OH} = -24 mA	3 V	2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I		V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data pins	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ}		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, i _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i		V _I = V _{CC} or GND	3.3 V			pF
C _o		V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW



SN74LVC16374

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS316 – NOVEMBER 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.


The output-enable (\overline{OE}) input does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVC16374 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LVC16374


16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS316 – NOVEMBER 1993 – REVISED MARCH 1994


FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	Q_0
H	X	X	Z

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN74LVC16374
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS316 – NOVEMBER 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12	mA
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12	mA
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	$^\circ\text{C}$

NOTE 3: Unused or floating control pins must be held high or low.

PRODUCT PREVIEW



SN74LVC16374
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS316 – NOVEMBER 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
		I _{OH} = -24 mA	3 V	2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I		V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data pins	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ}		V _O = V _{CC} or GND	3.6 V	±10		μA
i _{CC}		V _I = V _{CC} or GND, i _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i		V _I = V _{CC} or GND	3.3 V			pF
C _o		V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC16540
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS349 – MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

This 16-bit buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC16540 provides a high-performance bus interface for wide data paths.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ($OE1$ or $OE2$) input is high, all corresponding outputs are in the high-impedance state.

The SN74LVC16540 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each 8-bit section)

INPUTS			OUTPUT Y
$OE1$	$OE2$	A	
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated



SN74LVC16540
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS349 – MARCH 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.

PRODUCT PREVIEW



SN74LVC16540
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS349 – MARCH 1994

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 3: Unused or floating control pins must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} †	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
			3 V	2.4		
		I _{OH} = -24 mA	3 V	2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
			3 V	0.55		
		I _{OL} = 24 mA	3 V			
I _I		V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data pins	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ}		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i		V _I = V _{CC} or GND	3.3 V			pF
C _o		V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74LVC16541
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS350 – MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

This 16-bit buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC16541 is a noninverting 16-bit buffer composed of two 8-bit sections with separate output-enable signals. For either 8-bit buffer section, the two output-enable ($1\overline{OE}1$ and $1\overline{OE}2$ or $2\overline{OE}1$ and $2\overline{OE}2$) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit buffer section are in the high-impedance state.

The SN74LVC16541 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each 8-bit section)

INPUTS			OUTPUT
$\overline{OE}1$	$\overline{OE}2$	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW


SN74LVC16541
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS350 – MARCH 1994

logic symbol†



logic diagram (positive logic)



PRODUCT PREVIEW

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND pins	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.

SN74LVC16541
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS350 – MARCH 1994

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 3: Unused or floating control pins must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
			3 V	2.4		
	I _{OH} = -24 mA	3 V	2			
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I		V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data pins	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ}		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i		V _I = V _{CC} or GND	3.3 V			pF
C _O		V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW



SN74LVC16543
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS317 – NOVEMBER 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)

$\overline{1OEAB}$	1	56	$1\overline{OEBA}$
$1\overline{LEAB}$	2	55	$1\overline{LEBA}$
$1\overline{CEAB}$	3	54	$1\overline{CEBA}$
GND	4	53	GND
1A1	5	52	1B1
1A2	6	51	1B2
V_{CC}	7	50	V_{CC}
1A3	8	49	1B3
1A4	9	48	1B4
1A5	10	47	1B5
GND	11	46	GND
1A6	12	45	1B6
1A7	13	44	1B7
1A8	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
V_{CC}	22	35	V_{CC}
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
$2\overline{CEAB}$	26	31	$2\overline{CEBA}$
$2\overline{LEAB}$	27	30	$2\overline{LEBA}$
$2\overline{OEAB}$	28	29	$2\overline{OEBA}$

description

This 16-bit registered transceiver is designed for low-voltage (3.3 V) V_{CC} operation.

The SN74LVC16543 can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (\overline{LEAB} or \overline{LEBA}) and output-enable (\overline{OEAB} or \overline{OEBA}) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (\overline{CEAB}) input must be low in order to enter data from A or to output data from B. If \overline{CEAB} is low and \overline{LEAB} is low, the A-to-B latches are transparent; a subsequent low-to-high transition of \overline{LEAB} puts the A latches in the storage mode. With \overline{CEAB} and \overline{OEAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVC16543 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE†
(each 8-bit section)

INPUTS				OUTPUT
\overline{CEAB}	\overline{LEAB}	\overline{OEAB}	A	B
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B_0^\ddagger
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} .

‡ Output level before the indicated steady-state input conditions were established.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC16543
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS317 - NOVEMBER 1993 - REVISED MARCH 1994



logic symbol†



PRODUCT PREVIEW

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



PRODUCT PREVIEW

SN74LVC16543
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS317 – NOVEMBER 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12	mA
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12	mA
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 3: Unused or floating control pins must be held high or low.

PRODUCT PREVIEW



SN74LVC16543
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS317 – NOVEMBER 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I	Control inputs	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	A or B ports	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ} [‡]		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _I	Control inputs	V _I = V _{CC} or GND	3.3 V			pF
C _{IO}	A or B ports	V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW




SN74LVC16544
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS351 – MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

This 16-bit registered transceiver is designed for low-voltage (3.3 V) V_{CC} operation.

The SN74LVC16544 can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (\overline{LEAB} or \overline{LEBA}) and output-enable (\overline{OEAB} or \overline{OEBA}) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (\overline{CEAB}) input must be low in order to enter data from A or to output data from B. If \overline{CEAB} is low and \overline{LEAB} is low, the A-to-B latches are transparent; a subsequent low-to-high transition of \overline{LEAB} puts the A latches in the storage mode. With \overline{CEAB} and \overline{OEAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVC16544 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE†
(each 8-bit section)

INPUTS				OUTPUT
\overline{CEAB}	\overline{LEAB}	\overline{OEAB}	A	B
H	X	X	X	Z
L	X	H	X	Z
L	H	L	X	B_0^\ddagger
L	L	L	L	H
L	L	L	H	L

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} .
 ‡ Output level before the indicated steady-state input conditions were established.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC16544
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS351 - MARCH 1994

logic symbol†





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

logic diagram (positive logic)



PRODUCT PREVIEW

SN74LVC16544
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS351 – MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 3: Unused or floating control pins must be held high or low.

PRODUCT PREVIEW



SN74LVC16544
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS351 – MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
		I _{OH} = -24 mA	3 V	2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I	Control inputs	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	A or B ports	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ} [‡]		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.


PRODUCT PREVIEW

SN74LVC16646 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS318 – NOVEMBER 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

This 16-bit bus transceiver and register is designed for low-voltage (3.3 V) V_{CC} operation.

The SN74LVC16646 can be used as two 8-bit transceivers or one 16-bit transceiver. The device consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers.

Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74LVC16646.

Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. The direction control (DIR) determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVC16646 is characterized for operation from -40°C to 85°C .

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC16646
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS


SCAS318 - NOVEMBER 1993 - REVISED MARCH 1994

PRODUCT PREVIEW




\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA
L	L	X	X	X	L

REAL-TIME TRANSFER
BUS B TO BUS A




\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA
L	H	X	X	L	X

REAL-TIME TRANSFER
BUS A TO BUS B



\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA
X	X	↑	X	X	X
X	X	X	↑	X	X
H	X	↑	↑	X	X

STORAGE FROM
A, B, OR A AND B



\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA
L	L	X	H or L	X	H
L	H	H or L	X	H	X


TRANSFER STORED DATA
TO A AND/OR B

Figure 1. Bus-Management Functions

SN74LVC16646
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS318 – NOVEMBER 1993 – REVISED MARCH 1994

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN74LVC16646
16-BIT BUS TRANSMITTER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS318 – NOVEMBER 1993 – REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC16646

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS318 – NOVEMBER 1993 – REVISED MARCH 1994

FUNCTION TABLE

INPUTS						DATA I/Os		OPERATION OR FUNCTION
\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	H or L	H or L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	H or L	X	H	X	Input	Output	Stored A data to B bus

† The data output functions may be enabled or disabled by various signals at the \overline{OE} and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 3: Unused or floating control pins must be held high or low.



SN74LVC16646
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS318 – NOVEMBER 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
		I _{OH} = -24 mA	3 V	2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I	Control inputs	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	A or B ports	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ} [‡]		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, i _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW



SN74LVC16652

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS319 – NOVEMBER 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit bus transceiver and register is designed for low-voltage (3.3 V) V_{CC} operation.

The SN74LVC16652 consists of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The device can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary output-enable (OEAB and $\overline{\text{OEBA}}$) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74LVC16652.

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and $\overline{\text{OEBA}}$. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus line are at high impedance, each set of bus lines remains at its last level configuration.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVC16652 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)

1OEAB	1	56	1 $\overline{\text{OEBA}}$
1CLKAB	2	55	1CLKBA
1SAB	3	54	1SBA
GND	4	53	GND
1A1	5	52	1B1
1A2	6	51	1B2
V_{CC}	7	50	V_{CC}
1A3	8	49	1B3
1A4	9	48	1B4
1A5	10	47	1B5
GND	11	46	GND
1A6	12	45	1B6
1A7	13	44	1B7
1A8	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
V_{CC}	22	35	V_{CC}
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
2SAB	26	31	2SBA
2CLKAB	27	30	2CLKBA
2OEAB	28	29	2 $\overline{\text{OEBA}}$

PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LVC16652
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS319 – NOVEMBER 1993 – REVISED MARCH 1994

PRODUCT PREVIEW





Figure 1. Bus-Management Functions

SN74LVC16652
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS319 – NOVEMBER 1993 – REVISED MARCH 1994

logic symbol†





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN74LVC16652
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS319 – NOVEMBER 1993 – REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC16652
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS319 – NOVEMBER 1993 – REVISED MARCH 1994

FUNCTION TABLE

INPUTS						DATA I/O†		OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified‡	Store A, hold B
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified‡	Input	Hold A, store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	H or L	X	H	X	Input	Output	Stored A data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

† The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

§ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.

PRODUCT PREVIEW



SN74LVC16652
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS319 – NOVEMBER 1993 – REVISED MARCH 1994

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12
		V _{CC} = 3 V		-24
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12
		V _{CC} = 3 V		24
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 3: Unused or floating control pins must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} †	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
			3 V	2.4		
		I _{OH} = -24 mA	3 V	2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
			3 V	0.55		
		I _{OL} = 24 mA	3 V	0.55		
I _I	Control inputs	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	A or B ports	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ} ‡		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW




SN74LVC16952
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS320 – NOVEMBER 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

This 16-bit registered transceiver is designed for low-voltage (3.3 V) V_{CC} operation.

The SN74LVC16952 contains two sets of D-type flip-flops for temporary storage of data flowing in either direction. It can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (\overline{CEAB} or \overline{CEBA}) input is low. Taking the output-enable (\overline{OEAB} or \overline{OEBA}) input low accesses the data on either port.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVC16952 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE†

INPUTS				OUTPUT B
CLKENAB	CLKAB	OEAB	A	
H	X	L	X	B_0^\ddagger
X	L	L	X	B_0^\ddagger
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar but uses $\overline{CLKENBA}$, CLKBA, and \overline{OEBA} .

‡ Level of B before the indicated steady-state input conditions were established.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC16952 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS320 – NOVEMBER 1993 – REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC16952
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS320 – NOVEMBER 1993 – REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW



SN74LVC16952
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS320 – NOVEMBER 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 3: Unused or floating control pins must be held high or low.

PRODUCT PREVIEW



SN74LVC16952
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS320 – NOVEMBER 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} †	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I	Control inputs	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	A or B ports	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ} ‡		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500		μA
C _I	Control inputs	V _I = V _{CC} or GND	3.3 V			pF
C _{Io}	A or B ports	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW



General Information	1
LVT Octals	2
LVTZ Octals: Power-Up, 3-State	3
LVT Widebus™	4
LVT JTAG/IEEE 1149.1	5
GTL Transceivers and Backplane Drivers	6
LVC MSI and Octals	7
LVC Widebus™	8
ALVC Widebus™	9
LV MSI and Octals	10
CBT Bus Switches and 5-V/3-V Translators	11
Application Notes	12
Characterization Information	13
Mechanical Data	14

ALVC Widebus™

Features

- State-of-the-art 0.6- μ EPIC-III™ CMOS process
- No input-diode clamp to V_{CC}
- Low standby current (20 μ A)
- -24-mA/24-mA drive current
- 2.7-V to 3.6-V V_{CC} range
- JEDEC SSOP Widebus™ and EIAJ TSSOP Shrink Widebus™ packaging

Benefits

- Propagation delays as fast as 4 ns maximum for improved performance
- Saves power, extends battery life
- Drives transmission lines down to 50 Ω
- Fully characterized for unregulated battery operation
- Saves board space and weight; TSSOP compatible with PCMCIA standards




ALVC Widebus™

SN74ALVC16240
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS415 – JANUARY 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

This 16-bit buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC16240 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides inverting outputs and symmetrical \overline{OE} (active-low output-enable) inputs.

The SN74ALVC16240 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16240 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each 4-bit buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	L
L	L	H
H	X	Z

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW


SN74ALVC16240

16-BIT BUFFER/DRIVER

WITH 3-STATE OUTPUTS


SCAS415 - JANUARY 1993 - REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



PRODUCT PREVIEW

SN74ALVC16240
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS415 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

PRODUCT PREVIEW



SN74ALVC16240
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS415 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
		3 V	0.55		
	I _{OL} = 24 mA	3 V			
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	V _I = 0.8 V	3 V	75		μA
	V _I = 2 V		-75		
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW



SN74ALVC16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS250 – JANUARY 1993 – REVISED JANUARY 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC16244 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.


The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical \overline{OE} (active-low output-enable) inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16244 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16244 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



FUNCTION TABLE
(each 4-bit buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW


SN74ALVC16244

16-BIT BUFFER/DRIVER


WITH 3-STATE OUTPUTS

SCAS250 - JANUARY 1993 - REVISED JANUARY 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN74ALVC16244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS250 – JANUARY 1993 – REVISED JANUARY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

PRODUCT PREVIEW



SN74ALVC16244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS250 - JANUARY 1993 - REVISED JANUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} †	MIN	TYP	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			V
		I _{OH} = -12 mA	2.7 V	2.2			
		I _{OH} = -24 mA	3 V	2.4			
		I _{OH} = -24 mA	3 V	2			
V _{OL}		I _{OL} = 100 μA	MIN to MAX			0.2	V
		I _{OL} = 12 mA	2.7 V			0.4	
		I _{OL} = 24 mA	3 V			0.55	
I _I	Inputs	V _I = V _{CC} or GND	3.6 V			±5	μA
I _I (hold)	Data pins	V _I = 0.8 V	3 V	75			μA
		V _I = 2 V		-75			
I _{OZ}		V _O = V _{CC} or GND	3.6 V			±10	μA
i _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V			40	μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND				750	μA
C _I		V _I = V _{CC} or GND	3.3 V	3.5			pF
C _O		V _O = V _{CC} or GND	3.3 V				pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{pd}	A	Y	1	2.2	3.6	4		ns
t _{en}	\overline{OE}	Y	1	2.7	5	6		ns
t _{dis}	\overline{OE}	Y	1	2.9	5	5.2		ns

NOTE 4: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, V_{CC} = 3.3 V, T_A = 25° C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per bit	Outputs enabled	16	pF
		Outputs disabled	5	

PRODUCT PREVIEW




SN74ALVC16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS419 - JANUARY 1993 - REVISED JANUARY 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

This 16-bit (dual-octal) noninverting bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC16245 is designed for asynchronous communication between data buses. The control function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16245 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16245 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each 8-bit section)

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW



SN74ALVC16245
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS419 - JANUARY 1993 - REVISED JANUARY 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN74ALVC16245
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS419 – JANUARY 1993 – REVISED JANUARY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

PRODUCT PREVIEW



SN74ALVC16245
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS419 – JANUARY 1993 – REVISED JANUARY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} †	MIN	TYP	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			V
		I _{OH} = -12 mA	2.7 V	2.2			
		I _{OH} = -24 mA	3 V	2.4			
V _{OL}		I _{OL} = 100 μA	MIN to MAX			0.2	V
		I _{OL} = 12 mA	2.7 V			0.4	
		I _{OL} = 24 mA	3 V			0.55	
I _I	Control pins	V _I = V _{CC} or GND	3.6 V			±5	μA
I _I (hold)	Data I/Os	V _I = 0.8 V	3 V	75			μA
		V _I = 2 V		-75			
I _{OZ} ‡		V _O = V _{CC} or GND	3.6 V			±10	μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V			40	μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND				750	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V		3.5		pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V				pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	TYP†	MAX	MIN	MAX	
t _{pd}	A or B	B or A	1	2.2	3.6	4		ns
t _{en}	\overline{OE}	B or A	1	2.7	5	6		ns
t _{dis}	\overline{OE}	B or A	1	2.9	5	5.2		ns

NOTE 4: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, V_{CC} = 3.3 V, T_A = 25° C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per bit	Outputs enabled	28	pF
		Outputs disabled	4	

PRODUCT PREVIEW



SN74ALVC164245

16-BIT TRANSCEIVER AND 3.3-V TO 5-V SHIFTER WITH 3-STATE OUTPUTS

SCAS416 – MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Inputs Are TTL-Voltage Compatible
- Noninverting Outputs
- Flow-Through Architecture Optimizes PCB Layout
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


description

This 16-bit (dual-octal) noninverting bus transceiver contains two separate supply rails; B port has V_{CCB} which is set at 5 V, and A port has V_{CCA} which is set to operate at 3.3 V. This allows for translation from a 3.3-V to a 5-V environment and vice-versa.

The SN74ALVC164245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

The SN74ALVC164245 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC164245 is characterized for operation from -40°C to 85°C .



FUNCTION TABLE
(each 8-bit section)

INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW


SN74ALVC164245
16-BIT TRANSCEIVER AND 3.3-V TO 5-V SHIFTER
WITH 3-STATE OUTPUTS

SCAS416 - MARCH 1994

logic symbol



logic diagram (positive logic)



PRODUCT PREVIEW

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN74ALVC164245
16-BIT TRANSCEIVER AND 3.3-V TO 5-V SHIFTER
WITH 3-STATE OUTPUTS

SCAS416 – MARCH 1994

absolute maximum ratings over operating free-air temperature range for V_{CCB} at 5 V (unless otherwise noted)†

Supply voltage range, V_{CCB}	-0.5 V to 6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CCB} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CCB} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CCB}$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CCB}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CCB})	±50 mA
Continuous current through V_{CCB} or GND	±100 mA

NOTE 1: This value is limited to 6 V maximum.

absolute maximum ratings over operating free-air temperature range for V_{CCA} at 3.3 V (unless otherwise noted)†

Supply voltage range, V_{CCA}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 2)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Note 2)	-0.5 V to $V_{CCA} + 0.5$ V
Output voltage range, V_O (see Note 2)	-0.5 V to $V_{CCA} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CCA}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CCA})	±50 mA
Continuous current through V_{CCA} or GND	±100 mA

NOTE 2: This value is limited to 4.6 V maximum.

absolute maximum ratings over operating free-air temperature range for V_{CCB} at 5 V or for V_{CCA} at 3.3 V (unless otherwise noted)†

Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 3: The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

PRODUCT PREVIEW



SN74ALVC164245
16-BIT TRANSCEIVER AND 3.3-V TO 5-V SHIFTER
WITH 3-STATE OUTPUTS

SCAS416 – MARCH 1994

recommended operating conditions for V_{CCB} at 5 V

		MIN	NOM	MAX	UNIT
V_{CCB}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
V_I	Input voltage	0		V_{CCB}	V
V_O	Output voltage	0		V_{CCB}	V
I_{OH}	High-level output current			-24	mA
I_{OL}	Low-level output current			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	ns/V
T_A	Operating free-air temperature	-40		85	°C

recommended operating conditions for V_{CCA} at 3.3 V

		MIN	MAX	UNIT
V_{CCA}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CCA} = 2.7\text{ V to }3.6\text{ V}$		V
V_{IL}	Low-level input voltage	$V_{CCA} = 2.7\text{ V to }3.6\text{ V}$		V
V_I	Input voltage	0	V_{CCA}	V
V_O	Output voltage	0	V_{CCA}	V
I_{OH}	High-level output current	$V_{CCA} = 2.7\text{ V}$		mA
		$V_{CCA} = 3\text{ V}$		
I_{OL}	Low-level output current	$V_{CCA} = 2.7\text{ V}$		mA
		$V_{CCA} = 3\text{ V}$		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

PRODUCT PREVIEW



SN74ALVC164245
16-BIT TRANSCEIVER AND 3.3-V TO 5-V SHIFTER
WITH 3-STATE OUTPUTS

SCAS416 – MARCH 1994

electrical characteristics over recommended operating free-air temperature range for $V_{CCB} = 5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V_{CCB}	MIN	MAX	UNIT
V_{OH}		$I_{OH} = -100\ \mu\text{A}$	4.5 V	4.3		V
			5.5 V	5.3		
		$I_{OH} = -24\ \text{mA}$	4.5 V	3.7		
			5.5 V	4.7		
V_{OL}		$I_{OL} = 100\ \mu\text{A}$	4.5 V		0.2	V
			5.5 V		0.2	
		$I_{OL} = 24\ \text{mA}$	4.5 V		0.55	
			5.5 V		0.55	
I_I	Control pins	$V_I = V_{CCB}$ or GND	5.5 V		5	μA
I_{OZ}^\dagger	A or B ports	$V_O = V_{CCB}$ or GND	5.5 V			μA
I_{CC}		$V_I = V_{CCB}$ or GND, $I_O = 0$	5.5 V			μA
ΔI_{CC}^\ddagger		One input at 3.4 V, Other inputs at V_{CCB} or GND				μA
C_i	Control inputs	$V_I = V_{CCB}$ or GND	5 V			pF
C_{io}	A or B ports	$V_O = V_{CCB}$ or GND	5 V			pF

electrical characteristics over recommended operating free-air temperature range for $V_{CCA} = 3.3\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V_{CCA}^\dagger	MIN	MAX	UNIT
V_{OH}		$I_{OH} = -100\ \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$		V
			2.7 V	2.2		
		$I_{OH} = -12\ \text{mA}$	3 V	2.4		
			3 V	2		
V_{OL}		$I_{OL} = 100\ \mu\text{A}$	MIN to MAX		0.2	V
			2.7 V		0.4	
		$I_{OL} = 12\ \text{mA}$	3 V		0.55	
			3 V		0.55	
I_I	Control pins	$V_I = V_{CCA}$ or GND	3.6 V		5	μA
$I_I(\text{hold})$	Data I/Os	$V_I = 0.8\ \text{V}$	3 V	75		μA
		$V_I = 2\ \text{V}$		-75		
I_{OZ}^\ddagger		$V_O = V_{CCA}$ or GND	3.6 V			μA
I_{CC}		$V_I = V_{CCA}$ or GND, $I_O = 0$	3.6 V			μA
ΔI_{CC}^\S		$V_{CCA} = 3\ \text{V}$ to $3.6\ \text{V}$, One input at $V_{CCA} - 0.6\ \text{V}$, Other inputs at V_{CCA} or GND				μA
C_i	Control inputs	$V_I = V_{CCA}$ or GND	3.3 V			pF
C_{io}	A or B ports	$V_O = V_{CCA}$ or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CCB} .

PRODUCT PREVIEW



SN74ALVC16260

12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS252 – OCTOBER 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Member of the Texas Instruments **Widebus™** Family
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{CC} Overshoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Flow-Through Architecture Optimizes PCB Layout
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

The SN74ALVC16260 is a 12-bit to 24-bit multiplexed D-type latch used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor- or bus-interface applications. This device is also useful in memory-interleaving applications.

Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are available for address and/or data transfer. The output-enable ($\overline{OE1B}$, $\overline{OE2B}$, and $\overline{OE A}$) inputs control the bus transceiver functions. The $\overline{OE1B}$ and $\overline{OE2B}$ control signals also allow bank control in the A-to-B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16260 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16260 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)

$\overline{OE A}$	1	56	$\overline{OE2B}$
LE1B	2	55	LEA2B
2B3	3	54	2B4
GND	4	53	GND
2B2	5	52	2B5
2B1	6	51	2B6
V_{CC}	7	50	V_{CC}
A1	8	49	2B7
A2	9	48	2B8
A3	10	47	2B9
GND	11	46	GND
A4	12	45	2B10
A5	13	44	2B11
A6	14	43	2B12
A7	15	42	1B12
A8	16	41	1B11
A9	17	40	1B10
GND	18	39	GND
A10	19	38	1B9
A11	20	37	1B8
A12	21	36	1B7
V_{CC}	22	35	V_{CC}
1B1	23	34	1B6
1B2	24	33	1B5
GND	25	32	GND
1B3	26	31	1B4
LE2B	27	30	LEA1B
SEL	28	29	$\overline{OE1B}$

PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated

SN74ALVC16260
12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS252 – OCTOBER 1993 – REVISED MARCH 1994

Function Tables

B TO A ($\overline{OE\overline{B}} = H$)

INPUTS						OUTPUT
1B	2B	SEL	LE1B	LE2B	$\overline{OE\overline{A}}$	A
H	X	H	H	X	L	H
L	X	H	H	X	L	L
X	X	H	L	X	L	A ₀
X	H	L	X	H	L	H
X	L	L	X	H	L	L
X	X	L	X	L	L	A ₀
X	X	X	X	X	H	Z

A TO B ($\overline{OE\overline{A}} = H$)

INPUTS					OUTPUTS	
A	LEA1B	LEA2B	$\overline{OE1\overline{B}}$	$\overline{OE2\overline{B}}$	1B	2B
H	H	H	L	L	H	H
L	H	H	L	L	L	L
H	H	L	L	L	H	2B ₀
L	H	L	L	L	L	2B ₀
H	L	H	L	L	1B ₀	H
L	L	H	L	L	1B ₀	L
X	L	L	L	L	1B ₀	2B ₀
X	X	X	H	H	Z	Z
X	X	X	L	H	Active	Z
X	X	X	H	L	Z	Active
X	X	X	L	L	Active	Active


PRODUCT PREVIEW



SN74ALVC16260
12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS252 - OCTOBER 1993 - REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW



SN74ALVC16260
12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS252 – OCTOBER 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The input and output positive voltage ratings may be exceeded up to 4.6 V if the input and output clamp-current ratings are observed.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12	mA
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12	mA
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	$^\circ\text{C}$

PRODUCT PREVIEW



SN74ALVC16260
12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS252 – OCTOBER 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
		I _{OH} = -24 mA	3 V	2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I	Inputs	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data pins	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ}		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _i		V _I = V _{CC} or GND	3.3 V			pF
C _o		V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW

SN74ALVC16269

12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

CAS417 – OCTOBER 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Member of the Texas Instruments *Widebus™* Family
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{CC} Overshoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

The SN74ALVC16269 is a 12-bit to 24-bit registered bus exchanger, which is intended for applications where two separate ports must be multiplexed onto, or demultiplexed from, a single port. It is particularly suitable as an interface between sync DRAMs and high-speed microprocessors. The SN74ALVC16269 is designed specifically for low-voltage (3.3 V) V_{CC} operation.


Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input, provided that the appropriate $\overline{\text{CLKENA}}$ inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B-to-A direction, a single storage register is provided. The select ($\overline{\text{SEL}}$) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period that the data will be valid on the bus. The control pins are registered so that all transactions are synchronous with the clock. Data flow is controlled by the active-low output enables ($\overline{\text{OEA}}$, $\overline{\text{OEB1}}$, $\overline{\text{OEB2}}$).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16269 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16269 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74ALVC16269
12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS417 - OCTOBER 1993 - REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVC16269
**12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER
 WITH 3-STATE OUTPUTS**

SCAS417 – OCTOBER 1993 – REVISED MARCH 1994

Function Tables

OUTPUT-ENABLE TABLE

INPUTS			OUTPUTS	
CLK	\overline{OEA}	\overline{OEB}	A	1B, 2B
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z
↑	L	L	Active	Active

A-TO-B STORAGE TABLE ($\overline{OEB} = L$)

INPUTS			OUTPUTS		
CLKENA1	CLKENA2	CLK	A	1B	2B
H	H	X	X	1B ₀ [†]	2B ₀ [†]
L	X	↑	L	L	X
L	X	↑	H	H	X
X	L	↑	L	X	L
X	L	↑	H	X	H

B-TO-A STORAGE TABLE ($\overline{OEA} = L$)

INPUTS				OUTPUT
CLK	SEL	1B	2B	A
X	H	X	X	A ₀ [†]
X	L	X	X	A ₀ [†]
↑	H	L	X	L
↑	H	H	X	H
↑	L	X	L	L
↑	L	X	H	H

† Output level before the indicated steady-state input conditions were established.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The input and output positive voltage ratings may be exceeded up to 4.6 V if the input and output clamp-current ratings are observed.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
- For more information, refer to the *Package Thermal Considerations* application note.



SN74ALVC16269
12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS417 – OCTOBER 1993 – REVISED MARCH 1994

recommended operating conditions

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
			3 V	2.4		
		I _{OH} = -24 mA	3 V	2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I	Inputs	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data pins	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ}		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _i		V _I = V _{CC} or GND	3.3 V			pF
C _{io}		V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW



SN74ALVC16270

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCAS433 – OCTOBER 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Member of the Texas Instruments Widebus™ Family**
- **Supports Unregulated Battery Operation Down to 2.7 V**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3 V$, $T_A = 25^\circ C$**
- **Typical V_{OHV} (Output V_{CC} Overshoot) > 2 V at $V_{CC} = 3.3 V$, $T_A = 25^\circ C$**
- **Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Packaged in Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages**

description

The SN74ALVC16270 is a 12-bit to 24-bit registered bus exchanger, which is intended for use in applications where data must be transferred from a narrow high-speed bus to a wide lower-frequency bus. It is designed specifically for low-voltage (3.3 V) V_{CC} operation.


The device provides for synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input, provided that the appropriate CLKEN inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A to 1B path, with a single storage register in the A to 2B path. Proper control of the CLKEN inputs allow two sequential 12-bit words to be presented synchronously as a 24-bit word on the B port. Data flow is controlled by the active-low output enables (OEA, OEB). These control pins are registered so that bus direction changes are synchronous with the clock.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16270 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16270 is characterized for operation from $-40^\circ C$ to $85^\circ C$.

DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




Copyright © 1994, Texas Instruments Incorporated

SN74ALVC16270
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCAS433 - OCTOBER 1993 - REVISED MARCH 1994

logic diagram (positive logic)

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVC16270
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCAS433 – OCTOBER 1993 – REVISED MARCH 1994

Function Tables

OUTPUT-ENABLE TABLE

INPUTS			OUTPUTS	
CLK	$\overline{OE}A$	$\overline{OE}B$	A	1B, 2B
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z
↑	L	L	Active	Active

A-TO-B STORAGE TABLE ($\overline{OE}B = L$)

INPUTS			OUTPUTS		
CLKENA1	CLKENA2	CLK	A	1B	2B
H	H	X	X	1B ₀ [†]	2B ₀ [†]
L	X	↑	L	L ¹	X
L	X	↑	H	H ¹	X
X	L	↑	L	X	L
X	L	↑	H	X	H

[†] Two CLK edges are needed to propagate data.

B-TO-A STORAGE TABLE ($\overline{OE}A = L$)

INPUTS						OUTPUT
CLKEN1B	CLKEN2B	CLK	SEL	1B	2B	A
H	X	X	H	X	X	A ₀ [†]
X	H	X	L	X	X	A ₀ [†]
L	X	↑	H	L	X	L
L	X	↑	H	H	X	H
X	L	↑	L	X	L	L
X	L	↑	L	X	H	H

[†] Output level before the indicated steady-state input conditions were established.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The input and output positive voltage ratings may be exceeded up to 4.6 V if the input and output clamp-current ratings are observed.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.



SN74ALVC16270
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCAS433 – OCTOBER 1993 – REVISED MARCH 1994

recommended operating conditions

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12
		V _{CC} = 3 V		-24
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12
		V _{CC} = 3 V		24
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
			3 V	2.4		
		I _{OH} = -24 mA	3 V	2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
			3 V	0.55		
		I _{OL} = 24 mA	3 V			
I _I	Inputs	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data pins	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ}		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _i		V _I = V _{CC} or GND	3.3 V			pF
C _{io}		V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW



SN74ALVC16271

12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCAS255 – OCTOBER 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Member of the Texas Instruments Widebus™ Family**
- **Supports Unregulated Battery Operation Down to 2.7 V**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{CC} Overshoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Packaged in Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages**

description

The SN74ALVC16271 is a 12-bit to 24-bit bus exchanger, which is intended for applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. It is particularly suitable as an interface between conventional DRAMs and high-speed microprocessors. It is designed specifically for low-voltage (3.3 V) V_{CC} operation.

A data is stored in the internal A-to-B registers on the low-to-high transition of the clock (CLK) input, provided that the $\overline{\text{CLKENA}}$ inputs are low. Proper control of these inputs allow two sequential 12-bit words to be presented as a 24-bit word on the B port.


Transparent latches in the B to A path allow asynchronous operation in order to maximize memory access throughput. These latches transfer data when the latch-enable ($\overline{\text{LE}}$) inputs are low. The select ($\overline{\text{SEL}}$) line selects 1B or 2B data for the A outputs. Data flow is controlled by the active-low output enables ($\overline{\text{OEA}}$, $\overline{\text{OEB}}$).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16271 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16271 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74ALVC16271
12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCAS255 - OCTOBER 1993 - REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVC16271

12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCAS255 – OCTOBER 1993 – REVISED MARCH 1994

Function Tables

OUTPUT-ENABLE TABLE

INPUTS		OUTPUTS	
OE _A	OE _B	A	1B, 2B
H	H	Z	Z
H	L	Z	Active
L	H	Active	Z
L	L	Active	Active

A-TO-B STORAGE TABLE (OE_B = L)

INPUTS				OUTPUTS	
CLKEN _{A1}	CLKEN _{A2}	CLK	A	1B	2B
H	H	X	X	1B ₀ [†]	2B ₀ [†]
L	X	↑	L	L	X
L	X	↑	H	H	X
X	L	↑	L	X	L
X	L	↑	H	A ₀	H

B-TO-A STORAGE TABLE (OE_A = L)

INPUTS				OUTPUT
LE	SEL	1B	2B	A
H	X	X	X	A ₀ [†]
H	X	X	X	A ₀ [†]
L	H	L	X	L
L	H	H	X	H
L	L	X	L	L
L	L	X	H	H

† Output level before the indicated steady-state input conditions were established.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (except I/O ports) (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Input voltage range, V _I (I/O ports) (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	–65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The input and output positive voltage ratings may be exceeded up to 4.6 V if the input and output clamp-current ratings are observed.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the *Package Thermal Considerations* application note.

PRODUCT PREVIEW



SN74ALVC16271 12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCAS255 – OCTOBER 1993 – REVISED MARCH 1994

recommended operating conditions

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12
		V _{CC} = 3 V		-24
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12
		V _{CC} = 3 V		24
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
			3 V	2.4		
	I _{OH} = -24 mA	3 V	2			
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
			3 V	0.55		
	I _{OL} = 24 mA	3 V				
I _I	Inputs	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data pins	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ}		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _i		V _I = V _{CC} or GND	3.3 V			pF
C _{io}		V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW



SN74ALVC16272

12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCAS256 – OCTOBER 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Member of the Texas Instruments *Widebus™* Family
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{CC} Overshoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

The SN74ALVC16272 is a 12-bit to 24-bit bus exchanger, which is intended for applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. It is particularly suitable as an interface between conventional DRAMs and high-speed microprocessors. It is designed specifically for low-voltage (3.3 V) V_{CC} operation.

Data from the A inputs is stored in the internal registers on the low-to-high transition of the clock (CLK) input, provided that the $\overline{\text{CLKENA}}$ inputs are low. A two-stage pipeline is provided in each of the A to 1B and A to 2B paths to serve as a shallow write buffer.

Transparent latches are provided in the B to A path to allow asynchronous operation in order to maximize memory access throughput. These latches transfer data when the latch-enable ($\overline{\text{LE}}$) inputs are low. The select ($\overline{\text{SEL}}$) line selects 1B or 2B data for the A outputs. Data flow is controlled by the active-low output enables ($\overline{\text{OEA}}$, $\overline{\text{OEB}}$).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16272 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16272 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)

$\overline{\text{OEA}}$	1	56	$\overline{\text{OEB}}$
$\overline{\text{LE1B}}$	2	55	$\overline{\text{CLKENA2}}$
2B3	3	54	2B4
GND	4	53	GND
2B2	5	52	2B5
2B1	6	51	2B6
V_{CC}	7	50	V_{CC}
A1	8	49	2B7
A2	9	48	2B8
A3	10	47	2B9
GND	11	46	GND
A4	12	45	2B10
A5	13	44	2B11
A6	14	43	2B12
A7	15	42	1B12
A8	16	41	1B11
A9	17	40	1B10
GND	18	39	GND
A10	19	38	1B9
A11	20	37	1B8
A12	21	36	1B7
V_{CC}	22	35	V_{CC}
1B1	23	34	1B6
1B2	24	33	1B5
GND	25	32	GND
1B3	26	31	1B4
$\overline{\text{LE2B}}$	27	30	$\overline{\text{CLKENA1}}$
$\overline{\text{SEL}}$	28	29	CLK

PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




Copyright © 1994, Texas Instruments Incorporated

SN74ALVC16272
12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCAS256 - OCTOBER 1993 - REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVC16272
12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCAS256 – OCTOBER 1993 – REVISED MARCH 1994

Function Tables

OUTPUT-ENABLE TABLE

INPUTS		OUTPUTS	
\overline{OEA}	\overline{OEB}	A	1B, 2B
H	H	Z	Z
H	L	Z	Active
L	H	Active	Z
L	L	Active	Active

A-TO-B STORAGE TABLE ($\overline{OEB} = L$)

INPUTS				OUTPUTS	
$\overline{CLKENA1}$	$\overline{CLKENA2}$	CLK	A	1B	2B
H	H	X	X	1B ₀ [†]	2B ₀ [†]
L	X	↑	L	L ¹	X
L	X	↑	H	H ¹	X
X	L	↑	L	X	L
X	L	↑	H	A ₀	H

[†] Two CLK edges are needed to propagate data.

B-TO-A STORAGE TABLE ($\overline{OEA} = L$)

INPUTS				OUTPUT
\overline{LE}	SEL	1B	2B	A
H	X	X	X	A ₀ [†]
H	X	X	X	A ₀ [†]
L	H	L	X	L
L	H	H	X	H
L	L	X	L	L
L	L	X	H	H

[†] Output level before the indicated steady-state input conditions were established.

PRODUCT PREVIEW

SN74ALVC16272
12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCAS256 – OCTOBER 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The input and output positive voltage ratings may be exceeded up to 4.6 V if the input and output clamp-current ratings are observed.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

PRODUCT PREVIEW



SN74ALVC16272
12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCAS256 – OCTOBER 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
		I _{OH} = -24 mA	3 V	2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I	Inputs	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data pins	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ}		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _i		V _I = V _{CC} or GND	3.3 V			pF
C _{io}		V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW


SN74ALVC16373

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS257 – JANUARY 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

This 16-bit transparent D-type latch is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74ALVC16373 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16373 is characterized for operation from -40°C to 85°C .

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW


SN74ALVC16373
16-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS257 – JANUARY 1993 – REVISED MARCH 1994


FUNCTION TABLE
 (each 8-bit section)

INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol†



logic diagram (positive logic)



PRODUCT PREVIEW

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN74ALVC16373
16-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS257 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

PRODUCT PREVIEW



SN74ALVC16373
16-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS257 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	MIN	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
		3 V	0.55		
	I _{OL} = 24 mA	3 V			
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	V _I = 0.8 V	3 V	75		μA
	V _I = 2 V		-75		
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, Other inputs at V _{CC} or GND One input at V _{CC} - 0.6 V,		750		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW



SN74ALVC16374
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS258 – JANUARY 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.


A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74ALVC16374 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16374 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74ALVC16374


16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS258 - JANUARY 1993 - REVISED MARCH 1994


FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	\uparrow	H	H
L	\uparrow	L	L
L	H or L	X	Q_0
H	X	X	Z

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN74ALVC16374
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS258 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		-12
		$V_{CC} = 3$ V		-24
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12
		$V_{CC} = 3$ V		24
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

PRODUCT PREVIEW



SN74ALVC16374
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS258 - JANUARY 1993 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
		3 V	0.55		
	I _{OL} = 24 mA	3 V			
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	V _I = 0.8 V	3 V	75		μA
	V _I = 2 V		-75		
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW



SN74ALVC16500
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS260 – JANUARY 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- **UBT™ (Universal Bus Transceiver)** Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit universal bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.


Data flow in each direction is controlled by output-enable (OEAB and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and \overline{CLKBA}) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if \overline{CLKAB} is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output-enable OEAB is active high. When OEAB is high, the B-port outputs are active. When OEAB is low, the B-port outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , LEBA, and \overline{CLKBA} . The output enables are complementary (OEAB is active high, and \overline{OEBA} is active low).

The SN74ALVC16500 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16500 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated

SN74ALVC16500
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS260 – JANUARY 1993 – REVISED MARCH 1994

FUNCTION TABLE†

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↓	L	L
H	L	↓	H	H
H	L	H	X	B ₀ ‡
H	L	L	X	B ₀ §

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.


PRODUCT PREVIEW



SN74ALVC16500
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS260 - JANUARY 1993 - REVISED MARCH 1994

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN74ALVC16500
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS260 – JANUARY 1993 – REVISED MARCH 1994

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVC16500
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS260 – JANUARY 1993 – REVISED MARCH 1994

recommended operating conditions

		MIN	MAX	UNIT	
V _{CC}	Supply voltage	2.7	3.6	V	
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V	
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V	
V _I	Input voltage	0	V _{CC}	V	
V _O	Output voltage	0	V _{CC}	V	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V	
T _A	Operating free-air temperature	-40	85	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} †	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
			3 V	2.4		
		I _{OH} = -24 mA	3 V	2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I		V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data I/Os	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ} ‡		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW



SN74ALVC16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS261 – JANUARY 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)

OEAB	1	56	GND
LEAB	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
V _{CC}	7	50	V _{CC}
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
V _{CC}	22	35	V _{CC}
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
OEBA	27	30	CLKBA
LEBA	28	29	GND

description

This 18-bit universal bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high, and OEBA is active low).

The SN74ALVC16501 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16501 is characterized for operation from -40°C to 85°C .

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74ALVC16501
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS261 – JANUARY 1993 – REVISED MARCH 1994

FUNCTION TABLE†

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↑	L	L
H	L	↑	H	H
H	L	H	X	B ₀ [‡]
H	L	L	X	B ₀ [§]

† A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

§ Output level before the indicated steady-state input conditions were established.


PRODUCT PREVIEW



SN74ALVC16501
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS261 – JANUARY 1993 – REVISED MARCH 1994

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN74ALVC16501
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS261 – JANUARY 1993 – REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.



SN74ALVC16501
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS261 – JANUARY 1993 – REVISED MARCH 1994

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7\text{ V}$		mA
		$V_{CC} = 3\text{ V}$		
I_{OL}	Low-level output current	$V_{CC} = 2.7\text{ V}$		mA
		$V_{CC} = 3\text{ V}$		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\dagger	MIN	MAX	UNIT
V_{OH}	$I_{OH} = -100\ \mu\text{A}$	MIN to MAX	$V_{CC}-0.2$		V
	$I_{OH} = -12\ \text{mA}$	2.7 V	2.2		
		3 V	2.4		
	$I_{OH} = -24\ \text{mA}$	3 V	2		
V_{OL}	$I_{OL} = 100\ \mu\text{A}$	MIN to MAX	0.2		V
	$I_{OL} = 12\ \text{mA}$	2.7 V	0.4		
	$I_{OL} = 24\ \text{mA}$	3 V	0.55		
I_I	$V_I = V_{CC}$ or GND	3.6 V	± 5		μA
I_{OZ}^\ddagger	$V_O = V_{CC}$ or GND	3.6 V	± 10		μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	40		μA
ΔI_{CC}	$V_{CC} = 3\text{ V to }3.6\text{ V}$, Other inputs at V_{CC} or GND	One input at $V_{CC} - 0.6\text{ V}$,	750		μA
C_i	Control inputs	$V_I = V_{CC}$ or GND	3.3 V		pF
C_{iO}	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW



SN74ALVC16543 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS262 – JANUARY 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit registered transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC16543 can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable ($\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$) and output-enable ($\overline{\text{OEAB}}$ or $\overline{\text{OEBA}}$) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable ($\overline{\text{CEAB}}$) input must be low in order to enter data from A or to output data from B. If $\overline{\text{CEAB}}$ is low and $\overline{\text{LEAB}}$ is low, the A-to-B latches are transparent; a subsequent low-to-high transition of $\overline{\text{LEAB}}$ puts the A latches in the storage mode. With $\overline{\text{CEAB}}$ and $\overline{\text{OEAB}}$ both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the $\overline{\text{CEBA}}$, $\overline{\text{LEBA}}$, and $\overline{\text{OEBA}}$ inputs.

The SN74ALVC16543 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16543 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)

$\overline{1\text{OEAB}}$	1	56	$\overline{1\text{OEBA}}$
$\overline{1\text{LEAB}}$	2	55	$\overline{1\text{LEBA}}$
$\overline{1\text{CEAB}}$	3	54	$\overline{1\text{CEBA}}$
GND	4	53	GND
1A1	5	52	1B1
1A2	6	51	1B2
V_{CC}	7	50	V_{CC}
1A3	8	49	1B3
1A4	9	48	1B4
1A5	10	47	1B5
GND	11	46	GND
1A6	12	45	1B6
1A7	13	44	1B7
1A8	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
V_{CC}	22	35	V_{CC}
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
$\overline{2\text{CEAB}}$	26	31	$\overline{2\text{CEBA}}$
$\overline{2\text{LEAB}}$	27	30	$\overline{2\text{LEBA}}$
$\overline{2\text{OEAB}}$	28	29	$\overline{2\text{OEBA}}$

PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




Copyright © 1994, Texas Instruments Incorporated

SN74ALVC16543
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS262 - JANUARY 1993 - REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


PRODUCT PREVIEW




SN74ALVC16543
16-BIT REGISTERED TRANSCIEVER
WITH 3-STATE OUTPUTS

SCAS262 - JANUARY 1993 - REVISED MARCH 1994

logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels

PRODUCT PREVIEW

SN74ALVC16543
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS282 – JANUARY 1993 – REVISED MARCH 1994

FUNCTION TABLE†
 (each 8-bit section)

INPUTS				OUTPUT B
CEAB	LEAB	OEAB	A	
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B ₀ ‡
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

‡ Output level before the indicated steady-state input conditions were established.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

§ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C



SN74ALVC16543
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS262 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} †	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
		I _{OH} = -24 mA	3 V	2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I		V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data I/Os	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ} ‡		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW



SN74ALVC16600

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS263 – JANUARY 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- **UBT™** (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit universal bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC16600 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (\overline{LEAB} and \overline{LEBA}), and clock (\overline{CLKAB} and \overline{CLKBA}) inputs. The clock can be controlled by the clock-enable ($\overline{CLKENAB}$ and $\overline{CLKENBA}$) inputs. For A-to-B data flow, the device operates in the transparent mode when \overline{LEAB} is high. When \overline{LEAB} is low, the A data is latched if \overline{CLKAB} is held at a high or low logic level. If \overline{LEAB} is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of \overline{CLKAB} . Output enable \overline{OEAB} is active low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , \overline{LEBA} , \overline{CLKBA} , and $\overline{CLKENBA}$.

The SN74ALVC16600 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16600 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)

\overline{OEAB}	1	56	$\overline{CLKENAB}$
LEAB	2	55	\overline{CLKAB}
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
V_{CC}	7	50	V_{CC}
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
V_{CC}	22	35	V_{CC}
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
\overline{OEBA}	27	30	\overline{CLKBA}
LEBA	28	29	$\overline{CLKENBA}$

PRODUCT PREVIEW

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74ALVC16600 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS263 - JANUARY 1993 - REVISED MARCH 1994

FUNCTION TABLE†

INPUTS					OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	A	B
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B ₀ ‡
H	L	L	X	X	B ₀ ‡
L	L	L	↓	L	L
L	L	L	↓	H	H
L	L	L	H	X	B ₀ ‡
L	L	L	L	X	B ₀ §


† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

PRODUCT PREVIEW

logic diagram (positive logic)



SN74ALVC16600
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS263 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

PRODUCT PREVIEW



SN74ALVC16600
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS263 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I		V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data I/Os	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ} [‡]		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW



SN74ALVC16601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS264 – JANUARY 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- **UBT™ (Universal Bus Transceiver)**
Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- **EPIC™ (Enhanced-Performance Implanted CMOS)** Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit universal bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC16601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.


Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable ($\overline{CLKENAB}$ and $\overline{CLKENBA}$) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable \overline{OEAB} is active low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , LEBA, CLKBA, and $\overline{CLKENBA}$.

The SN74ALVC16601 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16601 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74ALVC16601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS264 - JANUARY 1993 - REVISED MARCH 1994

FUNCTION TABLE†


INPUTS					OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	A	B
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B ₀ ‡
H	L	L	X	X	B ₀ ‡
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L	X	B ₀ ‡
L	L	L	H	X	B ₀ §

† A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

logic diagram (positive logic)



PRODUCT PREVIEW



SN74ALVC16601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS264 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

PRODUCT PREVIEW



SN74ALVC16601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS264 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I		V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data I/Os	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ} [‡]		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _I	Control inputs	V _I = V _{CC} or GND	3.3 V			pF
C _{IO}	A or B ports	V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW



SN74ALVC162601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS376 – MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors on All I/O Pins
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit universal bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC162601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable ($\overline{CLKENAB}$ and $\overline{CLKENBA}$) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output enable \overline{OEAB} is active low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , LEBA, CLKBA, and $\overline{CLKENBA}$.

The B-port outputs, include 25- Ω series resistors to reduce overshoot and undershoot.

The SN74ALVC162601 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC162601 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)

OEAB	1	56	$\overline{CLKENAB}$
LEAB	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
V_{CC}	7	50	V_{CC}
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
V_{CC}	22	35	V_{CC}
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
\overline{OEBA}	27	30	CLKBA
LEBA	28	29	$\overline{CLKENBA}$

PRODUCT PREVIEW

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated

SN74ALVC162601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS376 - MARCH 1994

FUNCTION TABLE†

INPUTS					OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	A	B
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B ₀ ‡
H	L	L	X	X	B ₀ ‡
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L	X	B ₀ ‡
L	L	L	H	X	B ₀ §

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.


‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

PRODUCT PREVIEW



logic diagram (positive logic)



PRODUCT PREVIEW

SN74ALVC162601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS376 – MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

PRODUCT PREVIEW



SN74ALVC162601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS376 – MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
		I _{OH} = -4 mA	2.7 V	2.4		
		I _{OH} = -6 mA	3 V	2.4		
		I _{OH} = TBD		2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 4 mA	2.7 V	0.4		
		I _{OL} = 6 mA	3 V	0.4		
		I _{OH} = TBD		0.8		
I _I		V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)		V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ} [‡]		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW



SN74ALVC16646

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS265 – JANUARY 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit bus transceiver and register is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC16646 can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74ALVC16646.


Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. The direction control (DIR) determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The SN74ALVC16646 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16646 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


SN74ALVC16646
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS265 - JANUARY 1993 - REVISED MARCH 1994




\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA
L	L	X	X	X	L

REAL-TIME TRANSFER
BUS B TO BUS A




\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA
L	H	X	X	L	X

REAL-TIME TRANSFER
BUS A TO BUS B



\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA
X	X	↑	X	X	X
X	X	X	↑	X	X
H	X	↑	↑	X	X

STORAGE FROM
A, B, OR A AND B



\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA
L	L	X	H or L	X	H
L	H	H or L	X	H	X

TRANSFER STORED DATA
TO A AND/OR B


Figure 1. Bus-Management Functions

PRODUCT PREVIEW

SN74ALVC16646
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS265 – JANUARY 1993 – REVISED MARCH 1994

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN74ALVC16646
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS265 - JANUARY 1993 - REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVC16646

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS265 – JANUARY 1993 – REVISED MARCH 1994

FUNCTION TABLE

INPUTS						DATA I/Os		OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	H or L	H or L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	H or L	X	H	X	Input	Output	Stored A data to B bus

† The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C



PRODUCT PREVIEW

SN74ALVC16646
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS265 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
		I _{OH} = -24 mA	3 V	2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I		V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data I/Os	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ} [‡]		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW



SN74ALVC16652 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS266 – JANUARY 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit bus transceiver and register is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC16652 consists of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The device can be used as two 8-bit transceivers or one 16-bit transceiver.


Complementary output-enable (OEAB and $\overline{\text{OEBA}}$) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74ALVC16652.

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and $\overline{\text{OEBA}}$. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus line are at high impedance, each set of bus lines remains at its last level configuration.

The SN74ALVC16652 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16652 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)



PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated

SN74ALVC16652
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS266 – JANUARY 1993 – REVISED MARCH 1994

FUNCTION TABLE

INPUTS						DATA I/O†		OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified‡	Store A, hold B
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified‡	Input	Hold A, store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	H or L	X	H	X	Input	Output	Stored A data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

† The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.

PRODUCT PREVIEW



SN74ALVC16652
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS266 – JANUARY 1993 – REVISED MARCH 1994





Figure 1. Bus-Management Functions

PRODUCT PREVIEW

SN74ALVC16652
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS266 - JANUARY 1993 - REVISED MARCH 1994

logic symbol





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN74ALVC16652
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS266 – JANUARY 1993 – REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW

SN74ALVC16652
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS266 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

PRODUCT PREVIEW



SN74ALVC16652
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS266 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} †	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
V _{OL}		I _{OL} = 100 μA	3 V	2		V
		I _{OL} = 12 mA	MIN to MAX	0.2		
		I _{OL} = 24 mA	2.7 V	0.4		
I _I		V _I = V _{CC} or GND	3 V	0.55		μA
I _I (hold)	Data I/Os	V _I = 0.8 V	3 V	±5		μA
		V _I = 2 V		75		
I _{OZ} ‡		V _O = V _{CC} or GND	3 V	-75		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	±10		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		40		μA
C _i	Control inputs	V _I = V _{CC} or GND	3.6 V	750		μA
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW



SN74ALVC16721
3.3-V 20-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS267 – MARCH 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 20-bit flip-flop is designed specifically for low-voltage 3.3-V V_{CC} operation.

The SN74ALVC16721's twenty flip-flops are edge-triggered D-type flip-flops with qualified clock storage. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs, provided that the clock-enable ($\overline{\text{CLKEN}}$) input is low. If $\overline{\text{CLKEN}}$ is high, no data is stored.

A buffered output-enable ($\overline{\text{OE}}$) input can be used to place the ten outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.


The output-enable ($\overline{\text{OE}}$) input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16721 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16721 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated


SN74ALVC16721
3.3-V 20-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS267 – MARCH 1993 – REVISED MARCH 1994

FUNCTION TABLE
 (each flip-flop)

INPUTS				OUTPUT
OE	CLKEN	CLK	D	Q
L	H	X	H	Q ₀
L	L	↑	H	H
L	L	↑	L	L
L	L	L	X	Q ₀
H	X	X	X	Z

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.



SN74ALVC16721
3.3-V 20-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS267 – MARCH 1993 – REVISED MARCH 1994

recommended operating conditions

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	MIN	TYP	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V	
	I _{OH} = -12 mA	2.7 V	2.2			
		3 V	2.4			
I _{OH} = -24 mA	3 V	2				
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V	
	I _{OL} = 12 mA	2.7 V	0.4			
	I _{OL} = 24 mA	3 V	0.55			
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA	
I _I (hold)	V _I = 0.8 V	3 V	75		μA	
	V _I = 2 V		-75			
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA	
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA	
C _i	V _I = V _{CC} or GND	3.3 V	4		pF	
C _o	V _O = V _{CC} or GND	3.3 V	6		pF	

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW



SN74ALVC16721
3.3-V 20-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS267 – MARCH 1993 – REVISED MARCH 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} = 3.3 V ± 0.15 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low							ns
t _{su}	Setup time	Data before CLK↑	High or low	3				ns
		CLKEN before CLK↑	High or low	3				
t _h	Hold time	Data after CLK↑	High or low	0				ns
		CLKEN after CLK↑	High or low	0				

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.15 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{PLH}	CLK	Q		4		4.5			ns
t _{PHL}				4		4.5			
t _{PZH}	OE	Q		5		5.7		ns	
t _{PZL}				5		5.7			
t _{PHZ}	OE	Q		4.5		4.5		ns	
t _{PLZ}				4.5		4.5			

NOTE 4: Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW



SN74ALVC16820
3.3-V 10-BIT FLIP-FLOP
WITH DUAL OUTPUTS

SCAS268 – MARCH 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 10-bit flip-flop is designed specifically for low-voltage 3.3-V V_{CC} operation.

The flip-flops of the SN74ALVC16820 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16820 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16820 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)

$1\overline{OE}$	1	56	CLK
1Q1	2	55	D1
1Q2	3	54	NC
GND	4	53	GND
2Q1	5	52	D2
2Q2	6	51	NC
V_{CC}	7	50	V_{CC}
3Q1	8	49	D3
3Q2	9	48	NC
4Q1	10	47	D4
GND	11	46	GND
4Q2	12	45	NC
5Q1	13	44	D5
5Q2	14	43	NC
6Q1	15	42	D6
6Q2	16	41	NC
7Q1	17	40	D7
GND	18	39	GND
7Q2	19	38	NC
8Q1	20	37	D8
8Q2	21	36	NC
V_{CC}	22	35	V_{CC}
9Q1	23	34	D9
9Q2	24	33	NC
GND	25	32	GND
10Q1	26	31	D10
10Q2	27	30	NC
$2\overline{OE}$	28	29	NC

PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74ALVC16820
3.3-V 10-BIT FLIP-FLOP
WITH DUAL OUTPUTS


SCAS268 – MARCH 1993 – REVISED MARCH 1994

FUNCTION TABLE
 (each flip-flop)

INPUTS			OUTPUT Q _n †
\overline{OE}_n †	CLK	D	
L	↑	H	H
L	↑	L	L
L	L	X	Q ₀
H	X	X	Z

† n = 1, 2

logic diagram (positive logic)



PRODUCT PREVIEW

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	-0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	-50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.



SN74ALVC16820
3.3-V 10-BIT FLIP-FLOP
WITH DUAL OUTPUTS

SCAS268 – MARCH 1993 – REVISED MARCH 1994

recommended operating conditions

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	MIN	TYP	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V	
	I _{OH} = -12 mA	2.7 V	2.2			
		3 V	2.4			
	I _{OH} = -24 mA	3 V	2			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V	
	I _{OL} = 12 mA	2.7 V	0.4			
	I _{OL} = 24 mA	3 V	0.55			
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA	
I _I (hold)	V _I = 0.8 V	3 V	75		μA	
	V _I = 2 V		-75			
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA	
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA	
C _i	V _I = V _{CC} or GND	3.3 V	4		pF	
C _o	V _O = V _{CC} or GND	3.3 V	6		pF	

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW



SN74ALVC16820
3.3-V 10-BIT FLIP-FLOP
WITH DUAL OUTPUTS

SCAS268 – MARCH 1993 – REVISED MARCH 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} = 3.3 V ± 0.15 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low							ns
t _{su}	Setup time, data before CLK↑		High or low	0.8		1		ns
t _h	Hold time, data after CLK↑		High or low	2		2		ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.15 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{PLH}	CLK	Q		4		4.5			ns
t _{PHL}				4		4.5			
t _{PZH}	OE	Q		5		5.7			ns
t _{PZL}				5		5.7			
t _{PHZ}	OE	Q		4.5		4.5			ns
t _{PLZ}				4.5		4.5			

NOTE 4: Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW



SN74ALVC16821
3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS269 – MARCH 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 20-bit bus-interface flip-flop is designed specifically for low-voltage (3.3 V) V_{CC} operation.

The SN74ALVC16821 can be used as two 10-bit flip-flops or one 20-bit flip-flop. The twenty flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.


The output-enable (\overline{OE}) input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16821 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16821 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated


SN74ALVC16821
3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS269 – MARCH 1993 – REVISED MARCH 1994

FUNCTION TABLE
 (each 10-bit flip-flop)

INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVC16821
 3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP
 WITH 3-STATE OUTPUTS

SCAS269 - MARCH 1993 - REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW

SN74ALVC16821
3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS269 – MARCH 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		-12
		$V_{CC} = 3$ V		-24
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12
		$V_{CC} = 3$ V		24
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

PRODUCT PREVIEW



SN74ALVC16821
3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS269 – MARCH 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	MIN	TYP	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			
	I _{OH} = -24 mA	3 V	2.4			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2			V
	I _{OL} = 12 mA	2.7 V	0.4			
	I _{OL} = 24 mA	3 V	0.55			
I _I	V _I = V _{CC} or GND	3.6 V	±5			μA
I _I (hold)	V _I = 0.8 V	3 V	75			μA
	V _I = 2 V		-75			
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	40			μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750			μA
C _i	V _I = V _{CC} or GND	3.3 V	4			pF
C _o	V _O = V _{CC} or GND	3.3 V	6			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} = 3.3 V ± 0.15 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low							ns
t _{su}	Setup time, data before CLK↑	High or low		3				ns
t _h	Hold time, data after CLK↑	High or low		0				ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.15 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{PLH}	CLK	Q	4		4.5				ns
t _{PHL}			4		4.5				
t _{PZH}	OE	Q	5		5.7				ns
t _{PZL}			5		5.7				
t _{PHZ}	OE	Q	4.5		4.5				ns
t _{PLZ}			4.5		4.5				

NOTE 4: Load circuit and voltage waveforms are shown in Section 1.

SN74ALVC16823
18-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS270 – JANUARY 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit bus-interface flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC16823 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The SN74ALVC16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable ($\overline{\text{CLKEN}}$) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking $\overline{\text{CLKEN}}$ high disables the clock buffer, thus latching the outputs. Taking the clear ($\overline{\text{CLR}}$) input low causes the Q outputs to go low independently of the clock.


A buffered output-enable ($\overline{\text{OE}}$) input can be used to place the nine outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable ($\overline{\text{OE}}$) input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74ALVC16823 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16823 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated


SN74ALVC16823
18-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS270 - JANUARY 1993 - REVISED MARCH 1994

FUNCTION TABLE
 (each 9-bit flip-flop)

INPUTS					OUTPUT
OE	CLR	CLKEN	CLK	D	Q
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	L	L	X	Q ₀
L	H	H	X	X	Q ₀
H	X	X	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



PRODUCT PREVIEW



SN74ALVC16823
 18-BIT BUS-INTERFACE FLIP-FLOP
 WITH 3-STATE OUTPUTS

SCAS270 - JANUARY 1993 - REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW

SN74ALVC16823
18-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS270 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

PRODUCT PREVIEW



SN74ALVC16823
18-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS270 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
	I _{OH} = -24 mA	3 V	2.4		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	V _I = 0.8 V	3 V	75		μA
	V _I = 2 V		-75		
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW



SN74ALVC16825 18-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS271 – OCTOBER 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

The SN74ALVC16825 is an 18-bit buffer and line driver designed for 2.7-V to 3.6-V V_{CC} operation. It will improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as two 9-bit buffers or one 18-bit buffer. It provides true data.


The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all nine affected outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16825 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16825 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)



FUNCTION TABLE
(each 9-bit section)

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW


SN74ALVC16825

18-BIT BUFFER/DRIVER


WITH 3-STATE OUTPUTS

SCAS271 – OCTOBER 1993 – REVISED MARCH 1994

logic symbol



logic diagram (positive logic)



PRODUCT PREVIEW

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.



SN74ALVC16825
18-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS271 – OCTOBER 1993 – REVISED MARCH 1994

recommended operating conditions

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		
Δt/Δv	Input transition rise or fall rate	0	5	ns/V
T _A	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I	Control pins	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data pins	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ} [‡]		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _i		V _I = V _{CC} or GND	3.3 V			pF
C _o		V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW



SN74ALVC16827 20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS272 – JANUARY 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description


This 20-bit noninverting buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC16827 is composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable ($\overline{1OE1}$ and $\overline{1OE2}$ or $\overline{2OE1}$ and $\overline{2OE2}$) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

The SN74ALVC16827 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16827 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)



FUNCTION TABLE
(each 10-bit section)

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW



SN74ALVC16827
20-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS272 - JANUARY 1993 - REVISED MARCH 1994

logic symbol†



logic diagram (positive logic)



PRODUCT PREVIEW

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN74ALVC16827
20-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS272 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

PRODUCT PREVIEW



SN74ALVC16827
20-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS272 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	V _I = 0.8 V	3 V	75		μA
	V _I = 2 V		-75		
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW



SN74ALVC16828
20-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS273 – JANUARY 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description


This 20-bit inverting buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC16828 is composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable ($1\overline{OE}1$ and $1\overline{OE}2$ or $2\overline{OE}1$ and $2\overline{OE}2$) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

The SN74ALVC16828 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16828 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

FUNCTION TABLE
 (each 10-bit section)

INPUTS			OUTPUT
$\overline{OE}1$	$\overline{OE}2$	A	Y
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



Copyright © 1994, Texas Instruments Incorporated

SN74ALVC16828
20-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS
 SCAS273 - JANUARY 1993 - REVISED MARCH 1994

logic symbol†



logic diagram (positive logic)



PRODUCT PREVIEW

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN74ALVC16828
20-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS273 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

PRODUCT PREVIEW



SN74ALVC16828
20-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS273 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	MIN	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
		3 V	0.55		
	I _{OL} = 24 mA	3 V			
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	V _I = 0.8 V	3 V	75		μA
	V _I = 2 V		-75		
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74ALVC16841
20-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS274 – JANUARY 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

This 20-bit bus-interface D-type latch is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC16841 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, unidirectional bus drivers, and working registers.

The SN74ALVC16841 can be used as two 10-bit latches or one 20-bit latch. The twenty latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the D inputs. When LE is taken low, the Q outputs are latched at the levels that were set up at the D inputs.

A buffered output-enable ($1\overline{OE}$ or $2\overline{OE}$) input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

The output-enable (\overline{OE}) input does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74ALVC16841 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16841 is characterized for operation from -40°C to 85°C .

PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


SN74ALVC16841
20-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS274 - JANUARY 1993 - REVISED MARCH 1994


FUNCTION TABLE
 (each 10-bit latch)

INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol†



logic diagram (positive logic)



PRODUCT PREVIEW

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN74ALVC16841
20-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS274 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

PRODUCT PREVIEW



SN74ALVC16841
20-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS274 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
	I _{OH} = -24 mA	3 V	2.4		
V _{OL}	I _{OL} = 100 μA	MIN to MAX		0.2	V
	I _{OL} = 12 mA	2.7 V		0.4	
	I _{OL} = 24 mA	3 V		0.55	
I _I	V _I = V _{CC} or GND	3.6 V		±5	μA
I _I (hold)	V _I = 0.8 V	3 V		75	μA
	V _I = 2 V			-75	
I _{OZ}	V _O = V _{CC} or GND	3.6 V		±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V		40	μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND			750	μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW



SN74ALVC16843

18-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS275 – JANUARY 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit bus-interface D-type latch is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC16843 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, unidirectional bus drivers, and working registers.

The SN74ALVC16843 can be used as two 9-bit latches or one 18-bit latch. The eighteen latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs.

A buffered output-enable (\overline{OE}) input can be used to place the nine outputs in either a normal logic state (high or low levels) or a high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74ALVC16843 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16843 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)

$\overline{1CLR}$	1	56	1LE
$\overline{1OE}$	2	55	$\overline{1PRE}$
1Q1	3	54	1D1
GND	4	53	GND
1Q2	5	52	1D2
1Q3	6	51	1D3
V_{CC}	7	50	V_{CC}
1Q4	8	49	1D4
1Q5	9	48	1D5
1Q6	10	47	1D6
GND	11	46	GND
1Q7	12	45	1D7
1Q8	13	44	1D8
1Q9	14	43	1D9
2Q1	15	42	2D1
2Q2	16	41	2D2
2Q3	17	40	2D3
GND	18	39	GND
2Q4	19	38	2D4
2Q5	20	37	2D5
2Q6	21	36	2D6
V_{CC}	22	35	V_{CC}
2Q7	23	34	2D7
2Q8	24	33	2D8
GND	25	32	GND
2Q9	26	31	2D9
$\overline{2OE}$	27	30	$\overline{2PRE}$
$\overline{2CLR}$	28	29	2LE

PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.





Copyright © 1994, Texas Instruments Incorporated

SN74ALVC16843
18-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS275 - JANUARY 1993 - REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVC16843
18-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS275 – JANUARY 1993 – REVISED MARCH 1994

FUNCTION TABLE
(each 9-bit latch)

INPUTS					OUTPUT Q
PRE	CLR	OE	LE	D	
L	X	L	X	X	H
H	L	L	X	X	L
H	H	L	H	L	L
H	H	L	H	H	H
H	H	L	L	X	Q ₀
X	X	H	X	X	Z

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

PRODUCT PREVIEW



SN74ALVC16843
18-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS275 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} [†]	MIN	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		
		3 V	0.55		
	I _{OL} = 24 mA	3 V			
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	V _I = 0.8 V	3 V	75		μA
	V _I = 2 V		-75		
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _i	V _I = V _{CC} or GND	3.3 V			pF
C _o	V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW




SN74ALVC16952 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS277 – JANUARY 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

This 16-bit registered transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC16952 contains two sets of D-type flip-flops for temporary storage of data flowing in either direction. It can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (\overline{CEAB} or \overline{CEBA}) input is low. Taking the output-enable (\overline{OEAB} or \overline{OEBA}) input low accesses the data on either port.

The SN74ALVC16952 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16952 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE†

INPUTS				OUTPUT
CLKENAB	CLKAB	\overline{OEAB}	A	B
H	X	L	X	B_0^\ddagger
X	L	L	X	B_0^\ddagger
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar but uses $\overline{CLKENBA}$, \overline{CLKBA} , and \overline{OEBA} .

‡ Level of B before the indicated steady-state input conditions were established.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74ALVC16952
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS277 - JANUARY 1993 - REVISED MARCH 1994

logic symbol†





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN74ALVC16952
16-BIT REGISTERED TRANSCIEVER
WITH 3-STATE OUTPUTS

SCAS277 - JANUARY 1993 - REVISED MARCH 1994

logic diagram (positive logic)



PRODUCT PREVIEW

SN74ALVC16952
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS277 – JANUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		mA
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

PRODUCT PREVIEW



SN74ALVC16952
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS277 - JANUARY 1993 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} †	MIN	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2		V
		I _{OH} = -12 mA	2.7 V	2.2		
		I _{OH} = -24 mA	3 V	2.4		
		I _{OH} = -24 mA	3 V	2		
V _{OL}		I _{OL} = 100 μA	MIN to MAX	0.2		V
		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
I _I		V _I = V _{CC} or GND	3.6 V	±5		μA
I _I (hold)	Data I/Os	V _I = 0.8 V	3 V	75		μA
		V _I = 2 V		-75		
I _{OZ} ‡		V _O = V _{CC} or GND	3.6 V	±10		μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		750		μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW



General Information	1
LVT Octals	2
LVTZ Octals: Power-Up, 3-State	3
LVT Widebus™	4
LVT JTAG/IEEE 1149.1	5
GTL Transceivers and Backplane Drivers	6
LVC MSI and Octals	7
LVC Widebus™	8
ALVC Widebus™	9
LV MSI and Octals	10
CBT Bus Switches and 5-V/3-V Translators	11
Application Notes	12
Characterization Information	13
Mechanical Data	14

LV MSI AND OCTALS

Features

- 2- μ EPIC™ CMOS process
- Low standby current (20 μ A)
- -8-mA/8-mA drive current
- 2.7-V to 3.6-V V_{CC} range
- SOIC, EIAJ SSOP, and TSSOP packaging
- TI has established alternate sources

Benefits


- Medium price/performance designs
- Saves power, extends battery life
- 5-V HCMOS upgrades
- Fully characterized for unregulated battery operation
- Saves board space and weight; TSSOP compatible with PCMCIA standards
- Standardization that comes from a common product approach

SN74LV00 QUADRUPLE 2-INPUT POSITIVE-NAND GATE

SCLS182 – FEBRUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) 2- μ Process
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This quadruple 2-input positive-NAND gate is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LV00 performs the Boolean functions $Y = \overline{A} \cdot \overline{B}$ or $Y = \overline{A + B}$ in positive logic.


The SN74LV00 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV00 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

logic symbol†



logic diagram, each gate (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LV00

QUADRUPLE 2-INPUT POSITIVE-NAND GATE

SCLS182 – FEBRUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	2.7	3.3	3.6	V
V_{IH} High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2	V
V_{IL} Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	V
V_I Input voltage	0	V_{CC}		V
V_O Output voltage	0	V_{CC}		V
I_{OH} High-level output current			-6	mA
I_{OL} Low-level output current			6	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	0		100	ns/V
T_A Operating free-air temperature	-40		85	$^\circ\text{C}$

NOTE 4: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\ddagger	MIN	TYP	MAX	UNIT
V_{OH}	$I_{OH} = -100$ μA	MIN to MAX	$V_{CC} - 0.2$			V
	$I_{OH} = -6$ mA	3 V	2.4			
V_{OL}	$I_{OL} = 100$ μA	MIN to MAX			0.2	V
	$I_{OL} = 6$ mA	3 V			0.4	
I_I	$V_I = V_{CC}$ or GND	3.6 V			± 1	μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			20	μA
ΔI_{CC}	$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND				500	μA
C_i	$V_I = V_{CC}$ or GND	3.3 V			2.5	pF

[‡] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.



SN74LV00 QUADRUPLE 2-INPUT POSITIVE-NAND GATE

SCLS182 – FEBRUARY 1993 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 V \pm 0.3 V$			$V_{CC} = 2.7 V$		UNIT
			MIN	TYP	MAX	MIN	MAX	
t_{pd}	A	Y		9	18		23	ns

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, $V_{CC} = 3.3 V$, $T_A = 25^\circ C$


PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per gate	$C_L = 50$ pF, $f = 10$ MHz	23	pF

SN74LV02 QUADRUPLE 2-INPUT POSITIVE-NOR GATE

SCLS183 – FEBRUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200\text{ pF}$, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This quadruple 2-input positive-NOR gate is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LV02 performs the Boolean functions $Y = \overline{A + B}$ or $Y = \overline{A} \cdot \overline{B}$ in positive logic.


The SN74LV02 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV02 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

logic symbol†



logic diagram, each gate (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LV02 QUADRUPLE 2-INPUT POSITIVE-NOR GATE

SCLS183 – FEBRUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V			V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	V
V_I	Input voltage	0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		V
I_{OH}	High-level output current			-6	mA
I_{OL}	Low-level output current			6	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		100	ns/V
T_A	Operating free-air temperature	-40		85	$^\circ\text{C}$

NOTE 4: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\ddagger	MIN	TYP	MAX	UNIT
V_{OH}	$I_{OH} = -100$ μA	MIN to MAX	$V_{CC} - 0.2$			V
	$I_{OH} = -6$ mA	3 V	2.4			
V_{OL}	$I_{OL} = 100$ μA	MIN to MAX			0.2	V
	$I_{OL} = 6$ mA	3 V			0.4	
I_I	$V_I = V_{CC}$ or GND	3.6 V			± 1	μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			20	μA
ΔI_{CC}	$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND				500	μA
C_i	$V_I = V_{CC}$ or GND	3.3 V		2.5		pF

[‡] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.



SN74LV02 QUADRUPLE 2-INPUT POSITIVE-NOR GATE

SCLS183 – FEBRUARY 1993 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			$V_{CC} = 2.7 \text{ V}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
t_{pd}	A	Y		9	16		20	ns

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per gate	$C_L = 50 \text{ pF}$, $f = 10 \text{ MHz}$	16	pF

SN74LV04 HEX INVERTER

SCLS184 – FEBRUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

**D, DB, OR PW PACKAGE
(TOP VIEW)**



description

This hex inverter is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LV04 contains six independent inverters. The device performs the Boolean function $Y = \bar{A}$.


The SN74LV04 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV04 is characterized for operation from -40°C to 85°C .

**FUNCTION TABLE
(each Inverter)**

INPUT A	OUTPUT Y
H	L
L	H

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram, each inverter (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LV04 HEX INVERTER

SCLS184 – FEBRUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2	V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	V
V_I	Input voltage	0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		V
I_{OH}	High-level output current			-6	mA
I_{OL}	Low-level output current			6	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		100	ns/V
T_A	Operating free-air temperature	-40		85	$^\circ\text{C}$

NOTE 4: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\ddagger	$T_A = -40^\circ\text{C}$ to 85°C			UNIT
			MIN	TYP	MAX	
V_{OH}	$I_{OH} = -100 \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$			V
	$I_{OH} = -6 \text{ mA}$	3 V	2.4			
V_{OL}	$I_{OL} = 100 \mu\text{A}$	MIN to MAX	0.2			V
	$I_{OL} = 6 \text{ mA}$	3 V	0.4			
I_I	$V_I = V_{CC}$ or GND	3.6 V	± 1			μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	20			μA
ΔI_{CC}	$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND		500			μA
C_i	$V_I = V_{CC}$ or GND	3.3 V	2.5			pF

‡ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.



SN74LV04 HEX INVERTER

SCLS184 – FEBRUARY 1993 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 V \pm 0.3 V$			$V_{CC} = 2.7 V$		UNIT
			MIN	TYP	MAX	MIN	MAX	
t_{pd}	A	Y		7	15		19	ns

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, $V_{CC} = 3.3 V$, $T_A = 25^\circ C$


PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per inverter	$C_L = 50$ pF, $f = 10$ MHz	18	pF

SN74LVU04 HEX INVERTER

SCLS185 – FEBRUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

**D, DB, OR PW PACKAGE
(TOP VIEW)**



description

This hex inverter is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVU04 contains six independent inverters with unbuffered outputs. The device performs the Boolean function $Y = \bar{A}$.


The SN74LVU04 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LVU04 is characterized for operation from -40°C to 85°C .

**FUNCTION TABLE
(each inverter)**

INPUT A	OUTPUT Y
H	L
L	H

logic symbol†



logic diagram, each inverter (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LVU04 HEX INVERTER

SCLS185 – FEBRUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2.4	V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.5	V
V_I	Input voltage	0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		V
I_{OH}	High-level output current			-6	mA
I_{OL}	Low-level output current			6	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		100	ns/V
T_A	Operating free-air temperature	-40		85	$^\circ\text{C}$

NOTE 4: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\ddagger	$T_A = -40^\circ\text{C}$ to 85°C			UNIT
			MIN	TYP	MAX	
V_{OH}	$V_I = V_{IL}$, $I_{OH} = -100 \mu\text{A}$	MIN to MAX	$V_{CC} - 0.5$			V
	$V_I = \text{GND}$, $I_{OH} = -6 \text{ mA}$	3 V	2.4			
V_{OL}	$V_I = V_{IH}$, $I_{OL} = 100 \mu\text{A}$	MIN to MAX	0.5			V
	$V_I = V_{CC}$, $I_{OL} = 6 \text{ mA}$	3 V	0.4			
I_I	$V_I = V_{CC}$ or GND	3.6 V	± 1			μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	20			μA
ΔI_{CC}	$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND		500			μA
C_i	$V_I = V_{CC}$ or GND	3.3 V	7			pF

‡ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.



SN74LVU04 HEX INVERTER

SCLS185 – FEBRUARY 1993 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$
(unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			$V_{CC} = 2.7 \text{ V}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
t_{pd}	A	Y		6	14		18	ns

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per inverter	$C_L = 50 \text{ pF}$, $f = 10 \text{ MHz}$	7	pF

SN74LV08 QUADRUPLE 2-INPUT POSITIVE-AND GATE

SCLS186 – FEBRUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This quadruple 2-input positive-AND gate is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LV08 performs the Boolean functions $Y = A \cdot B$ or $Y = \overline{A + B}$ in positive logic.


The SN74LV08 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV08 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L

logic symbol†



logic diagram, each gate (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LV08 QUADRUPLE 2-INPUT POSITIVE-AND GATE

SCLS186 – FEBRUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.25 W
DB or DW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2	V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	V
V_I	Input voltage	0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		V
I_{OH}	High-level output current			-6	mA
I_{OL}	Low-level output current			6	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		100	ns/V
T_A	Operating free-air temperature	-40		85	$^\circ\text{C}$

NOTE 4: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\ddagger	MIN	TYP	MAX	UNIT
V_{OH}	$I_{OH} = -100 \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$			V
	$I_{OH} = -6 \text{ mA}$	3 V	2.4			
V_{OL}	$I_{OL} = 100 \mu\text{A}$	MIN to MAX			0.2	V
	$I_{OL} = 6 \text{ mA}$	3 V			0.4	
I_I	$V_I = V_{CC}$ or GND	3.6 V			± 1	μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			20	μA
ΔI_{CC}	$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND				500	μA
C_i	$V_I = V_{CC}$ or GND	3.3 V		2.5		pF

‡ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.



SN74LV08 QUADRUPLE 2-INPUT POSITIVE-AND GATE

SCLS186 – FEBRUARY 1993 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 V \pm 0.3 V$			$V_{CC} = 2.7 V$		UNIT
			MIN	TYP	MAX	MIN	MAX	
t_{pd}	A	Y		10	18		23	ns

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, $V_{CC} = 3.3 V$, $T_A = 25^\circ C$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per gate	$C_L = 50$ pF, $f = 10$ MHz	24	pF

SN74LV14 HEX SCHMITT-TRIGGER INVERTER

SCLS187 – FEBRUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2- μ Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This hex Schmitt-trigger inverter is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LV14 contains six independent inverters. The device performs the Boolean function $Y = \bar{A}$.


The SN74LV14 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV14 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

logic symbol†



logic diagram, each inverter (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LV14

HEX SCHMITT-TRIGGER INVERTER

SCLS187 – FEBRUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2.4	V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.4	V
V_I	Input voltage	0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		V
I_{OH}	High-level output current			-6	mA
I_{OL}	Low-level output current			6	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		100	ns/V
T_A	Operating free-air temperature	-40		85	$^\circ\text{C}$

NOTE 4: Unused or floating inputs must be held high or low.



SN74LV14 HEX SCHMITT-TRIGGER INVERTER

SCLS187 – FEBRUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	MIN	TYP	MAX	UNIT
V _{T+}	Positive-going threshold	2.7 V	1		2	V
		3 V	1.2		2.2	
		3.6 V	1.5		2.4	
V _{T-}	Negative-going threshold	2.7 V	0.4		1.4	V
		3 V	0.6		1.5	
		3.6 V	0.8		1.8	
ΔV _T	Hysteresis (V _{T+} – V _{T-})	2.7 V	0.3		1.1	V
		3 V	0.4		1.2	
		3.6 V	0.4		1.2	
V _{OH}	I _{OH} = –100 μA	MIN to MAX	V _{CC} –0.2			V
	I _{OH} = –6 mA	3 V	2.4			
V _{OL}	I _{OL} = 100 μA	MIN to MAX			0.2	V
	I _{OL} = 6 mA	3 V			0.4	
I _I	V _I = V _{CC} or GND	3.6 V			±1	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			20	μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND				500	μA
C _i	V _I = V _{CC} or GND	3.3 V		2.5		pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{pd}	A	Y		13	30		36	ns

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C


PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance per inverter	C _L = 50 pF, f = 10 MHz	22	pF

SN74LV32 QUADRUPLE 2-INPUT POSITIVE-OR GATE

SCLS188 – FEBRUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This quadruple 2-input positive-OR gate is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LV32 performs the Boolean functions $Y = A + B$ or $Y = \overline{A} \cdot \overline{B}$ in positive logic.


The SN74LV32 is packaged in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV32 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	X	H
X	H	H
L	L	L

logic symbol†



logic diagram, each gate (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LV32 QUADRUPLE 2-INPUT POSITIVE-OR GATE

SCLS188 – FEBRUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V			V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	V
V_I	Input voltage	0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		V
I_{OH}	High-level output current			-6	mA
I_{OL}	Low-level output current			6	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		100	ns/V
T_A	Operating free-air temperature	-40		85	$^\circ\text{C}$

NOTE 4: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\ddagger	MIN	TYP	MAX	UNIT
V_{OH}	$I_{OH} = -100 \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$			V
	$I_{OH} = -6 \text{ mA}$	3 V	2.4			
V_{OL}	$I_{OL} = 100 \mu\text{A}$	MIN to MAX			0.2	V
	$I_{OL} = 6 \text{ mA}$	3 V			0.4	
I_I	$V_I = V_{CC}$ or GND	3.6 V			± 1	μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			20	μA
ΔI_{CC}	$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND				500	μA
C_i	$V_I = V_{CC}$ or GND	3.3 V		2.5		pF

‡ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.



SN74LV32 QUADRUPLE 2-INPUT POSITIVE-OR GATE

SCLS188 – FEBRUARY 1993 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 V \pm 0.3 V$			$V_{CC} = 2.7 V$		UNIT
			MIN	TYP	MAX	MIN	MAX	
t_{pd}	A	Y		8	17		22	ns

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, $V_{CC} = 3.3 V$, $T_A = 25^\circ C$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per gate	$C_L = 50$ pF, $f = 10$ MHz	23	pF


SN74LV74

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCLS189 – FEBRUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This dual positive-edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

A low level at the preset ($\overline{\text{PRE}}$) or clear ($\overline{\text{CLR}}$) inputs sets or resets the outputs regardless of the levels of the other inputs. When $\overline{\text{PRE}}$ and $\overline{\text{CLR}}$ are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.

The SN74LV74 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV74 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS				OUTPUTS	
$\overline{\text{PRE}}$	$\overline{\text{CLR}}$	CLK	D	Q	$\overline{\text{Q}}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H [†]	H [†]
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q ₀	$\overline{\text{Q}}_0$

[†] This configuration is nonstable; that is, it will not persist when $\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ returns to its inactive (high) level.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LV74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP


SCLS189 – FEBRUARY 1993 – REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram, each flip-flop (positive logic)



SN74LV74

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCLS189 – FEBRUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2	V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	V
V_I	Input voltage	0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		V
I_{OH}	High-level output current			-6	mA
I_{OL}	Low-level output current			6	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		100	ns/V
T_A	Operating free-air temperature	-40		85	$^\circ\text{C}$

NOTE 4: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\ddagger	MIN	TYP	MAX	UNIT
V_{OH}	$I_{OH} = -100$ μA	MIN to MAX	$V_{CC} - 0.2$			V
	$I_{OH} = -6$ mA	3 V	2.4			
V_{OL}	$I_{OL} = 100$ μA	MIN to MAX			0.2	V
	$I_{OL} = 6$ mA	3 V			0.4	
I_I	$V_I = V_{CC}$ or GND	3.6 V			± 1	μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			20	μA
ΔI_{CC}	$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND				500	μA
C_i	$V_I = V_{CC}$ or GND	3.3 V		2.5		pF

‡ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.



SN74LV74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCLS189 – FEBRUARY 1993 – REVISED MARCH 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		$V_{CC} = 3.3 V \pm 0.3 V$		$V_{CC} = 2.7 V$		UNIT
		MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	24	0	19	MHz
t_w	Pulse duration	\overline{PRE} or \overline{CLR} low	20		25	ns
		CLK high or low	20		25	
t_{su}	Setup time before CLK \uparrow	Data	13		16	ns
		\overline{PRE} or \overline{CLR} inactive	8		10	
t_h	Hold time, data after CLK \uparrow	3		3		ns

switching characteristics over recommended operating free-air temperature range, $C_L = 50 pF$ (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 V \pm 0.3 V$			$V_{CC} = 2.7 V$		UNIT
			MIN	TYP	MAX	MIN	MAX	
f_{max}			24	100		19		MHz
t_{pd}	\overline{PRE} or \overline{CLR}	Q or \overline{Q}		16	34		43	ns
	CLK			15	28		35	

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, $V_{CC} = 3.3 V$, $T_A = 25^\circ C$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per flip-flop $C_L = 50 pF$, $f = 10 MHz$	32	pF




SN74LV138

3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

SCLS190 – FEBRUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce)**
 $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
 $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200\text{ pF}$, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This 3-line to 8-line decoder/demultiplexer is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LV138 is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select inputs and the three enable inputs select one of eight input lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The SN74LV138 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV138 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

ENABLE INPUTS			SELECT INPUTS			OUTPUTS							
G1	$\overline{G2A}$	$\overline{G2B}$	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	L	H	H	H	H	L	H	H	H	H	H
H	L	L	H	L	H	H	H	H	H	L	H	H	H
H	L	L	H	H	L	H	H	H	H	H	L	H	H
H	L	L	H	H	H	H	H	H	H	H	H	L	H

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1994, Texas Instruments Incorporated

SN74LV138

3-LINE TO 8-LINE DECODER/DEMULTIPLEXER


SCLS190 – FEBRUARY 1993 – REVISED MARCH 1994

logic symbols (alternatives)†



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN74LV138 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

SCLS190 – FEBRUARY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.3 W
DB package	0.55 W
PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2	V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	V
V_I	Input voltage	0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		V
I_{OH}	High-level output current			-6	mA
I_{OL}	Low-level output current			6	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		100	ns/V
T_A	Operating free-air temperature	-40		85	°C

NOTE 4: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\ddagger	MIN	TYP	MAX	UNIT
V_{OH}	$I_{OH} = -100 \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$			V
	$I_{OH} = -6$ mA	3 V	2.4			
V_{OL}	$I_{OL} = 100 \mu\text{A}$	MIN to MAX			0.2	V
	$I_{OL} = 6$ mA	3 V			0.4	
I_I	$V_I = V_{CC}$ or GND	3.6 V			± 1	μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			20	μA
ΔI_{CC}	$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND				500	μA
C_i	$V_I = V_{CC}$ or GND	3.3 V		2.5		pF

‡ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.



SN74LV138

3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

SCLS190 – FEBRUARY 1993 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 V \pm 0.3 V$			$V_{CC} = 2.7 V$		UNIT
			MIN	TYP	MAX	MIN	MAX	
t_{pd}	A, B or C	Y		14	29		36	ns
	Enable		16	33		41		

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, $V_{CC} = 3.3 V$, $T_A = 25^\circ C$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per channel	$C_L = 50$ pF, $f = 10$ MHz	47	pF




SN74LV164

8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER

SCLS191 – FEBRUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce)**
 $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
 $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200\text{ pF}$, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

**D, DB, OR PW PACKAGE
(TOP VIEW)**



description

This 8-bit parallel-out serial shift register is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LV164 features AND-gated serial (A and B) inputs and an asynchronous clear ($\overline{\text{CLR}}$) input. The gated serial inputs permit complete control over incoming data as a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of the clock (CLK) input.

The SN74LV164 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV164 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS				OUTPUTS		
$\overline{\text{CLR}}$	CLK	A	B	Q_A	$Q_B \dots Q_H$	
L	X	X	X	L	L	L
H	L	X	X	Q_{A0}	Q_{B0}	Q_{H0}
H	\uparrow	H	H	H	Q_{An}	Q_{Gn}
H	\uparrow	L	X	L	Q_{An}	Q_{Gn}
H	\uparrow	X	L	L	Q_{An}	Q_{Gn}

Q_{A0} , Q_{B0} , Q_{H0} = the level of Q_A , Q_B , or Q_H , respectively, before the indicated steady-state inputs conditions were established.

Q_{An} , Q_{Gn} = the level of Q_A or Q_G before the most recent \uparrow transition of the clock; indicates a 1-bit shift.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1994, Texas Instruments Incorporated

SN74LV164

8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER


SCLS191 – FEBRUARY 1993 – REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


logic diagram (positive logic)



SN74LV164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER

SCLS191 – FEBRUARY 1993 – REVISED MARCH 1994

typical clear, shift, and clear sequences



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

SN74LV164

8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER

SCLS191 – FEBRUARY 1993 – REVISED MARCH 1994

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2	V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
V _I	Input voltage	0	V _{CC}		V
V _O	Output voltage	0	V _{CC}		V
I _{OH}	High-level output current			-6	mA
I _{OL}	Low-level output current			6	mA
Δt/Δv	Input transition rise or fall rate	0		100	ns/V
T _A	Operating free-air temperature	-40		85	°C

NOTE 4: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	MIN	TYP	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			V
	I _{OH} = -6 mA	3 V	2.4			
V _{OL}	I _{OL} = 100 μA	MIN to MAX			0.2	V
	I _{OL} = 6 mA	3 V			0.4	
I _I	V _I = V _{CC} or GND	3.6 V			±1	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			20	μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND				500	μA
C _i	V _I = V _{CC} or GND	3.3 V	2.5			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	24	0	19	MHz
t _w	Pulse duration	CLR low	20	25		ns
		CLK high or low	20	25		
t _{su}	Setup time before CLK↑	Data	13	16		ns
		CLR inactive	11	14		
t _h	Hold time, data after CLK↑	5	5		ns	



SN74LV164

8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER

SCLS191 – FEBRUARY 1993 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 V \pm 0.3 V$			$V_{CC} = 2.7 V$		UNIT
			MIN	TYP	MAX	MIN	MAX	
f_{max}			24	75		19		MHz
t_{pd}	CLK	Q		16	29		36	ns
t_{PHL}	\overline{CLR}	Q		16	29		36	ns

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, $V_{CC} = 3.3 V$, $T_A = 25^\circ C$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	$C_L = 50$ pF, $f = 10$ MHz	74	pF

SN74LV174 HEX D-TYPE FLIP-FLOP WITH CLEAR

SCLS192 – FEBRUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200\text{ pF}$, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This hex D-type flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LV174 is a monolithic positive-edge-triggered flip-flop with a direct clear ($\overline{\text{CLR}}$) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of the clock pulse. When the clock input is at either the high or low level, the D-input signal has no effect at the output.

The SN74LV174 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV174 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS			OUTPUT
CLR	CLK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q_0

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LV174 HEX D-TYPE FLIP-FLOP WITH CLEAR


SCLS192 - FEBRUARY 1993 - REVISED MARCH 1994

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3):	
D package	1.3 W
DB package	0.55 W
PW package	0.5 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

SN74LV174 HEX D-TYPE FLIP-FLOP WITH CLEAR

SCLS192 – FEBRUARY 1993 – REVISED MARCH 1994

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		2	V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
V_I	Input voltage	0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		V
I_{OH}	High-level output current			-6	mA
I_{OL}	Low-level output current			6	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		100	ns/V
T_A	Operating free-air temperature	-40		85	°C

NOTE 4: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\dagger	MIN	TYP	MAX	UNIT
V_{OH}	$I_{OH} = -100 \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$			V
	$I_{OH} = -6 \text{ mA}$	3 V	2.4			
V_{OL}	$I_{OL} = 100 \mu\text{A}$	MIN to MAX			0.2	V
	$I_{OL} = 6 \text{ mA}$	3 V			0.4	
I_I	$V_I = V_{CC}$ or GND	3.6 V			± 1	μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			20	μA
ΔI_{CC}	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$, Other inputs at V_{CC} or GND One input at $V_{CC} - 0.6 \text{ V}$,				500	μA
C_i	$V_I = V_{CC}$ or GND	3.3 V		2.5		pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		UNIT
		MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	24	0	19	MHz
t_w	Pulse duration	$\overline{\text{CLR}}$ low	20	25		ns
		CLK high or low	20	25		
t_{su}	Setup time before CLK \uparrow	Data	13	16		ns
		$\overline{\text{CLR}}$ inactive	5	5		
t_h	Hold time, data after CLK \uparrow	5		5		ns

SN74LV174
HEX D-TYPE FLIP-FLOP
WITH CLEAR

SCLS192 – FEBRUARY 1993 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 V \pm 0.3 V$			$V_{CC} = 2.7 V$		UNIT
			MIN	TYP	MAX	MIN	MAX	
f_{max}			24	80		19		MHz
t_{pd}	CLR	Q		12	26		33	ns
	CLK			13	33		41	

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, $V_{CC} = 3.3 V$, $T_A = 25^\circ C$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per flip-flop	$C_L = 50$ pF, $f = 10$ MHz	24	pF




SN74LV240 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCLS193 – FEBRUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) 2- μ Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LV240 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The SN74LV240 is organized as two 4-bit buffers/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

The SN74LV240 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV240 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	L
L	L	H
H	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LV240 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS


SCLS193 – FEBRUARY 1993 – REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND	± 70 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

SN74LV240
OCTAL BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCLS193 – FEBRUARY 1993 – REVISED MARCH 1994

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2	V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
V _I	Input voltage	0	V _{CC}		V
V _O	Output voltage	0	V _{CC}		V
I _{OH}	High-level output current			-8	mA
I _{OL}	Low-level output current			8	mA
Δt/Δv	Input transition rise or fall rate	0		100	ns/V
T _A	Operating free-air temperature	-40		85	°C

NOTE 4: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	MIN	TYP	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2			V
	I _{OH} = -8 mA	3 V	2.4			
V _{OL}	I _{OL} = 100 μA	MIN to MAX			0.2	V
	I _{OL} = 8 mA	3 V			0.4	
I _I	V _I = V _{CC} or GND	3.6 V			±1	μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V			±5	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			20	μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND				500	μA
C _i	V _I = V _{CC} or GND	3.3 V		3		pF
C _o	V _O = V _{CC} or GND	3.3 V		8		pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{pd}	A	Y		10	21		26	ns
t _{en}	OE	Y		15	28		35	ns
t _{dis}	OE	Y		17	27		33	ns

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C


PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per buffer/driver	C _L = 50 pF, f = 10 MHz	45	pF
			Outputs enabled	
	Outputs disabled		2.5	

SN74LV244 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCLS194 – FEBRUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) 2- μ Process
- **Typical V_{OLP} (Output Ground Bounce)** < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)** > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal buffer/line driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LV244 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The SN74LV244 is organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

The SN74LV244 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV244 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

SN74LV244

OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS


SCLS194 – FEBRUARY 1993 – REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND	± 70 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

SN74LV244
OCTAL BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCLS194 – FEBRUARY 1993 – REVISED MARCH 1994

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$		2	V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$		0.8	V
V_I	Input voltage	0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		V
I_{OH}	High-level output current			-8	mA
I_{OL}	Low-level output current			8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		100	ns/V
T_A	Operating free-air temperature	-40		85	°C

NOTE 4: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\dagger	$T_A = -40^\circ\text{C to }85^\circ\text{C}$			UNIT
			MIN	TYP	MAX	
V_{OH}	$I_{OH} = -100\ \mu\text{A}$	MIN to MAX	$V_{CC}-0.2$			V
	$I_{OH} = -8\ \text{mA}$	3 V	2.4			
V_{OL}	$I_{OL} = 100\ \mu\text{A}$	MIN to MAX	0.2			V
	$I_{OL} = 8\ \text{mA}$	3 V	0.4			
I_I	$V_I = V_{CC}$ or GND	3.6 V	± 1			μA
I_{OZ}	$V_O = V_{CC}$ or GND	3.6 V	± 5			μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	20			μA
ΔI_{CC}	$V_{CC} = 3\text{ V to }3.6\text{ V}$, Other inputs at V_{CC} or GND	One input at $V_{CC} - 0.6\text{ V}$,	500			μA
C_i	$V_I = V_{CC}$ or GND	3.3 V	3			pF
C_o	$V_O = V_{CC}$ or GND	3.3 V	8			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

switching characteristics over recommended operating free-air temperature range, $C_L = 50\ \text{pF}$ (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			$V_{CC} = 2.7\text{ V}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
t_{pd}	A	Y	10	19		24	ns	
t_{en}	\overline{OE}	Y	14	26		33	ns	
t_{dis}	\overline{OE}	Y	15	26		32	ns	

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		TYP	UNIT
C_{pd}	Power dissipation capacitance per buffer/driver	Outputs enabled	$C_L = 50\ \text{pF}$, $f = 10\ \text{MHz}$	40	pF
		Outputs disabled		4	




SN74LV245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCLS075B – JANUARY 1991 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) 2- μ Process
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LV245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

The SN74LV245 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV245 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


SN74LV245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCLS075B – JANUARY 1991 – REVISED MARCH 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND	± 70 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.55 W
..... DW package	1.6 W
..... PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

SN74LV245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCLS075B - JANUARY 1991 - REVISED MARCH 1994

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2	V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
V _I	Input voltage	0	V _{CC}		V
V _O	Output voltage	0	V _{CC}		V
I _{OH}	High-level output current			-8	mA
I _{OL}	Low-level output current			8	mA
Δt/Δv	Input transition rise or fall rate	0		50	ns/V
T _A	Operating free-air temperature	-40		85	°C

NOTE 4: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} †	MIN	TYP	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			V
		I _{OH} = -8 mA	3 V	2.4			
V _{OL}		I _{OL} = 100 μA	MIN to MAX			0.2	V
		I _{OL} = 8 mA	3 V			0.4	
I _I		V _I = V _{CC} or GND	3.6 V			±1	μA
I _{OZ} ‡		V _O = V _{CC} or GND	3.6 V			±5	μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V			20	μA
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND				500	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V		2.5		pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V		7		pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{pd}	A or B	B or A	8	16			20	ns
t _{en}	OE	A or B		13	23		29	ns
t _{dis}	OE	A or B		14	25		31	ns

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per transceiver	Outputs enabled	36	pF
		Outputs disabled	4	




SN74LV273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

SCLS195 – FEBRUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200\text{ pF}$, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

**DB, DW, OR PW PACKAGE
(TOP VIEW)**



description

This octal D-type flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LV273 is a positive-edge-triggered flip-flop with a direct clear input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN74LV273 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV273 is characterized for operation from -40°C to 85°C .

**FUNCTION TABLE
(each flip-flop)**

INPUTS			OUTPUT
CLR	CLK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q_0

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74LV273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR


SCLS195 – FEBRUARY 1993 – REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LV273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

SCLS195 – FEBRUARY 1993 – REVISED MARCH 1994

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2	V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
V _I	Input voltage	0	V _{CC}		V
V _O	Output voltage	0	V _{CC}		V
I _{OH}	High-level output current			-6	mA
I _{OL}	Low-level output current			6	mA
Δt/Δv	Input transition rise or fall rate	0	100		ns/V
T _A	Operating free-air temperature	-40		85	°C

NOTE 4: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	MIN	TYP	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			V
	I _{OH} = -6 mA	3 V	2.4			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2			V
	I _{OL} = 6 mA	3 V	0.4			
I _I	V _I = V _{CC} or GND	3.6 V	±1			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20			μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500			μA
C _i	V _I = V _{CC} or GND	3.3 V	2.5			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	24	0	19	MHz
t _w	Pulse duration	CLR low	20	25		ns
		CLK high or low	20	25		
t _{su}	Setup time before CLK↑	Data	16	20		ns
		CLR inactive	5	5		
t _h	Hold time, data after CLK↑	5		5		ns



SN74LV273
OCTAL D-TYPE FLIP-FLOP
WITH CLEAR

SCLS195 – FEBRUARY 1993 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 V \pm 0.3 V$			$V_{CC} = 2.7 V$		UNIT
			MIN	TYP	MAX	MIN	MAX	
f_{max}				90		19		MHz
t_{pd}	CLK	Q		12	25		31	ns
t_{PHL}	\overline{CLR}	Q		13	26		33	ns

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, $V_{CC} = 3.3 V$, $T_A = 25^\circ C$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per flip-flop	$C_L = 50$ pF, $f = 10$ MHz	32	pF




SN74LV373

OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCLS196 – FEBRUARY 1993 – REVISED MARCH 1994

- **EPIC™** (Enhanced-Performance Implanted CMOS) 2- μ Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal transparent D-type latch is designed for 2.7-V to 3.6-V V_{CC} operation.

While the latch-enable (LE) input is high, the Q outputs will follow the data (D) inputs. When the latch enable is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LV373 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV373 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each latch)

INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

SN74LV373


OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCLS196 – FEBRUARY 1993 – REVISED MARCH 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND	± 70 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2	V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	V
V_I	Input voltage	0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		V
I_{OH}	High-level output current			-8	mA
I_{OL}	Low-level output current			8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	100		ns/V
T_A	Operating free-air temperature	-40		85	$^\circ\text{C}$

NOTE 4: Unused or floating inputs must be held high or low.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LV373
OCTAL TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCLS196 – FEBRUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	MIN	TYP	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			V
	I _{OH} = -6 mA	3 V	2.4			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2			V
	I _{OL} = 6 mA	3 V	0.4			
I _I	V _I = V _{CC} or GND	3.6 V	±1			μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±5			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20			μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500			μA
C _i	V _I = V _{CC} or GND	3.3 V	2.5			pF
C _o	V _O = V _{CC} or GND	3.3 V	7			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
t _w	Pulse duration, LE high	20		25		ns
t _{su}	Setup time, data before LE↓	10		13		ns
t _h	Hold time, data after LE↓	10		10		ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{pd}	D	Q	11	25		31	ns	
	LE		15	29		36		
t _{en}	OE	Q	15	29		36	ns	
t _{dis}	OE	Q	15	29		36	ns	

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER		TEST CONDITIONS		TYP	UNIT
C _{pd}	Power dissipation capacitance per latch	Outputs enabled	C _L = 50 pF, f = 10 MHz	47	pF
		Outputs disabled		29	


SN74LV374

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCLS197 – FEBRUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LV374 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. The output-enable (\overline{OE}) input does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LV374 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV374 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

SN74LV374


OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCLS197 – FEBRUARY 1993 – REVISED MARCH 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND	± 70 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

SN74LV374

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCLS197 – FEBRUARY 1993 – REVISED MARCH 1994

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$		2	V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$		0.8	V
V_I	Input voltage	0		V_{CC}	V
V_O	Output voltage	0		V_{CC}	V
I_{OH}	High-level output current			-8	mA
I_{OL}	Low-level output current			8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		100	ns/V
T_A	Operating free-air temperature	-40		85	°C

NOTE 4: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\dagger	MIN	TYP	MAX	UNIT
V_{OH}	$I_{OH} = -100\ \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$			V
	$I_{OH} = -6\ \text{mA}$	3 V	2.4			
V_{OL}	$I_{OL} = 100\ \mu\text{A}$	MIN to MAX			0.2	V
	$I_{OL} = 6\ \text{mA}$	3 V			0.4	
I_I	$V_I = V_{CC}$ or GND	3.6 V			± 1	μA
I_{OZ}	$V_O = V_{CC}$ or GND	3.6 V			± 5	μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			20	μA
ΔI_{CC}	$V_{CC} = 3\text{ V to }3.6\text{ V}$, Other inputs at V_{CC} or GND One input at $V_{CC} - 0.6\text{ V}$,				500	μA
C_i	$V_I = V_{CC}$ or GND	3.3 V		2.5		pF
C_o	$V_O = V_{CC}$ or GND	3.3 V		7		pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		UNIT
		MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	24	0	19	MHz
t_w	Pulse duration	CLK high or low		25		ns
t_{su}	Setup time before CLK \uparrow	High or low		16		ns
t_h	Hold time, data after CLK \uparrow	5		5		ns

SN74LV374
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCLS197 – FEBRUARY 1993 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			$V_{CC} = 2.7 \text{ V}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
f_{max}			24	75		19		MHz
t_{pd}	CLK	Q		14	30		38	ns
t_{en}	\overline{OE}	Q		15	29		36	ns
t_{dis}	\overline{OE}	Q		15	29		36	ns

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		TYP	UNIT
C_{pd}	Power dissipation capacitance per flip-flop	Outputs enabled	$C_L = 50 \text{ pF}$, $f = 10 \text{ MHz}$	52	pF
		Outputs disabled		34	


SN74LV573

OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCLS198 – FEBRUARY 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal transparent D-type latch is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LV573 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When the latch enable is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LV573 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV573 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each latch)

INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

SN74LV573


OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCLS198 – FEBRUARY 1993 – REVISED MARCH 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND	± 70 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2	V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	V
V_I	Input voltage	0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		V
I_{OH}	High-level output current			-8	mA
I_{OL}	Low-level output current			8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		100	ns/V
T_A	Operating free-air temperature	-40		85	$^\circ\text{C}$

NOTE 4: Unused or floating inputs must be held high or low.



SN74LV573
OCTAL TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCLS198 – FEBRUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	MIN	TYP	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			V
	I _{OH} = -6 mA	3 V	2.4			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2			V
	I _{OL} = 6 mA	3 V	0.4			
I _I	V _I = V _{CC} or GND	3.6 V	±1			μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±5			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20			μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		500			μA
C _i	V _I = V _{CC} or GND	3.3 V	2.5			pF
C _o	V _O = V _{CC} or GND	3.3 V	7			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _w	Pulse duration	LE high	20		25		ns
t _{su}	Setup time before LE↓	Data	10		13		ns
t _h	Hold time, data after LE↓		8		8		ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{pd}	D	Q	11 29			36		ns
	LE		15 30			38		
t _{en}	\overline{OE}	Q	13 26			33		ns
t _{dis}	\overline{OE}	Q	15 32			39		ns

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per latch	Outputs enabled	30	pF
		Outputs disabled	14	




SN74LV574

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCLS199 – MARCH 1993 – REVISED MARCH 1994

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2- μ Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LV574 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LV574 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV574 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	\uparrow	H	H
L	\uparrow	L	L
L	L	X	Q_0
H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

SN74LV574


OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCLS199 – MARCH 1993 – REVISED MARCH 1994

logic symbol



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND	± 70 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	2.7	3.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2	V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	V
V_I	Input voltage	0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		V
I_{OH}	High-level output current			-8	mA
I_{OL}	Low-level output current			8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	100		ns/V
T_A	Operating free-air temperature	-40		85	$^\circ\text{C}$

NOTE 4: Unused or floating inputs must be held high or low.



SN74LV574

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCLS199 – MARCH 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	MIN	TYP	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			V
	I _{OH} = -8 mA	3 V	2.4			
V _{OL}	I _{OL} = 100 μA	MIN to MAX			0.2	V
	I _{OL} = 8 mA	3 V			0.4	
I _I	V _I = V _{CC} or GND	3.6 V			±1	μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V			±5	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			20	μA
ΔI _{CC}	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND				500	μA
C _i	V _I = V _{CC} or GND	3.3 V		2.5		pF
C _o	V _O = V _{CC} or GND	3.3 V		7		pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	24	0	19	MHz
t _w	Pulse duration	CLK high or low		20	25	ns
t _{su}	Setup time before CLK↑	High or low		13	16	ns
t _h	Hold time, data after CLK↑			5	5	ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
f _{max}			24	70		19	MHz	
t _{pd}	CLK	Q		14	30		38	ns
t _{en}	\overline{OE}	Q		13	27		34	ns
t _{dis}	\overline{OE}	Q		15	29		36	ns

NOTE 5: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per flip-flop	C _L = 50 pF, f = 10 MHz	40	pF
			Outputs enabled	
			22	
				Outputs disabled

General Information	1
LVT Octals	2
LVTZ Octals: Power-Up, 3-State	3
LVT Widebus™	4
LVT JTAG/IEEE 1149.1	5
GTL Transceivers and Backplane Drivers	6
LVC MSI and Octals	7
LVC Widebus™	8
ALVC Widebus™	9
LV MSI and Octals	10
CBT Bus Switches and 5-V/3-V Translators	11
Application Notes	12
Characterization Information	13
Mechanical Data	14

CBT BUS SWITCHES AND 5-V/3-V TRANSLATORS

Features

- Low propagation delay 5-V to 3-V translation
- Near-zero propagation delay
- Low ($4\ \Omega$ – $6\ \Omega$) on resistance (r_{on})
- Reduced ($6\ \text{pF}$ – $8\ \text{pF}$) input capacitance (C_i)
- SOIC, EIAJ SSOP, and TSSOP packaging

Benefits


- Isolates 3.3-V components from 5-V signals
- Facilitates high-performance bus connections and exchanges
- Minimizes bus parasitics
- Easily configured for mixed mode applications (see application note, section 12)
- Saves board space and weight; TSSOP compatible with PCMCIA standards
- Standardization that comes from a common product approach

SN74CBT3244 8-BIT CROSSBAR SWITCH

SCDS001A – NOVEMBER 1992 – REVISED MARCH 1994

- Functionally Equivalent to QS3244
- Standard '244-Type Pinout
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Control Input Levels
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

The SN74CBT3244 provides eight bits of high-speed TTL-compatible bus switching in a standard '244 device pinout. The low on resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as two 4-bit low-impedance switches with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the switch is on and data can flow from port A to port Y, or visa versa. When \overline{OE} is high, the switch is open and a high-impedance state exists between the two ports.

The SN74CBT3244 is characterized for operation from 0°C to 70 °C.

FUNCTION TABLE


INPUTS		INPUT/OUTPUTS	
$\overline{1OE}$	$\overline{2OE}$	1A, 1Y	2A, 2Y
L	L	1A= 1Y	2A= 2Y
L	H	1A= 1Y	Z
H	L	Z	2A= 2Y
H	H	Z	Z

SN74CBT3244

8-BIT CROSSBAR SWITCH

SCDS001A – NOVEMBER 1992 – REVISED MARCH 1994

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6 V
Continuous channel current	128 mA
Clamp current, I_K ($V_{I/O} < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	4.75	5.25	V
V_{IH}	High-level control input voltage	2		V
V_{IL}	Low-level control input voltage		0.8	V
T_A	Operating free-air temperature	0	70	$^\circ\text{C}$



SN74CBT3244 8-BIT CROSSBAR SWITCH

SCDS001A – NOVEMBER 1992 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V_{IK}		$V_{CC} = 4.75\text{ V}$,	$I_I = -18\text{ mA}$			-1.2	V
I_I		$V_{CC} = 5.25\text{ V}$,	$V_I = 5.25\text{ V to GND}$			±5	μA
I_{OS}		$V_{CC} = 4.75\text{ V}$,	$V_{I(A)} = 0$, $V_{I(Y)} = 4.75\text{ V}$		250		mA
I_{CC}		$V_{CC} = 5.25\text{ V}$,	$I_O = 0$, $V_I = V_{CC}\text{ or GND}$			50	μA
$\Delta I_{CC}‡$	Control pins	$V_{CC} = 5.25\text{ V}$,	One input at 3.4 V, Other inputs at $V_{CC}\text{ or GND}$			3.5	mA
C_i	Control pins	$V_I = 3\text{ V or 0}$			3		pF
$C_{io(OFF)}$		$V_O = 3\text{ V or 0}$,	$\overline{OE} = V_{CC}$		6		pF
$r_{on}§$		$V_{CC} = 4.75\text{ V}$	$V_I = 0$,	$I_I = 64\text{ mA}$	5	7	Ω
			$V_I = 0$,	$I_I = 30\text{ mA}$	5	7	
			$V_I = 2.4\text{ V}$,	$I_I = 15\text{ mA}$	10	15	

† All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and the Y pins at the indicated current through the switch. On resistance is determined by the lower of the voltages of the two (A or Y) pins.

switching characteristics over recommended operating free-air temperature range, $C_L = 50\text{ pF}$ (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
$t_{pd}¶$				0.25	ns
t_{en}	\overline{OE}	A or Y	1	8.9	ns
t_{dis}	\overline{OE}	A or Y	1	7.4	ns

¶ This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on resistance of the switch and a load capacitance of 50 pF.


NOTE 3: Load circuit and voltage waveforms are shown in Section 1.

SN74CBT3245 8-BIT CROSSBAR SWITCH

SCDS002A – NOVEMBER 1992 – REVISED MARCH 1994

- Functionally Equivalent to QS3245
- Standard '245-Type Pinout
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Control Input Levels
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

The SN74CBT3245 provides eight bits of high-speed TTL-compatible bus switching in a standard '245 device pinout. The low on resistance of the switch allows connections to be made without adding propagation delay.


The device is organized as one 8-bit switch bank with dual output-enable (OE and \overline{OE}) inputs. When \overline{OE} is low or OE is high, the switch is on and port A is connected to port B. When \overline{OE} is high and OE is low, the switch is open and a high-impedance state exists between the two ports.

The SN74CBT3245 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

INPUTS		INPUT/ OUTPUTS
OE	\overline{OE}	A, B
X	L	A = B
H	X	A = B
L	H	Z

logic diagram



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74CBT3245 8-BIT CROSSBAR SWITCH

SCDS002A – NOVEMBER 1992 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6 V
Continuous channel current	128 mA
Input clamp current, I_{IK} ($V_{I/O} < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

	MIN	MAX	UNIT
V_{CC} Supply voltage	4.75	5.25	V
V_{IH} High-level control input voltage	2		V
V_{IL} Low-level control input voltage		0.8	V
T_A Operating free-air temperature	0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP‡	MAX	UNIT
V_{IK}	$V_{CC} = 4.75\text{ V}$,	$I_I = -18\text{ mA}$			-1.2	V
I_I	$V_{CC} = 5.25\text{ V}$,	$V_I = 5.25\text{ V}$ or GND			±5	μA
I_{OS}	$V_{CC} = 4.75\text{ V}$,	$V_{I(A)} = 0$, $V_{I(B)} = 4.75\text{ V}$		250		mA
I_{CC}	$V_{CC} = 5.25\text{ V}$,	$I_O = 0$, $V_I = V_{CC}$ or GND			50	μA
ΔI_{CC} §	Control pins $V_{CC} = 5.25\text{ V}$,	One input at 3.4 V, Other inputs at V_{CC} or GND			3.5	mA
C_i	Control pins $V_I = 3\text{ V}$ or 0			3		pF
$C_{io(OFF)}$	$V_O = 3\text{ V}$ or 0, $\overline{OE} = V_{CC}$			6		pF
r_{on} ¶	$V_{CC} = 4.75\text{ V}$	$V_I = 0$, $I_I = 64\text{ mA}$		5	7	Ω
		$V_I = 0$, $I_I = 30\text{ mA}$		5	7	
		$V_I = 2.4\text{ V}$, $I_I = 15\text{ mA}$		10	15	

‡ All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

¶ Measured by the voltage drop between the A and B pin at the indicated current through the switch. On resistance is determined by the lower of the voltages of the two (A or B) pins.



SN74CBT3245 8-BIT CROSSBAR SWITCH

SCDS002A – NOVEMBER 1992 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
t_{pd}^\dagger	A or B	B or A		0.25	ns
t_{en}	\overline{OE} or OE	A or B	1	9.1	ns
t_{dis}	\overline{OE} or OE	A or B	1	8.7	ns

† This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on resistance of the switch and a load capacitance of 50 pF.


NOTE 3: Load circuit and voltage waveforms are shown in Section 1.

SN74CBT3383 10-BIT BUS-EXCHANGE SWITCH

SCDS003A – NOVEMBER 1992 – REVISED MARCH 1994

- Functionally Equivalent to QS3383 and QS3L383
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

The SN74CBT3383 provides ten bits of high-speed TTL-compatible bus switching or exchanging. The low on resistance of the switch allows connections to be made without adding propagation delay.


The device operates as a 10-bit bus switch or a 5-bit bus exchanger, which provides swapping of the AB and CD pairs of signals. The bus-exchange function is selected when BX is high. The switches are connected when \overline{BE} is low.

The SN74CBT3383 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

\overline{BE}	BX	A1–A5	B1–B5
L	L	C1–C5	D1–D5
L	H	D1–D5	C1–C5
H	X	Z	Z

logic diagram



PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74CBT3383

10-BIT BUS-EXCHANGE SWITCH

SCDS003A – NOVEMBER 1992 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6 V
Continuous channel current	128 mA
Input clamp current, I_{IK} ($V_{IO} < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package	0.6 W
..... DW package	1.6 W
..... PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

	MIN	MAX	UNIT
V_{CC} Supply voltage	4.75	5.25	V
V_{IH} High-level control input voltage	2		V
V_{IL} Low-level control input voltage		0.8	V
T_A Operating free-air temperature	0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
V_{IK}	$V_{CC} = 4.75\text{ V}$, $I_I = -18\text{ mA}$			-1.2	V
I_I	$V_{CC} = 5.25\text{ V}$, $V_I = 5.25\text{ V}$ or GND			±5	μA
I_{OS}	$V_{CC} = 4.75\text{ V}$, $V_{I(A)} = 0$, $V_{I(B)} = 4.75\text{ V}$		250		mA
I_{CC}	$V_{CC} = 5.25\text{ V}$, $I_O = 0$, $V_I = V_{CC}$ or GND			50	μA
ΔI_{CC} §	Control pins $V_{CC} = 5.25\text{ V}$, One input at 3.4 V, Other inputs at V_{CC} or GND			2.5	mA
C_i	Control pins $V_I = 3\text{ V}$ or 0		3		pF
$C_{io}(\text{OFF})$	$V_O = 3\text{ V}$ or 0, $\overline{OE} = V_{CC}$		6		pF
t_{on} ¶	$V_{CC} = 4.75\text{ V}$, $V_I = 0$, $I_I = 64\text{ mA}$		5	7	Ω
	$V_{CC} = 4.75\text{ V}$, $V_I = 0$, $I_I = 30\text{ mA}$		5	7	
	$V_{CC} = 4.75\text{ V}$, $V_I = 2.4\text{ V}$, $I_I = 15\text{ mA}$		10	15	

‡ All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

¶ Measured by the voltage drop between the A and the B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages of the two (A or B) pins.



SN74CBT3383
10-BIT BUS-EXCHANGE SWITCH

SCDS003A – NOVEMBER 1992 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN MAX		UNIT
t_{pd}^\dagger				0.25	ns
t_{BX}	BX	A, B, C, or D	1	9.2	ns
t_{en}	\overline{BE}	A or B	1	8.6	ns
t_{dis}	\overline{BE}	A or B	1	7.5	ns

† This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical On resistance of the switch and a load capacitance of 50 pF.


NOTE 3: Load circuit and voltage waveforms are shown in Section 1.

SN74CBT3384 10-BIT CROSSBAR SWITCH

SCDS004A – NOVEMBER 1992 – REVISED APRIL 1994

- Functionally Equivalent to QS3384 and QS3L384
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

The SN74CBT3384 provides ten bits of high-speed TTL-compatible bus switching. The low on resistance of the switch allows connections to be made without adding propagation delay.

The device is organized as two 5-bit switches with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the switch is on and port A is connected to port B. When \overline{OE} is high, the switch is open and a high-impedance state exists between the two ports.

The SN74CBT3384 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE


$\overline{OE1}$	$\overline{OE2}$	B1 – B5	B6 – B10
L	L	A1 – A5	A6 – A10
L	H	A1 – A5	Z
H	L	Z	A6 – A10
H	H	Z	Z

SN74CBT3384

10-BIT CROSSBAR SWITCH

SCDS004A – NOVEMBER 1992 – REVISED APRIL 1994

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6 V
Continuous channel current	128 mA
Input clamp current, I_{IK} ($V_{I/O} < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	4.75	5.25	V
V_{IH}	High-level control input voltage	2		V
V_{IL}	Low-level control input voltage		0.8	V
T_A	Operating free-air temperature	0	70	$^\circ\text{C}$



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74CBT3384 10-BIT CROSSBAR SWITCH

SCDS004A – NOVEMBER 1992 – REVISED APRIL 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V _{IK}		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2	V
I _I		V _{CC} = 5.25 V,	V _I = 5.25 V or GND			±5	μA
I _{OS}		V _{CC} = 4.75 V,	V _{I(A)} = 0, V _{I(B)} = 4.75 V		250		mA
I _{CC}		V _{CC} = 5.5 V,	I _O = 0, V _I = V _{CC} or GND			50	μA
ΔI _{CC} ‡	Control pins	V _{CC} = 5.25 V,	One input at 3.4 V, Other inputs at V _{CC} or GND			2.5	mA
C _i	Control pins	V _I = 3 V or 0			3		pF
C _{io(OFF)}		V _O = 3 V or 0,	$\overline{OE} = V_{CC}$		6		pF
t _{on} §		V _{CC} = 4.75 V	V _I = 0, I _I = 64 mA		5	7	Ω
			V _I = 0, I _I = 30 mA		5	7	
			V _I = 2.4 V, I _I = 15 mA		10	15	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B pin at the indicated current through the switch. On resistance is determined by the lower of the voltages of the two (A or B) pins.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
t _{pd} ¶	A or B	B or A		0.25	ns
t _{en}	\overline{OE}	A or B	1	8.5	ns
t _{dis}	\overline{OE}	A or B	1	8.5	ns

¶ This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on resistance of the switch and a load capacitance of 50 pF.

NOTE 3: Load circuit and voltage waveforms are shown in Section 1.

SN74CBT6800


10-BIT CROSSBAR SWITCH

WITH PRECHARGED OUTPUTS FOR LIVE INSERTION

SCDS005A – MARCH 1993 – REVISED MARCH 1994

- 5-Ω Switch Connection Between Two Ports
- Near-Zero Propagation Delay
- TTL-Compatible Input and Output Levels
- Outputs Are Precharged by Bias Voltage to Minimize Signal Distortion During Live Insertion
- Package Options Include Plastic Small-Outline (DW) and Thin Shrink Small-Outline (PW) Packages

DW OR PW PACKAGE
(TOP VIEW)



description

The SN74CBT6800 provides ten bits of high-speed TTL-compatible bus switches. The low on-state resistance of the switch allows bidirectional connections to be made while adding near-zero propagation delay. The device also precharges the B port to a user-selectable bias voltage (BIASV) to minimize live-insertion noise.


The SN74CBT6800 is organized as one 10-bit switch bank with a single enable (\overline{ON}) input. When \overline{ON} is low, the switch is on and port A is connected to port B. When \overline{ON} is high, the switch between port A and port B is open and the B port is precharged to the BIASV voltage through the equivalent of a 10-kΩ resistor.

The SN74CBT6800 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE

\overline{ON}	B1–B10	FUNCTION
L	A1–A10	Connect
H	BIASV	Precharge

logic symbol†



logic diagram



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74CBT6800
10-BIT CROSSBAR SWITCH
WITH PRECHARGED OUTPUTS FOR LIVE INSERTION

SCDS005A - MARCH 1993 - REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Bias voltage range, BIASV	-0.5 V to 6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Current into any pin, I_O	128 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DW package	1.7 W
..... PW package	0.7 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

	MIN	MAX	UNIT
V_{CC} Supply voltage	4.5	5.5	V
BIASV Supply voltage	0	V_{CC}	V
V_{IH} High-level input voltage	2		V
V_{IL} Low-level input voltage		0.8	V
T_A Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP‡	MAX	UNIT
V_{IK}	$V_{CC} = 4.5$ V,	$I_I = -18$ mA			-1.2	V
I_I	$V_{CC} = 0$,	$V_I = 5.5$ V			10	μA
	$V_{CC} = 5.5$ V,	$V_I = 5.5$ V or GND			± 1	
I_O	$V_{CC} = 4.5$ V,	BIASV = 2.4 V, $V_O = 0$	0.25			mA
I_{OS}	$V_{CC} = 4.5$ V,	$V_{I(A)} = 0$, $V_{I(B)} = 4.5$ V	100			mA
I_{CC}	$V_{CC} = 5.5$ V,	$I_O = 0$, $V_I = V_{CC}$ or GND			1	mA
ΔI_{CC} §	$V_{CC} = 3.6$ V,	One input at 2.7 V, Other inputs at V_{CC} or GND			0.2	mA
C_i Control pins	$V_I = 3$ V or 0			4		pF
$C_{\alpha(ON)}$	$V_O = 3$ V or 0,	Switch on		8		pF
$C_{\alpha(OFF)}$	$V_O = 3$ V or 0,	Switch off		6		pF
r_{on} ¶	$V_{CC} = 4.5$ V	$V_I = 0$, $I_I = 64$ mA			6	Ω
		$V_I = 2.4$ V, $I_I = 15$ mA			12	
I_O	$V_{CC} = 4.5$ V,	BIASV = 2.4 V, $V_O = 0$	0.25			mA

‡ All typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

¶ Measured by the voltage drop between the A and B pins at the indicated current through the switch. On-state resistance (r_{on}) is determined by the lower of the voltages of the two (A or B) pins.



PRODUCT PREVIEW

SN74CBT6800
10-BIT CROSSBAR SWITCH
WITH PRECHARGED OUTPUTS FOR LIVE INSERTION

SCDS005A – MARCH 1993 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = -40^\circ\text{C}$ to 85°C		$T_A = 0^\circ\text{C}$ to 70°C		UNIT
			MIN	MAX	MIN	MAX	
t_{PLH}^\dagger	A or B	B or A			0.25		ns
t_{PHL}^\dagger					0.25		
t_{PZH}^\ddagger	$\overline{\text{ON}}$	A or B			1.5	7.5	ns
t_{PZL}^\S					1.5	7.5	
t_{PHZ}^\ddagger	$\overline{\text{ON}}$	A or B			1.5	6.5	ns
t_{PLZ}^\S					1.5	6.5	

† This parameter is characterized but not tested. This propagation delay is due to the RC time constant of the on-state resistance of the switch and the load capacitance.

‡ BIASV = GND

§ BIASV = 3 V

NOTE 3: Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW

SN74CBT16209 18-BIT BUS-EXCHANGE SWITCH

SCDS006A – NOVEMBER 1992 – REVISED MARCH 1994

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


description

The SN74CBT16209 provides 18 bits of high-speed TTL-compatible bus switching or exchanging. The low on resistance of the switch allows connections to be made without adding propagation delay.

The device operates as an 18-bit bus switch or a 9-bit bus exchanger, which provides data exchanging between the four signal ports via the data-select (S0–S2) pins.

The SN74CBT16209 is characterized for operation from –40°C to 85°C.


DGG OR DL PACKAGE (TOP VIEW)



FUNCTION TABLE

S2	S1	S0	A1	A2	FUNCTION
L	L	L	Z	Z	Disconnect
L	L	H	B1	Z	A1 to B1
L	H	L	B2	Z	A1 to B2
L	H	H	Z	B1	A2 to B1
H	L	L	Z	B2	A2 to B2
H	L	H	Z	Z	Disconnect
H	H	L	B1	B2	A1 to B1, A2 to B2
H	H	H	B2	B1	A1 to B2, A2 to B1

logic diagram



PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74CBT16209 18-BIT BUS-EXCHANGE SWITCH

SCDS006A – NOVEMBER 1992 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6 V
Current into any pin, I_O	128 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

	MIN	MAX	UNIT
V_{CC} Supply voltage	4	5.5	V
V_{IH} High-level input voltage	2		V
V_{IL} Low-level input voltage		0.8	V
T_A Operating free-air temperature	-40	85	$^\circ\text{C}$

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
V_{IK}	$V_{CC} = 4.5\text{ V}$, $I_I = -18\text{ mA}$			-1.2	V
I_I	$V_{CC} = 0$, $V_I = 5.5\text{ V}$			10	μA
	$V_{CC} = 5.5\text{ V}$, $V_I = 5.5\text{ V}$ or GND			± 1	
I_{OS}	$V_{CC} = 4.5\text{ V}$, $V_I(A) = 0$, $V_I(B) = 4.5\text{ V}$	100			mA
I_{CC}^{\S}	$V_{CC} = 5.5\text{ V}$, $I_O = 0$, $V_I = V_{CC}$ or GND			100	μA
ΔI_{CC}	$V_{CC} = 3.6\text{ V}$, One input at 2.7 V, Other inputs at V_{CC} or GND			0.2	mA
C_i Control pins	$V_I = 3\text{ V}$ or 0		4		pF
$C_{iO(ON)}$	$V_O = 3\text{ V}$ or 0, $\overline{OE} = \text{GND}$		8		pF
$C_{iO(OFF)}$	$V_O = 3\text{ V}$ or 0, $\overline{OE} = V_{CC}$		6		pF
r_{on}^{\parallel}	$V_{CC} = 4.5\text{ V}$	$V_I = 0$, $I_I = 64\text{ mA}$		6	Ω
		$V_I = 2.4\text{ V}$, $I_I = 15\text{ mA}$		12	

‡ All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

∥ Measured by the voltage drop between the A and B pin at the indicated current through the switch. On resistance is determined by the lower of the voltages of the two (A or B) pins.

PRODUCT PREVIEW



SN74CBT16209
18-BIT BUS-EXCHANGE SWITCH

SCDS006A – NOVEMBER 1992 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = -40^\circ$ to 85°C		$T_A = 0^\circ$ to 70°C		UNIT
			MIN	MAX	MIN	MAX	
t_{PLH}^\dagger	A or B	B or A			0.25		ns
t_{PHL}^\dagger					0.25		
t_{PLH}	S0, S1, S2	A or B			1.5	7.5	ns
t_{PHL}					1.5	7.5	
t_{PZH}	S0, S1, S2	A or B			1.5	7.5	ns
t_{PZL}					1.5	7.5	
t_{PHZ}	S0, S1, S2	A or B			1.5	6.5	ns
t_{PLZ}					1.5	6.5	

† This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on resistance of the switch and a load capacitance of 50 pF.

NOTE 3: Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW



SN74CBT16212 24-BIT BUS-EXCHANGE SWITCH

SCDS007A – NOVEMBER 1992 – REVISED MARCH 1994

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

The SN74CBT16212 provides 24 bits of high-speed TTL-compatible bus switching or exchanging. The low on resistance of the switch allows connections to be made without adding propagation delay.

The device operates as a 24-bit bus switch or a 12-bit bus exchanger, which provides data exchanging between the four signal ports via the data-select (S0–S2) pins.

The SN74CBT16212 is characterized for operation from –40°C to 85°C.


FUNCTION TABLE

S2	S1	S0	A1	A2	FUNCTION
L	L	L	Z	Z	Disconnect
L	L	H	B1	Z	A1 to B1
L	H	L	B2	Z	A1 to B2
L	H	H	Z	B1	A2 to B1
H	L	L	Z	B2	A2 to B2
H	L	H	Z	Z	Disconnect
H	H	L	B1	B2	A1 to B1, A2 to B2
H	H	H	B2	B1	A1 to B2, A2 to B1

DGG OR DL PACKAGE
(TOP VIEW)

S0	1		56	S1
1A1	2		55	S2
1A2	3		54	1B1
2A1	4		53	1B2
2A2	5		52	2B1
3A1	6		51	2B2
3A2	7		50	3B1
GND	8		49	GND
4A1	9		48	3B2
4A2	10		47	4B1
5A1	11		46	4B2
5A2	12		45	5B1
6A1	13		44	5B2
6A2	14		43	6B1
7A1	15		42	6B2
7A2	16		41	7B1
V _{CC}	17		40	7B2
8A1	18		39	8B1
GND	19		38	GND
8A2	20		37	8B2
9A1	21		36	9B1
9A2	22		35	9B2
10A1	23		34	10B1
10A2	24		33	10B2
11A1	25		32	11B1
11A2	26		31	11B2
12A1	27		30	12B1
12A2	28		29	12B2

logic diagram



PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74CBT16212

24-BIT BUS-EXCHANGE SWITCH

SCDS007A – NOVEMBER 1992 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input voltage range, V_I (see Note 1)	–0.5 V to 6 V
Current into any pin, I_O	128 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package	1 W
DL package	1.4 W
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

	MIN	MAX	UNIT
V_{CC} Supply voltage	4	5.5	V
V_{IH} High-level input voltage	2		V
V_{IL} Low-level input voltage		0.8	V
T_A Operating free-air temperature	–40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP‡	MAX	UNIT
V_{IK}	$V_{CC} = 4.5\text{ V}$,	$I_I = -18\text{ mA}$			–1.2	V
I_I	$V_{CC} = 0$,	$V_I = 5.5\text{ V}$			10	μA
	$V_{CC} = 5.5\text{ V}$,	$V_I = 5.5\text{ V}$ or GND			± 1	
I_{OS}	$V_{CC} = 4.5\text{ V}$,	$V_I(A) = 0$,	$V_I(B) = 4.5\text{ V}$	100		mA
I_{CC}^{\S}	$V_{CC} = 5.5\text{ V}$,	$I_O = 0$,	$V_I = V_{CC}$ or GND		100	μA
ΔI_{CC}	$V_{CC} = 3.6\text{ V}$,	One input at 2.7 V,	Other inputs at V_{CC} or GND		0.2	mA
C_i Control pins	$V_I = 3\text{ V}$ or 0			4		pF
$C_{io(ON)}$	$V_O = 3\text{ V}$ or 0,	$\overline{OE} = \text{GND}$		8		pF
$C_{io(OFF)}$	$V_O = 3\text{ V}$ or 0,	$\overline{OE} = V_{CC}$		6		pF
r_{on}^{\parallel}	$V_{CC} = 4.5\text{ V}$	$V_I = 0$,	$I_I = 64\text{ mA}$		6	Ω
		$V_I = 2.4\text{ V}$,	$I_I = 15\text{ mA}$		12	

‡ All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

∥ Measured by the voltage drop between the A and B pin at the indicated current through the switch. On resistance is determined by the lower of the voltages of the two (A or B) pins.

PRODUCT PREVIEW



SN74CBT16212
24-BIT BUS-EXCHANGE SWITCH

SCDS007A – NOVEMBER 1992 – REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = -40^\circ$ to 85°C		$T_A = 0^\circ$ to 70°C		UNIT
			MIN	MAX	MIN	MAX	
t_{PLH}^\dagger	A or B	B or A				0.25	ns
t_{PHL}^\dagger						0.25	
t_{PLH}	S0, S1, S2	A or B			1.5	7.5	ns
t_{PHL}					1.5	7.5	
t_{PZH}	S0, S1, S2	A or B			1.5	7.5	ns
t_{PZL}					1.5	7.5	
t_{PHZ}	S0, S1, S2	A or B			1.5	6.5	ns
t_{PLZ}					1.5	6.5	

† This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on resistance of the switch and a load capacitance of 50 pF.

NOTE 3: Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW

SN74CBT16214 3-TO-1 BUS-SELECT SWITCH

SCDS008 – MAY 1993 – REVISED MARCH 1994

- 5-Ω Switch Connection Between Two Ports
- Zero Propagation Delay
- TTL-Compatible Input and Output Levels
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

The SN74CBT16214 provide 12 bits of high-speed TTL-compatible bus switching between three separate ports. The low on resistance of the switch allows connections to be made without adding propagation delay.


The SN74CBT16214 operates as a 12-bit bus switch via the data-select (S0–S2) pins.

The SN74CBT16214 is characterized for operation from –40°C to 85°C.


FUNCTION TABLE

S2	S1	S0	A1	FUNCTION
L	L	L	Z	Disconnect
L	L	H	B1	A1 to B1
L	H	L	B2	A1 to B2
L	H	H	Z	Disconnect
H	L	L	Z	Disconnect
H	L	H	B3	A1 to B3
H	H	L	B1	A1 to B1
H	H	H	B2	A1 to B2

DGG OR DL PACKAGE
(TOP VIEW)



logic diagram



PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74CBT16214

3-TO-1 BUS-SELECT SWITCH

SCDS008 – MAY 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6 V
Current into any pin, I_O	128 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

	MIN	MAX	UNIT
V_{CC} Supply voltage	4.5	5.5	V
V_{IH} High-level input voltage	2		V
V_{IL} Low-level input voltage		0.8	V
T_A Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
V_{IK}	$V_{CC} = 4.5\text{ V}$, $I_I = -18\text{ mA}$			-1.2	V
I_I	$V_{CC} = 0$, $V_I = 5.5\text{ V}$			10	μA
	$V_{CC} = 5.5\text{ V}$, $V_I = 5.5\text{ V or GND}$			± 1	
I_{OS}	$V_{CC} = 4.5\text{ V}$, $V_I(A) = 0$, $V_I(B) = 4.5\text{ V}$	100			mA
I_{CC}	$V_{CC} = 5.5\text{ V}$, $I_O = 0$, $V_I = V_{CC or GND}$			100	μA
ΔI_{CC}^{\S}	$V_{CC} = 3.6\text{ V}$, One input at 2.7 V, Other inputs at $V_{CC or GND}$			0.2	mA
C_i Control pins	$V_I = 3\text{ V or 0}$		4		pF
$C_{io(ON)}$	$V_O = 3\text{ V or 0}$, $\overline{OE} = \text{GND}$		10		pF
$C_{io(OFF)}$	$V_O = 3\text{ V or 0}$, $\overline{OE} = V_{CC}$		6		pF
r_{on}^{\parallel}	$V_{CC} = 4.5\text{ V}$	$V_I = 0$, $I_I = 48\text{ mA}$		6	Ω
		$V_I = 2.4\text{ V}$, $I_I = 15\text{ mA}$		12	

‡ All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

¶ Measured by the voltage drop between the A and B pin at the indicated current through the switch. On resistance is determined by the lower of the voltages of the two (A or B) pins.

PRODUCT PREVIEW



General Information	1
LVT Octals	2
LVTZ Octals: Power-Up, 3-State	3
LVT Widebus™	4
LVT JTAG/IEEE 1149.1	5
GTL Transceivers and Backplane Drivers	6
LVC MSI and Octals	7
LVC Widebus™	8
ALVC Widebus™	9
LV MSI and Octals	10
CBT Bus Switches and 5-V/3-V Translators	11
Application Notes	12
Characterization Information	13
Mechanical Data	14

Contents

	Page
Mixing It Up With 3.3 Volts	12-3
Low-Cost, Low-Power Level Shifting In Mixed-Voltage Systems	12-13
Texas Instruments Crossbar Switches (CBT)	12-23

Mixing It Up With 3.3 Volts

Ken Ristow

Steve Perna

Advanced System Logic – Semiconductor Group



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of TI product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1993, Texas Instruments Incorporated

Printed in the U.S.A.

Contents

	<i>Title</i>	<i>Page</i>
Introduction	12-7
The Market for Low Voltage	12-8
Migration to 3.3 V	12-8
Mixed-Mode Operation	12-9
LVT Family Characteristics	12-10
Bus Hold	12-12
Conclusion	12-12

List of Illustrations

<i>Figure</i>	<i>Title</i>	<i>Page</i>
1	3-V to 5-V Power vs Frequency Comparison	12-7
2	Comparison of 3.3-V and 5-V Interfaces	12-9
3	Simplified LVT Output Structure	12-11
4	ABT vs LVT Output Drive Comparison	12-11

Introduction

The evolution to a 3.3-V supply voltage is being driven by a complex matrix of requirements. Leading the way are the characteristics of advanced semiconductor processing and the need to reduce system power without a corresponding tradeoff in system performance. Reduction of the horizontal and vertical feature sizes of transistors is the most common method of increasing the density of cells that can be contained in an integrated circuit. These feature sizes or geometries are typically represented as minimum process dimensions for advanced products such as dynamic random access memories (DRAMs).

DRAM manufacturers have forecasted that all 64M-bit versions will be developed for operation from a supply voltage of 3.3 ± 0.3 V. For 16M-bit DRAM products there is no such rule of thumb as certain vendors expect to operate from 3.3 V, while others will offer different product versions with differing voltage levels. An approach used by several manufacturers is to provide 5-V power supply operation externally with internal step-down conversion to 3.3 V. For static random access memories (SRAMs), manufacturers have announced that most 16M versions will operate at 3.3 V or lower (down to 2.7 V).

Typical 1M-bit DRAM geometries are on the order of $1.2 \mu\text{m}$, and it is not a problem to apply a 5-V power supply to this type of product. However, as the feature sizes of DRAMs shrink, the stresses of 5-V operation can preclude their reliable operation due to high field-effect failures. One such effect is hot-carrier injection which over time increases the transistor's threshold, leading to eventual nonoperation. Another field-effect concern is the breakdown of the transistor's gate oxide causing internal shorts. Therefore, reducing the supply voltage is one way to ensure reliable operation of devices fabricated in state-of-the-art processes.

The reduction of V_{CC} from 5 V to 3.3 V reduces the power consumed by the device which increases system reliability while reducing costs associated with the removal of the heat. The power consumption of a device is primarily a function of its capacitive load, frequency of operation, and supply voltage. However, capacitive load and frequency have a linear effect on a device's power consumption while supply voltage has a square relationship. Because of this square relationship a small reduction in voltage significantly reduces the power consumed, as illustrated in Figure 1, and is a driving factor towards 3.3-V operation.




Figure 1. 3-V to 5-V Power vs Frequency Comparison

The Market for Low Voltage

User demand for low-voltage products can be grouped into specific brackets depending on their performance-power priorities. End equipments such as multiuser servers, engineering workstations, high-end desktop PCs, and other high-performance motherboards favor high performance over low power, but are interested in 3.3-V products to reduce or eliminate bulky, noisy cooling fans in the attempt to shrink external case size for better desktop fit. Some end equipments favor low power at the expense of high performance such as battery-powered notebooks and palmtop computers, portable test equipment, and point-of-sale terminals. A few end equipments require equal priority for high performance and low power such as laptop computers, automotive and air/space products.

The universal benefits to users of low-voltage products are higher reliability and lower cost. The higher reliability is relative to standard 5-V solutions and results from lower stress gradients on device junctions and oxides, lower buildup of heat due to lower power consumption, and improved signal integrity from the reduction in ground bounce and signal noise. Lower power consumption usually yields lower costs since power costs money to generate and heat costs money to dissipate. All things considered, it is desirable to use inexpensive plastic packages instead of metal or ceramic to dissipate heat. For battery users, an added benefit of the lower power consumption of low-voltage products is one of increased battery lifetime.

Of all the end-equipment groups which can benefit from the use of low-voltage products, it appears that demand will be initially driven by battery-operated computers. This market segment is defined by notebook and palmtop computers, as well as point-of-sale terminals which are designed to capture data at remote field sites and either store it for downloading later or transmit it real time via an on-board transmitter. The goal for these systems is to have a battery life of 8 to 10 hours, roughly the equivalent of one work day or the time to complete a transcontinental airplane trip.

The unregulated battery market is itself quite varied, however, because different batteries exhibit very different voltage characteristics between fully charged and discharged states. Two AA batteries provide for 3-V supply when charged, decreasing to about 2.7 V after use. Three NiCad batteries provide for a baseline 3.6-V supply fully charged but the spread actually runs from about 3.3 V up to 3.9 V. For now the unregulated battery market demands low-voltage products which are optimized to run from 2.7 V up as high as 3.9 V. Since performance is directly related to supply voltage, it is more important for device optimization to be extended down to 2.7 V, where devices will slow down appreciably.

There are some barriers for low-voltage acceptance in the short term. Specification standardization remains an issue. Also, the access to adequate supplies of 3.3-V devices can be a problem. Generally, DRAM memories are leading the way into 3.3-V operation with SRAM memories close behind. Coupled with the low-voltage microprocessors now available, systems are being implemented with the core components operating at 3.3 V, with volume requirements not beginning until the '94-'95 time frame. Hindering the migration to a full 3.3-V system is the availability of support products such as: disk drives, LCDs, A/D converters, RF transmitters, and EPROMS.

Migration to 3.3 V

The need to migrate to power supplies with supply voltages less than 3.3 V has been an issue since 1984 when two JEDEC standards were adopted. Standard 8.0 was intended to address both regulated (3-V to 3.6-V) and unregulated (2-V to 3.6-V) battery applications. Standard 8.1 was intended to address higher-performance applications operating from a regulated power supply that could interface to a standard 5-V TTL device as well as a low-voltage device. Essentially Standard 8.0 established regulated low-voltage CMOS (LVCMOS) and unregulated low-voltage battery-operated (LVBO) interfaces, and Standard 8.1 established the low-voltage TTL (LVTTTL) interface.

Committee members have since determined that the original two standards are inadequate. Since most systems currently require a TTL interface, Standard 8.1 LVTTTL is the most critical one being reviewed now. When ratified, the new LVTTTL standard will present methods for interfacing with 5-V systems and contain a provision for battery-operated systems. Until this happens, a generic lack of compatibility will exist between the various 3.3-V and 5-V interfaces.

Existing solutions for 3.3-V operation have historically been 5-V products and processes characterized for 3.3-V operation. A CMOS process is typically chosen because of the scaling effect of the inverter thresholds with respect to the supply voltage. HCMOS and Advanced CMOS devices support both 5-V and 3.3-V operation by this method. One drawback is slower propagation delay when compared to parts specifically designed for 3-V operation. A limitation of many of these devices is their inability to directly interface to a 5-V system when running off a 3.3-V supply, due to diodes from the input and input/output (I/O) pins to V_{CC} . This limits input voltages to $V_{CC} + 0.5$ V and limits direct connection to a 5-V system.

Mixed-Mode Operation

This dilemma of device incompatibility between the large installed base of 5-V systems with the newly emerging 3.3-V systems is a serious industry concern. Mixed-mode operation allows for direct communication between the two systems. Devices which support this mode must be designed for maximum input voltages of 5.5 V without any long-term reliability issues. Another concern is that the output drive must be capable of driving a standard-TTL backplane, while still providing for rail-to-rail switching for compatibility with 3-V CMOS systems.

Figure 2 compares the standard-TTL dc interface levels with two of the emerging low-voltage standards. Low-voltage CMOS (LVCMOS) is a pure CMOS specification that specifies low current rail-to-rail output drive along with input voltage levels, V_{IH} and V_{IL} , which are ratios of V_{CC} . Low-voltage TTL (LVTTTL) utilizes the standard-TTL input levels of 0.8 and 2 V as well as specifying a higher dc output drive than LVCMOS. To ensure interoperability between these three varied standards, a multipurposed low-voltage interface device must meet all of the requirements of the three different specifications.




Figure 2. Comparison of 3.3-V and 5-V Interfaces

LVT Family Characteristics

To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic parts capable of mixed-mode operation. The LVT series of parts rely on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT devices, and provides the following family characteristics:

5.5-V maximum input voltage

Specified 2.7- to 3.6-V supply voltage

I/O structures that support power-on (live) insertion

Standard TTL output drives of:

$V_{OH} = 2 \text{ V}$ at $I_{OH} = -32 \text{ mA}$

$V_{OL} = 0.55 \text{ V}$ at $I_{OL} = 64 \text{ mA}$

Rail-to-rail switching for driving CMOS

Maximum supply currents of:

$I_{CC(L)} = 15 \text{ mA}$

$I_{CC(H)} = 250 \mu\text{A}$

$I_{CC(Z)} = 250 \mu\text{A}$

Propagation delays of:

$t_{pd} < 4.6 \text{ ns}$

$t_{pd} (\text{LE to Q}) < 5.1 \text{ ns}$

$t_{pd} (\text{CLK to Q}) < 6.3 \text{ ns}$

Surface-mount packaging support including fine-pitch packages:

48- and 56-pin SSOP for LVT Widebus™

20- and 24-pin TSSOP for standard LVT

LVT input/output characteristics

Figure 3 shows a simplified LVT output and illustrates the mixed-mode signal drive designed into the output stage. This combination of a high-drive TTL stage along with the rail-to-rail CMOS switching gives the LVT series of product extreme application flexibility. These parts have the same drive characteristics as 5-V ABT devices, as shown in Figure 4, providing the dc drive needed for existing 5-V backplanes and allowing for a simple solution to reduce system power via the migration to 3.3-V operation.

Not only can LVT devices operate as 3-V-to-5-V level translators by supporting input or I/O voltages of 5.5 V with $V_{CC} = 2.7$ to 3.6 V, the inputs can withstand 5.5 V even when $V_{CC} = 0$ V. This allows for the devices to be used under partial system power-down applications or when live insertion is required.




Figure 3. Simplified LVT Output Structure




Figure 4. ABT vs LVT Output Drive Comparison

Bus Hold

Many times devices are used in applications that do not provide a pullup or pulldown voltage to the input or I/O pin when the driving device goes into a high-impedance state, as in the case of CMOS buses or nonbused lines. To prevent application problems or oscillations, a large pullup resistor is typically used, but this consumes board area and contributes to driver loading. The LVT series of devices incorporate active circuitry that holds unused or floating inputs or I/Os at a valid logic level. This circuitry provides for a typical holding current, $\pm 100 \mu\text{A}$, that is sufficient enough to overcome any CMOS-type leakages. Since this is an active circuit, it does take current, approximately $\pm 500 \mu\text{A}$, to toggle the state of the input. This current is negligible when compared to the magnitude of current that is needed to charge a capacitive load, and does not affect the propagation delay of the driving output.

Conclusion

LVT devices solve the system need for a transparent interface between the low-voltage and 5-V sections by providing for mixed-signal operation. The devices support live insertion or partial-power applications while providing low-input leakage currents. The outputs are capable of driving today's 5-V backplanes with a considerable reduction in the device's power consumption and are packaged in state-of-the-art fine-pitch surface-mount packages.

Low-Cost, Low-Power Level Shifting in Mixed-Voltage Systems

***Mark McClear
Advanced System Logic – Semiconductor Group***



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of TI product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1993, Texas Instruments Incorporated

Printed in the U.S.A.

Contents

<i>Title</i>	<i>Page</i>
Introduction	12-17
Split-Rail Level Shifters	12-17
5-V Tolerant, Pure 3.3-V V_{CC} Level Shifters	12-17
The Misconception About ΔI_{CC}	12-17
More Savings Are Possible	12-21
Conclusion	12-21

List of Illustrations

<i>Figure</i>	<i>Title</i>	<i>Page</i>
1	Basic Logic Data Transceiver	12-17
2	Basic CMOS Input Structure and Typical ΔI_{CC} Current	12-18
3	ΔI_{CC} - 16-Bit Device	12-19
4	V_{OH} of FCT164245 and LVT16245A	12-20
5	Total System Power Dissipation Impact	12-20
6	LVT Bus-Hold Cell	12-21

Introduction

The increasing demand for lower system power consumption has brought many new design challenges. Among them is the problem of safely and efficiently interfacing the various switching levels in today's mixed 3.3-V and 5-V systems while maintaining the lowest possible total system power consumption. Two competing methods of accomplishing this mixed-mode signal translation have emerged:

1. *Split-rail* or dual 3.3-V and 5-V V_{CC} devices.
2. Completely 5-V tolerant, pure 3.3-V V_{CC} components.

This paper deals with the pros and cons of using both device types and offers additional suggestions for even greater system power savings.

Split-Rail Level Shifters

Split-rail level shifters are a class of transceiver devices that have both a 5-V and 3.3-V V_{CC} rail. Products in this class can be used effectively as level shifters and data-path voltage translators, but the following precautions are usually recommended:

1. Dual- V_{CC} rail devices typically have strict power sequencing requirements to prevent leakage or even damage to the parts in the event that one V_{CC} rail ramps faster than the other. These stringent requirements are often difficult to meet from a system timing standpoint, and offer little flexibility for partial system power down or other advanced power-saving design techniques.
2. Simply because the part has a 5-V V_{CC} pin does not necessarily guarantee that the part will actually switch all the way to the 5-V rail. Switching all the way to 5 V is one way to reduce the power consumption in 5-V memories or other pure 5-V CMOS circuits which are driven by a level-shifter device (this paper will demonstrate others as well).

A quick check of the data sheet for the product in question will reveal if the part drives all the way to the 5-V rail. If the output high voltage (V_{OH}) minimum is around 4.44 V, it does drive to the rail. Five-volt level shifters with TTL-compatible outputs will typically drive only to around 3.6 V.


5-V Tolerant, Pure 3.3-V V_{CC} Level Shifters

A second class of products created to meet these design challenges offers the same voltage translation and level-shifting capabilities as the split-rail devices mentioned above. From a single V_{CC} source they avoid the power-sequencing problems of the split rails, and are also offered in a number of functions, bit widths, and storage options. The one potential drawback of the single- V_{CC} products is that the outputs do not pull all the way to the 5-V V_{CC} rail . . . but is this really a drawback?

The Misconception About ΔI_{CC}

The component selection of a level shifter impacts two major aspects of total system power dissipation:

1. The impact that the V_{OH} level of the driving part (A in Figure 1) has on the power dissipation of the receiving device (B in Figure 1), commonly known as ΔI_{CC} , and
2. The power of the device itself.




Unidirectional mode illustrated for simplicity.

Figure 1. Basic Logic Data Transceiver

ΔI_{CC} is the added power dissipation induced into a TTL-compatible 5-V CMOS device (B in Figure 1) due to the V_{OH} level of the driving device (A in Figure 1). Put another way, one would correctly expect that a TTL-compatible 5-V CMOS product would have higher power dissipation if it was driven by a device with a V_{OH} of 3.6 V than if that same device was driven by a 5-V V_{OH} driver.

Figure 2 shows a typical CMOS input stage and the ΔI_{CC} current associated with switching the device through the input voltage range from zero to V_{CC} .

CMOS Input Structure



ΔI_{CC} for CMOS Input




Figure 2. Basic CMOS Input Structure and Typical ΔI_{CC} Current

Note that as expected, the ΔI_{CC} current approaches zero at the V_{CC} and ground rails, and peaks in the TTL-threshold region of 1.5 V.

Figure 3 is a graph of the ΔI_{CC} (i.e., additional I_{CC}) that is induced into a 16-bit device (all outputs switching) as a function of V_{OH} and frequency.




Figure 3. ΔI_{CC} – 16-Bit Device

Here we see that ΔI_{CC} is in fact 2 to 3 mA higher for the case where V_{OH} is only 3.1 V than for the same device driven to the 5-V rail by a pure 5-V CMOS device. From this, one might be tempted to conclude that the best possible solution would be to always select a part that switches all the way to the 5-V rail, but this conclusion fails to consider the system power impact of the driving device.

Figure 4 shows the V_{OH} of two devices; the FCT164245 split-rail device from Integrated Device Technologies, and the LVT16245A from Texas Instruments.




Figure 4. V_{OH} of FCT164245 and LVT16245A

From the above, you would correctly conclude that the induced ΔI_{CC} current in a part driven by the LVT part would be higher than the FCT device. The problem with this conclusion is that ΔI_{CC} is only one of the two components of total system power dissipation that selection of a level-shifter device has from system standpoint.

Figure 5 shows the total power dissipation of the same IDT split-rail device, the TI LVT16245A, and the worst-case ΔI_{CC} ($V_{OH} = 3.1$ V) graphed on the same vertical scale.




Figure 5. Total System Power Dissipation Impact

From this we can see that even if a split-rail device pulls all the way to the 5-V rail (which the IDT part does not), the power savings in ΔI_{CC} will be more than offset by the huge switching currents that the split rail draws from the 5-V rail. The negative implications on heating, reliability, and battery life are obvious.

More Savings Are Possible

Some systems use a means of power savings known as *partial power down*. In partial power-down mode, a system basically shuts off the V_{CC} to some unused circuits during times of inactivity, thus eliminating even low standby currents. All of the members of TI's Low-Voltage Technology (LVT) product line mentioned above offer a parametric specification call I_{OFF} , which guarantees that the output pins of the parts will remain in a high-impedance state when the supply voltage is at 0 V. This prevents an inactive LVT part from dragging down the bus of an active part in the system, and allows the LVT part to become a partition for the partially powered-down unused subsystem. The LVT device still functions as a level shifter and voltage translator when power is restored to the inactive subsystem.

Another aspect of system power dissipation is the use of passive resistor pullups to keep a local bus from floating (and causing damage to the devices on the bus). Pullups were sufficient for the older desktop systems where power consumption was not as much of a concern, but pullup resistors in portable equipment can have a serious impact on battery life, and as such must be addressed.

Products like the LVT16245A (and others) from TI have a circuit feature called a *bus-hold cell* (shown in Figure 6). This cell eliminates these passive components and all of the procurement costs, board space, bus parasitics, and, of course, power dissipation associated with them. The bus-hold cell does not load down the bus or add any significant power dissipation to the LVT device.




Figure 6. LVT Bus-Hold Cell

Conclusion

Mixed 3.3-V and 5-V systems can be optimized for low power and low cost by judicious selection of the appropriate voltage-level shifter component. Split-rail level shifters can affect this voltage translation, but selection of this device is burdened with serious design tradeoffs in power sequencing, partial system power down, and system power dissipation. Further savings in both power and component cost can be realized if the component selected has a bus-hold cell or other means of eliminating passive system components.

Texas Instruments Crossbar Switches (CBT)

***Ramzi Ammar
Advanced System Logic – Semiconductor Group***



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1994, Texas Instruments Incorporated

Contents

<i>Title</i>	<i>Page</i>
What Are Texas Instruments Crossbar Switches (CBT)?	12-27
What Does Texas Instruments Offer in the CBT Family?	12-29
SN74CBT3244 – 8-Bit Crossbar Switch	12-29
SN74CBT3245 – 8-Bit Crossbar Switch	12-30
SN74CBT3383 – 10-Bit Bus-Exchange Switch	12-30
SN74CBT3384 – 10-Bit Crossbar Switch	12-31
SN74CBT6800 – 10-Bit Crossbar Switch With Precharged Outputs for Live Insertion	12-31
SN74CBT16209 – 18-Bit Bus-Exchange Switch	12-32
SN74CBT16212 – 24-Bit Bus-Exchange Switch	12-33
SN74CBT16214 – 3-to-1 Bus-Select Switch	12-34
Bus Switches Provide 5-V to 3-V Translation When a 3-V Supply Line Is Not Provided	12-35
Bus Switches Can Be Used to Replace Drivers and Transceivers in Bus Applications	12-35
Bus Switches Convert TTL Logic to Hot-Card Insertion Capability	12-35
Conclusion	12-37

List of Illustrations

<i>Figure</i>	<i>Title</i>	<i>Page</i>
1	Output Voltage vs Supply Voltage	12-27
2	Output Voltage vs Input Voltage	12-27
3	On-State Resistance vs Input Voltage	12-28
4	5-V TTL to 3-V TTL Translator System	12-35
5	ACL Direction of Current Flow When $V_{CC} = 0\text{ V}$	12-36
6	No ABT Current Flow When $V_{CC} = 0\text{ V}$	12-36
7	Hot-Card Insertion Application	12-36
8	Power-Up High-Impedance State With CBT	12-37

What Are Texas Instruments Crossbar Switches (CBT)?

Crossbar switches are high-speed bus-connect devices. Each switch consists of an N-channel MOS transistor driven by a CMOS gate. When enabled, the N-channel transistor gate is pulled to V_{CC} and the switch is on. These devices have an on resistance of approximately $5\ \Omega$ and a propagation delay of 250 ps. They are capable of conducting a current of 64 mA each. The transistor clamps the output at $\approx 1\ \text{V}$ less than the gate potential regardless of the level at the input pin. This is one of the N-channel transistor characteristics (see Figures 1 and 2). Note the $\approx 1\ \text{V}$ difference between the gate (V_{CC}) and the source (V_O) at any point on the graph.




Figure 1. Output Voltage vs Supply Voltage




Figure 2. Output Voltage vs Input Voltage

The on-state resistance r_{on} increases gradually with V_I until V_I approaches $V_{CC} - 1$ V, where r_{on} rapidly increases clamping V_O at $V_{CC} - 1$ V (see Figure 3). Also, by the nature of the N-channel transistor design, the input and output pins are fully isolated when the transistor is off. Leakage and capacitance is to ground and not between input and output which minimizes feedthrough when the transistor is off.





Figure 3. On-State Resistance vs Input Voltage


What Does Texas Instruments Offer in the CBT Family?

The following CBT switches offered by Texas Instruments are shown in this application report. This helps designers understand and identify areas where these devices are useful.

SN74CBT3244 – 8-Bit Crossbar Switch




DB, DW, OR PW PACKAGE
(TOP VIEW)




FUNCTION TABLE

INPUTS		INPUT/OUTPUTS	
1OE	2OE	1A, 1Y	2A, 2Y
L	L	1A=1Y	2A=2Y
L	H	1A=1Y	Z
H	L	Z	2A=2Y
H	H	Z	Z

SN74CBT3245 – 8-Bit Crossbar Switch




DB, DW, OR PW PACKAGE
(TOP VIEW)




FUNCTION TABLE

INPUTS		INPUT/OUTPUTS
OE	\overline{OE}	A, B
X	L	A = B
H	X	A = B
L	H	Z

SN74CBT3383 – 10-Bit Bus-Exchange Switch




DB, DW, OR PW PACKAGE
(TOP VIEW)




FUNCTION TABLE

\overline{BE}	BX	A1–A5	B1–B5
L	L	C1–C5	D1–D5
L	H	D1–D5	C1–C5
H	X	Z	Z

SN74CBT3384 – 10-Bit Crossbar Switch




DB, DW, OR PW PACKAGE
(TOP VIEW)




FUNCTION TABLE

OE1	OE2	B1 – B5	B6 – B10
L	L	A1 – A5	A6 – A10
L	H	A1 – A5	Z
H	L	Z	A6 – A10
H	H	Z	Z

SN74CBT6800 – 10-Bit Crossbar Switch With Precharged Outputs for Live Insertion




DW OR PW PACKAGE
(TOP VIEW)



FUNCTION TABLE

ON	B1 – B10	FUNCTION
L	A1 – A10	Connect
H	BIAS V	Precharge

SN74CBT16209 – 18-Bit Bus-Exchange Switch




DGG OR DL PACKAGE (TOP VIEW)

S0	1	48	S1
1A1	2	47	S2
1A2	3	46	1B1
GND	4	45	1B2
2A1	5	44	2B1
2A2	6	43	2B2
V _{CC}	7	42	GND
3A1	8	41	3B1
3A2	9	40	3B2
GND	10	39	GND
4A1	11	38	4B1
4A2	12	37	4B2
5A1	13	36	5B1
5A2	14	35	5B2
GND	15	34	GND
6A1	16	33	6B1
6A2	17	32	6B2
7A1	18	31	7B1
7A2	19	30	7B2
GND	20	29	GND
8A1	21	28	8B1
8A2	22	27	8B2
9A1	23	26	9B1
9A2	24	25	9B2

FUNCTION TABLE

S2	S1	S0	A1	A2	FUNCTION
L	L	L	Z	Z	Disconnect
L	L	H	B1	Z	A1 to B1
L	H	L	B2	Z	A1 to B2
L	H	H	Z	B1	A2 to B1
H	L	L	Z	B2	A2 to B2
H	L	H	Z	Z	Disconnect
H	H	L	B1	B2	A1 to B1, A2 to B2
H	H	H	B2	B1	A1 to B2, A2 to B1


SN74CBT16212 – 24-Bit Bus-Exchange Switch




FUNCTION TABLE

S2	S1	S0	A1	A2	FUNCTION
L	L	L	Z	Z	Disconnect
L	L	H	B1	Z	A1 to B1
L	H	L	B2	Z	A1 to B2
L	H	H	Z	B1	A2 to B1
H	L	L	Z	B2	A2 to B2
H	L	H	Z	Z	Disconnect
H	H	L	B1	B2	A1 to B1, A2 to B2
H	H	H	B2	B1	A1 to B2, A2 to B1

SN74CBT16214 – 3-to-1 Bus-Select Switch



**DGG OR DL PACKAGE
(TOP VIEW)**



FUNCTION TABLE

S2	S1	S0	A1	FUNCTION
L	L	L	Z	Disconnect
L	L	H	B1	A1 to B1
L	H	L	B2	A1 to B2
L	H	H	Z	Disconnect
H	L	L	Z	Disconnect
H	L	H	B3	A1 to B3
H	H	L	B1	A1 to B1
H	H	H	B2	A1 to B2

Bus Switches Provide 5-V to 3-V Translation When 3-V Supply Line Is Not Provided

These devices can also provide bidirectional 5-V to 3-V translation with no added propagation delay or direction control, using only a 5-V supply line and a diode. Figure 4 illustrates this application. A 4.3-V V_{CC} can be created by placing a diode between V_{CC} and the switch. This causes the gate to drop to 4.3 V due to the diode drop of approximately 0.7 V. This drop, coupled with the gate-to-source drop of 1 V, brings V_O to a maximum 3.3-V level that can be used to drive a signal in a 3-V environment.




Figure 4. 5-V TTL to 3-V TTL Translator System

Bus Switches Can Be Used to Replace Drivers and Transceivers in Bus Applications

Bus switches introduce near-zero propagation delay. They can replace drivers and transceivers in systems where signal buffering is not required. They can be used in a multiprocessor system as a fast bus connect, or they can be used as a bus-exchange switch for crossbar systems, ping-pong memory connect, or bus-byte swap. These devices can also replace relays that are used in automated test equipment (ATE) to connect or disconnect load resistors in negligible time with the same low on resistance and without the reliability problem that relays provide.

Bus Switches Convert TTL Logic to Hot-Card Insertion Capability

This application is used mostly in systems that require hot-card insertion or removal of cards without disturbing or loading down the bus. These systems are designed to run continuously and can not be shut down for any reason, such as telephone switches, manufacturing controls, real-time transaction systems, and airline-reservation networks. These systems/cards use some logic families like ACL, HCMOS, etc., that do not provide isolation from the bus when power is partially removed, causing system error. Also, connectors are designed so that the ground pins are connected first followed by the signal pins then V_{CC} last. In this condition, the existing logic must ensure that the I/O signals do not disturb or load down the bus. This assurance can not be achieved using CMOS logic since it contains P-channel transistors that provide an inherent diode between the I/O pins and V_{CC} that is forward biased when driven above V_{CC} (see Figure 5). In a situation where V_{CC} is disconnected, these diodes are capable of pulling the system bus to approximately one diode drop above ground leaving the bus disturbed.




Figure 5. ACL Direction of Current Flow When $V_{CC} = 0\text{ V}$

Another issue to consider is that, when V_{CC} is ramping but still below the device operating voltage, the logic should ensure that the outputs are in the high-impedance state and that the bus is totally isolated until the card is ready for operation. Finally, the capacitance of the card must be seen by the system bus as low as possible so that when the card is inserted and the capacitance is charged up, disturbance or bus error will not occur.

There are two solutions to this problem. One is to use Texas Instruments BCT or ABT families, since both guarantee the input and output to be off when V_{CC} is removed due to the absence of the clamping diodes to V_{CC} (see Figure 6). They also provide an active circuit that ensures the output to be in the high-impedance state during part of the V_{CC} power up or power down.




Figure 6. No ABT Current Flow When $V_{CC} = 0\text{ V}$

The second solution is to use the Texas Instruments crossbar technology (CBT) family. This can be done by placing the switch between the card logic and the connector to serve as an isolator when power is removed. The switch uses an n channel that prevents the current from flowing into the switch when powered down (see Figure 7). One device in particular, the SN74CBT6800, is designed specifically for hot-card insertion. It has a built-in channel pullup tied to a bias voltage (BIAS V) that is provided to ensure power up such that the buses are not connected. Other devices can be used in the same manner, however, to ensure the high-impedance state during power up or power down. The enable pins of the switch should be tied to V_{CC} through a pullup resistor. The minimum value of the resistor is determined by the current-sinking capability of the driver (see Figure 8).





Figure 7. Hot-Card Insertion Application



† $I_{OL} > I_R$, so the control signal can override the pullup resistor.

Figure 8. Power-Up High-Impedance State With CBT

Conclusion

Texas Instruments crossbar switches can be used in several applications. Although they are simple N-channel transistors, they are capable of providing several important bus functions, such as hot-card insertion, near-zero-delay communication, 5-V to 3-V translation, and memory management in multiprocessor environments.

General Information	1
LVT Octals	2
LVTZ Octals: Power-Up, 3-State	3
LVT Widebus™	4
LVT JTAG/IEEE 1149.1	5
GTL Transceivers and Backplane Drivers	6
LVC MSI and Octals	7
LVC Widebus™	8
ALVC Widebus™	9
LV MSI and Octals	10
CBT Bus Switches and 5-V/3-V Translators	11
Application Notes	12
Characterization Information	13
Mechanical Data	14

Characterization Information

13

LVT Family Characteristics

Ken Ristow
Advanced System Logic – Semiconductor Group



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of TI product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1993, Texas Instruments Incorporated

Printed in the U.S.A.

Introduction

To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic parts capable of mixed-mode operation. The LVT series of parts rely on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT, as well as the following family characteristics:

5.5-V maximum input voltage

Specified 2.7-V to 3.6-V supply voltage

I/O structures which support live insertion

Standard TTL output drives of:

$V_{OH} = 2\text{ V}$ at $I_{OH} = -32\text{ mA}$

$V_{OL} = 0.55\text{ V}$ at $I_{OL} = 64\text{ mA}$

Rail-to-rail switching for driving CMOS

Maximum supply currents of:

$I_{CCL} \leq 15\text{ mA}$

$I_{CCH} \leq 200\text{ }\mu\text{A}$

$I_{CCZ} \leq 200\text{ }\mu\text{A}$

Propagation delays of:

$t_{pd} < 4.6\text{ ns}$

$t_{pd} (\text{LE to Q}) < 5.1\text{ ns}$

$t_{pd} (\text{CLK to Q}) < 6.3\text{ ns}$

Surface mount packaging support including fine-pitch packages:

48-/56-pin SSOP and TSSOP for LVT Widebus™

20-/24-pin SOIC and TSSOP for standard LVT

LVT Input/Output Characteristics

Figure 1 shows a simplified LVT output and illustrates the mixed-mode-signal drive designed into the output stage. This combination of a high-drive TTL stage along with the rail-to-rail CMOS switching gives the LVT series of product extreme application flexibility. These parts have the same drive characteristics as 5-V ABT devices (see Figure 2), and provide the dc drive needed for existing 5-V backplanes. This allows for a simple solution to reduce system power via the migration to 3.3-V operation.




Figure 1. Simplified LVT Output Structure




Figure 2. ABT vs LVT Output-Drive Comparison

Not only can LVT devices operate as 3-V to 5-V level translators by supporting input or I/O voltages of 5.5 V with $V_{CC} = 2.7$ V to 3.6 V, the inputs can withstand 5.5 V even when $V_{CC} = 0$ V. This allows for the devices to be used under partial system power-down applications or those which require live insertion.

Bus Hold

Many times, devices are used in applications that do not provide a pullup or pulldown voltage to the input or I/O pin when the driving device goes into a high-impedance state, as in the case of CMOS buses or nonbused lines. To prevent application problems or oscillations, a large pullup resistor is typically used, but this consumes board area and contributes to driver loading. The LVT series of devices incorporate active circuitry that holds unused or floating inputs or I/Os at a valid logic level. This circuitry provides for a typical holding current, $\pm 100 \mu\text{A}$, that is sufficient enough to overcome any CMOS-type leakages. Since this is an active circuit, it does take current, approximately $\pm 500 \mu\text{A}$, to toggle the state of the input. This current is trivial when compared to the tens of mA of current that is needed to charge a capacitive load, thereby not affecting the propagation delay of the driving output.

Conclusion

LVT devices solve the system need for a transparent seam between the low-voltage and 5-V sections by providing for mixed-signal operation. The devices support live-insertion or partial-power applications, while providing for low-input leakage currents. The outputs are capable of driving today's 5-V backplanes, with a considerable reduction in device power consumption, as well as being packaged in state-of-the-art fine-pitch surface-mount packages.

LVT244 Characteristics




Figure 3. Propagation Delay vs Free-Air Temperature




Figure 4. Propagation Delay vs Free-Air Temperature




Figure 5. Propagation Delay vs Outputs Switching




Figure 6. Propagation Delay vs Load Capacitance

LVT244 Typical dc Characteristics




Figure 7. High-Level Output Voltage vs High-Level Output Current




Figure 8. High-Level Output Voltage vs High-Level Output Current




Figure 9. Low-Level Output Voltage vs Low-Level Output Current




Figure 10. Hold Current vs Output Voltage




Figure 11. Supply Current vs Switching Frequency

Unloaded t_r and t_f Rates

The circuit shown below was used to measure the unloaded transition rates of the output.




Figure 12. Load Circuit




Figure 13. Rise Time Rate vs Free-Air Temperature




Figure 14. Fall Time Rate vs Free-Air Temperature




Figure 15. Rise Time Rate vs Free-Air Temperature




Figure 16. Fall Time Rate vs Free-Air Temperature

LVT646 Characteristics




Figure 17. Thru-Mode Propagation Delay vs Free-Air Temperature




Figure 18. Thru-Mode Propagation Delay vs Free-Air Temperature




Figure 19. Clock-to-Q Propagation Delay vs Free-Air Temperature




Figure 20. Clock-to-Q Propagation Delay vs Free-Air Temperature




Figure 21. Propagation Delay vs Outputs Switching






Figure 22. Propagation Delay vs Load Capacitance


Packaging Options




24-Pin SOIC (DW)[†]
 Area = 165 mm²
 Height = 2.65 mm
 Lead pitch = 1.27 mm



Widebus™
 48-Pin SSOP (DL)[†]
 Area = 171 mm²
 Height = 2.74 mm
 Lead pitch = 0.635 mm




24-Pin TSSOP (PW)[†]
 Area = 54 mm²
 Height = 1.1 mm
 Lead Pitch = 0.65 mm



Shrink Widebus™
 48-Pin TSSOP (DGG)[†]
 Area = 108 mm²
 Height = 1.1 mm
 Lead Pitch = 0.5 mm

[†] TI package designators

Thermal Characteristics



Widebus and Shrink Widebus are trademarks of Texas Instruments Incorporated.

General Information	1
LVT Octals	2
LVTZ Octals: Power-Up, 3-State	3
LVT Widebus™	4
LVT JTAG/IEEE 1149.1	5
GTL Transceivers and Backplane Drivers	6
LVC MSI and Octals	7
LVC Widebus™	8
ALVC Widebus™	9
LV MSI and Octals	10
CBT Bus Switches and 5-V/3-V Translators	11
Application Notes	12
Characterization Information	13
Mechanical Data	14


Contents

	Page
Ordering Instructions	14-3
Mechanical Data	14-5

ORDERING INSTRUCTIONS

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.


Factory orders for circuits described in this catalog should include a three-part type number as explained in the following example.



D/R-PDSO-G**

PLASTIC NARROW-BODY SMALL-OUTLINE PACKAGE

16 PIN SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Leads are within 0.005 (0,127) radius of true position at maximum material condition.
 D. Body dimensions do not include mold flash or protrusion.
 E. Mold protrusion shall not exceed 0.006 (0,15).

MECHANICAL DATA


DB/R-PDSO-G**

PLASTIC SMALL-OUTLINE PACKAGE

16 PIN SHOWN



PINS**	14	16	20	24	28	30	38
DIM							
A MAX	6,50	6,50	7,50	8,50	10,50	10,50	12,90
A MIN	5,90	5,90	6,90	7,90	9,90	9,90	12,30




4040065/A-10/93

- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Leads are within 0,127 radius of true position at maximum material condition.
 D. Body dimensions do not include mold flash or protrusion.
 E. Mold protrusion shall not exceed 0.006 (0,15).

DGG/R-PDSO-G**

300-MIL THIN SHRINK SMALL-OUTLINE PACKAGE




- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions include mold flash or protrusion.

MECHANICAL DATA

DGG/R-PDSO-G**
48 PIN SHOWN

THIN SHRINK SMALL-OUTLINE PACKAGE




- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions include mold flash or protrusion.

4040078/A-10/93

DL/R-PDSO-G**
48 PIN SHOWN

PLASTIC SHRINK SMALL-OUTLINE PACKAGE




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Leads are within 0.0035 (0,089) radius of true position at maximum material condition.
 D. Body dimensions do not include mold flash or protrusion, which does not exceed 0.006 (0,15).
 E. Foot length measured from lead top to point 0.010 (0,254) above seating plane.

MECHANICAL DATA

DW/R-PDSO-G**
20 PIN SHOWN

PLASTIC WIDE-BODY SMALL-OUTLINE PACKAGE




4040000/A-10/93

- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Leads are within 0.005 (0,127) radius of true position at maximum material condition.
 D. Body dimensions do not include mold flash or protrusion.
 E. Mold protrusion shall not exceed 0.006 (0,15).

FK/S-CQCC-N**
28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER PACKAGE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Three-layer ceramic base with a metal lid and braze seal.
 - D. FK package terminal assignments conform to JEDEC Standards 1, 2, and 11.
 - E. The packages are intended for surface mounting on solder lands on 0.050 (1,27) centers.

MECHANICAL DATA

HV/S-GDFP-F68

CERAMIC QUAD FLATPACK




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.

J/R-GDIP-T**

CERAMIC DUAL-IN-LINE PACKAGE

14 PIN SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This dimension does not apply for solder-dipped leads.
 D. For solder dipped leads, dipping area of the leads extends from the lead tip to at least 0.020 (0,51) above seating plane.

MECHANICAL DATA

JT/R-GDIP-T**

CERAMIC DUAL-IN-LINE PACKAGE


24 PIN SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package is glass sealed.

PM/S-PQFP-G64

PLASTIC QUAD FLATPACK



4040152/A-10/93


- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.

MECHANICAL DATA

PW/R-PDSO-G**

PLASTIC SMALL-OUTLINE PACKAGE

8 PIN SHOWN




- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Drawing source: SCJ Package Handbook, 1990

WD/R-GDFP-F**

CERAMIC FLAT PACKAGE

4 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.

NOTES

NOTES

TI Worldwide Sales Offices

ALABAMA: Huntsville: 4970 Corporate Drive, NW Suite 125H, Huntsville, AL 35805-6230, (205) 430-0114.

ARIZONA: Phoenix: 2525 E. Camelback, Suite 500, Phoenix, AZ 85016, (602) 224-7800.

CALIFORNIA: Irvine: 1920 Main Street, Suite 900, Irvine, CA 92714, (714) 660-1200; San Diego: 5625 Ruffin Road, Suite 100, San Diego, CA 92123, (619) 278-9600; San Jose: 2625 North First Street, Suite 200, San Jose, CA 95134, (408) 894-9000; Woodland Hills: 21550 Oxnard Street, Suite 700, Woodland Hills, CA 91367, (818) 704-8100.

COLORADO: Aurora: 1400 S. Potomac Street, Suite 101, Aurora, CO 80012, (303) 368-8000.

CONNECTICUT: Wallingford: 1062 Barnes Industrial Park Road, Suite 303, Wallingford, CT 06492, (203) 265-3807.

FLORIDA: Orlando: 370 S. North Lake Boulevard, Suite 1008, Altamonte Springs, FL 32701, (407) 260-2116;

Fort Lauderdale: Hillsboro Center, Suite 110, 600 W. Hillsboro Boulevard, Deerfield Beach, FL 33441, (305) 425-7820; Tampa: 4803 George Road, Suite 900, Tampa, FL 33634-6234, (813) 882-0017.

GEORGIA: Atlanta: 5515 Spalding Drive, Norcross, GA 30092-2560, (404) 662-7967.

ILLINOIS: Arlington Heights: 515 West Algonquin, Arlington Heights, IL 60005, (708) 640-2925.

INDIANA: Indianapolis: 550 Congressional Drive, Suite 100, Carmel, IN 46032, (317) 573-6400; Fort Wayne: 103 Airport North Office Park, Fort Wayne, IN 46825, (219) 489-3860.

KANSAS: Kansas City: 7300 College Boulevard, Lighton Plaza, Suite 150, Overland Park, KS 66210, (913) 451-4511.

MARYLAND: Columbia: 8815 Centre Park Drive, Suite 100, Columbia, MD 21045, (410) 964-2003.

MASSACHUSETTS: Boston: Bay Colony Corporate Center, 950 Winter Street, Suite 2800, Waltham, MA 02154, (617) 895-9100.

MICHIGAN: Detroit: 33737 W. 12 Mile Road, Farmington Hills, MI 48331, (313) 553-1500.

MINNESOTA: Minneapolis: 11000 W. 78th Street, Suite 100, Eden Prairie, MN 55344, (612) 828-9300.

NEW JERSEY: Edison: 399 Thornall Street, Edison, NJ 08837-2236, (908) 906-0033.

NEW MEXICO: Albuquerque: 3916 Juan Tabo Place NE, Suite 22, Albuquerque, NM 87111, (505) 345-2555.

NEW YORK: East Syracuse: 5015 Campuswood Drive, East Syracuse, NY 13057, (315) 463-9291; Poughkeepsie: 300 Westage Business Center, Suite 250, Fishkill, NY 12524, (914) 897-2900;

Long Island: 48 South Service Road, Suite 100, Melville, NY 11747, (516) 454-6601;

Rochester: 2851 Clover Street, Pittsford, NY 14534, (716) 385-6700.

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Suite 100, Charlotte, NC 28217, (704) 522-5487; Raleigh: Highwoods Tower 1, 3200 Beach Leaf Court, Suite 206, Raleigh, NC 27604, (919) 876-2725.

OHIO: Cleveland: 23775 Commerce Park Road, Beachwood, OH 44122-5875, (216) 765-7528; Dayton: 4035 Colonel Glenn Highway, Suite 310, Beavercreek, OH 45431-1601, (513) 427-6200.

OREGON: Portland: 8700 S.W. 105th Street, Suite 110, Beaverton, OR 97005, (503) 643-6758.

PENNSYLVANIA: Philadelphia: 600 W. Germantown Pike, Suite 200, Plymouth Meeting, PA 19462, (215) 825-9500.

PUERTO RICO: Hato Rey: 615 Mercantil Plaza Building, Suite 505, Hato Rey, PR 00919, (809) 753-8700.

TEXAS: Austin: 12501 Research Boulevard, Austin, TX 78759, (512) 250-6769;

Dallas: 7839 Churchhill Way, Dallas, TX 75251, (214) 917-1264; Houston: 9301 Southwest Freeway, Commerce Park, Suite 360, Houston, TX 77074, (713) 778-6592; Midland: FM 1788 & I-20, Midland, TX 79711-0448, (915) 561-7137.

UTAH: Salt Lake City: 2180 South 1300 East, Suite 335, Salt Lake City, UT 54106, (801) 466-8973.

WISCONSIN: Milwaukee: 20825 Swenson Drive, Suite 900, Waukesha WI 53186, (414) 798-1001.

CANADA: Ottawa: 303 Moodie Drive, Suite 1200, Mallorn Centre, Nepean, Ontario, Canada K2H 9R4, (613) 728-3201; Toronto: 280 Centre Street East, Richmond Hill, Ontario, Canada L4C 1B1, (416) 884-9181; Montreal: 9460 Trans Canada Highway, St. Laurent, Quebec, Canada H4S 1R7, (514) 335-8392.

MEXICO: Texas Instruments de Mexico S.A. de C.V., Xola 613, Modulo 1-2, Colina del Valle, 03100 Mexico, D.F. 5-639-9740.

AUSTRALIA (& NEW ZEALAND): Texas Instruments Australia Ltd., 6-10 Talavera Road, North Ryde (Sydney), New South Wales, Australia 2113, 2-878-9000; 14th Floor, 380 Street, Kilda Road, Melbourne, Victoria, Australia 3000, 3-696-1211.

BELGIUM: Texas Instruments Belgium S.A./N.V., Avenue Jules Bordetlaan 11, 1140 Brussels, Belgium, (02) 242 30 80.

BRAZIL: Texas Instruments Electronicos do Brasil Ltda., Av. Eng. Luiz Carlos Berrini, 1461, 11 andar, 04571-903, Sao Paulo, SP, Brazil, 11-535-5133.

DENMARK: Texas Instruments A/S, Borupvang 2D, 2750 Ballerup, Denmark, (44) 68 74 00.

FINLAND: Texas Instruments OY, Tekniikantie 12, 02150 Espoo, Finland, (0) 43 54 20 33.

FRANCE: Texas Instruments France, 8-10 Avenue Morane-Saulnier, B.P. 67, 78141 Velizy-Villacoublay Cedex, France, (1) 30 70 10 01.

GERMANY: Texas Instruments Deutschland GmbH, Haggertystraße 1, 85356 Freising, Germany, (08161) 80-0; Kirchhorster Straße 2, 30659 Hannover, Germany, (0511) 90 49 60; Maybachstraße II, 73760 Ostfildern, Germany, (0711) 34 03 0.

HONG KONG: Texas Instruments Hong Kong Ltd., 8th Floor, World Shipping Centre, 7 Canton Road, Kowloon, Hong Kong, 737-0338.

HUNGARY: Texas Instruments Representation, Budaörsi u.50, 3rd floor, 1112 Budapest, Hungary, (1) 269 8310.

INDIA: Texas Instruments India Private Ltd., AL-Abeeb, 150/1 Infantry Road, Bangalore 560 001, India, (91-80) 226-9007.

IRELAND: Texas Instruments Ireland Ltd., 7/8 Harcourt Street, Dublin 2, Ireland, (01) 478 52 33.

ITALY: Texas Instruments Italia S.p.A., Centro Direzionale Colleoni, Palazzo Pterseo-Via Paracelso 12, 20041 Agrate Brianza (Mi), Italy, (039) 63 221; Via Castello della Magliana, 38, 00148 Roma, Italy (06) 657 26 51.

JAPAN: Texas Instruments Japan Ltd., Aoyama Fuji Building 3-6-12 Kita-Aoyama Minato-ku, Tokyo, Japan 107, 03-498-1211; MS Shibaura Building 9F, 4-13-23 Shibaura, Minato-ku, Tokyo, Japan 108, 03-769-8700; Nishino-Iwai Building 5F, 2-5-8 Imabashi, Chuo-ku, Osaka, Japan 541, 06-204-1881; Dai-ni Toyota Building Nishi-kan 7F, 4-10-27 Meieki, Nakamura-ku, Nagoya, Japan 450, 052-583-8691; Kanazawa Oyama-cho Daichi Seimei Building 6F, 3-10 Oyama-cho, Kanazawa-shi, Ishikawa, Japan 920, 0762-23-5471; Matsumoto Showa Building 6F, 1-2-11 Fukushi, Matsumoto-shi, Nagano, Japan 390, 0263-33-1060; Daichi Olympic Tachikawa Building 6F, 1-25-12, Akebono-cho, Tachikawa-shi, Tokyo, Japan 190, 0425-27-6760; Yokohama Business Park East Tower 10F, 134 Goudo-cho, Hodogaya-ku, Yokohama-shi, Kanagawa, Japan 240, 045-338-1220; Nihon Seimei Kyoto Yasaki Building 5F, 843-2, Higashi Shiohokoji-cho, Higashi-iru, Nishinotoh-in, Shiohokoji-dori, Shimogyo-ku, Kyoto, Japan 600, 075-341-7713; Sumitomo Seimei Kumagaya Building 8F, 2-44 Yayoi, Kumagaya-shi, Saitama, Japan 360, 0485-22-2440; 4262, Aza Takao, Oaza Kawasaki, Hiji-Machi, Hayami-Gun, Oita, Japan 879-15, 0977-73-1567.

KOREA: Texas Instruments Korea Ltd., 28th Floor, Trade Tower, 159-1, Samsung-Dong, Kangnam-ku Seoul, Korea, 2-551-2800.

MALAYSIA: Texas Instruments Malaysia, SDN. BHD., Lot 36.1 #Box 93, Menara Maybank, 100 Jalan Tun Perak, 50050 Kuala Lumpur, Malaysia, 50-3-230-6001.

NORWAY: Texas Instruments Norge A/S, P.B. 106, Brin Sveien 3, 0513 Oslo 5, Norway, (02) 264 75 70.

PEOPLE'S REPUBLIC OF CHINA: Texas Instruments China Inc., Beijing Representative Office, 7-05 CITIC Building, 19 Jianguomenwai Dajie, Beijing, China, 500-2255, Ext. 3750.

PHILIPPINES: Texas Instruments Asia Ltd., Philippines Branch, 14th Floor, Ba-Lepanto Building, 8747 Paseo de Roxas, 1226 Makati, Metro Manila, Philippines, 2-817-6031.

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal) LDA., Eng. Frederico Ulricho, 2650 Moreira Da Maia, 4470 Maia, Portugal (2) 948 10 03.

SINGAPORE (& INDONESIA, THAILAND): Texas Instruments Singapore (PTE) Ltd., 990 Bendemeer Road, Singapore 1233, (65) 390-7100.

SPAIN: Texas Instruments España S.A., c/Gobelos 43, 28023, Madrid, Spain, (1) 372 80 51; Parc Tecnologic Del Valles, 08290 Cerdanyola, Barcelona, Spain, (3) 31 791 80.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen), Box 30, 164 93, Isafjordsgatan 7, Kista, Sweden, (08) 752 58 00.

SWITZERLAND: Texas Instruments Switzerland AG, Riedstrasse 6, CH-8953 Dietikon, Switzerland, (01) 744 2811.

TAIWAN: Texas Instruments Taiwan Limited, Taipei Branch, 23th Floor, Sec. 2, Tun Hua S. Road, Taipei 106, Taiwan, Republic of China, (2) 378-6800.

UNITED KINGDOM: Texas Instruments Ltd., Manton Lane, Bedford, England, MK41 7PA, (0234) 270 111.



