


NEC Electronics U.S.A. Inc.

Microcomputer Division



Western Microtechnology 10040 Bubb Road Cupertino, CA 95014 Phone (408) 725-1660 TWX 910-338-0013



This 1982 Microcomputer Division catalog includes specifications for the current product lines marketed by the Microcomputer Division of NEC Electronics U.S.A. Inc. In addition, it contains a special section of specifications for the ROM product line marketed by the Electronic Arrays Division. Both product lines are sold through the NEC Electronics U.S.A. sales network (see last page and back covers for listing).

NEC Electronics U.S.A. Inc., with corporate headquarters in San Mateo, California, is a subsidiary of Nippon Electric Company. NEC Electronics U.S.A. Inc. consists of four product divisions. The Microcomputer Division, founded in 1975 and now located in Natick, Massachusetts, markets a wide variety of leading-edge LSI semiconductor memories and microprocessors. The Electronic Arrays Division, acquired by NEC in 1978, manufactures ROMs and RAMs in Mountain View, California. The Electron Division, founded in 1976 and headquartered in Sunnyvale, California, markets a broad range of products including linear ICs, vacuum fluorescent displays, tantalum capacitors, discrete semiconductors including optoelectronics and fiber optics. The Board Division is also located in Natick, Massachusetts; it designs, manufactures, and sells sophisticated board and system products.

NEC Electronics U.S.A. Inc.

Corporate Headquarters 3055 Clearview Way, Suite 310 San Mateo, California 94402

NEC Electronics U.S.A. Inc.

Electron Division 252 Humboldt Court Sunnyvale, California 94086

NEC Electronics U.S.A. Inc.

Electronic Arrays Division 550 East Middlefield Road Mountain View, California 94043

NEC Electronics U.S.A. Inc.

Microcomputer Division One Natick Executive Park Natick, Massachusetts 01760



1982 CATALOG

The information in this document is subject to change without notice. NEC Electronics U.S.A. Inc. makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. NEC Electronics U.S.A. Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics U.S.A. Inc. makes no commitment to update nor to keep current the information contained in this document.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics U.S.A. Inc.

© 1982 by NEC Electronics U.S.A. Inc. Printed in the United States of America

Additional copies of this catalog or other NEC literature may be obtained from your local representative or distributor (addresses in section 10 of this catalog) or by writing to:

Communications Department NEC Electronics U.S.A. Inc. Microcomputer Division One Natick Executive Park Natick, MA 01760 U.S.A. **MEMORIES**

4	FIELD PROGRAMMABLE READ ONLY MEMORIES					
5	K PROGRAMMED READ ONLY MEMORIES	ELECTRONIC ARRAYS MAS				
6	SINGLE CHIP 4-BIT MICROCOMPUTERS	MICROCOMPUTERS				
7	SINGLE CHIP 8-BIT MICROCOMPUTERS					
8	MICROPROCESSORS					
9	PERIPHERALS					
10	REPRESENTATIVES & DISTRIBUTORS					

CONTENTS

GENERAL INFORMATION

RANDOM ACCESS MEMORIES



1

NEC Electronics U.S.A. Inc. Microcomputer Division

FUNCTIONAL INDEX

PANDOM AGOSCO MEMORIES
RANDOM ACCESS MEMORIES
Selection Guide
Dynamic NMOS RAMs
μPD416 21
μPD4164
Static NMOS RAMs
μPD4104
μPD2114L 43
μ PD2147 47
μPD2149 53
μ PD2167
μPD4016 63
Static CMOS RAMs
μ PD5101L 69
μ PD444
μ PD446
μPD449 85
FIELD PROGRAMMABLE
READ ONLY MEMORIES Selection Guide
Bipolar 02
μPB406/426 93
μPB409/429 97
μΡΒ450
U.V. Erasable
μPD2716
μPD2732
μ PD2732A 115
μ PD2764
ELECTRONIC ARRAYS
MASK PROGRAMMED ROMS
EA Ordering Procedure 125
EA Ordering Procedure 125 μPD2316E/EA8316E 129
EA Ordering Procedure
EA Ordering Procedure 125 μPD2316E/EA8316E 129
EA Ordering Procedure
EA Ordering Procedure 125 μPD2316E/EA8316E 129 μPD2332A/B/EA8332A/B 133 μPD2364/EA8364 137 SINGLE CHIP 4-BIT MICROCOMPUTERS Selection Guide 12 Microcomputer Alternate Source Guide 15 ROM-Based Products
EA Ordering Procedure 125 μPD2316E/EA8316E 129 μPD2332A/B/EA8332A/B 133 μPD2364/EA8364 137 SINGLE CHIP 4-BIT MICROCOMPUTERS Selection Guide 12 Microcomputer Alternate Source Guide 15 ROM-Based Products Ordering Procedure 17
EA Ordering Procedure 125 μPD2316E/EA8316E 129 μPD2332A/B/EA8332A/B 133 μPD2364/EA8364 137 SINGLE CHIP 4-BIT MICROCOMPUTERS Selection Guide 12 Microcomputer Alternate Source Guide 15 ROM-Based Products Ordering Procedure 17 μCOM-4 143
EA Ordering Procedure 125 μPD2316E/EA8316E 129 μPD2332A/B/EA8332A/B 133 μPD2364/EA8364 137 SINGLE CHIP 4-BIT MICROCOMPUTERS Selection Guide 12 Microcomputer Alternate Source Guide 15 ROM-Based Products Ordering Procedure 17 μCOM-4 143 μPD546/547 157
EA Ordering Procedure 125 μPD2316E/EA8316E 129 μPD2332A/B/EA8332A/B 133 μPD2364/EA8364 137 SINGLE CHIP 4-BIT MICROCOMPUTERS Selection Guide 12 Microcomputer Alternate Source Guide 15 ROM-Based Products Ordering Procedure 17 μCOM-4 143 μPD5646547 157 μPD557L 159
EA Ordering Procedure 125 μPD2316E/EA8316E 129 μPD2332A/B/EA8332A/B 133 μPD2364/EA8364 137 SINGLE CHIP 4-BIT MICROCOMPUTERS Selection Guide 12 Microcomputer Alternate Source Guide 15 ROM-Based Products Ordering Procedure 17 μCOM-4 143 μPD546/547 157 μPD557L 159 μPD650/651 161
EA Ordering Procedure 125
EA Ordering Procedure 125 μPD2316E/EA8316E 129 μPD2332A/B/EA8332A/B 133 μPD2364/EA8364 137 SINGLE CHIP 4-BIT MICROCOMPUTERS Selection Guide 12 Microcomputer Alternate Source Guide 15 ROM-Based Products Ordering Procedure 17 μCOM-4 143 μPD546/547 157 μPD557L 159 μPD650/651 161 μPD547L 163 μPD547L 163 μPD557/553 165
EA Ordering Procedure 125 μPD2316E/EA8316E 129 μPD2332A/B/EA8332A/B 133 μPD2364/EA8364 137 SINGLE CHIP 4-BIT MICROCOMPUTERS Selection Guide 12 Microcomputer Alternate Source Guide 15 ROM-Based Products Ordering Procedure 17 μCOM-4 143 μPD546/547 157 μPD557L 159 μPD650/651 161 μPD547L 163 μPD552/553 165 μPD550/554 167
EA Ordering Procedure 125 μPD2316E/EA8316E 129 μPD2332A/B/EA8332A/B 133 μPD2364/EA8364 137 SINGLE CHIP 4-BIT MICROCOMPUTERS Selection Guide 12 Microcomputer Alternate Source Guide 15 ROM-Based Products Ordering Procedure 17 μCOM-4 143 μPD546/547 157 μPD557L 159 μPD650/651 161 μPD547L 163 μPD552/553 165 μPD550/554 167 μPD550/554 167
EA Ordering Procedure 125 μPD2316E/EA8316E 129 μPD2332A/B/EA8332A/B 133 μPD2364/EA8364 137 SINGLE CHIP 4-BIT MICROCOMPUTERS Selection Guide 12 Microcomputer Alternate Source Guide 15 ROM-Based Products Ordering Procedure 17 μCOM-4 143 μPD546/547 157 μPD557L 159 μP0650/651 161 μPD547L 163 μPD552/553 165 μPD550/554 167 μPD550/554L 169 μPD652 171
EA Ordering Procedure 125 μPD2316E/EA8316E 129 μPD2332A/B/EA8332A/B 133 μPD2364/EA8364 137 SINGLE CHIP 4-BIT MICROCOMPUTERS Selection Guide 12 Microcomputer Alternate Source Guide 15 ROM-Based Products Ordering Procedure 17 μCOM-4 143 μPD546/547 157 μPD557L 159 μPD650/651 161 μPD5547L 163 μPD5547L 163 μPD550/554 167 μPD550/554 167 μPD550L/554L 169 μPD652 171 μPD556B Evaluation Chip 173
EA Ordering Procedure 125
EA Ordering Procedure 125 μPD2316E/EA8316E 129 μPD2332A/B/EA8332A/B 133 μPD2364/EA8364 137 SINGLE CHIP 4-BIT MICROCOMPUTERS Selection Guide 12 Microcomputer Alternate Source Guide 15 ROM-Bassed Products Ordering Procedure 17 μCOM-4 143 μPD546/547 157 μPD557L 159 μPD650/651 161 μPD547L 163 μPD552/553 165 μPD550/554 167 μPD550/554 167 μPD550/554 167 μPD550/554 169 μPD652 171 μPD556 Evaluation Chip 173 μPD7500 Series Introduction 177 μPD7501 193
EA Ordering Procedure 125 μPD2316E/EA8316E 129 μPD2332A/B/EA8332A/B 133 μPD2364/EA8364 137 SINGLE CHIP 4-BIT MICROCOMPUTERS Selection Guide 12 Microcomputer Alternate Source Guide 15 ROM-Based Products Ordering Procedure 17 μCOM-4 143 μPD546/547 157 μPD557L 159 μPD650/651 161 μPD547L 163 μPD552/553 165 μPD550/554 167 μPD550L/554L 169 μPD652 171 μPD550E EVAILUATION 173 μPD556B EVAILUATION 173 μPD7500 Series Introduction 177 μPD7501 193 μPD7501 199
EA Ordering Procedure 125
EA Ordering Procedure 125
EA Ordering Procedure 125
EA Ordering Procedure 125 μPD2316E/EA8316E 129 μPD2332A/B/EA8332A/B 133 μPD2364/EA8364 137 SINGLE CHIP 4-BIT MICROCOMPUTERS Selection Guide 12 Microcomputer Alternate Source Guide 15 ROM-Based Products Ordering Procedure 17 μCOM-4 143 μPD546/547 157 μPD557L 159 μPD650/651 161 μPD557L 163 μPD550/554 167 μPD550/554 167 μPD550/554 167 μPD550/556 Evaluation Chip 173 μPD556 Evaluation Chip 173 μPD7501 193 μPD7501 193 μPD7502/7503 199 μPD7506 205 μPD7507/7508 211 μPD7507S 219 μPD7507S 219
EA Ordering Procedure 125 μPD2316E/EA8316E 129 μPD2332A/B/EA8332A/B 133 μPD2364/EA8364 137 SINGLE CHIP 4-BIT MICROCOMPUTERS Selection Guide 12 Microcomputer Alternate Source Guide 15 ROM-Based Products Ordering Procedure 17 μCOM-4 143 μPD546/547 157 μPD650/651 161 μPD550L/553 165 μPD550L/554 167 μPD550L/554L 169 μPD652 171 μPD652 171 μPD550L/554L 169 μPD652 171 μPD550L/554L 169 μPD652 171 μPD550B Evaluation Chip 173 μPD7500 Series Introduction 177 μPD7501 193 μPD7506 205 μPD7507/7508 211 μPD750750 219 μPD7508A 225 μPD7519 233
EA Ordering Procedure 125 μPD2316E/EA8316E 129 μPD2332A/B/EA8332A/B 133 μPD2364/EA8364 137 SINGLE CHIP 4-BIT MICROCOMPUTERS Selection Guide 12 Microcomputer Alternate Source Guide 15 ROM-Based Products Ordering Procedure 17 μCOM-4 143 μPD546/547 157 μPD557L 159 μPD650/651 161 μPD554L 163 μPD552/553 165 μPD550/554 167 μPD550L/554L 169 μPD652 171 μPD550B Evaluation Chip 173 μPD7500 Series Introduction 177 μPD7501 193 μPD7506 205 μPD7507/508 211 μPD750750 219 μPD750750 2235 μPD750751 233 μPD750751 233 μPD750751 2333 μPD750751 2333
EA Ordering Procedure 125 μPD2316E/EA8316E 129 μPD2332A/B/EA8332A/B 133 μPD2364/EA8364 137 SINGLE CHIP 4-BIT MICROCOMPUTERS Selection Guide 12 Microcomputer Alternate Source Guide 15 ROM-Based Products Ordering Procedure 17 μCOM-4 143 μPD546/547 157 μPD650/651 161 μPD550L/553 165 μPD550L/554 167 μPD550L/554L 169 μPD652 171 μPD652 171 μPD550L/554L 169 μPD652 171 μPD550L/554L 169 μPD652 171 μPD550B Evaluation Chip 173 μPD7500 Series Introduction 177 μPD7501 193 μPD7506 205 μPD7507/7508 211 μPD750750 219 μPD7508A 225 μPD7519 233

SINGLE CHIP 8-BIT MICROCOMPUTERS	
	12
Selection Guide	
Alternate Source Guide	15
ROM-Based Products	17
Ordering Procedure	
μΡD7800	257
μΡD7801	269
μ PD7802	295
μ PD78C06	321
μPD7811G	325
μ PD8021	329
μ PD8022	335
μPD8041A/8741A	341
μPD8048/8748/8035L	351
μPD80C48/80C35	363
μPD8049/8039L	371
μPD80C49/80C39	381
рг 2000-тогоосоо	
MICROPROCESSORS	
	12
Selection Guide	12
Alternate Source Guide	
μ PD780	391
μPD8080AF	407
μ PD8085A	421
μ PD8086	435
μ PD8088	447
PERIPHERALS	
Selection Guide	12
Alternate Source Guide	15
ROM-Based Products	
Ordering Procedure	17
μ PD765A	459
μ PD7001	479
μPD7002	483
μPD7201	487
μPD7210	499
	515
	537
μPD7225	545
μ PD7227	
μPD7720	551
μPD8155/8156	569
μ PB8212	577
μ PB8214	583
μPB8216/8226	591
μ PB8224	595
μ PB8228	601
μ PD8237A-5	607
μ PD8243	619
μ PD82C43	625
μPD8251/8251A	631
μ PD8253-5	649
μPD8255A-5	657
μPD8257-5	665
μPD8259A	675
μPD8279-5	
µPB8282/8283	693
	703
μ PB8284	703 707
μPB8284	703 707 715
µРВ8284	703 707 715 723
µРВ8284	703 707 715 723 729
μΡΒ8284 μΡΒ8284A μΡΒ8286/8287 μΡΒ8288 μΡΒ8289	703 707 715 723 729 737
µРВ8284	703 707 715 723 729





NUMERICAL INDEX

μCOM.4. 143 μPD7519 233 MC-430P 249 μPD7520 235 μPB406 93 μPD7720 551 μPB408 97 μPD7800 257 μPB426 93 μPD7801 269 μPB426 93 μPD7802 295 μPB428 97 μPD7801G 325 μPD444 75 μPD8066 321 μPD448 85 μPD8021 329 μPD449 85 μPD8022 335 μPD47 157 μPD8035L 351 μPD47 157 μPD8035L 351 μPD547L 163 μPD8025 383 μPD550 167 μPD80C39 381 μPD550 169 μPD80C39 381 μPD555 165 μPD80C49 351 μPD555 165 μPD80C49 371 μPD555 167 μPD80C49 371 μPD556 167	PRODUCT	PAGE		PAGE
MC-430P 249	и СОМ-4	143	μ PD 7519	233
μPB406 93 μPD7800 257 μPB409 97 μD7801 269 μPB426 93 μPD7801 269 μPB429 97 μPD78116 325 μPD444 75 μPD78066 321 μPD448 85 μPD8021 329 μPD449 85 μPD8022 335 μPD447 157 μPD8025 336 μPD549/547 157 μPD80035 363 μPD549/547 163 μPD8039 381 μPD550 167 μPD8039 381 μPD550 167 μPD8039 381 μPD550 169 μPD80414 341 μPD555 165 μPD8049 351 μPD554 167 μPD80649 363 μPD554 167 μPD80649 381 μPD557L 159 μPD8069 381 μPD556B 173 μPD80649 381 μPD655 161				
μPB409 97 μPD7801 257 μPB416 21 μPD7801 269 μPB426 93 μPD7802 295 μPB428 97 μPD7811G 325 μPD446 75 μPD7802 321 μPD448 85 μPD8021 329 μPD449 85 μPD8025 353 μPD471 163 μPD8035 363 μPD471 163 μPD8039 371 μPD550 167 μPD8039 371 μPD550 167 μPD8039 371 μPD5550 167 μPD8043 371 μPD5550 166 μPD8048 351 μPD5551 169 μPD8048 351 μPD5525 166 μPD8048 351 μPD558 173 μPD8049 371 μPD559 17 μPD8064 363 μPD559 18 μPD8064 363 μPD559 19 μP				
μPD416 21 μPD7801 269 μPB426 93 μPD7802 295 μPD444 75 μPD78006 321 μPD446 79 μPD8021 329 μPD449 85 μPD8022 335 μPD449 85 μPD8025 363 μPD546/47 157 μPD80035 363 μPD549/547 163 μPD80039 371 μPD550 167 μPD80039 371 μPD5550 167 μPD8041A 341 μPD5550 167 μPD80C48 351 μPD5541 169 μPD80C48 351 μPD5542 167 μPD80C48 363 μPD5541 169 μPD80C49 381 μPD5550 159 μPD80C49 381 μPD5571 159 μPD80C49 381 μPD5572 159 μPD80C49 381 μPD5573 161 μPD8060A 407 μPD8560B	•		· · · · · · · · · · · · · · · · · · ·	
μPB426 93 μPD7802 295 μPB429 97 μPD7811G 325 μPD444 75 μPD78066 321 μPD449 85 μPD8021 329 μPB450 103 μPD8035L 351 μPD5471 163 μPD8039L 371 μPD550 167 μPD8039L 371 μPD550 167 μPD8043A 341 μPD550L 169 μPD804A 341 μPD554 167 μPD8048 351 μPD554 167 μPD8048 351 μPD554L 169 μPD8048 351 μPD554L 169 μPD8049 371 μPD556B 173 μPD8049 371 μPD557L 159 μPD8080AF 407 μPD557L 159 μPD8080AF 407 μPD652 171 μP08086 435 μPD765A 459 μP08086 435 μPD765A 459	•			
μPB429 97 μPD7810G 325 μPD444 75 μPD800E 325 μPD449 85 μPD8021 328 μPB450 103 μPD8035L 351 μPD546/547 157 μPD8039L 371 μPD547L 163 μPD80039 381 μPD550L 169 μPD80039 381 μPD550L 169 μPD8041A 341 μPD552/553 165 μPD8048 351 μPD554L 169 μPD8048 363 μPD554L 169 μPD8049 371 μPD556B 173 μPD80049 371 μPD557L 159 μPD80649 381 μPD557L 159 μPD8064 407 μPD557L 159 μPD8065 407 μPD557L 159 μPD8086 421 μPD652 171 μPD8066 421 μPD557L 459 μPD8088 447 μPD7860	•			
μPD444 75 μPD8021 321 μPD449 85 μPD8022 335 μPB450 103 μPD8035L 351 μPD546/547 157 μPD8035L 363 μPD550 167 μPD8039L 371 μPD550 167 μPD8039 381 μPD550 167 μPD8043 341 μPD554 169 μPD8048 351 μPD554 167 μPD8048 351 μPD554L 169 μPD8049 371 μPD556B 173 μPD8049 371 μPD557L 159 μPD80604 367 μPD657 161 μPD8080AF 407 μPD652 171 μPD8086 435 μPD7650 391 μPD8155/8156 569 μPD786 459 μPD8086 435 μPD7765A 459 μPD8086 47 μPD7765A 459 μPD8155/8156 569 μPD72147				
μPD446 79 μPD8021 329 μPD449 85 μPD8022 335 μPB450 103 μPD8035L 351 μPD547L 163 μPD8039L 371 μPD550 167 μPD8039L 371 μPD550L 169 μPD8043A 341 μPD5553 165 μPD804A 351 μPD5544 167 μPD80C4B 363 μPD554L 169 μPD804B 371 μPD556B 173 μPD80C4B 363 μPD557L 159 μPD806AB 381 μPD557L 159 μPD808A 407 μPD650/651 161 μPD808BA 407 μPD658A 459 μPD808B 447 μPD78D 391 μPD815/8156 569 μPD78D 391 μPD815/8156 569 μPD2147 47 μP8214 583 μPD2147 47 μP8214 583 μPD2167	•			
μPD449 85 μPD8022 335 μPD546/547 157 μPD8035L 351 μPD547L 163 μPD80025 363 μPD550 167 μPD80039L 371 μPD550L 169 μPD8041A 341 μPD550L 169 μPD8044A 341 μPD552/553 165 μPD8048 363 μPD554L 169 μPD8048 363 μPD554L 169 μPD8049 371 μPD557L 159 μPD80649 381 μPD557L 159 μPD8080AF 407 μPD652 171 μPD8065A 421 μPD652 171 μPD8066 435 μPD765A 459 μPD8066 435 μPD787 47 μPB8212 577 μPD2141 43 μPB82155/8156 569 μPD2149 53 μPB8216 591 μPD2167 59 μPB8224 595 μPD2332A/B </td <td>·</td> <td>i</td> <td></td> <td></td>	·	i		
μPB450 103 μPD845C35 351 μPD547L 157 μPD80C35 363 μPD550 167 μPD80C39 381 μPD550 169 μPD80C39 381 μPD550L 169 μPD80C4A 341 μPD5553 165 μPD804B 351 μPD554 167 μPD80C4B 363 μPD554 169 μPD80C4B 363 μPD556B 173 μPD80C4B 361 μPD557L 159 μPD80ABA 407 μPD557L 159 μPD80BAA 421 μPD655 161 μPD805A 421 μPD655 171 μPD80B6 435 μPD655 171 μPD80B6 435 μPD786 459 μPD80B6 435 μPD787 47 μPD80B6 447 μPD797 47 μPB8214 583 μPD2147 47 μPB8214 583 μPD2167 59	h	l l		
μPD546/547 157 μPD80C35 363 μPD550 167 μPD80C39 381 μPD550 167 μPD80C39 381 μPD550L 169 μPD8041A 341 μPD552/553 165 μPD8048 353 μPD554L 169 μPD80C49 371 μPD556B 173 μPD80C49 371 μPD557T 159 μPD806A9 371 μPD652 171 μPD8085A 421 μPD652 171 μPD8086 435 μPD765A 459 μPD8086 437 μPD7780 391 μPD8155/8156 569 μPD2147 47 μPB8212 577 μPD2147 47 μPB8216 591 μPD2167 59 μPB8216 591 μPD236A 133 μPB8226 591 μPD2372 111 μPD8237A-5 607 μPD2761 105 μPB823A-5 607 μPD2721	•			
μPD547L 163 μPD8039L 371 μPD550 167 μPD80C39 381 μPD550L 169 μPD804A 341 μPD552/553 165 μPD8048 351 μPD554L 169 μPD8049 371 μPD554L 169 μPD8049 371 μPD556B 173 μPD80C49 381 μPD557L 159 μPD80B0AF 407 μPD5656B 161 μPD8086A 421 μPD652 171 μPD8086 435 μPD765A 459 μPD8088 447 μPD780 391 μPD8155/156 569 μPD2147 47 μPB8212 577 μPD2147 47 μPB8214 583 μPD2149 53 μPB8216 591 μPD2316E 129 μPB8226 591 μPD2332A/B 133 μPB8228 601 μPD2716 105 μPD8243 619 μPD2732A <td>•</td> <td>i</td> <td></td> <td></td>	•	i		
μPD550 167 μPD80C39 381 μPD550L 169 μPD8041A 341 μPD552/553 165 μPD80C48 351 μPD554 167 μPD80C48 363 μPD554L 169 μPD80C49 371 μPD556B 173 μPD80C49 381 μPD557L 159 μPD8080AF 407 μPD650661 161 μPD8085A 421 μPD652 171 μPD8086 435 μPD780 391 μPD8155/8156 569 μPD2114L 43 μPB8212 577 μPD2147 47 μPB8214 583 μPD2149 53 μPB8216 591 μPD2316E 129 μPB8224 595 μPD2327E 13 μPB8228 601 μPD2332A/B 133 μPB8228 601 μPD2732 111 μPD8255A-5 675 μPD4764 119 μPD8255A-5 665 μ	· ·			
μPD550L 169 μPD8041A 341 μPD552/553 165 μPD8048 351 μPD554L 167 μPD8049 371 μPD556B 173 μPD80C49 381 μPD557L 159 μPD806AF 407 μPD657 161 μPD8085A 421 μPD652 171 μPD80866 435 μPD765A 459 μPD8088 447 μPD780 391 μPD8155/8156 569 μPD214L 43 μPB8212 577 μPD2149 53 μPB8216 591 μPD2167 59 μPB8224 595 μPD2364 133 μPB8226 591 μPD2364 137 μPD8237A-5 607 μPD2776 105 μPD8237A-5 607 μPD2732 111 μPD82C43 625 μPD2732 111 μPD82C43 625 μPD4704 37 μPD8251/8251A 631 μPD4704 37 μPD825A-5 665 μPD4010 479			•	
μPD552/553 165 μPD8048 351 μPD554L 167 μPD80C48 363 μPD554L 169 μPD8049 371 μPD556B 173 μPD80C49 381 μPD557L 159 μPD8080AF 407 μPD650/651 161 μPD8085A 421 μPD652 171 μPD8086 435 μPD765A 459 μPD8088 447 μPD780 391 μPD8155/8156 569 μPD214L 43 μPB8212 577 μPD2147 47 μPB8214 583 μPD2167 59 μPB8224 595 μPD2316E 129 μPB8226 591 μPD2332A/B 133 μPB8228 601 μPD2732 111 μPD82643 619 μPD2732 111 μPD8251/8251A 631 μPD2764 119 μPD8255-5 649 μPD416 63 μPD8257-5 665 μPD4104 37 μPD8257-5 665 μPD7701 479			•	
μPD554L 169 μPD8049 371 μPD556B 173 μPD800C49 381 μPD657L 159 μPD8080AF 407 μPD650/651 161 μPD8085A 421 μPD662 171 μPD8086 435 μPD765A 459 μPD8088 447 μPD780 391 μPD8155/8156 569 μPD2144 43 μPB8212 577 μPD2147 47 μPB8214 583 μPD2167 59 μPB8224 595 μPD2316E 129 μPB8226 591 μPD2332A/B 133 μPB8228 601 μPD2716 105 μPD8273 619 μPD2732 111 μPD82643 619 μPD2732A 115 μPD8255-5 667 μPD416 63 μPD8255-5 649 μPD4016 63 μPD8257-5 665 μPD4016 37 μPD8257-5 665 μPD700	•		μ PD8048	351
μPD554L 169 μPD8049 371 μPD556B 173 μPD800C49 381 μPD657L 159 μPD8080AF 407 μPD650/651 161 μPD8085A 421 μPD662 171 μPD8086 435 μPD765A 459 μPD8088 447 μPD780 391 μPD8155/8156 569 μPD2114L 43 μPB8212 577 μPD2147 47 μPB8214 583 μPD2149 53 μPB8216 591 μPD2167 59 μPB8226 591 μPD2316E 129 μPB8228 601 μPD2332A/B 133 μPB8228 601 μPD2716 105 μPD8243 619 μPD2732 111 μPD82C43 625 μPD2732A 115 μPD8253-5 649 μPD4016 63 μPD8255-5 667 μPD4164 37 μPD8259A 675 μPD401 37 μPD8259A 675 μPD7001 479 <td< td=""><td></td><td></td><td></td><td></td></td<>				
μPD556B 173 μPD80C49 381 μPD557L 159 μPD8080AF 407 μPD650/651 161 μPD8086 425 μPD652 171 μPD8086 435 μPD765A 459 μPD8088 447 μPD780 391 μPD8085 569 μPD2114L 43 μPB8212 577 μPD2147 47 μPB8214 583 μPD2149 53 μPB8216 591 μPD2316E 129 μPB8226 591 μPD2332A/B 133 μPB8228 601 μPD2364 137 μPD8273 619 μPD2732 111 μP082643 625 μPD2732A 115 μP08251/8251A 631 μPD2732A 115 μP08253-5 649 μPD4016 63 μP08257-5 665 μPD4104 37 μP08259A 675 μPD4104 37 μP08259A 675 μPD750	'		μ PD8049	371
μPD557L 159 μPD8080AF 407 μPD650/651 161 μPD808A 421 μPD65A 459 μPD808B 437 μPD780 391 μPD8155/8156 569 μPD2114L 43 μPB8212 577 μPD2147 47 μPB8216 581 μPD2149 53 μPB8216 591 μPD2316E 129 μPB8226 591 μPD2332A/B 133 μPB8237A-5 607 μPD2332A/B 137 μPD8237A-5 607 μPD2732 111 μPD8237A-5 607 μPD2732A 115 μPD8253-5 649 μPD4016 63 μPD8253-5 649 μPD4016 63 μPD8253-5 665 μPD4164 37 μPD8259-5 665 μPD4104 37 μPD8259-5 665 μPD4104 37 μPD8259-5 665 μPD4104 37 μPD8259-5 665		9	•	
μPD650/651 161 μPD8085A 421 μPD662 171 μPD8086 435 μPD765A 459 μPD8088 447 μPD780 391 μPD8155/8156 569 μPD2114L 43 μPB8212 577 μPD2147 47 μPB8214 553 μPD2167 59 μPB8216 591 μPD2316E 129 μPB8226 591 μPD2332A/B 133 μPB8228 601 μPD2364 137 μPD8237A-5 607 μPD2716 105 μPD8243 619 μPD2732 111 μPD82C43 625 μPD2732A 115 μPD8251/8251A 631 μPD2764 119 μPD8257-5 649 μPD4104 37 μPD8257-5 665 μPD4104 37 μPD8259A 675 μPD5101L 69 μPD8279-5 693 μPD7001 479 μPB8284A 707 μPD7201 487 μPB8288 729 μPD7225 537				
μPD652 171 μPD8086 435 μPD765A 459 μPD8088 447 μPD780 391 μPD8155/8156 569 μPD2114L 43 μPB8212 577 μPD2147 47 μPB8214 583 μPD2149 53 μPB8216 591 μPD2167 59 μPB8224 595 μPD2316E 129 μPB8226 591 μPD2316E 129 μPB8228 601 μPD2364 137 μPB8228 601 μPD2766 105 μPD8237A-5 607 μPD2732 111 μPD82C43 619 μPD2732A 115 μPD8254 631 μPD2764 119 μPD8255A-5 667 μPD4106 63 μPD8255A-5 667 μPD4164 37 μPD8255A-5 667 μPD4164 31 μPD8259A 675 μPD4164 31 μPD8259A 675 μPD4501 479 μPB8286/8283 703 μPD7501 487	•		μ PD8085A	421
μPD765A 459 μPD8088 447 μPD780 391 μPD8155/8156 559 μPD2114L 43 μPB8212 577 μPD2147 47 μPB8214 583 μPD2149 53 μPB8216 591 μPD2167 59 μPB8224 595 μPD2316E 129 μPB8226 591 μPD2332A/B 133 μPB8228 601 μPD2364 137 μPB8237A-5 607 μPD2716 105 μPD8237A-5 607 μPD2732 111 μPD82C43 625 μPD2732A 115 μPD8251/8251A 631 μPD4016 63 μPD8255A-5 667 μPD4104 37 μPD8255A-5 667 μPD4104 37 μPD8255A-5 665 μPD4104 37 μPD8259A 675 μPD4104 37 μPD8259A 675 μPD4104 37 μPD8259A 675 μPD7501 483 μPD8269A 775 μPD7700 483	μ PD652	171		
μPD2114L 43 μPB8212 577 μPD2147 47 μPB8214 583 μPD2167 59 μPB8226 591 μPD236E 129 μPB8226 595 μPD2332A/B 133 μPB8228 601 μPD2364 137 μPD8237A-5 607 μPD2716 105 μPD8243 619 μPD2732 111 μPD8251/8251A 631 μPD2764 119 μPD8253-5 649 μPD4016 63 μPD8255A-5 657 μPD4104 37 μPD8257-5 665 μPD4164 31 μPD8259A 675 μPD5101L 69 μPD827-5 693 μPD7001 479 μPB8282883 703 μPD7020 483 μPB8284A 715 μPD7210 487 μPB8288 729 μPD7201 487 μPB8288 729 μPD7225 537 μPB8288 729 μPD7500 241 EA8316E 129 μPD75001 193	μ PD765A	459		
μPD2147 47 μPB8214 583 μPD2167 59 μPB8224 595 μPD2316E 129 μPB8226 591 μPD2332A/B 133 μPB8228 601 μPD2364 137 μPD8237A-5 607 μPD2716 105 μPD8243 619 μPD2732 111 μPD8251A 631 μPD2764 119 μPD8253-5 649 μPD4016 63 μPD8255A-5 657 μPD4104 37 μPD8255A-5 657 μPD4104 37 μPD8259A 675 μPD5101L 69 μPD8259A 675 μPD7001 479 μPB8282883 703 μPD7002 483 μPB8284A 715 μPD7210 487 μPB8288A 729 μPD7227 545 EA8316E 129 μPD7500 241 EA8316E 129 μPD7501 193 EA8364 137 μPD7502 545 EA8316E 129 μPD7506 205 <t< td=""><td>μPD780</td><td> 391</td><td>μPD8155/8156</td><td> 569</td></t<>	μ PD780	391	μ PD 8155/8156	569
μPD2149 53 μPB8216 591 μPD2167 59 μPB8224 595 μPD2316E 129 μPB8226 591 μPD2332A/B 133 μPB8228 601 μPD2364 137 μPD8237A-5 607 μPD2716 105 μPD8243 619 μPD2732 111 μPD82C43 625 μPD2764 119 μPD8251/8251A 631 μPD4016 63 μPD8255A-5 649 μPD4104 37 μPD8255A-5 665 μPD4164 31 μPD8259A 675 μPD5101L 69 μPD8279-5 693 μPD7001 479 μPB82848283 703 μPD7201 487 μPB8284A 715 μPD7210 499 μPB8286/8287 723 μPD7220 515 μPB8288 729 μPD7225 537 μPB8289 737 μPD7500 241 EA8332A/B 133 μPD75001 193 EA8364 137 μPD75066 20	μ PD2114L	43	μ PB8212	577
µPD2167 59 µPB8224 595 µPD2316E 129 µPB8226 591 µPD2332A/B 133 µPB8228 601 µPD2364 137 µPD8237A-5 607 µPD2716 105 µPD8243 619 µPD2732 111 µPD82C43 625 µPD2732A 115 µPD8251/8251A 631 µPD2764 119 µPD8253-5 649 µPD4016 63 µPD8257-5 665 µPD4104 37 µPD8257-5 665 µPD4104 31 µPD8259A 675 µPD5101L 69 µPD8279-5 693 µPD7002 483 µPB8284-8283 703 µPD7001 479 µPB8284A 715 µPD7200 487 µPB8286/8287 723 µPD7220 515 µPB8288 729 µPD7225 537 µPB8289 737 µPD7500 241 EA8332A/B 133 µPD7501 193 EA8364 137 µPD7506 20	μ PD2147	47	μ PB8214	583
μPD2316E 129 μPB8226 591 μPD2332A/B 133 μPB8228 601 μPD2364 137 μPD8237A-5 607 μPD2716 105 μPD8243 619 μPD2732 111 μPD82C43 625 μPD2732A 115 μPD8251/8251A 631 μPD4016 63 μPD8255-5 649 μPD4016 63 μPD8257-5 665 μPD4104 37 μPD8257-5 665 μPD4104 31 μPD8259A 675 μPD5101L 69 μPD8279-5 693 μPD7001 479 μPB8282/8283 703 μPD7002 483 μPB8284 707 μPD7201 487 μPB8284A 715 μPD7210 499 μPB8286/8287 723 μPD7225 537 μPB8288 729 μPD7200 515 μPB8289 737 μPD7500 241 EA8332A/B 133 μPD7506 205 μPB8741A 341 μPD7506	μ PD2149	53	μ PB8216	591
μPD2332A/B 133 μPB8228 601 μPD2364 137 μPD8237A-5 607 μPD2716 105 μPD8243 619 μPD2732 111 μPD82C43 625 μPD2732A 115 μPD8251/8251A 631 μPD2764 119 μPD8253-5 649 μPD4016 63 μPD8255-5 657 μPD4104 37 μPD8257-5 665 μPD4164 31 μPD8259A 675 μPD5101L 69 μPD8279-5 693 μPD7001 479 μPB8282/8283 703 μPD7002 483 μPB8284A 715 μPD7201 487 μPB8284A 715 μPD7210 499 μPB8286/8287 723 μPD7220 515 μPB8289 737 μPD7227 545 EA8316E 129 μPD7501 193 μA8364 137 μPD7501 193 EA8364 137 μPD7506 205 μPD8741A 341 μPD7507/7508 <t< td=""><td>μPD2167</td><td> 59</td><td>μPB8224</td><td> 595</td></t<>	μ PD2167	59	μ PB8224	595
μPD2364 137 μPD8237A-5 607 μPD2716 105 μPD8243 619 μPD2732 111 μPD82C43 625 μPD2732A 115 μPD8251/8251A 631 μPD2764 119 μPD8253-5 649 μPD4016 63 μPD8255-5 657 μPD4104 37 μPD8257-5 665 μPD4164 31 μPD8259A 675 μPD5101L 69 μPD8279-5 693 μPD7001 479 μPB8282/8283 703 μPD7002 483 μPB8284A 715 μPD7201 487 μPB8284A 715 μPD7210 499 μPB8286/8287 723 μPD7220 515 μPB8289 737 μPD7227 545 EA8316E 129 μPD7501 193 EA8364 137 μPD7502/7503 199 μPD8355 745 μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8755A 745	μ PD2316E	129	μ PB8226	591
μPD2716 105 μPD8243 619 μPD2732 111 μPD82C43 625 μPD2764 119 μPD8253-5 649 μPD4016 63 μPD8255A-5 657 μPD4104 37 μPD8257-5 665 μPD4164 31 μPD8259A 675 μPD5101L 69 μPD8279-5 693 μPD7001 479 μPB8282/8283 703 μPD7002 483 μPB8284 707 μPD7201 487 μPB8284A 715 μPD7210 499 μPB82886/8287 723 μPD7220 515 μPB8288 729 μPD7227 545 EA8316E 129 μPD7500 241 EA8332A/B 133 μPD7501 193 EA8364 137 μPD7502/7503 199 μPD8355 745 μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8755A 745 μPD7507 219 μPD8755A 745	μ PD2332A/B	133	μ PB8228	601
μPD2732 111 μPD82C43 625 μPD2732A 115 μPD8251/8251A 631 μPD2764 119 μPD8253-5 649 μPD4016 63 μPD8255A-5 657 μPD4104 37 μPD8257-5 665 μPD4164 31 μPD8259A 675 μPD5101L 69 μPD8279-5 693 μPD7001 479 μPB8282/8283 703 μPD7002 483 μPB8284 707 μPD7201 487 μPB8284A 715 μPD7210 499 μPB8286/8287 723 μPD7220 515 μPB8288 729 μPD7225 537 μPB8289 737 μPD7500 241 EA8316E 129 μPD7501 193 EA8364 133 μPD7502/7503 199 μPD8355 745 μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8755A 745 μPD7507 219 μPD8755A 745	μ PD2364	137	μ PD8237A-5	607
μPD2732A 115 μPD8251/8251A 631 μPD2764 119 μPD8253-5 649 μPD4016 63 μPD8255A-5 657 μPD4104 37 μPD8257-5 665 μPD4164 31 μPD8259A 675 μPD5101L 69 μPD8279-5 693 μPD7001 479 μPB8282/8283 703 μPD7002 483 μPB8284 707 μPD7201 487 μPB8284A 715 μPD7210 499 μPB8286/8287 723 μPD7220 515 μPB8288 729 μPD7225 537 μPB8289 737 μPD7500 241 EA8316E 129 μPD7501 193 EA8364 133 μPD7502/7503 199 μPD8355 745 μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8755A 745 μPD7507 219 μPD8755A 745	μ PD2716	105	μ PD8243	619
μPD2764 119 μPD8253-5 649 μPD4016 63 μPD8255A-5 657 μPD4104 37 μPD8257-5 665 μPD4164 31 μPD8259A 675 μPD5101L 69 μPD8279-5 693 μPD7001 479 μPB8282/8283 703 μPD7002 483 μPB8284 707 μPD7201 487 μPB8284A 715 μPD7210 499 μPB8286/8287 723 μPD7220 515 μPB8288 729 μPD7225 537 μPB8289 737 μPD7227 545 EA8316E 129 μPD7500 241 EA8332A/B 133 μPD7501 193 EA8364 137 μPD7502/7503 199 μPD8355 745 μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8755A 745 μPD7507S 219 μPD8755A 745	μ PD2732	111	•	
μPD4016 63 μPD8255A-5 657 μPD4104 37 μPD8257-5 665 μPD4164 31 μPD8259A 675 μPD5101L 69 μPD8279-5 693 μPD7001 479 μPB8282/8283 703 μPD7002 483 μPB8284 707 μPD7201 487 μPB8284A 715 μPD7210 499 μPB8286/8287 723 μPD7220 515 μPB8288 729 μPD7225 537 μPB8289 737 μPD7227 545 EA8316E 129 μPD7500 241 EA8332A/B 133 μPD7501 193 EA8364 137 μPD7502/7503 199 μPD8355 745 μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8755A 745 μPD7507S 219 μPD8755A 745	'		•	
μPD4104 37 μPD8257-5 665 μPD4164 31 μPD8259A 675 μPD5101L 69 μPD8279-5 693 μPD7001 479 μPB8282/8283 703 μPD7002 483 μPB8284 707 μPD7201 487 μPB8284A 715 μPD7210 499 μPB8286/8287 723 μPD7220 515 μPB8288 729 μPD7225 537 μPB8289 737 μPD7227 545 EA8316E 129 μPD7500 241 EA8332A/B 133 μPD7501 193 EA8364 137 μPD7502/7503 199 μPD8355 745 μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8755A 745 μPD7507 219 μPD8755A 745	•			
μPD4164 31 μPD8259A 675 μPD5101L 69 μPD8279-5 693 μPD7001 479 μPB8282/8283 703 μPD7002 483 μPB8284 707 μPD7201 487 μPB8284A 715 μPD7210 499 μPB8286/8287 723 μPD7220 515 μPB8288 729 μPD7225 537 μPB8289 737 μPD7227 545 EA8316E 129 μPD7500 241 EA8332A/B 133 μPD7501 193 EA8364 137 μPD7502/7503 199 μPD8355 745 μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8755A 745 μPD7507 219 μPD8755A 745	•		•	
μPD5101L 69 μPD8279-5 693 μPD7001 479 μPB8282/8283 703 μPD7002 483 μPB8284 707 μPD7201 487 μPB8284A 715 μPD7210 499 μPB8286/8287 723 μPD7220 515 μPB8288 729 μPD7225 537 μPB8289 737 μPD7227 545 EA8316E 129 μPD7500 241 EA8332A/B 133 μPD7501 193 EA8364 137 μPD7502/7503 199 μPD8355 745 μPD75066 205 μPD8741A 341 μPD7507/7508 211 μPD8748 351 μPD7507S 219 μPD8755A 745	•			
μPD7001 479 μPB8282/8283 703 μPD7002 483 μPB8284 707 μPD7201 487 μPB8284A 715 μPD7210 499 μPB8286/8287 723 μPD7220 515 μPB8288 729 μPD7225 537 μPB8289 737 μPD7227 545 EA8316E 129 μPD7500 241 EA8332A/B 133 μPD7501 193 EA8364 137 μPD7502/7503 199 μPD8355 745 μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8748 351 μPD7507S 219 μPD8755A 745	·		· · · · · · · · · · · · · · · · · · ·	
μPD7002 483 μPB8284 707 μPD7201 487 μPB8284A 715 μPD7210 499 μPB8286/8287 723 μPD7220 515 μPB8288 729 μPD7225 537 μPB8289 737 μPD7227 545 EA8316E 129 μPD7500 241 EA8332A/B 133 μPD7501 193 EA8364 137 μPD7502/7503 199 μPD8355 745 μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8748 351 μPD7507S 219 μPD8755A 745	•		•	
μPD7201 487 μPB8284A 715 μPD7210 499 μPB8286/8287 723 μPD7220 515 μPB8288 729 μPD7225 537 μPB8289 737 μPD7227 545 EA8316E 129 μPD7500 241 EA8332A/B 133 μPD7501 193 EA8364 137 μPD7502/7503 199 μPD8355 745 μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8748 351 μPD7507S 219 μPD8755A 745	•			
μPD7210 499 μPB8286/8287 723 μPD7220 515 μPB8288 729 μPD7225 537 μPB8289 737 μPD7227 545 EA8316E 129 μPD7500 241 EA8332A/B 133 μPD7501 193 EA8364 137 μPD7502/7503 199 μPD8355 745 μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8748 351 μPD7507S 219 μPD8755A 745			1	
μPD7220 515 μPB8288 729 μPD7225 537 μPB8289 737 μPD7227 545 EA8316E 129 μPD7500 241 EA8332A/B 133 μPD7501 193 EA8364 137 μPD7502/7503 199 μPD8355 745 μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8748 351 μPD7507S 219 μPD8755A 745				
μPD7225 537 μPB8289 737 μPD7227 545 EA8316E 129 μPD7500 241 EA8332A/B 133 μPD7501 193 EA8364 137 μPD7502/7503 199 μPD8355 745 μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8748 351 μPD7507S 219 μPD8755A 745	•	· · · · · · · · · · · · · · · · · · ·	1	
μPD7227 545 EA8316E 129 μPD7500 241 EA8332A/B 133 μPD7501 193 EA8364 137 μPD7502/7503 199 μPD8355 745 μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8748 351 μPD7507S 219 μPD8755A 745	'		1	
μPD7500 241 EA8332A/B 133 μPD7501 193 EA8364 137 μPD7502/7503 199 μPD8355 745 μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8748 351 μPD7507S 219 μPD8755A 745	'		· · · · · · · · · · · · · · · · · · ·	
μPD7501 193 EA8364 137 μPD7502/7503 199 μPD8355 745 μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8748 351 μPD7507S 219 μPD8755A 745			· · · · · · · · · · · · · · · · · · ·	
μPD7502/7503 199 μPD8355 745 μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8748 351 μPD7507S 219 μPD8755A 745				
μPD7506 205 μPD8741A 341 μPD7507/7508 211 μPD8748 351 μPD7507S 219 μPD8755A 745	,			
μPD7507/7508	•			-
μPD7507S	*		•	
			1 '	

GENERAL INFORMATION

2



NEC Electronics U.S.A. Inc. Microcomputer Division

MEMORY SELECTION GUIDE

		, ,	ACCESS		SUPPLY VOLTAGE	PACKAG	E
DEVICE	SIZE	PROCESS	TIME	CYCLE		MATERIAL	PINS
DYNAMIC RAI	VDOM ACCES	S MEMORIE	S				
μPD416 μPD4164	16K x 1 TS 64K x 1 TS	NMOS NMOS	120 ns 120 ns	320 ns 270 ns	+12, +5, -5 +5	C/D C/D	16 16
STATIC RAND	OM ACCESS N	<i>MEMORIES</i>					
μPD5101L	256 × 4 TS	CMOS	450 ns	450 ns	+5	С	22
μPD444	1K x 4 TS	CMOS	200 ns	200 ns	+5	C/D	18
μPD446	2K x 8 TS	CMOS	150 ns	150 ns	+5	C/D	24
μPD449	2K x 8 TS	CMOS	150 ns	150 ns	+5	C/D	24
μPD4016	2K x 8 TS	NMOS	150 ns	150 ns	+5	C/D	24
μPD4104	4K x 1 TS	NMOS	200 ns	310 ns	+5	С	18
μPD2114L	1K x 4 TS	NMOS	150 ns	150 ns	+5	С	18
μPD2147	4K x 1 TS	NMOS	25 ns	25.ns	+5	D	18
μPD2149	1K x 4 TS	NMOS	35 ns	35 ns	+5	D	18
μPD2167	16K x 1 TS	NMOS	55 ns	55 ns	+5	D.	20
FIELD PROGR.	AMMABLE RI	AD ONLY	MEMORIES	3			·
(Bipolar)							
μΡΒ406	1K x 4 OC	BIPOLAR	50 ns	50 ns	+5	C/D	18
μPB426	1K x 4 TS	BIPOLAR	50 ns	50 ns	+5	C/D	18
μPB409	2K x 8 OC	BIPOLAR	50 ns	50 ns	+5	C/D	24
μPB429	2K x 8 TS	BIPOLAR	50 ns	50 ns	+5	C/D	24
(Bipolar Logic A	Arrav)		·				
μPB450	9216 bit	BIPOLAR	200 ns	200 ns	+5	D	48
(U.V. Erasable)	1	1	200			,	
μPD2716	2K x 8 TS	NMOS	450 ns	450 ns	+5	D.	24
μPD2732	4K x 8 TS	NMOS	450 ns	450 ns	+5	D	24
μPD2732A	4K × 8 TS	NMOS	250 ns	250 ns	+5	D	24
μPD2764	8K x 8 TS	NMOS	250 ns	250 ns	+5	D	28
MASK PROGRA	AMMED REAL	ONLY ME	MORIES				l
μPD2316E/	2K x 8 TS	NMOS	450 ns	450 ns	+5	C ·	24
EA8316E	2.0.0.0	1100	100 113	.00 113			
μPD2316E/ EA8316E-1	2K × 8 TS	NMOS	350 ns	350 ns	+5	°C	24
μPD2332A/B/ EA8332A/B	4K x 8 TS	NMOS	450 ns	450 ns	+5	С	24
μPD2332A/B-1/ EA8332A/B-1	4K x 8 TS	NMOS	350 ns	350 ns	+5	С	24
μPD2364/ EA8264	8K x 8 TS	NMOS	450 ns	450 ns	+5	С	24
μPD23128/ EA8364	16K x 8 TS	NMOS	250 ns	350 ns	+5	С	28

Notes: OC = Open Collector; C = Plastic Package; D = Hermetic Package; TS = 3-State



MICROCOMPUTER SELECTION GUIDE

SINGLE CHIP 4-BIT MICROCOMPUTERS

DEVICE	FAMILY	ROM	RAM	I/O	PROCESS	ОИТРИТ	FEATURES	SUPPLY VOLTAGE	PINS
μPD546	μCOM-43	2000 x 8	96 × 4	35	PMOS	0.D.		-10	42
μPD553	µCOM-43H	2000 x 8	96 x 4	35	PMOS	0.D.	Α	-10	42
μPD557L	μCOM-43SL	2000 x 8	96 × 4	21	PMOS	0.D.	Α	-8	28
μPD650	μCOM-43C	2000 x 8	96 × 4	35	CMOS	push-pull		+5	42
μPD547	μCOM-44	1000 x 8	64 × 4	35	PMOS	0.D.		-10	42
μPD547L	μCOM-44L	1000 x 8	64 × 4	35	PMOS	O.D.		-8	42
μPD552	μCOM-44H	1000 x 8	64 × 4	35	PMOS	0.D.	Α	-10	42
μPD651	μCOM-44C	1000 x 8	64 × 4	35	CMOS	push-pull		+5	42/52
μPD550	μCOM-45	640 x 8	32 × 4	21	PMOS	O.D.	А	-10	28
μPD550L	μCOM-45L	640 × 8	32 x 4	21	PMOS	O.D.	Α	-8	28
μPD554	μCOM-45	1000 x 8	32 × 4	21	PMOS	O.D.	Α	-10	28
μPD554L	μCOM-45L	1000 x 8	32 x 4	21	PMOS	0.D.	Α	-8	28
μPD652	μCOM-45C	1000 x 8	32 x 4	21	CMOS	push-pull		+5	28
μPD556	μCOM-43	External	96 × 4	35	PMOS	O.D.	В	~10	64
MC-430P	μCOM-43	2000 x 8 UV EPROM	96 × 4	35	PMOS	O.D.	G	-10	42
μPD7500	μPD7500 Series	External	256 x 4	46	CMOS	O.D.	С	+2.7 to 5.5	64
μPD7501	μPD7500 Series	1024 x 8	96 x 4	24	CMOS	O.D.	D	+2.7 to 5.5	64
μPD7502	μPD7500 Series	2048 × 8	128 x 4	23	CMOS	O.D.	D	+2.7 to 5.5	64
μPD7503	μPD7500 Series	4096 x 8	224 x 4	23	CMOS	O.D.	D	+2.7 to 5.5	64
μPD7506	μPD7500 Series	1024 x 8	64 x 4	22	CMOS	O.D.		+2.7 to 5.5	28
μPD7507	μPD7500 Series	2048 x 8	128 × 4	32	CMOS	O.D.		+2.7 to 5.5	40/52
μPD7508	μPD7500 Series	4096 x 8	224 × 4	32	CMOS	O.D.		+2,7 to 5,5	40/52
μPD7508A	μPD7500 Series	4096 × 8	208 × 4	32	CMOS	O.D.	А	+2.7 to 5.5	40
μPD7519	μPD7500 Series	4096 x 8	256 × 4	28	CMOS	O.D.	, F	+2.7 to 5.5	64
μPD7520	μPD7500 Series	768 × 8	48 × 4	24	PMOS	O.D.	E	-6 to -10	28

Notes: A = -35V VF Display Drive

B = μ COM-4 Evaluation Chip C = μ PD750X Evaluation Chip

D = LCD Controller/Driver

E = LED Display Controller/Driver

F = VF Display Controller/Driver

G = Pin-Compatible with μ PD546

O.D. = Open Drain



MICROCOMPUTER SELECTION GUIDE

SINGLE CHIP 8-BIT MICROPROCESSORS

DEVICE	SPECIAL FEATURES	ROM	RAM	1/0	PROCESS	ОИТРИТ	CYCLE	SUPPLY VOLTAGE	PINS
μPD8021	Zero-Cross Detector	1024 × 8	64 × 8	21	NMOS	BD	3.6 MHz	+5	28
μPD8022	On-Chip A/D Converter	2048 × 8	64 x 8	26	NMOS	BD	3,6 MHz	+5	40
μPD8035L	μPD8048 w/External Memory	External	64 × 8	27	NMOS	TS,BD	6 MHz	+5	40
μPD8039L	μPD8049 w/External Memory	External	128 × 8	27	NMOS	TS,BD	11 MHz	+5	40
μPD8041	Peripheral Interface w/Slave Bus	1024 x 8	64 × 8	18	NMOS	TS,BD	6 MHz	+5	40
μPD8041A	Enhanced µPD8041	1024 x 8	64 × 8	18	NMOS	TS,BD	6 MHz	+5	40
μPD8048	Expansion Bus	1024 x 8	64 × 8	27	NMOS	TS,BD	6 MHz	+5	40
μPD8049	High Speed μPD8048	2048 × 8	128 x 8	27	NMOS	TS,BD	11 MHz	+5	40
μPD8741A	UV-EPROM µPD8041A	1024 × 8	64 × 8	18	NMOS	TS,BD	6 MHz	+5	40
μPD8748	UV-EPROM µPD8048	1024 × 8	64 × 8	27	NMOS	TS,BD	6 MHz	+5	40
μPD80C35	CMOS 8035	External	64 × 8	27	CMOS	TS,BD	6 MHz	+2.7 to 5.5	40
μPD80C48	CMOS 8048	1024 x 8	64 × 8	27	CMOS	TS,BD	6 MHz	+2.7 to 5.5	40
μPD80C39	CMOS 8039	External	128 × 8	27	CMOS	TS,BD	6 MHz	+2.7 to 5.5	40
μPD80C49	CMOS 8049	2048 x 8	128 x 8	27	CMOS	TS,BD	6 MHz	+2.7 to 5.5	40
μPD7800	Development Chip	External	128 × 8	48	NMOS	TS,BD	4 MHz	+5	64
μPD7801	8080 Expansion Bus	4096 x 8	128 × 8	48	NMOS	T\$,BD	4 MHz	+5	64
	64K Memory Address Space				-				
μPD7802	Expanded µPD7801	6144 x 8	64 × 8	48	NMOS	TS,BD	4 MHz	+5	64
μPD78C05	CMOS Microprocessor	External	128 x 8	46	CMOS	TS,BD	4 MHz	+5	64
μPD78C06	CMOS Microcomputer	4096 x 8	128 x 8	46	CMOS	TS,BD	4 MHz	. + 5	64
μPD7810	Powerful Microprocessor	External	256 × 8	44	NMOS	TS,BD	10 MHz	+5	64
μPD7811	8 Channel A/D	4096 × 8	128 x 8	44	NMOS	TS,BD	10 MHz	+5	64

MICROPROCESSORS

DEVICE	PRODUCT	SIZE	PROCESS	ОИТРИТ	CYCLE	SUPPLY VOLTAGES	PINS
μPD780	Microprocessor	8-bit	NMOS	3-State	4.0 MHz	+5	40
μPD8080AF	Microprocessor	8-bit	NMOS	3-State	2.0 MHz	+12 ± 5	40
μPD8080AF-2	Microprocessor	8-bit	NMOS	3-State	2.5 MHz	+12 ± 5	40
μPD8080AF-1	Microprocessor	8-bit	NMOS	3-State	3.0 MHz	+12 ± 5	40
μPD8085A	Microprocessor	8-bit	NMOS	3-State	3.0 MHz	+5	40
μPD8085A-2	Microprocessor	8-bit	NMOS	3-State	5,0 MHz	+5	40
μPD8086	Microprocessor	16-bit	NMOS	3-State	5.0 MHz	+5	40



MICROCOMPUTER SELECTION GUIDE

SYSTEM SUPPORT

DEVICE	PRODUCT	SIZE	PROCESS	ОUТРUТ	CYCLE	SUPPLY VOLTAGES	PINS
μPD765AC	Double Sided/Double Density Floppy Disk Controller	8-bit	NMOS	3-State	8 MHz	+5	40
μPD781	Dot Matrix Printer Controller-Epson 500 Printer	8-bit	NMOS	3-State	6 MHz	+5	40
μPD782	Dot Matrix Printer Controller-Epson 200 Printer	8-bit	NMOS	3-State	6 MHz	+5	40
μPD7001	8-Bit A/D Converter	8-bit	смоѕ	Open Collector Serial	10 kHz Conversion Time	+5	16
μPD7002	10-Bit A/D Converter	8-bit	CMOS	3-State	400 Hz Conversion Time	+5	28
μPD7201	Multi-Protocol Serial Controller	8-bit	NMOS	3-State	4 MHz	+5	40
μPD7210	IEEE Controller (Talker, Listener, Controller)	8-bit	NMOS	3-State	8 MHz	+5	40
μPD7220	Color Graphic Display Controller	8-bit	NMOS	3-State	5 MHz	+5	40
μPD7225	Alpha Numeric LCD Controller/Driver	8-bit	CMOS	_ '	_	2.7 to 5.5	52.
μPD7227	Dot Matrix LCD Controller/Driver	8-bit	CMOS	- :	_	2.7 to 5.5	64
μPD7720	Signal Processor	16-bit	NMOS	3-State	8 MHz	+5	28
μPD8155	256 x 8 RAM with I/O Ports and Timer	8-bit	NMOS	3-State		+5	40
μPD8155-2	256 x 8 RAM with I/O Ports and Timer	8-bit	NMOS	3-State	_	+5	40
μPD8156	256 x 8 RAM with I/O Ports and Timer	8-bit	NMOS	3-State		+5	40
μPD8156-2	256 x 8 RAM with I/O Ports and Timer	8-bit	NMOS	3-State	-	+5	40
μPB8212	I/O Port	8-bit	Bipolar	3-State	_	+5	24
μPB8214	Priority Interrupt Controller	3-bit	Bipolar	Open Collector	3 MHz	+5	24
μPB8216	Bus Driver Non-Inverting	4-bit	Bipolar	3-State		+5	16
μPB8224	Clock Generator Driver	2 phase	Bipolar	High Level Clock	3 MHz	+12 ± 5	16
μPB8226	Bus Driver Inverting	4-bit	Bipolar	3-State	_	+5	16
μPB8228	System Controller	8-bit	Bipolar	3-State	_	÷5	28
μPD8243	I/O Expander	4 x 4 bits	NMOS	3-State	<u> </u>	+5	24
μPD8251	Programmable Communications Interface (Async/Sync)	8-bit	NMOS	3-State	A-9.6K baud S-56K baud	+5	28
μPD8251A	Programmable Communications Interface (Async/Sync)	8-bit	NMOS	3-State	A-9.6K baud S-64K baud	+5	28
μPD8253-5	Programmable Timer	8-bit	NMOS	3-State	4.0 MHz	+5	24
μPD8255A-5	Peripheral Interface	8-bit	NMOS	3-State	-	+5	40
μPD8257-5	Programmable DMA Controller	8-bit	NMOS	3-State	4 MHz	+5	40
μPD8279-5	Programmable Keyboard/ Display Interface	8-bit	NMOS	3-State	_	+5	40
μPB8282/ 8283	8-Bit Latches		Bipolar	3-State	5 MHz	+5	20
μPB8284	Clock Driver		Bipolar	3-State	5 MHz	+5	18
μPB8286/ 8287	8-Bit Bus Transceivers		Bipolar	3-State	5 MHz	+5	20
μPB8288	Bus Controller		Bipolar	3-State	5 MHz	+5	20
μPD8355	2048 x 8 ROM with I/O Ports	8-bit	NMOS	3-State	_	+5	40
μPD8755A	2048 x 8 EPROM with I/O Ports	8-bit	NMOS	3-State	_	+5	40



MICROCOMPUTER ALTERNATE SOURCE GUIDE

MANUFACTURER	PART NUMBER	DESCRIPTION	NEC REPLACEMENT
AMD	AM8080A/9080A	Microprocessor (2.0 MHz)	μPD8080AF
	AM8080A-2/9080A-2	Microprocessor (2.5 MHz)	μPD8080AF-2
	AM8080A-1/9080A-1	Microprocessor (3.0 MHz)	μPD8080AF-1
	AM8085A	Microprocessor (3.0 MHz)	μPD8085A
	AM8155	Programmable Peripheral Interface with 256 x 8 RAM	μPD8155
	AM8156	Programmable Peripheral Interface with 256 x 8 RAM	μPD8156
	AM8212	I/O Port (8-Bit)	μPB8212
	AM8214	Priority Interrupt Controller	μPB8214
	AM8216	Bus Driver, Inverting	μPB8216
	AM8224	Clock Generator/Driver	μPB8224
	AM8226	Bus Driver, Non-Inverting	μPB8226
	AM8228	System Controller	μPB8228
	AM8251	Programmable Communications Interface	μPD8251
	AM8255	Programmable Peripheral Interface	μPD8255
	AM8257	Programmable DMA Controller	μPD8257
	AM8355	Programmable Peripheral Interface with 2048 x 8 ROM	μPD8355
	AM8048	Single Chip Microcomputer	μPD8048
INTEL	8080A	Microprocessor (2.0 MHz)	μPD8080AF
	8080A-2	Microprocessor (2.5 MHz)	μPD8080AF-2
	8080A-1	Microprocessor (3.0 MHz)	μPD8080AF-1
	8021	Microcomputer with ROM	μPD8021
	8022	Microcomputer with A/D Converter	μPD8022
	8035L	Microprocessor	μPD8035L
	8039L	Microprocessor	μPD8039L
	8041A	Programmable Peripheral Controller with ROM	μPD8041A
	8048	Microcomputer with ROM	μPD8048
	8049	Microcomputer with ROM	μPD8049
	8085A	Microprocessor (3.0 MHz)	μPD8085A
	8085A-2	Microprocessor (5.0 MHz)	μPD8085A-2
	8086	Microprocessor (16-Bit)	μPD8086
	8155/8155-2	Programmable Peripheral Interface with 256 x 8 RAM	μPD8155/8155-2
	8156/8156-2	Programmable Peripheral Interface with 256 x 8 RAM	μPD8156/8156-2
	8212	I/O Port (8-Bit)	μPB8212
	8214	Priority Interrupt Controller	μPB8214
	8216	Bus Driver, Non-Inverting	μPB8216
	8224	Clock Generator/Driver	μPB8224
	8226	Bus Driver, Inverting	μPB8226
	8228	System Controller	μPB8228
	8243	I/O Expander	μPD8243
	8251	Programmable Communications Interface (Async/Sync)	μPD8251



MICROCOMPUTER ALTERNATE SOURCE GUIDE

MANUFACTURER	PART NUMBER	DESCRIPTION	NEC REPLACEMENT
INTEL (CONT.)	8251A	Programmable Communications Interface (Async/Sync)	μPD8251A
	8253-5	Programmable Timer	μPD8253-5
	8255A-5	Programmable Peripheral Interface	μPD8255A-5
	8257-5	Programmable DMA Controller	μPD8257-5
	8259A	Programmable Interrupt Controller	μPD8259A
	8272	Double Sided/Double Density Floppy Disk Controller	μPD 7 65
	8279-5	Programmable Keyboard/Display Interface	μPD8279-5
	8282/8283	8-Bit Latches	μPB8282/8283
	8284	Clock Driver	μPB8284
	8286/8287	8-Bit Transceivers	μPB8286/8287
	8288	Bus Controller	μPB8288
	8355	Programmable Peripheral Interface with 2048 x 8 ROM	μPD8355
	8741A	Programmable Peripheral Controller with EPROM	μPD8741A
	8748	Microcomputer with EPROM	μPD8748
	8755A	Programmable Peripheral Interface with 2K x 8 EPROM	μPD8755A
	8274	Multiprotocol Serial Controller	μPD7201
	INS8048	Microcomputer with ROM	μPD8048
	INS8049	Microcomputer with ROM	μPD8049
NATIONAL	INS8080A	Microprocessor (2,0 MHz)	μPD8080AF
	INS8080A-2	Microprocessor (2.5 MHz)	μPD8080AF-2
	INS8080A-1	Microprocessor (3.0 MHz)	μPD8080AF-1
	8212	I/O Port (8-Bit)	μPB8212
	8214	Priority Interrupt Controller	μPB8214
	8216	Bus Driver, Non-Inverting	μPB8216
	8224	Clock Generator/Driver	μPB8224
	8226	Bus Driver, Inverting	μPB8226
	8228	System Controller	μPB8228
	INS8251	Programmable Communications Interface	μPD8251A
	INS8253	Programmable Timer	μPD8253-5
	INS8255	Programmable Peripheral Interface	μPD8255A-5
	INS8257	Programmable DMA Controller	μPD8257-5
	INS8259	Programmable Interrupt Controller	μPD8259A
T,I.	TMS8080A	Microprocessor (2.0 MHz)	μPD8080AF
	TMS8080A-2	Microprocessor (2,5 MHz)	μPD8080AF-2
	TMS8080A-1	Microprocessor (3.0 MHz)	μPD8080AF-1
i	SN74S412	I/O Port (8-Bit)	μPB8212
	SN74LS424	Clock Generator/Driver	μPB8224
	SN74S428	System Controller	μPB8228



ROM-BASED PRODUCTS ORDERING PROCEDURE

The following NEC products fall under the guidelines set by the ROM-Based Products Ordering Procedure:

μPD7801	μPD80C49	μPD554	μPD7506
μPD7802	μPD8355	μPD554L	μPD7507
μPD7811	μPD546	μPD557L	μPD7507S
μPD8021	μPD547	μPD650	μPD7508
μPD8022	μPD547L	μPD651	μPD7508A
μPD8041A	μPD550	μPD652	μPD7519
μPD8048	μPD550L	μPD7501	μPD7520
μPD80C48	μPD552	μPD7502	μPD7720
μPD8049	μPD553	μPD7503	

NEC Electronics U.S.A., Inc., Microcomputer Division is able to accept mask patterns in a variety of formats to facilitate the transferral of ROM mask information. These are intended to suit various customer needs and minimize the turnaround time. Always enclose a listing of the code and the code submittal form. The following is a list of valid media for code transferral.

- PROM/EPROM equivalent to ROM parts
- Sample ROMs or ROM-based microcomputers
- Paper Tape
- Timesharing Files
- ISIS-II compatible disks
- Other (Contact NEC Electronics U.S.A., Inc., Microcomputer Division for arrangements.)

Thoroughly tested verification procedures protect against unnecessary delays or costly mistakes. NEC Electronics U.S.A., Inc., Microcomputer Division will return the ROM mask patterns to the customer in the most convenient format. Unprogrammed EPROMs, if sent with the ROM code, can be programmed and returned for verification.

Earth satellites and the world-wide GE Mark III timesharing systems provide reliable and instant communication of ROM patterns to the factory. Customers with access to GE-TSS may further reduce the turnaround time by transferring files directly to NEC Electronics U.S.A., Inc., Microcomputer Division.

The following is an example of a ROM mask transferral procedure. The μ PD8048 is used here; however, the process is the same for the other ROM-based products.

- 1. The customer contacts NEC Electronics U.S.A., Inc., Microcomputer Division's Sales Representative, concerning a ROM pattern for the µPD8048 that he would like to send.
- 2. Since an EPROM version of that part is available, the μPD8748 is proposed as a code transferral medium, or a paper tape and listing may be used.
- 3. Two programmed μPD8748's are sent to NEC Electronics U.S.A., Inc., Microcomputer Division with a listing, a code submittal form, and a paper tape as back-up.
- 4. NEC Electronics U.S.A., Inc., Microcomputer Division compares the media provided and enters the code into GS-TSS. The GE-TSS file is accessed at the NEC factory and a copy of the code is returned to NEC Electronics U.S.A., Inc., Microcomputer Division for verification. One of the μPD8748's is erased and reprogrammed with the customer's code as the NEC factory has it. Both μPD8748's and a listing are returned to the customer for his final verification.
- Once the customer notifies NEC Electronics U.S.A., Inc., Microcomputer Division in writing that the code is verified and provides the mask charge and hard copy of the purchase order, work begins immediately on developing his µPD8048's.

Please contact your local Sales Representative for assistance with all ROM-based product orders, Mask Programmed ROM products other than those listed above are marketed by Electronic Arrays Division; refer to Section 5 for Electronic Arrays' ordering procedures.

NOTES

MEMORIES

RANDOM ACCESS MEMORIES

3





μPD416 μPD416-1 μPD416-2 μPD416-3 μPD416-5

16384 x 1 BIT DYNAMIC MOS RANDOM ACCESS MEMORY

DESCRIPTION

The NEC μ PD416 is a 16384 words by 1 bit Dynamic MOS RAM. It is designed for memory applications where very low cost and large bit storage are important design objectives.

The μ PD416 is fabricated using a double-poly-layer N channel silicon gate process which affords high storage cell density and high performance. The use of dynamic circuitry throughout, including the sense amplifiers, assures minimal power dissipation.

Multiplexed address inputs permit the μ PD416 to be packaged in the standard 16 pin dual-in-line package. The 16 pin package provides the highest system bit densities and is available in either ceramic or plastic. Noncritical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

FEATURES

- 16384 Words x 1 Bit Organization
- High Memory Density 16 Pin Ceramic and Plastic Packages
- Multiplexed Address Inputs
- Standard Power Supplies +12V, -5V, +5V
- Low Power Dissipation; 462 mW Active (MAX), 20 mW Standby (MAX)
- Output Data Controlled by CAS and Unlatched at End of Cycle
- Read-Modify-Write, RAS-only Refresh, and Page Mode Capability
- All Inputs TTL Compatible, and Low Capacitance
- 128 Refresh Cycles
- 5 Performance Ranges:


	ACCESS TIME	R/W CYCLE	RMW CYCLE
μPD416	300 ns	510 ns	575 ns
μPD416-1	250 nš	410 ns	465 ns
μPD416-2	200 ns	375 ns	375 ns
μPD416-3	150 ns	320 ns	320 ns
μPD416-5	120 ns	320 ns	320 ns

PIN CONFIGURATION

V _{BB}	d ₁	16	þ ∨ss
D_{IN}	 2	15.	CAS
WRITE	口 3	14	роит
RAS	4	μPD ¹³	□ A ₆
A ₀	d 5	416 ₁₂	A 3
A ₂	d 6	11	□ A4
.A1	ď۶	10	□ A5
V_{DD}	₫≉	9	□ vcc

A0-A6	Address Inputs
CAS	Column Address Strobe
DIN	Data In
DOUT	Data Out
RAS	Row Address Strobe
WRITE	Read/Write
WRITE V _{BB}	Read/Write Power (-5V)
VBB	Power (-5V)
V _{BB}	Power (-5V) Power (+5V)





 Operating Temperature
 0°C to +70°C

 Storage Temperature
 −55°C to +150°C

 All Output Voltages ①
 −0.5 to +20 Volts

 All Input Voltages ①
 −0.5 to +20 Volts

 Supply Voltages VDD, VCC, VSS ①
 −0.5 to +20 Volts

 Supply Voltages VDD, VCC ②
 −1.0 to +15 Volts

 Short Circuit Output Current
 50 mA

 Power Dissipation
 1 Watt

ABSOLUTE MAXIMUM RATINGS*

Notes: ① Relative to VBB ② Relative to VSS

 $T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 0^{\circ} C$ to $70^{\circ} C$, $V_{DD} = +12 V \pm 10\%$, $V_{BB} = -5 V \pm 10\%$, $V_{CC} = +5 V \pm 10\%$, $V_{SS} = 0 V$

PARAMETER	SYMBOL	LIMITS			UNIT	TEST
FARAMETER	STIMBUL	MIN	TYP	MAX	ONT	CONDITIONS
Input Capacitance (A ₀ -A ₆), D _{IN}	C _{I1}		4	5	рF	
Input Capacitance RAS, CAS, WRITE	C _{I2}		8	10	pF	
Output Capacitance (DOUT)	C ₀		5	7	pF	

CAPACITANCE

DC CHARACTERISTICS

 $= 0^{\circ}$ C to $+70^{\circ}$ C(1) Vpp = +12V + 10% Vcc = +5V + 10% Vpp = -5V + 10% Vcc = 0V

$T_a = 0^{\circ} C \text{ to } +70^{\circ} C(1), V_D$	$T_a = 0^{\circ}C$ to +70° C(1), $V_{DD} = +12V \pm 10\%$, $V_{CC} = +5V \pm 10\%$, $V_{BB} = -5V \pm 10\%$, $V_{SS} = 0V$						
			LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Supply Voltage	V _{DD}	10.8	12.0	13.2	V	②	
Supply Voltage	Vcc	4.5	5.0	5.5	V	② ③	
Supply Voltage	VSS	0	0	0	V	2	
Supply Voltage	VBB	- 4.5	-5.0	-5.5	V	2	
Input High (Logic 1) Voltage, RAS, CAS, WRITE	VIHC	2.7		7.0	V -	②	
Input High (Logic 1) Voltage, all inputs except RAS, CAS WRITE	V _{IH}	2.4		7.0	V	2	
Input Low (Logic 0) Voltage, all inputs	VIL	- 1.0		0.8	٧	2	
Operating V _{DD} Current	I _{DD1}			35	mA	RAS, CAS cycling; tRC = tRC Min. (4)	
Standby V _{DD} Current	I _{DD2}			1.5	mA	RAS = VIHC, DOUT = High Impedance	
Refresh All Speeds VDD except µPD416-5	IDD3			25	mA	RAS cycling, CAS = V _{IHC} ; t _{RC} = 375 ns 4	
Current μPD416-5	IDD3	<u></u>		27	mΑ		
Page Mode V _{DD} Current	IDD4			27	mA	RAS = V _{IL} , CAS cycling; tpc: 225 ns 4	
Operating V _{CC} Current	lcc1				μА	RAS, CAS cycling: tRC = 375 ns (5)	
Standby V _{CC} Current	ICC2	-10		10	μА	RAS = V _{IHC} , DOUT = High Impedance	
Refresh V _{CC} Current	1CC3	10		10	μА	RAS cycling, CAS - V _{IHC} , t _{RC} - 375 ns	
Page Mode V _{CC} Current	ICC4				μА	RAS VIL. CAS cycling, tPC 225 ns (5)	
Operating VBB Current	IBB1			200	μΑ	RAS, CAS cycling; tRC 375 ns	
Standby VBB Current	IBB2			100	μΑ	RAS V _{IHC} . DOUT High Impedance	
Refresh VBB Current	1ввз			200	·μA	RAS cycling, CAS = V _{IHC} ; t _{RC} = 375 ns	
Page Mode V _{BB} Current	¹ 884			200	μА	RAS = V _{IL} , CAS cycling; tpC = 225 ns	
Input Leakage (any input)	l(L)	-10		10	μА	$V_{BB} = .5V, 0V \le V_{IN} \le +7V,$ all other pins not under test = 0V	
Output Leakage	IO(L)	-10		10	μА	D_{OUT} is disabled, $0V \le V_{OUT} \le +5.5V$	
Output High Voltage (Logic 1)	Voн	2.4			V	·10UT = -5 mA ③	
Output Low Voltage (Logic 0)	VOL			0.4	٧	I _{OUT} = 4.2 mA	

Notes: ① T_a is specified here for operation at frequencies to t_{RC} > t_{RC} (min). Operation at higher cycle rates with reduced ambient temperatures and high power dissipation is permissible, however, provided AC operating parameters are met. See Figure 1 for derating curve.

② All voltages referenced to V_{SC}.
③ Output voltage will swing from V_{SC} to V_{CC} when activated with no current loading. For purposes of maintaining data in standby mode, V_{CC} may be reduced to V_{SC} without affecting refresh operations or data retention. However, the V_{OH} (min) specification is not guaranteed in this mode.

IDD1 IDD3, and IDD4 depend on cycle rate. See Figures 2, 3 and 4 for IDD limits at other cycle rates.
 Cot and ICC4 depend upon output loading. During readout of high level data VCC is connected through a low impedance (135Ω typ) to data out. At all other times ICC consists of leakage currents only.

T = 0°C to ±70°C V++ = ±12V ± 10% V = = ±5V ± 10% V = = 5V ± 10% V = = 0V

		LIMITS											
		μР	D416	μΡΟ	416-1	μPC	416-2	μΡΙ	D416-3	μРС	416-5		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Random read or write cycle time	^t RC	510		410		375		320		320		ns	3
Read-write cycle time	tRWC	575		465		375		375		320		ns.	3
Page mode cycle time	tPC	330		275		225		170		160		ns	
Access time from RAS	†RAC		300		250		200		150	-	120	ns	4 6
Access time from CAS	†CAC		200		165		135		100		80	ns	5 6
Output buffer turn-off delay	tOFF	0	80	0	60	0	50	0	40	0	35	ns	0
Transition time (rise and fall)	tт	3	50	3	50	3	50	3	35	3	35	ns	2
RAS precharge time	tRP	200		150		120		100	L	100		ns	<u></u>
RAS pulse width	†RAS	300	10,000	250	10,000	200	32,000	150	32,000	120	10,000	ns .	
RAS hold time	tRSH	200		165		135		100		80		ns	
CAS pulse width	tCAS	200	10,000	165	10,000	135	10,000	100	10,000	80	10,000	ns	
RAS to CAS delay time	tRCD	40	100	35	85	25	65	20	50	15	40	ns	8
CAS to RAS precharge time	tCRP	-20		-20		-20		-20		0		ns	
Row address set-up time	tASR	0		0		0		0		0		ns	
Row address hold time	trah	40		35		25		20		15		ns	
Column address set-up time	1ASC	-10		-10		-10		-10		-10		ns	
Column address hold time	†GAH	90		75		55		45		40		ns	
Column address hold time referenced to RAS	tAR	190		160		120		95		80		ns	
Read command set-up time	tRCS	0		0		0		0		0		ns	
Read command hold time	^t RCH	0		0		0 -		0		0		ns	
Write command hold time	twch	90		75		55		45		40		ns	
Write command hold time referenced to RAS	twcn	190		160		120		95		80		ns	
Write command pulse width	twp	90		75		55		45		40		ns	
Write command to RAS lead time	[†] RWL	120		85		70		50	<u> </u>	50		ns	
Write command to CAS lead time	tCWL	120		85		70		50	L	50		ns	
Data-in set-up time	tos	0		0		0	ļ	0	<u> </u>	0	ļ	ns	9
Data-in hold time	tDH	90		75	<u> </u>	55		45	ļ	40		ns	9
Data-in hold time referenced to RAS	tDHR	190		160		120		95		80		ns	
CAS precharge time (for page mode cycle only)	tCP	120		100		80		60		60		ns	
Refresh period	tREF		2		2		2	L	2		2	ms	
WRITE command set-up time	twcs	-20		-20		20		-20		0		ns	10
CAS to WRITE delay	tCWD	140		1 25		95		70		80		ns	100
RAS to WRITE delay	tRWD	240		200		160		120		120		ns	10

Notes: 1 AC measurements assume $t_T = 5$ ns.

- ② VIHC (min) or VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIHC or VIH and VIL
 ③ The specifications for tRC (min) and tRWC (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C < Ta < 70°C)
- 4 assured.

 4 Assures that tRCD < tRCD (max). If tRCD is greater than the maximum recommended value shown in this tible, tRAC will increase by the amount that tRCD exceeds the values shown.

 5 Assures that tRCD > TRCD (max).

 6 Measured with a load equivalent to 2 TTL loads and 100 pF.

- (g) Measured with a load equivalent to 2 TTL loads and 100 pF.

 (7) Topp: (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

 (8) Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified (pC) max) limit, then access time is controlled exclusively by t_{CAC}

 (9) These parameters are referenced to CAS leading adga in early write cycles and to WRITE leading adga in delayed write or read-modify-write cycles.

 (9) types: (CND) and T_{RMD} are not restrictive operating parameters. They are included in the data these as electrical characteristics only. If t_{RCD} is types (min), the cycles are the transfer of the data and the data are the data therefore a transfer over a description of the importance of the transfer of the data and the data are the data and the data and the data are the data and the d
- twos. Town and Tawn are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twos \(\text{two} \) \(\text{two} \)

DERATING CURVES




FIGURE 1

Maximum ambient temperature versus cycle rate for extended frequency operation. T_a (max) for operation at cycling rates greater than 2.66 MHz ($t_{\rm CYC} < 375~\rm ns)$ is determined by T_a (max) [°C] = 70 – 9.0 x (cycle rate [MHz] –2.66). For $\mu\rm PD416-5$, it is T_a (max) [°C] = 70 – 9.0 (cycle rate [MHz] – 3.125).




FIGURE 2

Maximum I_{DD1} versus cycle rate for device operation at extended frequencies.




FIGURE 3

Maximum I_{DD3} versus cycle rate for device operation at extended frequencies.






FIGURE 4

Maximum I_{DD4} versus cycle rate for device operation in page mode.




TIMING WAVEFORMS (CONT.)

"RAS-ONLY" REFRESH CYCLE




Note: CAS = VIHC WRITE = Don't Care

PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



μPD416

The 14 address bits required to decode 1 of 16,384 bit locations are multiplexed onto the 7 address pins and then latched on the chip with the use of the Row Address Strobe (\overline{RAS}), and the Column Address Strobe (\overline{CAS}). The 7 bit row address is first applied and \overline{RAS} is then brought low. After the \overline{RAS} hold time has elapsed, the 7 bit column address is applied and \overline{CAS} is brought low. Since the column address is not needed internally until a time of t_{CRD} MAX after the row address, this multiplexing operation imposes no penalty on access time as long as \overline{CAS} is applied no later than t_{CRD} MAX. If this time is exceeded, access time will be defined from \overline{CAS} instead of \overline{RAS} .

ADDRESSING

For a write operation, the input data is latched on the chip by the negative going edge of WRITE or CAS, whichever occurs later. If WRITE is active before CAS, this is an "early WRITE" cycle and data out will remain in the high impedance state throughout the cycle. For a READ, WRITE, OR READ-MODIFY-WRITE cycle, the data output will contain the data in the selected cell after the access time. Data out will assume the high impedance state anytime that CAS goes high.

DATA I/O

The page mode feature allows the μ PD416 to be read or written at multiple column addresses for the same row address. This is accomplished by maintaining a low on \overline{RAS} and strobing the new column addresses with \overline{CAS} . This eliminates the setup and hold times for the row address resulting in faster operation.

PAGE MODE

Refresh of the memory matrix is accomplished by performing a memory cycle at each of the 128 row addresses every 2 milliseconds or less. Because data out is not latched, "RAS only" cycles can be used for simple refreshing operation.

REFRESH


Either \overline{RAS} and/or \overline{CAS} can be decoded for chip select function. Unselected chip outputs will remain in the high impedance state.

CHIP SELECTION

In order to assure long term reliability, $V_{\mbox{\footnotesize{BB}}}$ should be applied first during power up and removed last during power down.

POWER SEQUENCING


PACKAGE OUTLINES μPD416C PLASTIC



Plastic

ITEM	MILLIMETERS	INCHES
Α	19.4 MAX	0.76 MAX
В	0.81	0.03
С	2.54	0.10
D	0.5	0.02
E	17.78	0.70
F	1.3	0.051
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.02 MIN
I .	4.05 MAX	0.18 MAX
J	4.55 MAX	0.18 MAX
К	7.62	0.30
L	6.4	0.25
М	0.25 +0.10	0.01


μPD416D CERAMIC



Ceramic

ITEM	MILLIMETERS	INCHES
A	20.5 MAX.	0.81 MAX
В	1.36	0.05
С	2.54	0.10
D	0.5	0.02
E	17.78	0.70
F	1.3	0.051
G	3.5 MIN	0.14 MIN
Н	0.5 MIN	0.02 MIN
1	4.6 MAX	0.18 MAX
J	5,1 MAX	0.20 MAX
K	7.6	0.30
L	7.3	0.29
М	0.27	0.01

PACKAGE OUTLINE μPD416D CERDIP



ITEM	MILLIMETERS	INCHES
Α	19.9 MAX	0.784 MAX
В	1.06	0.042
C	2,54	0.10
D	0.46 ± 0.10	0,018 ± 0.004
E	17.78	0.70
F	1,5	0,059
G	2,54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
. 1	4.58 MAX	0.181 MAX
J	5.08 MAX	0.20 MAX
К	7.62	0.30
L	6.4	0.25
М	0.25 ^{+0,10} -0,05	0.0098 +0.0039 -0.0019



65,536 x 1 BIT DYNAMIC RANDOM ACCESS MEMORY

DESCRIPTION

The NEC μ PD4164 is a 65,536 words by 1 bit Dynamic N-Channel MOS RAM designed to operate from a single +5V power supply. The negative-voltage substrate bias is internally generated — its operation is both automatic and transparent.

The μ PD4164 utilizes a three-poly N-channel silicon gate process which provides high storage cell density, high performance and high reliability.

The µPD4164 uses a single transistor dynamic storage cell and advanced dynamic circuitry throughout, including the 512 sense amplifiers, which assures that power dissipation is minimized. Refresh characteristics have been chosen to maximize yield (low cost to user) while maintaining compatibility between Dynamic RAM generations.

The µPD4164 three-state output is controlled by CAS, independent of RAS. After a valid read or read-modify-write cycle, data is held on the output by holding CAS low. The data out pin is returned to the high impedance state by returning CAS to a high state. The µPD4164 hidden refresh feature allows CAS to be held low to maintain output data while RAS is used to execute RAS only refresh cycles.

Refreshing is accomplished by performing RAS only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128 address combinations of A₀ through A₆ during a 2 ms period.

Multiplexed address inputs permit the μ PD4164 to be packaged in the standard 16 pin dual-in-line package. The 16 pin package provides the highest system bit densities and is compatible with widely available automated handling equipment.

FEATURES

- High Memory Density
- Multiplexed Address Inputs
- Single +5V Supply
- On Chip Substrate Bias Generator
- Access Time: μPD4164-20 200 ns

 μ PD4164-15 - 150 ns μ PD4164-12 - 120 ns

• Read, Write Cycle Time: μ PD4164-20 - 335 ns μ PD4164-15 - 270 ns μ PD4164-12 - 260 ns

- Low Power Dissipation: 250 mW (Active): 28 mW (Standby)
- Non-Latched Output is Three-State, TTL Compatible
- Read, Write, Read-Write; Read-Modify-Write, RAS Only Refresh, and Page Mode Capability
- All Inputs TTL Compatible, and Low Input Capacitance
- 128 Refresh Cycles (A₀-A₆ Pins for Refresh Address)
- CAS Controlled Output Allows Hidden Refresh
- Available in Both Ceramic and Plastic 16 Pin Packages

PIN CONFIGURATION

NC	þ	1	~	16	þ	VSS
D_{IN}	d	2		15	Ь	CAS
WE	d	3		14		TUOCI
RAS	d	4	μPD	13		A ₆
A ₀	d	5	4164	12		Α3
A ₂	d	6		11	Þ	A4
Α1	d	7		10	þ	A ₅
Vcc	d	8		9	Ь	Α7

PIN NAMES				
A0-A7	Address Inputs			
RAS	Row Address Strobe			
CAS	Column Address Strobe			
WE	Write Enable			
DIN	Data Input			
DOUT	Data Output			
Vcc	Power Supply (+5V)			
VSS	Ground			
NC	No Connection			

μPD4164

Operating Temperature 0°C to +70°C Storage Temperature (Ceramic Package) -55°C to +150°C (Plastic Package) -55°C to +125°C	ABSOLUTE MAXIMUM RATINGS*
Supply Voltages On Any Pin Except V _{CC} 1 to +7 Volts ① Supply Voltage V _{CC}	
Short Circuit Output Current	
Note: ① Relative to VSS $T_a = 25^{\circ}C$	

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 0^{\circ}$ to 70° C 1 ; $V_{CC} = +5V \pm 10\%$; $V_{SS} = 0V$

DC CHARACTERISTICS

	LIMITS			;		TEST		
PARAMETER	SYMBOL		MIN	TYP	MAX	UNIT	CONDITIONS	
Supply Voltage		Vcc		5.0	5.5	V		
Supply Voltage	VSS		0	0	0	V		
High Level Input Voltage. (RAS, CAS, WE)	VIHC		2.4		5.5	٧	All Voltages Referenced	
High Level Input Voltage, All Inputs Except RAS, CAS, WE	VIH		2.4		5.5	٧	to V _{SS}	
Low Level Input Voltage, All Inputs	VIL		-2.0		0.8	V		
Operating Current Average Power Supply		μPD4164-20			45		2	
Operating Current	ICC1	μPD4164-15		}	50	mΑ		
RAS, CAS Cycling; tRC = tRC (Min.)		μPD4164-12			55			
Standby Current Power Supply Standby Current (RAS = VIHC, DOUT = Hi-Impedance)	I _{CC2}				5.0	mA		
Refresh Current Average Power Supply		μPD4164-20			35	mA	@	
Current, Refresh Mode;	ССЗ	μPD4164-15			40			
RAS Cycling, CAS = VIHC, tRC = tRC (Min.)	İ	μPD4164-12			45			
Page Mode Current Average Power Supply	ICC4	μPD4164-20			35	mA	2	
Current, Page Mode Operation RAS = V _{IL} ; CAS Cycling tpC = tpC (Min.)		μPD4164-15			40			
		μPD4164-12			45			
Input Leakage Current Any Input VIN = 0 to +5.5 Volts, All Other Pins Not Under Test = 0V	l1(L)		-10		10	μΑ		
Output Leakage Current DOUT is Disabled, VOUT = 0 to +5.5 Volts	¹ O(L)		-10		10	μА		
Output Levels High Level Output	Vol		2.4		Vcc	٧		
Voltage (IOUT = 5 mA) Low Level Output Voltage (IOUT = 4.2 mA)			0		0.4	٧		

Notes: ① T_a is specified here for operation at frequencies to t_{RC} ≥ t_{RC} (min). Operation at higher cycle rates with reduced ambient temperatures and high power dissipation is permissible, however, provided AC operating parameters are met.
② I_{CCI}, I_{CC3} and I_{CC4} depend on output loading and cycle rates. Specified rates are

obtained with the output open.


AC CHARACTERISTICS

 $T_a = 0^{\circ} \text{ to } +70^{\circ} \text{ C}$ (1); $V_{CC} = +5V \pm 10\%$; $V_{SS} = 0V$ (3) (4)


PARAMETER	SYMBOL				MITS				
		μPD4164-20		μPD4	164-15	μPD4164-12		1	TEST
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Random Read or Write Cycle Time	tRC	335		270		260		ns	⑤
Read Write Cycle Time	tRWC	335		270		260		ns	6
Page Mode Cycle Time	^t PC	225		170		130		ns	
Access Time from RAS	TRAC	Γ	200		150		120	ns	6 6
Access Time from CAS	tCAC		100		75		60	ns	Ø (8
Output Buffer Turn-Off Delay	tOFF	0	50	0	40	0	40	ns	9
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	35	ns	•
RAS Precharge Time	tRP	120		100		90		ns	
RAS Pulse Width	tRAS	200	10,000	150	10,000	120	10,000	ns	
RAS Hold Time	tRSH	100		76		60		ns	
CAS Pulse Width	tCAS	100	10,000	75	10,000	60	10,000	ns	
CAS Hold Time	tCSH	200		150		120		ns	
RAS to CAS Delay Time	†RCD	30	100	25	75	25	60	ns	0
CAS to RAS Precharge Time	tCRP	. 0		0		0		ns	
CAS Precharge Time	tCPN	30		25		25		nş	
CAS Precharge Time (For Page Mode Cycle Only)	tCP	80		60		60		ns	
RAS Precharge CAS Hold Time	^t RPC	0		0	<u> </u>	0		ns	
Row Address Set-Up Time	tASR	0		0		0		ns	
Row Address Hold Time	tran .	20		15		15		ns	
Column Address Set-Up Time	; ^t ASC	0		0		. 0		ns	
Column Address Hold Time	tCAH	55		45	<u> </u>	35	l	ns	i
Column Address Hold Time Referenced to RAS	tAR	120		95		95		ns	
Read Command Set-Up Time	tRCS	0		0		. 0		ns	
Read Command Hold Time Referenced to RAS	trrh	25		20		20		ns	13
Read Command Hold Time	tRCH	0		0		0		ns	0
Write Command Hold Time	twcH	55		45		35		ns	
Write Command Hold Time Referenced to RAS	twcn	120		95		95		ns	
Write Command Pulse Width	twp	55		45		35		ns	
Write Command to RAS Lead Time	tRWL	55		45		45		ns	
Write Command to CAS Lead Time	tCWL	55		45		45		ns	1
Data-In Set-Up Time	tDS	0		0		0		ns	0
Data-In Hold Time	†DH	55		45		35		ns	U
Data-In Hold Time Referenced to RAS	[†] DHR	120		95		95		ns	
Refresh Period	†REF		2		2		2	ms	
WRITE Command Set-Up Time	twcs	-10		-10		10		ns	13
CAS to WRITE Delay	tCWD	80		60		50		ns	10
RAS to WRITE Delay	tRWD	145		110		110	1	ns	13

Notes: ① T_a is specified here for operation at frequencies to t_{RC} > t_{RC} (min). Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met.

- ② An initial pouse of 100 μs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- 3 AC measurements assume t_T = 5 ns.
- VIHC (min) or VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIHC or VIH and VIL.
- (5) The specifications for tac (min) and tawe (min) are used only to indicate cycle times at which proper operation over the full temperature range (0° C < T₈ < 70° C) is assured.</p>
- Assumes that tRCS < tRCD (max). If tRCS is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the values shown.
 </p>
- Assumes that tRCD > tRCD (max).
- 8 Measured with a load equivalent to 2 TTL loads and 100 pF.
- topp (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Operation within the tRCD (max) limit ensures that tRAC (max) can be met, tRCD (max) is specified as a reference point only, if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.
- These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in deleyed write or read-modify-write cycles.
- (3) Either tRRH or tRCH must be setisfied for a read cycle.



TIMING WAVEFORMS (CONT.)



 $T_a = 0^\circ \text{ to } +70^\circ \text{C}; V_{CC} = +5 \text{V} \pm 10\%; V_{SS} = 0 \text{V}$

PARAMETER	SYMBOL		LIMITS	3	UNIT	TEST
	STIMBUL	MIN	TYP	MAX	ONT	CONDITIONS
Input Capacitance (A ₀ -A ₇), D _{1N}	C _{I1}			5	рF	
Input Capacitance RAS, CAS, WRITE	C ₁₂			8	рF	
Output Capacitance (DOUT)	c _o			7	pF	

CAPACITANCE


B C 0-15°

PACKAGE OUTLINES $\mu PD4164C$

Plastic

ITEM	MILLIMETERS	INCHES
Α	19.4 MAX.	0.76 MAX.
В	0.81	0.03
С	2.54	0.10
D	0.5	0.02
E	17,78	0.70
F	1.3	0.051
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
I	4.05 MAX.	0.16 MAX.
J	4.55 MAX.	0.18 MAX.
к	7.62	0.30
L	6.4	0.25
м	0.25 +0.10 -0.05	0.01

μPD4164D



Cerdip

ITEM	MILLIMETERS	INCHES
Α	19.9 MAX	0.784 MAX
В	1.06	0.042
С	2.54	0.10
D	0,46 ± 0.10	0.018 ± 0.004
E	17.78	0.70
F	1,5	0.059
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
1	4.58 MAX	0.181 MAX
J	5.08 MAX	0.20 MAX
К	7.62	0.30
L	6.4	0.25
М	0.25 ^{+0.10} -0.05	0.0098 -0.0019

4164DS-REV 1-1-82-CAT



4096 × 1 STATIC NMOS RAM


DESCRIPTION

The μ PD4104 is a high performance 4K static RAM. Organized as 4096 x 1, it uses a combination of static storage cells with dynamic input/output circuitry to achieve high speed and low power in the same device. Utilizing NMOS technology, the μ PD4104 is fully TTL compatible and operates with a single +5V \pm 10% supply.

FEATURES


- Fast Access Time 200 ns (μPD4104-2)
- Very Low Stand-By Power 28 mW Max.
- Low V_{CC} Data Retention Mode to +3 Volts.
- Single +5V ±10% Supply.
- Fully TTL Compatible.
- Available in 18 Pin Plastic and Ceramic Dual-in-Line Packages.
- 3 Performance Ranges:

			SUPPLY CURRENT				
	ACCESS TIME	R/W CYCLE	ACTIVE	STANDBY	LOW VCC		
μPD4104	300 ns	460 ns	21 mA	5 mA	5 mA		
μPD4104-1	250 ns	385 ns	21 mA	5 mA	3,3 mA		
μPD4104-2	200 ns	310 ns	25 mA	5 mA	3,3 mA		



PIN NAMES

A ₀ -A ₁₁	Address Inputs
CE	Chip Enable
DIN	Data Input
DOUT	Data Output
v _{ss} ,	Ground
v _{cc}	Power (+5V)
WE	Write Enable



BLOCK DIAGRAM

 Operating Temperature
 0°C to +70°C

 Storage Temperature
 −65°C to +150°C

 Voltage on Any Pin
 −1 to +7 Volts ①

 Power Dissipation
 1 Watt

 Short Circuit Output Current
 50 mA

 Note: ① With respect to VSS

ABSOLUTE MAXIMUM RATINGS*

Ta = 25°C

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C, V_{CC} = +5 V \pm 10\%$

				LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Supply Voltage		Vcc	4.5	5.0	5.5	V	<u> </u>
Logic "1" Voltage All Input	s	VIH	2.2	-3	7.0	V	①
Logic "0" Voltage All Input	Logic "0" Voltage All Inputs		-1.0		0.8	V	
	μPD4104	ICC1			21	mA	
Average VCC Power Supply	μPD4104-1	Icc1			21	mA	②
Current	μPD4104-2	ICC1			25	mA	<u> </u>
Standby VCC Power Supply	Current	1CC2			5	mA	3
Input Leakage Current (Any	Input)	IL	-10		10	μΑ	4
Output Leakage Current		lOL	-10		10	μΑ	3 6
Output Logic "1" Voltage IOUT -500 μΑ		VOH	2.4			V	
Output Logic "0" Voltage I	OUT 5mA	VOL			0.4	V	

DC CHARACTERISTICS ① ⑥

			LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN		4	6	pF	9
Output Capacitance	COUT		6	7	pF	Ø

CAPACITANCE ①

- Notes: 1 All voltages referenced to VSS
 - ② I_{CC1} is related to precharge and cycle times. Guaranteed maximum values for I_{CC1} may be calculated by

$$I_{CC1}$$
 | ma | = (5t_p + 13 (t_C - t_p) + 3420) t_C

where $t_{\rm p}$ and $t_{\rm C}$ are expressed in nanoseconds. Equation is referenced to the ~2 device, other devices derate to the same curve.

- (3) Output is disabled (open circuit), \overline{CE} is at logic 1.
- 4 All device pins at 0 volts except pin under test at 0. V_{IN} = 5.5 volts.
- ⑤ $0V \le V_{OUT} \le +5.5V$.
- (6) During power up, CE and WE must be at V_{1H} for minimum of 2 ms after V_{CC} reaches 4.5V, before a valid memory cycle can be accomplished.
- 4. Sy, before a valid hemory cycle can be accomplished. $\frac{\Delta t}{\Delta V}$ with ΔV equal to 3V and V_{CC} nominal.

AC CHARACTERISTICS ② ⑦

T₈ = 0°C to +70°C, V_{CC} = +5V ± 10%

			LIMITS						
	İ	41	104	41	04-1	410	14-2		TEST
PARAMETER	SYMBOL.	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Read or Write Cycle Time	tc.	460		385		310		ns	8
Rendom Access	tAC		300		250		200	ns	3
Chip Enable Pulse Width	†CE	300	10,000	250	10,000	200	10,000	ns	
Chip Enable Precharge Time	tp	150		125		100		ns	
Address Hold Time	tAH.	165		135		110		ns	
Address Set-Up Time	t _{AS}	0		0		0		ns	
Output Buffer Turn-Off Delay	^t OFF	0	75	0	65	0	50	ns	9
Read Command Set-Up Time	tRS	0		.0		0		ns	4
Write Enable Set-Up Time	tws	~20		-20		-20		ns	4
Data Input Hold Time Referenced to WE	^t DiH	25		25		25		ns	
Write Enabled Pulse Width	tww	90		75		60		ns	
Modify Time	tMOD	0	10,000	0	10,000	0	10,000	ns	(5)
WE to CE Precharge Lead Time	tWPL	105		85		70		ns	6
Data Input Set-Up Time	tps	0		0		0	1	ns	
Write Enable Hold Time	twH	225		185		150		ns	
Transition Time	tτ	5	50	5	50	5	50	ns	
Read-Modify-Write Cycle Time	^t RMW	565		470		380		ns	100

Notes: 1 All voltages referenced to VSS

- ② During power up, CE and WE must be at V_{IH} for minimum of 2 ms after V_{CC} reaches 4.5V, before a valid memory cycle can be accomplished.
- 3 Measured with load circuit equivalent to 2 TTL loads and CL = 100 pF.
- 4 If WE follows CE by more than tws then data out may not remain open circuited.
- Determined by user. Total cycle time cannot exceed toe max.
- 6 Data-in set-up time is referenced to the later of the two falling clock edges $\overline{\text{CE}}$ or $\overline{\text{WE}}$.
- \bigcirc AC measurements assume t_T = 5 ns. Timing points are taken as V_{1L} = 0.8V and V_{1H} = 2.2V on the inputs and V_{OL} = 0.4V and V_{OH} = 2.4V on the output waveform.
- 8 tc = tcE + tp + 2 tT.
- The true level of the output in the open circuit condition will be determined totally by output load conditions. The output is guaranteed to be open circuit within tOFF.
- 10 tRMW = tAC + tWPL + tP + 3 tT + tMOD.

STANDBY CHARACTERISTICS


T_a = 0°C to +70°C

	1					TEST			
	1	4104		4104-1			4104-2		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
VCC In Standby	VPD	3.0		3.0		3.0		V	
Standby Current	IPD		5.0		3.3	1	3.3	mA	0
Power Supply Fall Time	Tr	100		100		100		μς	
Power Supply Rise Time	TR	100		100		100		μs	
Chip Enable Pulse CE Width	TCE	300		250		200		μs	
Chip Enable Precharge to Power Down Time	TPPD	150		125		100		ns	
"I" Level CE Min Level	VIH	2.2		2.2		2,2		V	
Standby Recovery Time	TRC	500		500		500	i -	μs	

Note: 1 Maximum value for V_{PD} minimum value (= 3 V).


TIMING WAVEFORMS

VCC (MIN) VCC VPD tp STANDBY MODE tR tRC VIH VIL




TIMING WAVEFORMS (CONT.)

WRITE CYCLE



READ-MODIFY-WRITE CYCLE



OPERATIONAL DESCRIPTION

READ CYCLE

The selection of one of the possible 4096 bits is made by virtue of the 12 address bits presented at the inputs. These are latched into the chip by the negative going edge of chip enable ($\overline{\text{CE}}$). If the write enable ($\overline{\text{WE}}$) input is held at a high level (V $_{\text{IH}}$) while the $\overline{\text{CE}}$ input is clocked to a low level (V $_{\text{IL}}$), a read operation will be performed. At the access time (tAC), valid data will appear at the output. Since the output is unlatched by a positive transition of $\overline{\text{CE}}$, it will be in the high impedance state from the previous cycle until the access time. It will go to the high impedance state again at the end of the current cycle when $\overline{\text{CE}}$ goes high.

The address lines may be set up for the next cycle any time after the address hold time has been satisfied for the current cycle.

WRITE CYCLE

Data to be written into a selected cell is latched into the chip by the later negative transition of $\overline{\text{CE}}$ or $\overline{\text{WE}}$. If $\overline{\text{WE}}$ is brought low before $\overline{\text{CE}}$, the cycle is an "Early Write" cycle, and data will be latched by $\overline{\text{CE}}$. If $\overline{\text{CE}}$ is brought low before $\overline{\text{WE}}$, as in a Read-Modify-Write cycle, then data will be latched by $\overline{\text{WE}}$.


If the cycle is an "Early Write" cycle, the output will remain in the high impedance state. For a Read-Modify-Write cycle; the output will be active for the Modify and Write portions of the memory cycle until \overline{CE} goes high. If \overline{WE} is brought low after \overline{CE} but before the access time, the state of the output will be undefined. The desired data will be written into the cell if data-in is valid on the leading edge of \overline{WE} , toly is satisfied, and \overline{WE} occurs prior to \overline{CE} going high by at least the minimum lead time (twpl).


READ-MODIFY-WRITE

Read and Write cycles can be combined to allow reading of a selected location and then modifying that data within the same memory cycle. Data is read at the access time and modified during a period defined by the user. New data is written between \overline{WE} low and the positive transition of \overline{CE} . Data out will remain valid until the rising edge of \overline{CE} . A minimum R-M-W cycle time can be calculated by $t_{RMW} = t_{AC} + t_{MOD} + t_{WPL} + t_{P} + 3 t_{T}$; where t_{RMW} is the cycle time, t_{AC} is the access time, t_{MOD} is the user defined modify time, t_{WPL} is the \overline{WE} to \overline{CE} lead time, t_{P} is the \overline{CE} high time, and t_{T} is one transition time.

POWER DOWN MODE

In power down, data may be retained indefinitely by maintaining V_{CC} at +3V. However, prior to V_{CC} going below V_{CC} minimum (\leq 4.5V) $\overline{\text{CE}}$ must be taken high (V_{IH} = 2.2V) and held for a minimum time period tppD and maintained at V_{IH} for the entire standby period. After power is returned to V_{CC} min or above, $\overline{\text{CE}}$ must be held high for a minimum of t_{RC} in order that the device may operate properly. See power down waveforms herein. Any active cycle in progress prior to power down must be completed so that t_{CE} min is not violated.





PACKAGE OUTLINES μPD4104C

Plastic

ITEM	MILLIMETERS	INCHES
Α	23.2 MAX.	0.91 MAX.
В	- 1.44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 MIN.	0.1 MIN.
Н	0,5 MIN.	0.02 MIN.
ī	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
к	7.62	0.3
L	6.7	0.26
М	0.25	0.01



μPD2114L μPD2114L-1 μPD2114L-2 μPD2114L-3 μPD2114L-5

4096 BIT (1024 \times 4 BITS) STATIC RAM

DESCRIPTION

The NEC μ PD2114L is a 4096 bit static Random Access Memory organized as 1024 words by 4 bits using N-channel Silicon-gate MOS technology. It uses fully DC stable (static) circuitry throughout, in both the array and the decoding. It therefore requires no clocks or refreshing to operate and simplifies system design. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.


The μ PD2114L is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. The μ PD2114L is placed in an 18-pin package for the highest possible density.

It is directly TTL compatible in all respects: inputs, outputs, and a single $\pm 5V$ supply. A separate Chip Select (\overline{CS}) lead allows easy selection of an individual package when outputs are OR-Tied.

FEATURES

- · Access Time: Selection from 150-450 ns
- Single +5 Volt Supply
- Directly TTL Compatible All Inputs and Outputs
- Completely Static No Clock or Timing Strobe Required
- Low Operating Power Typically 0.06 mW/Bit
- Identical Cycle and Access Times
- Common Data Input and Output using Three-State Output
- High Density 18-pin Plastic and Ceramic Packages
- Replacement for 2114L and Equivalent Devices

PIN CONFIGURATION




PIN NAMES

-	
A ₀ -A ₉	Address Inputs
WE	Write Enable
ĊŠ	Chip Select
1/01-1/04	Data Input/Output
VCC	Power (+5V)
GND	Ground

Rev/2

μPD2114L





 ABSOLUTE MAXIMUM RATINGS*

Note: ① With respect to ground.

 $T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 0^{\circ} C$ to $70^{\circ} C$; $V_{CC} = +5V \pm 10\%$ unless otherwise noted.

DC	CUA	RACT	LC D	CT	CC
110.	CHA	RAU	I F K	1511	6.5

			LIMIT	S				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS		
Input Load Current (All Input Pins)	LI			10	μА	V _{IN} = 0 to 5.5V		
I/O Leakage Current	LO			10	μА	$\overline{CS} = 2V$, $V_{I/O} = 0.4V$ to V_{CC}		
Power Supply Current	l _{CC1}			65	mA	V _{IN} = 5.5V, I _{I/O} = 0 mA, T _a = 25°C		
Power Supply Current	CC2			70	mA	V _{IN} = 5.5V, I _{I/O} = 0 mA, T _a = 0°C		
Input Low Voltage	VIL	-3.0		0.8	V			
Input High Voltage	V _{IH}	2.0		6.0	V			
Output Low Current	lot	3.2			mA	V _{OL} = 0.4V		
Output High Current	¹ он			-1.0	mA	V _{OH} = 2.4V, V _{CC} = 4.75V		
Current						V _{OH} = 2.2V, V _{CC} = 4.5V		

 $T_a = 25^{\circ}C$; f = 1.0 MHz


		L	IMITS	;		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input/Output Capacitance	C _{I/O}			8	pf	V _{1/O} = 0V
Input Capacitance	CIN			5	pf	V _{IN} = 0V

CAPACITANCE

AC CHARACTERISTICS Ta = 0°C to +70°C; VCC = +5V ± 10%, unless otherwise noted.

	1					LIN	IITS						
PARAMETER	SYMBOL	21	14L	211	4L-1	211	4L-2	211	4L-3	211	4L-5	UNIT	TEST CONDITIONS
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
						READ	CYCLE						
Read Cycle Time	¹RC:	450		300		250		200		150		ns	t _T = t _r = t _f = 10 ns
Access Time	t _A		450		300		250		200		150	ns	C _L = 100 pF
Chip Selection to Output Valid	tco		120		100		80		70		60	ns	Load = 1 TTL gate
Chip Selection to Output Active	тсх	20		20		20		20		20		ns	Input Levels = 0.8 and 2.0V
Output 3-State from Deselection	τοτο		100		80		70		60		50	ns	V _{ref} = 1.5V
Output Hold from Address Change	toha.	50		50		50		50		50		ns	
					v	/RITE	CACTE						
Write Cycle Time	tWC	450		300		250		200		150		ns	$t_T = t_r = t_f \approx 10 \text{ ns}$
Write Time	tw	200		150		120		120		80		ns	C _L = 100 pF
Write Release Time	twn .	0		0		0		0		0		ns	Load ≈ 1 TTL gate
Output 3-State from Write	toTW		100		80		70		60		50	ns	Input Levels = 0.8 and 2.0V
Data to Write Time Overlap	[†] DW	200		150		120		120		80		ns	V _{ref} = 1.5V
Data Hold from Write Time	†DH	0		0		0		0		0		rıs	
Address to Write Setup Time	^t AW	0		0		0		0		0		ns	


TIMING WAVEFORMS




- Notes: ① WE is high for Read Cycle
 - 2) tw is measured from the latter of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going low to the earlier of CS or WE going high.

μPD2114L

PACKAGE OUTLINES μPD2114LC





(PLASTIC)

ITEM	MILLIMETERS	INCHES		
Α	23.2 MAX.	0.91 MAX.		
В	1.44	0.055		
. с	2.54	0.1		
D	0.45	0.02		
E	20.32	0.8		
F	1.2	0.06		
G	2.5 MIN.	0.1 MIN.		
H	0.5 MIN.	0.02 MIN,		
ī	4.6 MAX.	0.18 MAX.		
J	5.1 MAX.	0.2 MAX.		
K	7.62	0.3		
L	6.7	0.26		
М	0.25	0.01		



4096 x 1 BIT STATIC RAM

DESCRIPTION

The µPD2147 is a 4096-bit static Random Access Memory organized as 4096 words by 1-bit. Using a scaled NMOS technology, it incorporates an innovative design approach which provides the ease-of-use features associated with non-clocked static memories and the reduced standby power dissipation associated with clocked static memories. The result is low standby power dissipation without the need for clocks, address setup and hold times. In addition, data rates are not reduced due to cycle times that are longer than access times.

 $\overline{\text{CS}}$ controls the power down feature. In less than a cycle time after $\overline{\text{CS}}$ goes high—deselecting the $\mu\text{PD}2147$ —the part automatically reduces its power requirements and remains in this lower power standby mode as long as $\overline{\text{CS}}$ remains high. This device feature results in system power savings as great as 85% in larger systems, where the majority of devices are deselected.


The μ PD2147 is placed in an 18-pin package configured with the industry standard pinout. It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. The data is read out non-destructively and has the same polarity as the input data. A data input and a separate three-state output are used.

FEATURES

- Scaled NMOS Technology
- Completely Static Memory No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Single +5V Supply
- Automatic Power-Down
- High Density 18-Pin Package
- Directly TTL Compatible -- All Inputs and Outputs
- Separate Data Input and Output
- Three-State Output
- Available in a Standard 18-Pin Ceramic Package
- 2 Performance Ranges:

	MAX	SUPPLY	CURRENT
	ACCESS TIME	ACTIVE	STANDBY
μPD2147-2	70 ns	160 mA	20 mA
μPD2147-3	55 ns	1,60 mA	20 mA
μPD2147-5	45 ns	160 mA	20 mA

PIN CONFIGURATION




PIN NAMES

A0-A11	Address Inputs
WE	Write Enable
CS	Chip Select
DIN	Data Input
DOUT	Data Output
Vcc	Power (+5V)
GND	Ground

TRUTH TABLE

cs	WE	MODE	OUTPUT	POWER
Н	Х	Not Selected	High Z	Standby
L	Ļ	Write	High Z	Active
L	Η	Read	DOUT	Active



BLOCK DIAGRAM

 Operating Temperature
 -10° C to +85° C

 Storage Temperature
 -65° C to +150° C

 Voltage on Any Pin
 -3.5V to +7 Volts ⊕

 DC Output Current
 20 mA

 Power Dissipation
 1.2 W

 Note: ⊕ with respect to ground

 $T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 0^{\circ} C$ to $+70^{\circ} C$; $V_{CC} = +5V \pm 10\%$, unless otherwise noted.

			LIMITS			
PARAMETER	SYMBOL	MIN	түр ②	MAX	UNIT	TEST CONDITIONS
Input Load Current (All Input Pins)	1LI		0.01	10	μΑ	VCC = Max, VIN = GND to VCC
Output Leakage Current	lLO		0.01	10	μА	CS = V _{IH} , V _{CC} = Max, V _{OUT} = GND to V _{CC}
Operating Current	lcc		120	150	mA	T _a = 25°C V _{CC} = Max, CS = V _{IL} ,
Operating Current	,00			160	mA	Ta = 0°C Outputs Open
Standby Current	¹ SB		12	20	mA	VCC = Min to Max, CS = VIH
Peak Power-On Current	1 _{PO} ③		25	50	mA	V _{CC} = GND to V _{CC} = Min, CS = Lower of V _{CC} or V _{IH} Min
Input Low Voltage	VIL	-3.0		0.8	٧	,
Input High Voltage	VIH	2.0		6.0	٧	
Output Low Voltage	V _{OL}			0.4	٧	I _{OL} = 8 mA
Output High Voltage	V _{OH}	2.4			٧	I _{OH} = -4.0 mA
Output Short Circuit Current	los	-150		+150	mA	VOUT = GND to VCC

Notes: ① The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.

Typical limits are V_{CC} = 5V, T_a = +25°C, and specified loading.
Occesseds Igg maximum during power on. A pull-up resistor to V_{CC} on the CS input is required to keep the device detelected: otherwise, power-on current approaches I_{CC} active.

ABSOLUTE MAXIMUM

RATINGS*

DC CHARACTERISTICS

CAPACITANCE

 $T_a = 25^{\circ}C$; f = 1.0 MHz

			LIMIT	s		
PARAMETER	SYMBOL	MIN	TYP	MAX.	UNIT	TEST CONDITIONS
Input Capacitance	CIN			5	pF	VIN = 0V
Output Capacitance	COUT			6	рF	V _{OUT} = 0V

Note: 1 This parameter is sampled and not 100% tested.

AC TEST CONDITIONS

AC CHARACTERISTICS READ CYCLE

 $T_a = 0^{\circ} C$ to $+70^{\circ} C$; $V_{CC} = +5V \pm 10\%$ unless otherwise noted.

				LIN	/ITS			Π	
1	Ī .	μPD2	147-5	μPD2	2147-3	μPD2	147-2	1	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	TEST CONDITIONS
Read Cycle Time	t _{RC} ①	45		55		70		ns	
Address Access Time	tAA		45		55		70	ns	
Chip Select Access Time	tACS1		45		55		70	ns	
Chip Select Access Time	tACS2		45		55		70	ns	
Output Hold From Address Change	tон	5		5		5		ns	
Chip Select to Output in Low Z	t _{CZ} ②	10		10		10		ns	3
Chip Deselection to Output in High Z	t _{HZ} ②	0	30	0	30	0	40	ns	•
Chip Selection to Power-Up Time	tPU	0		0		0		ns	
Chip Selection to Power-Down Time	tPD		20		20		30	ns	






Figure 1

- Notes: 1 All Read Cycle timings are referenced from the last valid address to the first transitioning address
 - 2 At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min. both for a given device and from device to device.
 - Transition is measured ±200 mV from steady state voltage with specified loading.
 - 4 Transition is measured at VOL +200 mV and VOH -200 mV with specified loading.

μPD2147



TIMING WAVEFORMS READ CYCLE



	44			LIN	AITS				
		μPD2	147-5	μPD2	147-3	μPD2	147-2]	ì
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	TEST CONDITIONS
Write Cycle Time ②	twc	45		55		70		ns	
Chip Select to End of Write	tCW	45		45		55		ns	
Address Valid to End of Write	tAW	45		45		55		ns	
Address Setup Time	^t AS	0		0		0	<u> </u>	ns	
Write Pulse Width	tWP	25		25		40		ns	
Write Recovery Time	tWR	0		10		15		ns	
Data Valid to End of Write	^t DW	25		25		30		ns	
Data Hold Time	^t DH	10		10		10		ns	
Write Enabled to Output with Z	twż	0	25	0	25	0	35	ns	3
Output Active From End of Write	WO [†]	0		0		0		ns	(4)

AC CHARACTERISTICS WRITE CYCLE

- Notes: ① All Read Cycle timings are referenced from the last valid address to the first transitioning address.
 - 2) At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min. both for a given device and from device to device.
 - 3 Transition is measured ±200 mV from steady state voltage with specified loading.
 - 4 Transition is measured at VOL +200 mV and VOH -200 mV with specified loading,
 - WE is high for Read Cycles.
 - 6 Device is continuously selected, $\overline{CS} = V_{1L}$.
 - Addresses valid prior to or coincident with CS transition low.

TIMING WAVEFORMS WRITE CYCLE

ADDRESS

cs ①

ŴΕ


DATA IN

DATA OUT


WRITE CYCLE NO. 1 (WE CONTROLLED) (6) tAW tAS HD#

DATA IN VALID twz-

HIGH IMPEDANCE



DATA UNDEFINED




- Notes: ① If CS goes high simultaneously with WE high, the output remains in a high impedance
 - state.
 ② All Write Cycle timings are referenced from the last valid address to the first transitioning address.

 3 Transition is measured at V_{OL} +200 mV and V_{OH} -200 mV with specified loading.

 6 Transition is measured ±200 mW from steady state voltage with specified loading.

 7 Transition is measured ±200 mW from steady state voltage with specified loading.

μPD2147



PACKAGE OUTLINE μPD2147D

Cerdip

ITEM	MILLIMETERS	INCHES
A	23.2 MAX	0.91 MAX
В	1.44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 MIN	0,1 MIN
Н	0.5 MIN	0.02 MIN
ī	4.6 MAX	0.18 MAX
J.	5.1 MAX	0.2 MAX
К	7.62	0.3
L	6.7	0.26
М	0.25	0.01



4096 (1024x4) BIT STATIC RAM

DESCRIPTION

The µPD2149 is a 4096-bit static Random Access Memory organized as 1024 words by 4-bits. Using a scaled NMOS technology, it incorporates an innovative design approach which provides the ease-of-use features associated with non-clocked static memories.

The µPD2149 is encapsulated in an 18-pin ceramic package configured with the industry standard pinout. It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. The data is read out non-destructively and has the same polarity as the input data.

- FEATURES Completely Static Memory No Clock or Timing Strobe Required
 - Equal Access and Cycle Times, Faster Chip Select Access
 - Single +5V Supply
 - High Density 18-Pin Package
 - Directly TTL Compatible All Inputs and Outputs
 - Common Input and Output
 - Three-State Output
 - Access Time: 35-55 ns MAX (From Address)
 - 15-25 ns MAX (From Chip Select)
 - Power Dissipation: 180 mA MAX


	Н		-	10	-	Vcc
A6	Ч	1	100	ığ	י	V CC
A5	П	2		17		Α7
Α4		3		16	þ	A8
Аз		4		15	þ	A 9
A ₀	d	5	μPD 2149	14	þ	1/01
A1		6	2170	13	Þ	1/02
A2,		7		12	þ	1/03
cs:		8		11	Þ	1/04
GND		9		10	þ	WE '
		_			•	

PIN NAMES

A ₀ -A ₉	Address Inputs
WE	Write Enable
cs	Chip Select
1/01-1/04	Data Input/Output
Vcc	Power (+5V)
GND	Ground

TRUTH TABLE

СS	WE	MODE	1/0
Н	×	Not Selected	High Z
L	L	Write	DIN
L	Н	Read	DOUT



 Operating Temperature
 -10°C to +85°C
 ABSOLUTE MAXIMUM

 Storage Temperature
 -65°C to +150°C
 RATINGS*

 Voltage on Any Pin
 -1,5V to +7V ①
 DC Output Current
 20 mA

 Power Dissipation
 1,2W

Note: 1) with respect to ground

 $T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 0^{\circ} C$ to $+70^{\circ} C$; $V_{CC} = +5 V \pm 10\%$, unless otherwise noted.

PARAMETER	SYMBOL	MIN	MAX	UNIT	TEST CONDITIONS
Input Leakage Current	ILI		+10	μА	VIN = GND to VCC
Ouput Leakage Current	lLO		+50	μА	CS = VIH VOUT = GND to 4.5V
Power Supply Current	Icc		180	MA	VIN = VCC, I/O = open
Input Low Voltage	VIL		0.8	V	
Input High Voltage	ViH	2,1	Vcc	V	
Output Low Voltage	VOL		0.4	V	IOL = 8 MA
Output High Voltage	Voн	2.4		V	IOH = -4 MA
Output Short Circuit Current	los		±200	MA	VOUT = GND to VCC

Note: The operating temperature range is guaranteed with transverse air flow exceeding 400 feet per minute.

DC CHARACTERISTICS

CAPACITANCE $T_a = 25^{\circ}C; f = 1.0 \text{ MHz}$ 1

e cui		44.	LIMIT	s :		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN			5	ρF	VIN = 0V
Output Capacitance	COUT			7	рF	Vout = 0V

Note: 1 This parameter is sampled and not 100% tested.


ACTEST CONDITIONS

Input Pulse Levels	
Input Rise and Fall Times	5 ns
Input and Output Timing Reference Levels	. , 1.5V
Output Load	. See Figure 1

AC CHARACTERISTICS READ CYCLE (1)

 $T_a = 0^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = +5V \pm 10\%$, unless otherwise noted.

:		21	49-2	21	49-1	21	149		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Read Cycle Time	TRC	35		45		55		ns	
Access Time	TA		35		45		55	ns	
Chip Selection to Output Valid	тсо		15		20		25	ns	
Chip Selection to Output Active	тсх	5		5		5		ns	
Output 3-State From Deselection	ТОТО		10		15		20	ns	2
Output Hold From Address Change	тон	5		5		5		ns	



- Notes: 1 WE is high for read cycle.
 - 2) Transition is measured ±500 MV from steady state with load of Figure 2. This parameter is sampled and not 100% tested.

μPD2149

		μPD2	149-2	μPD2	149-1	μPD	2149		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Write Cycle Time	twc	35		45		55 .	1.7	ns	of the second
Chip Selection to End of Write	t _{CW}	30		40		50		ns	
Address Valid to End of Write	^t AW	30		40		50		ns	
Address Setup Time	^t AS	0		0		0		ns	
Write Pulse Width	tWP	30		35		40		ns	
Write Recovery Time	tWR	5		5		5		ns	
Data Valid to End of Write	^t DW	20		20		20		ns	
Data Hold Time	tDH	5		5		5		ns	
Write Enabled to Output in High Z	twz	0	10 ,	, 0	15	0.	20	ns	1
Output Active from End of Write	tow	0		0		0		ns	2

AC CHARACTERISTICS WRITE CYCLE





Figure 3

Notes: ① WE or CS must be high during all address transitions.


2 Transition is measured +500 MV from steady state with load of Figure 3, This parameter is sampled and not 100% tested.




TIMING WAVEFORMS




TIMING WAVEFORMS



WRITE CYCLE NO. 2 (CS CONTROLLED)



Note: 1 Transition is measured ±500 mV from steady state with Load B. This parameter is sampled and not 100% tested.



PACKAGE OUTLINE μPD2149D

Cerdip

ITEM	MILLIMETERS	INCHES
A	23.2 MAX	0.91 MAX
В	1.44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.9
F	1,2	0.06
G	2.5 MIN.	0.1 MIN.
Н	0.5 MIN	0.02 MIN
ī	. 4,6 MAX	0.18 MAX
J	5.1 MAX	0.2 MAX
K	7.62	0.3
L	6.7	0.26
M	0.25	0.01

Electronics U.S.A. Inc. Microcomputer Division

16.384 x 1-BIT STATIC RAM

Description

The μ PD2167 is a 16,384-word by 1-bit static MOS RAM. Using a scaled-NMOS technology, its design provides the easy-to-use features associated with non-clocked static memories.

The μ PD2167 has a three-state output and offers a standby mode that features an 83% savings in power consumption. The μ PD2167 requires a single +5 volt supply and is fully TTL-compatible. It features equal access and cycle times and, because of its fully static operation, it requires no external clocks or timing strobes. It is packaged in a standard 20-pin, 300 mil DIP.

Features

- ☐ 16384 x 1 organization ☐ Fully static memory — no clock or timing strobe required
- Equal access and cycle times
- ☐ Single + 5v supply ☐ Automatic power-down
- ☐ Standard 20-pin DIP, 300 mil
- ☐ All inputs and output directly TTL-compatible
- Separate data input and output
- ☐ Three-state output
- ☐ Power dissipation: 180 mA max (active)

30 mA max (standby) Access time

μPD2167-2 μPD2167-3

R/W Cycle time 70ns 70ns 55ns 55ns

Pin Configuration




Pin Names

A ₀ -A ₁₃	Address Inputs
A ₀ -A ₁₃	Write Enable
cs	Chip Select
D _{IN}	Data Input
D _{OUT}	Data Output
V _{cc}	Power (+ 5v)
V _{ss}	Ground

Truth Table

cs	WE	Mode	Output	Power		
н	x	not selected	High Z	Standby		
	L	write	High Z	Active		
L	Н	read	D _{out}	Active		



Absolute Maximum Ratings*

-10°C to +85°C
-65°C to +150°C
-3.5v to +7v
20mA
1.2w

* Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance $T_a = 25$ °C, f = 1.0 MHz

Parameter	Symbol	Max.	Unit	Conditions
Input Capacitance	Cin	5	pF	V _{IN} = OV
Output Capacitance	Соит	6	рF	V _{out} = OV

This parameter is sampled and not 100% tested.

DC Characteristics

 $T_a = 0$ °C to +70°C, $V_{cc} = +5v \pm 10$ %

Parameter	Sym	Min	Тур	Max	Unit	Test Conditions
Input load current all input pins	I LI			10	μ A	V _{CC} = max, V _{IN} = GND to V _{CC}
Output leakage current	I _{LO}		0.1	50	μ Α	$\overline{CS} = V_{iH},$ $V_{CC} = max,$ $V_{OUT} = GND to V_{CC}$
Operating current	Icc		-	170	mA	$T_A = 25^{\circ}C$ $V_{CC} = max$, $CS = V_{IL}$,
				180	mΑ	T _A =0°C output oper
Standby current	I _{SB}			30	mA	$V_{CC} = min \text{ to max},$ $\overline{CS} = V_{IH}$
Peak Power-On current	I _{PO} (1)		35	70	mA	V_{cc} = GND to V_{cc} min. \overline{CS} = Lower of V_{cc} or V_{iH} min.
Input low voltage	V _{IL}	-3.0		0.8	٧	
Input high voltage	V _{IH}	2.0		6.0	٧	
Output low voltage	V _{OL}			0.4	٧	I _{OL} =8 mA
Output high voltage	V _{OH}	2.4			٧	I _{OH} = -4 mA
Output short circuit curren	l _{osi}		- 150		mA	V _{OUT} =GND
Output short circuit curren	l _{OS2}		150		mA	V _{OUT} =V _{CC}




Figure 1 - Output Load




Figure 2 – Output Load for t_{HZ} , t_{LZ} , t_{WZ} , t_{OW}

AC Characteristics

 $T_a = 0$ °C to +70°C, $V_{cc} = +5V \pm 10$ %


Parameter S	ymb	o <u>l</u> μ min	PD21	67-3 max		D216 typ	7-2 max	Unit	Notes
				id Cyc					
Read cycle time	t _{RC}	55			70			ns	
Address access time	t _{AA}			55			70	ns	1
Chip select access time	t _{ACS}			55			70	ns	2
Output hold from address change	t _{oн}	5			5			ns	
Chip select to output in low Z	t _{LZ}	10			10			ns	1.
Chip deselect to output in high Z	t _{HZ}	0		40	0		40	ns	
Chip select to power up time	t _{PU}	0			0			ns	
Chip deselect to power down time	t _{PD}		30			30		ns	
			Wri	te Cy	ele	1			
Write cycle time	t _{wc}	55			70			ns	
Chip select to end of write	t _{cw}	45			55			ns	
Address valid to end of write	o t _{aw}	45			55			ns	
Address setup time	t _{AS}	0			0			ns	
Write pulse	t _{WP}	35			40			ns	
Write recovery time	t _{wa}	10			15		:	ns	
Data valid to end of write	t _{DW}	25			30			ns	
Data hold time	t _{on}	10			10			ns	
Write enabled to output in high 2		0		30	0		35	ns	
Output active from end of write	t _{ow}	0			0			ns	

- Nctes:


 (1) CS valid prior to or coincident with address transition
 (2) Address valid prior to or coincident with CS transition low

Timing Waveforms

Read Cycle 1 5 6




Read Cycle 2 (5) (7)



Notes:

- ① All Read Cycle timings are referenced from the last valid address to the first address in transition.
- At any given temperature and voltage condition, t₁₂ max is less than t₁₂ min both for a given device and from device to device.
 Transition is measured + 200mV from steady state voltage with specified loading in Figure 2.
- 4 Transition is measured at V_{oL} + 200mV and V_{oH} 200mV with specified loading in Figure 2.
- WE is high for Read Cycles.
 Device is continuously selected, CS = V_{iL}.
- Addresses valid prior to or coincident with CS transition low.


Write Cycle



Notes:

- If CS goes high simultaneously with WE high, the output remains in a high impedance state.
 All Write Cycle timings are referenced from the last valid address to the first transitioning address.
 Transition is measured at V_{oL} +200 mV and V_{oH} -200 mV with specified loading in Figure 2.
 Transition is measured ±200 mV from steady state voltage with specified loading in Figure 2.

Package Outline μ PD2167D (ceramic)



	Ceramic			
item	Millimeters	Inches		
A	25.14 max	0.96 max		
В	1.14	0.04		
c	2.54	0.1		
D	0.5	0.02		
E	22.86	0.9		
F	1.3	0.05		
G	3.2 min	0.13 min		
Н	0.5 min	0.20 min		
	3.01 max	0.12 max		
J	4.15 max	0.16 max		
K	7.6	0.3		
L.	7.3	0.29		
M	0.27	0.01		

NEC Electronics U.S.A. Inc. Microcomputer Division

μPD4016-1 μPD4016-2 μPD4016-3 2048 × 8-BIT STATIC RAM

Description

The μ PD4016 is a 16384-bit static Random Access Memory device organized as 2048 words by 8 bits. Using a scaled NMOS technology, its design provides the ease-of-use features associated with non-clocked static memories. The μ PD4016 has a three-state output and offers a stand-by mode with an attendant 75% savings in power consumption. It features equal access and cycle times and provides an output enable function that eliminates the need for external bus buffers. The μ PD4016 is packaged in a standard 24-pin dual-in-line package and is plug-compatible with 16K EPROMS.

Features

- □ Scaled NMOS technology
- ☐ Completely static memory: no clock, no refresh
- □ Equal access and cycle times
- ☐ Single +5V supply
- ☐ Automatic power-down
- ☐ All inputs and outputs directly TTL-compatible
- ☐ Common I/O capability
- ☐ OE eliminates need for external bus buffers
- □ Three-state outputs
- ☐ Plug-compatible with 16K 5V EPROMS
- ☐ Low power dissipation in standby mode
- ☐ Available in a standard 24-pin dual-in-line package


	Access Time	R/W Cycle	
μPD4016-1	250 ns	250 ns	
μPD4016-2	200 ns	200 ns	
μPD4016-3	150 ns	150 ns	

Pin Configuration

n Names	
A0 - A10	Address Inputs
WE	Write Enable
ĊŠ	Chip Select
ŌĒ	Output Enable
1/01 - 1/08	Data Input/Output
Vcc	Power (+5V)
Vss	Ground

Truth 7	Table				
ĊS	ŌĒ	WE	MODE	I/O	POWER
Н	х	х	Not Selected	. High-Z	Standby
L	L	Н	Read	Dout	Active
L	н	L	Write	Din	Active
1			Write	Din	Active

Block Diagram



Absolute Maximum Ratings*

 $T_a = 25^{\circ}C$

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

Ta = 25°C, f= 1 MHz

			LIMITS	3			
Parameter	Symbol	Min.	Тур.	Max	Unit	Test Conditions	
Input Capacitance	CIN			5	ρF	V _{IN} = OV	
/O Capacitance	C _{I/O}			7	pF	V _{I/O} = OV	

DC Characteristics

Ta = 0°C to 70°C, VCC = 5V ± 10%

	1		LIMITS			LIMITS			
Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions			
Input Leakage Current	1 _{L1}			10	μА	VCC = Max VIN = GND to VCC			
Output Leakage Current	lLO			10	μА	VCC = Max, CS = VIH VOUT = GND to VCC			
Operating Current	lcc			60	mA	VCC = Max, CS = VIL Outputs Open			
Standby Current	ISB			15	mA	VCC = Min to Max CS = VIH			
Input Low Voltage	VIL	-1.5		0.8	V				
Input High Voltage	VIH	2.0		6.0	٧				
Output Low Voltage	V _{OL}			0.4	V	IOL = 4mA			
Output High Voltage	VOH	2.4			V	IOH = 1mA			
Output Short Circuit Current	los	TBD		TBD	mA	VOUT = GND to VCC			

AC Test Conditions

Input Pulse Levels	0.8V to 2.2V
Input Rise and Fall Times	10nsec
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V




Figure 1 - Output Load




Figure 2 - Transition Load

AC Characteristics

Read Cycle
Ta = 0°C to 70°C, Vcc 5V ± 10%

					1				
		μPD4016-3		μPD4016-2		μPD4016-1		1	ĺ
Parameter	Symbol	Min.	Max	Min.	Max.	Min.	Max.	Unit	Notes
Read Cycle Time	tRC	150		200		250		nsec	1
Address Access Time	†AA		150		200		250	nsec	
Chip Select Access Time	tACS		150		200		250	nsec	2
Output Hold from Address Change	tон	10		10		10		nsec	
Chip Selection to Output in Low Z	tLZ	10		10		10		nsec	3,4
Chip Deselection to Output in High Z	tHZ		50		60		80	nsec	3,4
Output Enable to Output Valid	^t OE		70		90		110	nsec	
Output Enable to Output in Low Z	toLZ	10		10		10		nsec	3,4
Output Disable to Output in High Z	toriz		50		60		80	nsec	3,4
Chip Selection to Power up Time	tpU	0		0		0		nsec	4
Chip Deselection to Power down Time	tPD		70		90		110	nsec	4

Write Cycle

Ta = 0°C to 70°C, VCC 5V ± 10%

Parameter		LIMITS							
	Symbol	μPD4016-3		μPD4016-2		μPD4016-1		1	
		Min	Max.	Min	Max.	Min	Max.	Unit	Notes
Write Cycle Time	twc	150		200		250		nsec	-
Chip Selection to End of Write	tcw	120		160		200	-	nsec	
Address Valid to End of Write	taw	90		120		150		nsec	
Address Setup Time	IAS	0		0		0		nsec	
Write Pulse Width	twp	80		100		130		nsec	5
Write Recovery Time	twn	10		10		10		nsec	
Data Valid to End of Write	tow	50		60		80		nsec	
Data Hold Time	tDH	0		0		0		nsec	
Write Enabled to Output in High-Z	twz		50		60		80	nsec	6,7
Output Active from End of Write	tow	10		10		10		nsec	6,7

Notes:


- 1. All Read Cycle timings are referenced from the last valid address to the first transitioning address.
- Address valid prior to or coincident with CS transition low.
 Transition is measured ± 200mV from steady state voltage with specified load of Figure 1.

 This parameter is sampled and not 100% tested.


 If CS and OE are both low before write enabled, tWP = tWZ + DW

- 6. Transition is measured $\pm 200 \text{mV}$ from steady state voltage with specified loading in Figure 2.
- 7. This parameter is sampled and not 100% tested.

Write Cycle No. 1 (WE Controlled)




Write Cycle No. 2 (CS Controlled)




μ**PD4016**


2 3 4 Read Cycle No. 1



Read Cycle No. 2 1 2 4




Read Cycle No. 3 23




Notes: ① Address valid prior to or coincident with \overline{CS} transition low.
② WE is high for Read Cycles.
③ Device is continuously selected, $\overline{CS} = VIL$.
④ $\overline{OE} = VIL$

Package Outlines μPD4016C



μ**PD4016D**



Plastic

Item	Millimeters	Inches
Α	33 Max	1.3 Max
В	2.53	0.1
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	27.94	1.1
F	1.5	0.059
G	2.54 Min	0.1 Min
Н	0.5 Min	0.02 Min
1	5.22 Max	0.205 Max
J	5.72 Max	0.225 Max
K	15.24	0.6
L	13.2	0.52
	+0.10	+0.004
М	0.25	0.01
	- 0.05	-0.0019

Cerdip

Certaip				
ltem	Millimeters	Inches		
Α	33.5 Max	1.32 Max		
В	2.78	0.11		
C	2.54	0.1		
D	0.46	0.018		
E	27.94	1.1		
F	1.5	0.059		
G	2.54 Min	0.1 Min		
Н	0.5 Min	0.019 Min		
1	4.58 Max	0.181 Max		
J	5.08 Max	0.2 Max		
к	15.24	0.6		
L 13.5		0.53		
м	+0.10 0.25	+ 0.004 0.01		
	- 0.05	-0.002		

NOTES



1024 BIT (256x4) STATIC CMOS RAM

DESCRIPTION

The µPD5101L and µPD5101L-1 are very low power 1024 bit (256 words by 4 bits) static CMOS Random Access Memories. They meet the low power requirements of battery operated systems and can be used to ensure non-volatility of data in systems using battery backup power.

All inputs and outputs of the μ PD5101L and μ PD5101L-1 are TTL compatible. Two chip enables (\overline{CE}_1, CE_2) are provided, with the devices being selected when \overline{CE}_1 is low and CE2 is high. The devices can be placed in standby mode, drawing 10 μ A maximum, by driving \overline{CE}_1 high and inhibiting all address and control line transitions. The standby mode can also be selected unconditionally by driving CE2 low.


The μ PD5101L and μ PD5101L-1 have separate input and output lines. They can be used in common I/O bus systems through the use of the OD (Output Disable) pin and OR-tying the input/output pins. Output data is the same polarity as input data and is nondestructively read out. Read mode is selected by placing a high on the R/W pin. Either device is guaranteed to retain data with the power supply voltage as low as 2.0 volts. Normal operation requires a single +5 volt supply.

The µPD5101L and µPD5101L-1 are fabricated using NEC's silicon gate complementary MOS (CMOS) process.

FEATURES

- Directly TTL Compatible All Inputs and Outputs
- Three-State Output
- Access Time 650 ns (μPD5101L); 450 ns (μPD5101L-1)
- Single +5V Power Supply
- CE2 Controls Unconditional Standby Mode
- For operation at +3V Power Supply, Contact the NEC Sales Office.


PIN CONFIGURATION



PIN NAMES

DI1 - DI4	Data Input
A0 - A7	Address Inputs
R/W	Read/Write Input
CE ₁ , CE ₂	Chip Enables
OD	Output Disable
DO1 - DO4	Data Output
Vcc	Power (+5V)

μPD5101L



BLOCK DIAGRAM

RATINGS*

 $T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 0^{\circ}$ C to 70° C; $V_{CC} = +5V \pm 5\%$, unless otherwise specified.

		LIMITS				
PARAMETER	SYMBOL	MIN	түр 🛈	MAX	UNIT	TEST CONDITIONS
Input High Leakage	ILIH@			1	μА	VIN = VCC
Input Low Leakage	1112			-1	μΑ	V _{IN} = 0V
Output High Leakage	¹LOH②			1	μА	CE ₁ = 2.2V, V _{OUT} = V _{CC}
Output Low Leakage	ILOL ②			-1	μΑ	CE ₁ = 2.2V, V _{OUT} = 0.0V
Operating Current	ICC1			22	mA	V _{IN} = V _{CC} Except CE ₁ ≤0.65V, Outputs Open
Operating Current	ICC2			27	mA	V _{IN} = 2.2V Except CE ₁ ≤0.65V, Outputs Open
Standby Current	Iccl ②			10	μΑ	V _{IN} = 0 to 5.25V CE ₂ ≤ 0.2V
Input Low Voltage	٧ıL	-0.3		0.65	>	
Input High Voltage	ViH	2.2		Vcc	V	
Output Low Voltage	VOL			0.4	٧	IOL = 2.0 mA
Output High Voltage	V _{OH1}	2.4			٧	IOH = -1.0 mA
Output High Voltage	VOH2	3.5			٧	I _{OH} = -100 μA

Notes: 1 Typical values at T_a = 25°C and nominal supply voltage,

(2) Current through all inputs and outputs included in ICCL.

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance (All Input Pins)	CIN		4	8	pF	V _{IN} 0V
Output Capacitance	COUT		8	12	pF	V _{OUT} - 0V

DC CHARACTERISTICS

ABSOLUTE MAXIMUM

CAPACITANCE

 $T_a = 0^{\circ}$ C to 70° C; $V_{CC} = 5V \pm 5\%$, unless otherwise specified

		L		LI	NITS					
PARAMETER	SYMBOL		5101L			5101L-	1	UNIT	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX			
Read Cycle	tRC	650			450			ns	Input pulse amplitude 0,65 to 2,2 Volts	
Access Time	t _A			650			450	ns	Input rise and fall	
Chip Enable (CE ₁) to Output	tCO1			600			400	ns	Input rise and fall times: 20 ns Timing measurement reference level: 1,5 Voit Output load: 17TL Gate and CL = 100 pF	
Chip Enable (CE ₂) to Output	tCO2			700			500	ns		
Output Disable to Output	dO [†]			350			250	ns		
Data Output to High Z State	[†] DF	0		150	0		130	ns		
Previous Read Data Valid with Respect to Address Change	tOH1	0			0			ns		
Previous Read Data Valid with Respect to Chip Enable	^t OH2	0			0			ns		

WRITE CYCLE


T_a = 0°C to 70°C; V_{CC} = 5V±5%, unless otherwise specified

	SYMBOL			LIM	IITS				TEST CONDITIONS	
PARAMETER			5101L			5101L-	1	UNIT		
		MIN	TYP	MAX	MIN	TYP	MAX	1		
Write Cycle	tWC	650			450			ns	Input pulse amplitude:	
Write Delay	t _{AW}	150			130			ns	0.65 to 2.2 Volts	
Chip Enable (CE ₁) to Write	tCW1	550			350			ns	Input rise and fall times: 20 ns	
Chip Enable (CE ₂) to Write	tCW2	550			350			ns	Timing measurement reference level:	
Data Setup	tDW .	400			250			ns	1,5 Voit	
Data Hold	tDH .	100			50			ns	Output load: ITTL	
Write Pulse	tWP	400			250			ns	Gate and C ₁ =	
Write Recovery	tWR	. 50			50			ns	100 pF	
Output Disable Setup	tD\$	150			130					


LOW VCC DATA RETENTION Ta = 0°C to 70°C **CHARACTERISTICS**

			LIMITS	3			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS	
V _{CC} for Data Retention	VCCDR	+2.0			٧	CE ₂ ≤ +0.2V	
Data Retention Current	ICCDR			+10	μА	V _{CCDR} = +2.0V CE ₂ ≤ +0.2V	
Chip Deselect Setup Time	tCDR	0			ns		
Chip Deselect Hold Time	^t R	¹RCÛ			ns		

Note: 1 tRC = Read Cycle Time




TIMING WAVEFORMS




Notes: 1 Typical values are for T_a = 25°C and nominal supply voltage.
2 OD may be tied low for separate 1/O operation.
3 During the write cycle, OD is "high" for common 1/O and

During the write cycle, OD is "high" for common I/O and "don't care" for separate I/O operation.




LOW V_{CC} DATA RETENTION









ITEM	MILLIMETERS	INCHES
Α	28.0 Max.	1.10 Max.
В	1.4 Max.	0.025 Max.
С	2.54	0.10
D	0.50 0.10	0.02 0.004
E	25.4	1.0
F	1.40	0.055
G	2.54 Min.	0.10 Min.
H	0,5 Min.	0.02 Min.
1	4,7 Max.	0.18 Max.
J	5.2 Max.	0.20 Max.
К	10.16	0.40
L	8.5	0.33
м	0.25 ^{+0.10} 0.05	0.01 +0.004

5101LDS-REV1-12-81-CAT

NOTES



μPD444 μPD444-1 μPD444-2 μPD444-3

1024 x 4-BIT STATIC CMOS RAM

DESCRIPTION

The μ PD444 is a high-speed, low power silicon gate CMOS 4096 bit static RAM organized 1024 words by 4 bits. It uses DC stable (static) circuitry throughout and therefore requires no clock or refreshing to operate. Data access is particularly simple since address setup times are not required. The data is read out non-destructively and has the same polarity as the input data. Common input/output pins are provided.

 $\overline{\text{CS}}$ controls the power down feature. In less than a cycle time after $\overline{\text{CS}}$ goes high — deselecting the $\mu\text{PD}444$ — the part automatically reduces its power requirements and remains in this low power standby mode as long as $\overline{\text{CS}}$ is high. There is no minimum $\overline{\text{CS}}$ high time for device operation, although it will determine the length of time in the power down mode. When $\overline{\text{CS}}$ goes low, selecting the $\mu\text{PD}444$, the $\mu\text{PD}444$ automatically powers up.

The μ PD444 is placed in an 18-pin plastic package for the highest possible density. It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. The μ PD444 is pin-compatible with the μ PD2114L NMOS Static RAM.

Data retention is guaranteed to 2 volts on all parts. These devices are ideally suited for low power applications where battery operation or battery backup for non-volatility is required.

FEATURES

- Low Power Standby 1 μA Typ.
- Low Power Operation
- Data Retention 2.0V Min.
- . Capability of Battery Backup Operation
- Fast Access Time 200-450 ns
- Identical Cycle and Access Times
- Single +5V Supply
- No Clock or Timing Strobe Required
- Completely Static Memory
- Automatic Power-Down
- Directly TTL compatible: All Inputs and Outputs
- Common Data Input and Output using Three-State Outputs
- Available in a Standard 18-Pin Plastic Package
- For Operation at +3V Power Supply, Contact the NEC Sales Office.


PIN CONFIGURATION

А6 Д	$\overline{}$	18	□vcc
A5 🗖	2	17	1 A7
A4 □	3	16	1 A8
A3 🗖	4 μPI		A 9
^o	44 4	14	1/01
A1 [6	13	1/02
A2 🗖	7	12	1/03
cs 🗖	8	11	1/04
SND 🗖	9	10	□w€
_			

PIN NAMES

A ₀ -A ₉	Address Inputs
WE	Write Enable
<u>CS</u>	Chip Select
1/01-1/04	Data Input/Output
Vcc	Power (+5V)
GND	Ground

BLOCK DIAGRAM



Ta = 25°C

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ABSOLUTE MAXIMUM RATINGS*

DC CHARACTERISTICS

 $T_a = -40^{\circ}$ C to $\pm 85^{\circ}$ C: $V_{CC} = \pm 5V \pm 10\%$ unless otherwise noted.

							LIN	IITS							İ
		444-3			444-2			444-1			444				
PARAMETER SYM	SYMBOL	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Leakage Current	¹ LI	-1.0		1.0	-1.0		1.0	-1.0		1.0	-1.0		1.0	μА	VIN = GND to VCC
I/O Leakage Current	¹ LO	-1.0		1.0	-1.0		1.0	-1.0		1.0	-1.0		1.0	μА	CS = VIH. VI/O = GND to VCC
Operating Supply Current	CCA1		19	35		15	35		12	35		9	35	mA	CS = VIL, VIN = VCC, Outputs Open
Operating Supply Current	ICCA2		23	۰0		19	40		15	40		12	40	mA	CS = V _{IL} , V _{IN} = 2.4V, Outputs Open
Average Operating Supply Current	ICCA3		10	20		9	20		8	20		7	20	mA	V _{IN} = GND or V _{CC} , Outputs Open f = 1 MH Duty 50%
Standby Supply Current	1ccs		1	5		1	5		1	5		1	50	μА	CS = VCC. VIN = GND to VCC
Input Low Voltage	VIL	-0.3		0.8	-0.3		0.8	-0.3		0.8	-0.3		0.8	٧	
Input High Voltage	VIH	2.4		VCC + 0.3	2.4		VCC + 0.3	2.4		V _{CC} + 0.3	2.4	·	V _{CC} + 0.3	٧	
Output Low Voltage	VOL			0.4			0.4			0.4			0.4	٧	IOL = 2.0 mA
Output High Voltage	Vон	2.4			2.4			2.4			2.4			٧	I _{OH} = -1.0 mA

Ta = 25°C, f = 1 MHz

			LIMIT	s		TEST CONDITIONS	
PARAMETER	SYMBOL	WIN	TYP	MAX	UNIT		
Input/Output Capacitance	C _{I/O}			10	pF	V _{I/O} = 0V	
Input Capacitance	CIN			5	ρF	V _{IN} = 0V	

Note: This parameter is periodically sampled and not 100% tested.

CAPACITANCE

AC CHARACTERISTICS

Ta = -40°C to +85°C; V_{CC} = +5V ± 10% unless otherwise noted.

*					LIM	ITS					'	
		44	14.3	44	4.2	44	41	444				
PARAMETER	SYMBOL	MIN	MAX	WIN	MAX	MIN	MAX	MIN	MAX	UNIT	TEST CONDITIONS	
			RE	AD C	YCLE							
Read Cycle	^t RC	200		250		300		450		ns	Input Pulse Levels:	
Address Access Time	tAA		200		250		300		450	ns	+0.8 to +2.4 Volts	
Chip Select Access Time ①	1ACS1		200		250		300	7	450	ns	Input Rise and Fall Times: 10 ns	
Chip Select Access Time ②	tACS2		250		300		350		500	ns	Input and Output Timing	
Output Hold from Address Change	tон	50		50		50		50		nş	Levels: 1.5 Volt	
Chip Selection to Output in Low Z	†LZ	20		20		20		20		ns	Output Load: 1 TTL	
Chip Deselection to Output in High Z	tHZ		60		70		80		100	ns	Gate and C _L = 100 pF	
			w	RITE	CYCLE			•	•			
Write Cycle Time	twc	200		250		300		450		ns	Input Puise Levels:	
Chip Selection to End of Write	tCW	180		230		250		350		ns	+0.8 to +2.4 Volts	
Address Valid to End of Write	^t AW	180		230		250		350		ns	Input Rise and Fall Times: 10 ns	
Address Setup Time	tAS	0		0		0		0		ns	Input and Output Timing	
Write Pulse Width	twp	180		210		230		300		ns	Levels: 1.5 Volt	
Write Recovery Time	twa	0		0		0		0		ns	Output Load: 1 TTL	
Data Valid to End of Write	tDW.	120		140		150		200		ns	Gate and C _L = 100 pF	
Data Hold Time	^t DH	0		0		0		0		ns		
Write Enabled to Output in High Z	twz		60		70		80		100	nş		
Output Active from End of Write	tow	0		0	i	0		0	!	ns		

Notes: ① Chip deselected for greater than 100 ns prior to selection.

LOW VCC DATA RETENTION CHARACTERISTICS

 $T_2 = -40^{\circ} \text{C to } +85^{\circ} \text{C}$

			LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS	
Data Retention Supply Voltage	VCCDR	2.0			٧	CS = V _{CC} , V _{IN} = V _{CC} to GND	
Data Retention Supply Current	ICCDR		0,01	2	μΑ	V _{CC} = 3V, CS = V _{CC} V _{IN} = V _{CC} to GND	
Chip Deselect to Data Retention Time	tCDR	0			ns		
Operation Recovery Time	^t R	tRC①			ns		


Notes: 1) tRC = Read Cycle Time

② 444-1, -2, -3: Value is 2 μA

444 Value is 10 μA


TIMING WAVEFORMS

READ CYCLE ① ②



② Chip deselected for a finite time that is less than 100 ns prior to selection. (If the deselect time is 0 ns, the chip is by definition selected and access occurs according to Read Cycle No. 1.)


WRITE CYCLE 4 5 6





Notes: 1 WE is high for Read Cycles.

- Device is continuously selected, $\overline{CS} = V_{1L}$ Address valid prior to or coincident with \overline{CS} transition low.
- 4 If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition, the output buffers remain in a high impedance state.
- (5) $\overline{\text{WE}}$ must be high during all address transitions.
- 6 twp is measured from the latter of CS or WE going low to the earlier of CS or WE going high.

LOW VCC DATA RETENTION







PACKAGE OUTLINE μPD444C

Plastic-

ITEM	MILLIMETERS	INCHES		
Α	23.2 MAX.	0.91 MAX		
8	1.44	0.055		
С	2.54	0.1		
D	0.45	0.02		
E	20.32	0.8		
F	1.2	0.05		
G	2.5 MIN.	0.1 MIN.		
Н	0.5 MIN.	0.02 MIN.		
1	4.6 MAX.	0.18 MAX		
J	5.1 MAX.	0.2 MAX.		
К	7.62	0.3		
L	6.7	0.26		
м	0.25	0.01		



μPD446 μPD446-1 μPD446-2 μPD446-3

2048 × 8-BIT STATIC CMOS RAM

DESCRIPTION

The μ PD446 is a high speed, low power, 2048 word by 8 bit static CMOS RAM fabricated using an advanced silicon gate CMOS technology. A unique circuitry technique makes the μ PD446 a very low operating power device which requires no clock or refreshing to operate. Minimum standby power current is drawn by this device when CS equals V_{CC} independently of the other input levels.

Data retention is guaranteed at a power supply voltage as low as 2V.

The $\mu PD446$ is packaged in a standard 24-pin dual-in-line package and is plug-in compatible with 16K EPROMs.

FEATURES

- Single +5V Supply
- Fully Static Operation No Clock or Refreshing required
- TTL Compatible All Inputs and Outputs
- Common I/O Using Three-State Output
- OE Eliminates Need for External Bus Buffers
- Max Access/Min Cycle Times Down to 150 ns
- Low power Dissipation, 18 mA Max Active/10 μA Max Standby/ 10 μA Max Data Retention
- Data Retention Voltage 2V Min
- Standard 24-Pin Plastic and Ceramic Packages
- Plug-in Compatible with 16K EPROMs
- Operating Temperature Range -40°C to +85°C

PIN CONFIGURATION

A7□	1		24	□vcc
A 6□	2		23	□ A8
45 □	3		22	A9
A4[4		21	□ WE
A3[5		20	□ <u>o</u> E.
A2[6	μ PD	19	A10
A1 [7	446	18	D CE
Ao⊏	8		17	1/08
I/01	9		16	1/07
1/02	10		15	1/06
1/03	11		14	1/05
GND□	12		13	1/04


PIN NAMES

A ₀ -A ₁₀	Address Inputs
WE	Write Enable
ŌĒ	Output Enable
CS	Chip Select
1/01-1/08	Data Input/Output
Vcc	Power (+5V)
GND	Ground

TRUTH TABLE

ĊŚ	ŌĒ	WE	MODE	1/0	ICC
Н	х	х	NOT SELECTED	HZ	STANDBY
L	Н	н	NOT SELECTED	HZ	ACTIVE
L	L	Н	READ	DOUT	ACTIVE
L	Х	L	WRITE	DIN	ACTIVE

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

 $T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = -40^{\circ} \text{C to } +85^{\circ} \text{C}, V_{CC} = 5.0 \text{V } \pm 10\%$

DC CHARACTERISTICS

			LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input High Voltage	v _{IH}	2.2		V _{CC} +0.3	٧	
Input Low Voltage	۷۱۲	-0.3		8.0	٧	
Input Leakage Current	L	-1.0		1.0	μΑ	V _{IN} = 0 ~V _{CC}
I/O Leakage Current	I _{LO}	-1.0		1.0	μА	V _{CS} = V _{IH} VI/O = 0 ~ V _{CC}
	ICCA ₁		1	1)	mA	V _{CS} = V _{IL} I _{I/O} = 0 MIN TCYCLE
Operating Supply Current	ICCA ₂		5	10	mA	V _{CS} = V _{IL} I _{I/O} = 0 DC CURRENT
	ICCA3		30	100	μΑ	V _{CS} = 0.2V I _{1/O} = 0 V _{IN} = V _{CC} -0.2 OR 0.2V
Standby Current	^I CC _S			10	٠μΑ	V _{CS} = V _{CC} -0.2 V _{IN} = 0 - V _{CC}
Output High Voltage	Voн	2.4			V	I _{OH} = -1.0 mA
Output Low Voltage	VoL			0.4	V	I _{OL} = 2.0 mA

NOTE: ① μPD446: 12 mA TYP, 18 mA MAX μPD446-1: 18 mA TYP, 26 mA MAX μPD446-2: 20 mA TYP, 30 mA MAX

μPD446-3: 25 mA TYP, 38 mA MAX

CAPACITANCE T_a = 25°C, f = 1.0 MHz

:		LIN	LIMITS		
PARAMETER	SYMBOL	MIN	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN		6	pF	Λ ^I = 0Λ
Input/Output Capacitance	C _{I/O}		8	pF	V _{I/O} = 0V

AC CHARACTERISTICS

READ CYCLE

 V_{CC} = 5.0V ± 10%, T_{a} = -40°C to +85°C

		LIMITS								
4.		μPD446-3		μPD446-2		μPD446-1		μPD446		1
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Read Cycle Time	tRC	150		200		250		450		ns
Address Access Time	tAA		150		200		250		450	ns
Chip Select Access Time	^t ACS		150		200		250		450	ns
Output Enable to Output Valid	†OE		75		100		120		150	ns
Output Hold from Address Change	toH	15		15		15		15	T	ns
Chip Enable to Output in LZ	tCLZ	10		10		10		10		ns
Output Enable to Output in LZ	tOLZ	5		5		5		5		ns
Chip Disable to Output in HZ	tCHZ		50		60		80		100	ns
Output Disable to Output in HZ	tonz		50		60		80		100	ns

WRITE CYCLE


 $V_{CC} = 5.0V \pm 10\%$, $T_{a} = -40^{\circ} C \text{ to } +85^{\circ} C$

1		LIMITS								i .
		μPD446-3		μPD446-2		μPD446-1		μPD 446		1
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Write Cycle Time	twc	150		200		250		450		ns
Chip Enable to End of Write	tcw	120		150		180		210		ns
Address Valid to End of Write	tAW	120		150		180		210		ns
Address Setup Time	tAS	0		0		0		0		ns
Write Pulsewidth	t _{WP}	90		120		150		180		ns
Write Recovery Time	twr	0		0		0		0		ns
Data Valid to End of Write	tow	50		60		80		100		ns
Data Hold Time	^t DH	0		0		0		0		ns
Write Enable to Output in HZ	twHZ		50		60		80		100	ns
Output Active from End of Write	. tow	10		10		10		10		ns


LOW VCC DATA T_a = --40° C to +85° C RETENTION

			LIMITS			
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	МАХ	UNIT
VCC for Data Retention	VCCDR	$V_{IN} = 0 \sim V_{CC},$ $V_{\overline{CS}} = V_{CC}$	2.0			٧
Data Retention Current	ICCDR	$V_{CC} = 3.0V,$ $V_{IN} = 0 \sim V_{CC}$ $V_{\overline{CS}} = V_{CC}$		0,01	10	μΑ
Chip Deselection to Data Retention Time	tCDR		0			ns
Operation Recovery Time	^t R		^t RC			ns

READ CYCLE (1)




READ CYCLE (2)



NOTES:

- (1) WE is high for read cycles.
- 2 Device is continuously selected, $\overline{CS} = V_{1L}$.
- 3 Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.


WRITE CYCLE (1)



NOTES: ① WE must be high during all address transition.

- 2 A write occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.
- $\ensuremath{\mbox{\fontfamily twn}}\ensuremath{\mbox{\fontfamily twn}}\ensuremath{\m$
- 4 If the \(\overline{\o


TIMING WAVEFORMS (CONT.)



Notes:


- 1 WE must be high during all address transition.
- A write occurs during the overlap of a low \(\overlap\) and a low \(\overlap\).
- 3 tWR is measured from the earlier of CS or WE going high to the end of write cycle.
- 4 If the \(\overline{\o
- **6** \overline{OE} is continuously low ($\overline{OE} V_{1L}$).


LOW VCC DATA RETENTION TIMING CHART



AC TEST CONDITIONS

Input Pulse Levels	0.8V to 2.2V
Input Rise and Fall Times	10 ns
Input and Output Timing Reference Levels	1.5V
Output Load	1 TTL + 100 pF






PACKAGE OUTLINE μPD446C PLASTIC

PLASTIC

ITEM	MILLIMETERS	INCHES
Α	33 MAX	1.3 MAX
В	2.53	0.1
С	2.54	0.1
D	0.5 • 0.1	0.02 + 0.004
E	27.94	1.1
F	1.5	0.059
G	2.54 MIN	0.1 MIN
н	0.5 MIN	0.02 MIN
I	5.22 MAX	0.205 MAX
J	5.72 MAX	0.225 MAX
К	15.24	0.6
L	13.2	0.52
м	0.25 +0.10 -0.05	0.01 +0.004 -0.0019



CERDIP

ITEM	MILLIMETERS	INCHES
Α .	33.5 MAX	1.32 MAX
В	2.78	0.11
С	2.54	0.1
D	0.46	0.018
E	27.94	1.1
F	1.5	0.059
G	2.54 MIN	0.1 MIN
н	0.5 MIN	0.019 MIN
I	4.58 MAX	0.181 MAX
J	5.08 MAX	0.2 MAX
К	15.24	0.6
L	13.5	0.53
М	0.25 ^{+0.10} -0.05	0.01 ^{+0.004} -0.002



μPD449 μPD449-1 μPD449-2 μPD449-3

2048 × 8-BIT STATIC CMOS RAM

DESCRIPTION

The μ PD449 is a high speed, low power, 2048 word by 8-bit static CMOS RAM fabricated using an advanced silicon gate CMOS technology. A unique circuitry technique makes the μ PD449 a very low operating power device which requires no clock or refreshing to operate.

Since the device has two chip enable inputs, it is suited for battery backup applications. Minimum standby power current is drawn by this device when $\overline{\text{CE1}}$ or $\overline{\text{CE2}}$ equals VCC independently of the other input levels.

Data Retention is guaranteed at a power supply voltage as low as 2V.

The μ PD449 is packaged in a standard 24-pin dual-in-line package and is plug-in compatible with 16K EPROMs.

FEATURES

- Single +5V Supply
- Fully Static Operation No Clock or Refreshing required
- TTL Compatible All Inputs and Outputs
- Common Data Input and Output Using Three-State Output
- Two Chip Enable Inputs for Battery Operation
- Max Access/Min Cycle Times Down to 150 ns
- Low Power Dissipation; 18 mA Max Active/10 μA Max Standby/ 10 μA Max Data Retention
- Data Retention Voltage 2V Min
- Standard 24-Pin Plastic and Ceramic Packages
- Plug-in Compatible with 16K EPROMs
- Operating Temperature Range -40°C to +85°C

PIN CONFIGURATION

A7☐	1		24	□vcc
A6 🗆	2		23	□ A8
A5□	3		- 22	A9
A4 🗆	4		21	⊃ WE
A3[5		20	D CE1
A2	6	μ PD	19	A10
A1	7	449	18	□ CE2
A0 🗆	8		17	1/08
1/01	9		16	1/07
1/02	10		15	1/06
1/03	11		14	1/05
GND□	12		13	1/04
,				,


PIN NAMES

A ₀ -A ₁₀	Address Inputs
WE	Write Enable
CE1-CE2	Chip Enable Inputs
1/01-1/08	Data Input/Output
Vcc	Power (+5V)
GND	Ground

TRUTH TABLE

CE1	CE2	WE	MODE	1/0	ICC
х	н	×	NOT SELECTED	HZ	STANDBY
Н	L	х	NOT SELECTED	HZ	STANDBY
L	L	L	WRITE	DIN	ACTIVE
L	L	Н	READ	POUT	ACTIVE

uPD449



BLOCK DIAGRAM

Input or Output Voltage Supplied -0.3 to Vcc + 0.3V

Storage Temperature Range -55°C to 125°C Operating Temperature Range -40°C to +85°C

 $T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $V_{CC} = 5V \pm 10\%$, $T_a - 40^{\circ}C$ to $+85^{\circ}C$

			LIN	ITS		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input High Voltage	VIН	2.2		V _{CC} +0.3	V	
Input Low Voltage	VIL	-0.3		8.0	V	
Input Leakage Current	ILI	-1.0		1,0	μА	V _{IN} = 0 ~ V _{CC}
I/O Leakage Current	LO	-1,0		1.0	μА	VCE1 or VCE2 = VIH or VWE = VIL VI/O = 0 ~ VCC
	ICCA1	·	1	①	mA	VCE1 and VCE2 = VIL I1/O = 0 MIN TCYCLE
Operating Supply Current	ICCA2		5	10	mA	VCE1 and VCE2 = VIL II/O = 0 DC CURRENT
	ССАЗ		30	10	μА	VCE ₁ and VCE ₂ = 0.2V V _{IN} = V _{CC} 0.2V or 0.2V I _{I/O} = 0
Standby Current	Iccs			10	μА	VCE1 or VCE2 = VCC 0.2V VIN = 0 ~ VCC
Output High Voltage	V _{OH}	2.4			V	IOH = -1,0 mA
Output Low Voltage	VOL			0.4	V	1 _{OL} = 2.0 mA

μPD449-1: 18 mA TYP, 26 mA MAX μPD449-2: 20 mA TYP, 30 mA MAX μPD449-3: 25 mA TYP, 38 mA MAX

NOTE: (1) μPD449: 12 mA TYP, 18 mA MAX

RATINGS*

DC CHARACTERISTICS

CAPACITANCE T_a = 25°C, f = 1.0 MHz

LIMIT		IITS			
PARAMETER	SYMBOL	MIN	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN		6	ρF	V _{IN} = 0V
Input/Output Capacitance	C _{I/O}	1	8	рF	V _{I/O} = 0V

READ CYCLE

AC CHARACTERISTICS VCC = 5.0V t 10%, Ta = -40°C to +85°C

		LIMITS								1
		μPD449-3		μPD449-2		μPD449-1		μPD 449		1
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Read Cycle Time	^t RC	150		200		250		450		ns
Access Time	t _A		150		200		250		450	ns
Chip Enable (CE1) to Output Valid	tCO1	T	150		200		250		450	ns
Chip Enable (CE2) to Output Valid	tCO2		150	-	200		250		450	ns
Output Hold from Address Change	tOH	15		15		15		15		ns
Chip Enable (CE1) to Output in LZ	tLZ1	5		5		5		5		ns
Chip Enable (CE2) to Output in LZ	tLZ2	5		5		5		5		ns
Chip Enable (CE1) to Output in HZ	tHZ1		50		60		80		100	ns
Chip Enable (CE2) to Output in HZ	tHZ2	1	50		60		80		100	ns


WRITE CYCLE


 $V_{CC} = 5.0V \pm 10\%$, $T_a = -40^{\circ} C \text{ to } +85^{\circ} C$


		LIMITS								
	1	μPD449-3		μPD449-2		μPD449-1		μPD449		1
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Write Cycle Time	twc	150		200		250		450		ns
Chip Enable (CE1) to End of Write	tCW1	120		150		180		210		ns
Chip Enable (CE2) to End of Write	tCW2	120		150		180		210		ns
Address Setup Time	t _{AW}	0		0		0		0		ns
Write Pulsewidth	tWP	90		120		150		180		ns
Write Recovery Time	t _{WR}	0		0		0	-,	0		ns
Write Enable to Output in HZ	twz		50		60		80		100	ns
Output Active from End of Write	tow	10		10		10		10		ns
Data Valid to End of Write	WCI	50		60		80		100		ns
Data Hold Time	^t DH	0		0		0		0		ns

LOW VCC T_a = -40°C to +85°C DATA RETENTION

		TEST				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC} for Data Retention	VCCDR	$V_{IN} = 0 \sim V_{CC},$ $V_{\overline{CE}1}$ or $V_{\overline{CE}2} = V_{CC}$	2.0			V
Data Retention Current	ICCDR	V _{CC} = 3.0V, V _{IN} = 0 ~ V _{CC} V _{CE1} or V _{CE2} = V _{CC}		0.01	10	μΑ
Chip Disable to Data Retention Time	tCDR		0			ns
Operation Recovery Time	tR		^t RC			ns








AC TEST CONDITIONS


Input Pulse Levels	0.8V to 2.2V
Input Rise and Fall Times	10 ns
Input and Output Timing Reference Levels	1.5V
Output Load	1 TTL + 100 pF

PACKAGE OUTLINES μPD449C PLASTIC



PLASTIC

ITEM	MILLIMETERS	INCHES					
A _.	33 MAX	1.3 MAX					
В	2.53	0.1					
С	2.54	0.1					
D	0.5 - 0.1	0.02 • 0.004					
E	27.94	1.1					
F	1.5	0.059					
G	2.54 MIN	0.1 MIN					
н	0.5 MIN	0.02 MIN					
I	5.22 MAX	0.205 MAX					
J	5.72 MAX	0.225 MAX					
К	15.24	0.6					
L	13.2	0.52					
М	0.25 ^{+0.10} -0.05	0.01 +0.004 -0.0019					



CERDIP

ITEM	MILLIMETERS	INCHES					
Α	33.5 MAX.	1.32 MAX					
В	2.78	0.11					
С	2.54	0.1					
D	0.46	0.018					
E	27.94	1.1					
F	1.5	0.059					
G	2.54 MIN	0.1 MIN					
H	0.5 MIN	0.019 MIN					
I	4.58 MAX	0.181 MAX					
J	5,08 MAX	0.2 MAX					
К	15.24	0.6					
L	13.5	0.53					
М	0.25 ^{+0.10} -0.05	0.01+0.004					

MEMORIES

FIELD PROGRAMMABLE READ ONLY MEMORIES





μPB406/406-1/406-2 μPB426/426-1/426-2 1024 WORD BY 4-BIT 4096-BIT BIPOLAR TTL PROM

Description

The μ PB406 and μ PB426 are high-speed, electrically programmable, fully decoded 4096-bit TTL read-only memories. On-chip address decoding, two chip-enable inputs and open-collector/three-state outputs allow easy expansion of memory capacity. The μ PB406 and μ PB426 are fabricated with logic level zero (low); logic level one (high) can be electrically programmed into the selected bit locations. The same address inputs are used for both programming and reading.

Features

- ☐ 1024 word x 4 bit organization (fully decoded)
- ☐ TTL interface
- $\ \square$ Fast Read Access Time: 50 ns max. (μ PB406-2,
 - μPB426-2)
- ☐ Power consumption: 500 mW typ.
- ☐ Two Chip Select inputs for memory expansion
- Open-collector output (μPB406)
 Three-state outputs (μPB426)
- Ceramic and plastic 18-lead dual in-line packages
- \square Fast programming time: 200 μ s/bit typ.
- ☐ Compatible with: 7642/7643, 6352/6353 types and
 - equivalent devices (as a ROM)
- A.I.M. (Avalanche Induced Migration), Shorted-junction technology

Pin Configuration

A, [1	~	18	þv₀
A, 🗔	2		17	Þ ∧ ,
A, C	3		16	Þa,
À۵	4	μPB 406/	15	ÞΑ,
A₀ ⊏	5	426	14	þo,
A, 🗆	6		13	þo,
A ₂	7		12	□ 0₃
cs, ⊏	8		11	þo,
GND 🗆	9		10	□ cs

Pin Names

A ₀ -A ₉	Address Inputs	
O ₁ -O ₄	Data Outputs	
CS,, CS ₂	Chip Selects	
V _{cc}	Power (+ 5V)	
GND	Ground	

Operation

Programming


A logic one can be permanently programmed into a selected bit location by using a programmer. First, the desired word is selected by the ten address inputs in TTL levels. Either or both of the two chip select inputs must be at a logic one (high). Secondly, a train of high-current programming pulses is applied to the desired output. After

the sensed voltage indicates that the selected bit is in the logic one state, an additional pulse train is applied, then stopped.

Reading

To read the memory, both of the two chip select inputs should be held at logic zero (low). The outputs then correspond to the data programmed in the selected words. When either or both of the two chip select inputs are at logic one (high), all the outputs will be high (floating).

Block Diagram



Absolute Maximum Ratings*

T _a = 25° C	
Operating Temperature	−25°C to +75°C
Storage Temperature	-65°C to +150°C
All Output Voltages	-0.5 to +5.5 Volts
All Input Voltages	-0.5 to +5.5 Volts
Supply Voltage V _{cc}	-0.5 to +7.0 Volts
Output Currents	50 mA

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

uPB406/426

DC Characteristics

 $T_a = 0$ °C to +75°C, $V_{cc} = 4,50$ V to 5.50V

	Limits			8		
Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input High Voltage	V _{IH}	2.0			٧	
Input Low Voltage	Vil			0.8	٧	
Input High Current	I L			40	μA	V, = 5.5V, V _{cc} = 5.5 V
Input Low Current	~ L L			0.5	mA	V, = 0.4V, V _{cc} = 5.5V
Output Low Voltage	V _{OL}			0.45	٧	l ₀ = 16 mA, V _{CC} = 4.5V
Output Leakage Current	l _{OFF1}			40	μΑ	V ₀ = 5.5V, V _{CC} = 5.5V
Output Leakage Current	- l _{OFF2}			40	μA	V ₀ = 0.4V, V _{CC} = 5.5V
Input Clamp Voltage	- V _{IC}			1.3	٧	I, = - 18 mA, V _{CC} = 4.5\
Power Supply Current	l _{cc}		100	150	mA	All Inputs Grounded
Output High Voltage®	V _{OH}	2.4			٧	l₀ = - 2.4 mA
Output Short Circuit Current®	- I _{sc}	15		60	mA	V ₀ = 0V

NOTE:

① Applicable to μ PB426 only.

Capacitance

Ta = 25°C, f = 1 MHz, Vcc = 5.0V, ViN = 2.5V

Characteristics	Symbol	Min.	Max.	Unit
Input Capacitance	G _{IN}		8	pF
Output Capacitance	Соит		10	pF

AC Characteristics

 $T_a = 0^{\circ}C$ to +75°C, $V_{CC} = 4.50V$ to 5.50V

Parameter Sy	Symbol	Min. Max.	Min. Max.	Min, Max.	Unit	Test Conditions
Address Access Time	t	70	60	50	ns	
Chip Select Access Time	t _{ACB}	45	40	30	ns	① ② ③ ④
Chip Select Disable Time	tocs	45	40	30	ns	




Figure 1

Notes:

- ① Output Load: See Figure 1.
- ② Input Waveform: 0.0V for low level and 3.0V for high level, less than 10 ns for both rise and fall times.
- Measurement References: 1.5V for both inputs and outputs.
- C_i in Figure 1 includes jig and probe stray capacitances.

Programming Specification

You must rigorously observe this specification in order to program the μ PB406 and μ PB426 correctly. NEC will not accept responsibility for any device found to be defective if it was not programmed according to this specification.

A typical programming operation is performed by sensing, programming, and sensing again to find out if the word to be programmed has reached the desired state. Either or both of the two chip enable inputs must be at a logic one (high).

Sensing is accomplished by forcing a 20 mA current into the selected location via the output. The sense measurement ensures that the voltage required to force this 20 mA current is less than the reference voltage. If this condition is satisfied, then that bit location is in the logic one (high) state.

Programming is accomplished by forcing a 200 mA current into the selected bit via the output. The current pulse is applied for 7.5 μs and then the location is sensed before a second programming current pulse is applied. This process continues until the selected bit is altered to the one state. You can tell that a bit is programmed when two successive sense readings, 10 μs apart with no intervening programming pulse, pass the limit. When this condition has been met, four additional pulses are applied, and the sense current is terminated.

Characteristic	Limit	Unit	Notes
Ambient Temperature	25 ± 5	°¢	
Programming pulse			
Amplitude	$200 \pm 5\%$	mA	
Clamp voltage	28 + 0% - 2%	. v	
Ramp rate (both in rise			
and in fall)	70 max.	V /μ s	
Pulse width	7.5 ± 5%	μ8	15V point/ 150Ω load.
Duty cycle	70% min.		
Sense current			
Amplitude	20 ± 0.5	mA	
Clamp voltage	28 + 0% 2%	v	
Ramp rate	70 max.	V /μ s	15V point/ 150Ω load.
Sense current interruption before and after address			13012 1000
change	10 min.	μ8	
Programming V _{cc}	5.0 + 5% - 0%	٧	
Maximum sensed voltage			
for programmed one	7.0 ± 0.1	٧	
Delay from trailing edge of			
programming pulse before sensing output voltage	0.7 min,	μ8	





Figure 2 - Typical Output Voltage Waveform

Package Outlines μ PB406/426C PLASTIC

H T G G M



μ PB406/426D CERDIP



Plastic

Item	Millimeters	Inches
A	23.2 Max.	0.91 Max.
В	1.44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 Min.	0.1 Min.
н	0.5 Min.	0.02 Min.
1	4.6 Max.	0.18 Max.
J	5.1 Max.	0.2 Max.
K	7.62	0.3
L	6.7	0.26
М	0.25	0.01

Ce	rdi	ı

ltem	Millimeters	Inches
Α	23.2 Max.	0.91 Max
В	1.44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 Min.	0.1 M in.
Н	0.5 Min.	0.02 Min.
1	4.6 Max.	0.18 Max
J	5.1 Max.	0.2 Max.
K	7.62	0.3
L	6.7	0.26
М	0.25	0.01

Qualified Programming Equipment

Approved Manufacturer	Model No.	Personality Module	Socket Adaptors	
Data I/O Issaquah, WA	5, 7, 9, 17, 19	919-1555	715-1305-5	
Minato Electronics Tokyo, Japan	1802	μ PB4XX	SA-18/B426	
Takeda Riken Tokyo, Japan	Riken		WZ3256-78	
Tokyo Data Tokyo, Japan	PECKER-O	UN-711F	AD-7115	

NOTES



uPB429 µPB409-1 иРВ429-1 иРВ409-2 **µPB429-2**

2048 WORD BY 8 BIT BIPOLAR TTL PROGRAMMABLE READ ONLY MEMORY


DESCRIPTION

The µPB409 and µPB429 are high-speed, electrically programmable, fully-decoded 16384 bit TTL read only memories. On-chip address decoding, three chip enable inputs and open-collector/three-state outputs allow easy expansion of memory capacity. The µPB409 and µPB429 are fabricated with logic level zero (low); logic level one (high) can be electrically programmed into the selected bit locations. The same address inputs are used for both programming and reading.

- FEATURES 2048 WORDS x 8 BITS Organization (Fully Decoded)
 - TTL Interface
 - Fast Read Access Time
- :50 ns MAX
- Medium Power Consumption: 500 mW TYP
- Three Chip Enable Inputs for Memory Expansion
- Open-Collector Outputs (µPB409)
- Three-State Outputs (µPB429)
- Ceramic 24-Lead Dual In-Line Package (µPB409D, µPB429D)
- Plastic 24-Lead Dual In-Line Package (µPB409C, µPB429C)
- Fast Programming Time
- :200 us/bit TYP
- Replaceable with
- :82\$190/191

HM76160/76161. 3636 and Equivalent Type Devices

PIN CONFIGURATION



PIN NAMES

A ₀ -A ₁₀	Address Inputs
CE ₁ -CE ₃	Chip Enable Inputs
01-08	Data Outputs

uPB409/429

Supply Voltage	ABSOLUTE
Input Voltage	MAXIMUM RATINGS*
Output Voltage	
Output Current50 mA	
Operating Temperature25°C to +75°C	
Storage Temperature	
Ceramic Package	
Plastic Package	

 $T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_2 = 0^{\circ} C$ to $75^{\circ} C$. Vcc = 4.5 to 5.5V

CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input High Voltage	V _{IH}	2.0			V	
Input Low Voltage	VIL			0.85	V	
Input High Current	ЧН			40	μА	V ₁ =5.5V, V _{CC} =5.5V
Input Low Current	-111			0.25	mA	V _I =0.4V, V _{CC} =5.5V
Output Low Voltage	VOL			0.45	v	IO=16 m/A, VCC=4.5V
Output Leakage Current	lOFF1			40	μА	Vo=5.5V, Vcc=5.5V
Output Leakage Current	-lOFF2			40	μΑ	V _O =0.4V, V _{CC} =5.5V
Input Clamp Voltage	-V _{IC}			1.3	V	I ₁ =-18 mA, V _{CC} =4.5V
Power Supply Current	Icc		100	160	mA	All inputs Grounded, VCC=5.5V
Output High Voltage*	Voн	2.4			V	10 ≈ -2.4 mA, VCC=4.5V
Output Short Circuit Current*	-I _{SC}	20		70	mA	V0=0V

*Note: Applicable to µPB429

 $T_a = 25^{\circ}C$, f = 1 MHz, $V_{CC} = 5V$, $V_{1N} = 2.5V$

CHARACTERISTICS	SYMBOL	MIN	MAX	UNIT
Input Capacitance	CIN		8	pF
Output Capacitance	COUT		10	pF


 $T_a = 0^{\circ} \text{C to } 75^{\circ} \text{C}, V_{CC} = 4.5 \text{ to } 5.5 \text{V} \text{ (1)(2)(3)(4)}$

CHARACTERISTIC	SYMBOL	μPB409·2, μPB429·2		µРВ409-1, µРВ429-1		μΡΒ409, μΡΒ429		UNIT
G.I.A.I.A.G.I.E.II.G.I.G		MIN	MAX	MIN	MAX	MIN	MAX	
Address Access Time	^t AA		50		60		70	ns
Chip Enable Access Time	^t ACE		30		40		50	ns
Chip Enable Disable Time	^t DCE		30		40		50	ns

DC CHARACTERISTICS

CAPACITANCE

AC CHARACTERISTICS



NOTES:

① Output Load: See Fig. 1.
② Input Waveform: 0.0V for low level and 3.0V for high level, less than 10ns for both rise and fall times.
③ Measurement References: 1.5V for both inputs and outputs.
④ C_L in Fig. 1 includes jig and probe stray capacitances.

OPERATION

You can program only when the outputs are disabled by any one of the chip enable inputs. This insures that the output will not be damaged when you apply programming voltages.


Programming

You can permanently program a logic one into a selected bit location by using special equipment (programmer). First, disable the chip as described above. Second, apply a train of high-current programming pulses to the desired output. Apply an additional pulse train after the sensed voltage indicates that the selected bit is in the logic one state. Then, stop the pulse train.

Reading

To read the memory, enable the chip (i.e., CE₁ = 0, CE₂ = CE₃ = 1). The outputs then correspond to the data programmed into the selected words. When the chip is disabled, all the outputs will be in a high impedance (floating) state.

LOGIC DIAGRAM




It is imperative that this specification be rigorously observed in order to correctly program the μ PB409 and μ PB429. NEC will not accept responsibility for any device found to be defective if it was not programmed according to this specification.

PROGRAMMING SPECIFICATION

CHARACTERISTIC	LIMIT	UNIT	NOTES
Ambient Temperature	25 ± 5	°c	
Programming Pulse Amplitude Clamp Voltage Ramp Rate (Both in Rise and in Fall) Pulse Width	200 ± 5% 28 + 0% - 2% 70 MAX 7.5 ± 5%	mΑ · V V/μs μs	15V point/150Ω load
Duty Cycle Sense Current Amplitude Clamp Voltage Ramp Rate Sense Current Interruption before and after address change	70% MIN 20 ± 0.5 28 + 0% – 2% 70 MAX 10 MIN	mA΄ V V/μs μs	15V point/150Ω load
Programming V _{CC}	5.0 + 5% - 0%	·V	
Maximum Sensed Voltage* for programmed "1"	7.0 ± 0.1	٧	·
Delay from trailing edge of programming pulse before sensing output voltage	0.7 MIN	μs	

^{*}A bit is judged to be programmed when two successive sense readings 10 μ s apart with no intervening programming pulse pass the limit. When this condition has been met, four additional pulses are applied, then the sense current is terminated.




TYPICAL OUTPUT VOLTAGE WAVEFORM

APPROVED MANUFACTURER	MODEL NO.	PERSONALITY MODULE	SOCKET ADAPTORS
Data I/O Issaquah, WA	5, 7, 9, 17, 19	919-1555	715-1628-2
Minato Electronics Tokyo, Japan	1802	μPB4XX	SA-24-/B429
Takeda Riken Tokyo, Japan	TR-429 B	PZ 3834	WZ3256-123
Toyo Data Tokyo, Japan	PECKER-O	UN-711F	AD-7118

PROGRAMMING EQUIPMENT


PACKAGE OUTLINE μPB409C/429C



(Plastic)

ITEM	MILLIMETERS	INCHES
A	33 MAX	1,3 MAX
В	2.53	0.1
С	2.64	0.1
D	0.5 : 0.1	0.02 ± 0.004
Ε	27,94	1.1
F	1.5	0.059
G	2.54 MIN	0.1 MIN
н	0.5 MIN	0.02 MIN
1	5.22 MAX	0.205 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.6
L	13.2	0.52
м	0.25 ^{+0.10} -0.05	0.01 +0.004 -0.0019

μPB409D/429D



(Cerdip)

TEM	MILLIMETERS	INCHES		
Α	33.5 MAX	1.32 MAX		
В	2.78	0.11		
¢	2.54	0.1		
D	0.46	0.018		
E	27.94	1.1		
F	1.5	0.069		
G	2.54 MIN	0.1 MIN		
н	0.5 MIN	0.019 MIN		
I	4.58 MAX	0.181 MAX		
j	5.08 MAX	0.2 MAX		
К	15.24	0.6		
L	13.5	0.53		
м	0.25+0.10	0.01+0.004		

NOTES





9216 BIT FIELD PROGRAMMABLE LOGIC ARRAY


DESCRIPTION

The μ PB450 is a bipolar, 9, 216-bit field programmable logic array. It includes 24 input and 16 output lines, 72 product terms, input 2-bit decoders, and 16-bit feedback registers. This provides an extremely versatile organization. Interconnection of internal AND-OR arrays is performed electrically by the proven, avalanche induced migration method which is widely used in NEC Bipolar PROM technology.

FEATURES

- 24 Input Terminals
- 16 Output Terminals with Latches
- 72 Product Terms
- 16 Feedback Loops with J-K Flip Flops
- 20 2704 Input Decoders
- 80 x 72 AND-Array Elements
- 72 x 48 OR-Array Elements
- Scan Path (Shift Register Mode) Capability of J-K Flip Flops
- TTL Compatible
- Single +5V Supply
- 48 Pin Ceramic Dual-In-Line Package

PIN CONFIGURATION



PIN NAMES

1 ₀ ~ 1 ₂₃	Input
O ₀ ~ O ₁₅	Outputs
ADE	Mode Control
QOT	Shift Register Output (Mode 2)
CE	Output and Mode Control
СКО	Output Latch Control
CK1	Feed Back Register Clock
RESET	Feed Back Register Reset
Vcc	Power Supply (+5V)
GND	Ground

NOTES

16,384 (2K X 8) BIT UV ERASABLE PROM

DESCRIPTION

The μ PD2716 is a 16,384 bit (2048 x 8 bit) Ultraviolet Erasable and Electrically Programmable Read-Only Memory (EPROM). It operates from a single +5 volt supply, making it ideal for microprocessor applications. It offers a standby mode with an attendant 75% savings in power consumption, and is compatible with the μ PD2316E as a ROM. This allows for economical change-over to a masked ROM for production quantities, where desired.

The μ PD2716 features fast, simple one pulse programming controlled by TTL level signals. Total programming time for all 16,384 bits is only 100 seconds.

FEATURES

- Ultraviolet Erasable and Electrically Programmable
- Access Time 390 ns Max
- Single Location Programming
- Programmable with Single Pulse
- Low Power Dissipation Standby Mode
- Input/Output TTL Compatible for Reading and Programming
- Pin Compatible to μPD2316E, μPD446 and μPD4016.
- Single +5V Power Supply
- 24 Pin Ceramic DIP
- Three-State Outputs

PIN CONFIGURATION

A7 🗖 1		24 VCC (+5V)
A6 ☐ 2		23 🗖 A8
A5 □ 3		22 🗖 Ag
A4☐ 4		21 🗖 VPP
A3 □ 5		20 D OE
A2 ☐ 6	μPD	19 🗖 A10
A1 🗖 7	2716	18 CE/PGM
40□8		17 🗀 07
od∍		16 🗖 06
01 🗖 10		15 🗖 05
02 🗖 11		14 🗖 04
(0V) GND 🗖 12		13 🗖 ○3

..........


PIN NAMES						
A ₀ -A ₁₀	Addresses					
OE .	Output Enable					
00-07	Data Outputs					
CE/PGM	Chip Enable/Program					

TABLE 1. MODE SELECTION

PINS MODE	CE/PGM	ŌĒ	Vpp	Vcc	OUTPUTS
Read	VIL	VIL	+5	+5	POUT
Standby	VIH	Don't Care	+5	+5	High Z
Program	Pulsed VIL to VIH	ViH	+25	+5	DIN
Program Verify	VIL	VIL	+25	+5	DOUT
Program Inhibit	VIL	ViH	+25	+5	High Z

 V_{IH} and V_{IL} are TTL high level ("1") and TTL low level ("0") respectively.

μPD2716



BLOCK DIAGRAM

Output Voltage....-0.3 to +6 Volts Supply Voltage V_{cc}....-0.3 to +6 Volts

 $T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

T₂ = 25°C: f = 1 MHz

		LIMITS				TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Input Capacitance	CIN		4	6	pF	VIN = 0V	
Output Capacitance	COUT		8	12	рF	VOUT = 0V	

READ MODE AND STANDBY MODE

 $T_8 = 0^{\circ}C \sim 70^{\circ}C$; V_{CC} ① = +5V ± 5%; V_{PP} ① ② = V_{CC} ± 0.6V ③

			LIMITS	3			
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS	
Output High Voltage	VOH	2.4			\ \	1 _{OH} = -400 μA	
Output Low Voltage	VOL			0.45	٧	IOL = 2.1 mA	
Input High Voltage	VIN	2.0		V _{cc} +1	V		
Input Low Voltage	VIL	-0.1		0.8	V		
Output Leakage Current	1LO			10	μΑ	V _{OUT} = 5.25V	
Input Leakage Current	11L			10	μΑ	V _{IN} = 5.25V	
V _{PP} Current	l _{PP1}			5	mA	V _{PP} = 5.85V	
V _{CC} Current (2)	1cc1		10	25	mA	CE/PGM = VIH OE - VIL Standby Mode	
V _{CC} Current ②	I _{CC2}		57	100	mA	CE/PGM = VIL OE - VIL Read Mode	

Notes: 1 VCC must be applied simultaneously or before Vpp and removed after Vpp.

- 2 Vpp may be connected directly to VCC (+5V) at read mode and standby mode. The supply current would then be the sum of Ipp1 and ICC (ICC1 or ICC2).
- 3 The tolerance of 0.6V allows the use of a driver circuit for switching the Vpp supply pin from +25V to +5V.

CAPACITANCE

DC CHARACTERISTICS

PROGRAM, PROGRAM VERIFY AND PROGRAM INHIBIT MODE

DC CHARACTERISTICS (CONT.)

 $T_a = 25^{\circ} \text{C} \pm 5^{\circ} \text{C}$; V_{CC} ① = +5V ± 5%; V_{PP} ① ④ = +25V ± 1V

PARAMETER	Į.		LIMITS			
	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Input High Voltage	ViH	2.0		V _{cc} +1	٧	
Input Low Voltage	VIL	-0.1		0,8	v	
Input Leakage Current	1 _{IL}			10	μА	V _{IN} = 5.25V/0,45V
V _{PP} Current	l _{pp1}			5	mA	CE/PGM = V _{IL} Program Verify
	Ipp2			30	mA	CE/PGM = VIH Program Mode
CC Current	¹cc			100	mA	

AC CHARACTERISTICS

READ MODE AND STANDBY MODE

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5V \pm 5\%; V_{PP} = 0^{\circ} = V_{CC} \pm 0.6V$

			LIMIT	S		TEST CONDITIONS	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT		
Address to Output Delay	†ACC			⑤	ns	CE/PGM = OE = VIL	
CE/PGM to Output Delay	^t CE			⑤	ns	OE = VIL	
Output Enable to Output Delay	. toE			120	ns	CE/PGM = VIL	
Output Enable High to Output Float	^t DF	0		100	ns	CE/PGM = VIL	
Address to Output Hold	.toH	0			ns	CE/PGM = OE = VIL	

Test Conditions

Output Load: 1 TTL gate and CL = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.8 to 2.2V Timing Measurement Reference Level:

Inputs: 1.0V and 2.0V Outputs: 0.8V and 2.0V

PROGRAM, PROGRAM VERIFY AND PROGRAM INHIBIT MODE

 $T_a = 25^{\circ} \text{ C} \pm 5^{\circ} \text{ C}; V_{CC} = +5 \text{ V} \pm 5\%; V_{PP} = +25 \text{ V} \pm 1 \text{ V}$


	ĺ	LIMITS				TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS	
Address Setup Time	tAS	2			μs		
OE Setup Time	tOES	· 2			μs		
Data Setup Time	tDS	2			μs		
Address Hold Time	tAH	2			μs		
OE Hold Time	tOEH	2		1	μs		
Data Hold Time	tDH	2			μs		
Output Enable to Output Float Delay	^t DF	0		120	ns	CE/PGM = VIL	
Output Enable to Output Delay	tOE			120	ns	CE/PGM = VIL	
Program Pulse Width	tpW	45	50	55	ms		
Program Pulse Rise Time	tPRT	5			ns		
Program Pulse Fall Time	1PFT	5			ns		

Test Conditions:

Input Pulse Levels 0.8V to 2.2V Output Timing Reference Level . . . 0.8V and 2V Input Timing Reference Level. 1V and 2V


- Notes: 1 VCC must be applied simultaneously or before Vpp and removed after Vpp.
 - ② Vpp may be connected directly to V_{CC} (+5V) at read mode and standby mode. The supply current would then be the sum of lpp1 and l_{CC} (l_{CC1} or l_{CC2}).
 - 3 The tolerance of 0.6V allows the use of a driver circuit for switching the Vpp supply pin from +25V to +5V.
 - Ouring programming, program inhibit, and program verify, a maximum of +26V should be applied to the Vpp pin. Overshoot voltages to be generated by the Vpp power supply should be limited to less than +26V.
 - ⑤ μPD2716 450 ns μPD2716-2 390 ns

READ MODE



TIMING WAVEFORMS

PROGRAM MODE



Notes: ① $\overline{\text{OE}}$ may be delayed up to tACC-tOE after the falling edge of $\overline{\text{CE}}/\text{PGM}$ for read mode without impact on tACC

2) tDF is specified from OE or CE/PGM, whichever occurs first.

FUNCTIONAL The μPD2716 operates from a single +5V power supply and, accordingly, is ideal DESCRIPTION for use with +5V microprocessors such as μPD8085 and μPD8048/8748.

> Programming of the uPD2716 is achieved with a single 50 ms TTL pulse. Total programming time for all 16,384 bits is only 100 sec. Due to the simplicity of the programming requirements, devices on boards and in systems may be programmed easily and without any special programmer.

> The uPD2716 features a standby mode which reduces the power dissipation from a maximum active power dissipation of 525 mW to a maximum standby power dissipation of 132 mW. This results in a 75% savings with no increase in access time.

Erasure of the µPD2716 programmed data can be attained when exposed to light with wavelengths shorter than approximately 4,000 Angstroms (A). It should be noted that constant exposure to direct sunlight or room level fluorescent lighting could erase the μ PD2716. Consequently, if the μ PD2716 is to be exposed to these types of lighting conditions for long periods of time, the µPD2716 window should be masked to prevent unintentional erasure.

The recommended erasure procedure for the µPD2716 is exposure to ultraviolet light with wavelengths of 2,537 Angstroms (A). The integrated dose (i.e., UV intensity x exposure time) for erasure should be not less than 15 W-sec/cm². The erasure time is approximately 15 to 20 minutes using an ultraviolet lamp of 12,000 μW/cm² power rating.

During erasure, the µPD2716 should be placed within 1 inch of the lamp tubes. If the lamps have filters on the tubes, the filters should be removed before erasure.

OPERATION

The five operation modes of the µPD2716 are listed in Table 1. The power supplies required are a +5V V_{CC} and a V_{PP}. The V_{PP} power supply should be at +25V during programming, program verification and program inhibit, and it should be at +5V during read and standby. CE/PGM, OE and Vpp select the operation mode as shown in Table 1.

READ MODE When CE/PGM and OE are at low (0) level with Vpp at +5V, the READ MODE is set and the data is available at the outputs after toe from the falling edge of OE and tACC after setting the address.

STANDBY MODE The µPD2716 is placed in the standby mode with the application of a high (1) level TTL signal to the CE/PGM and a Vpp of +5V. In this mode, the outputs are in a high impedance state, independent of the OE input. The active power dissipation is reduced by 75% from 525 mW to 132 mW.

PROGRAMMING MODE Programming of the µPD2716 is commenced by erasing all data and consequently having all bits in the high (1) level state. Data is then entered by programming a low (0) level TTL signal into the chosen bit location.

The μ PD2716 is placed in the programming mode by applying a high (1) level TTL signal to the OE with Vpp at +25V. The data to be programmed is applied to the output pins 8 bits in parallel at TTL levels.

Any location can be programmed at any time, either individually, sequentially or at random.

When multiple μ PD2716s are connected in parallel, except for \overline{CE} /PGM, individual μPD2716s can be programmed by applying a high (1) level TTL pulse to the CE/PGM input of the desired µPD2716 to be programmed.

Programming of multiple µPD2716s in parallel with the same data is easily accomplished. All the alike inputs are tied together and are programmed by applying a high (1) level TTL pulse to the CE/PGM inputs.

μPD2716

Programming of multiple µPD2716s in parallel with different data is rendered more easily by the program inhibit mode. Except for CE/PGM, all alike inputs (including OE) INHIBIT MODE of the parallel µPD2716s may be common. Programming is accomplished by applying a TTL level program pulse to the µPD2716 CE/PGM input with Vpp at +25V. A low level applied to the CE/PGM of the other µPD2716 will inhibit it from being programmed.

PROGRAMMING


A verify should be performed on the programmed bits to determine that the data was correctly programmed on all bits of the µPD2716. The program verify can be performed with Vpp at +25V and CE/PGM and OE at low (O) levels.

PROGRAM VERIFY MODE

The data outputs of two or more µPD2716s may be wire-ored together to the same data bus. In order to prevent bus contention problems between devices, all but the selected μ PD2716s should be deselected by raising the \overline{OE} input to a TTL high.

OUTPUT DESELECTION

PACKAGE OUTLINE μPD2716D (CERDIP)



ltem	Millimeters	inches	
Α	33.5 MAX.	1,32 MAX.	
В	2.78	1.1	
С	2.54	0.1	
D	0.46 ⋅ 0.10	0.018 · 0.004	
E	27.94	1.10	
F	1.3	0.05	
G	2.54 MIN.	0.1 MIN.	
Н	0.5 MIN.	0.020	
1	5.0 MAX.	0.20	
J	5.5 MAX.	0.216	
K	15.24	0.60	
L	14.66	0.58	
М	0.25 · 0.05	0.010 · 0.002	

Window Label

An amber-colored window label is provided unattached for the convenience of the user. The window label filters ultra-violet light frequencies, thus preventing accidental erasure or long-term degradation caused by ambient light or sunlight.

NEC Electronics U.S.A. Inc. Microcomputer Division

Description

The μ PD2732 is a 32,768-bit (4096 x 8 bit) Ultraviolet Erasable and Electrically Programmable Read-Only Memory (EPROM). It operates from a single +5V supply, making it ideal for microprocessor applications. It features an output enable control and offers a standby mode with an attendant 80% savings in power consumption.

A distinctive feature of the μ PD2732 is a separate output control, output enable (\overline{OE}) from the chip enable control (\overline{CE}). The \overline{OE} control eliminates bus contention in multiple-bus microprocessor systems. The μ PD2732 features fast, simple one-pulse programming controlled by TTL-level signals. Total programming time for all 32,768 bits is only 210 seconds.

Features

- Ultraviolet erasable and electrically programmable
- ☐ Access time—390 ns max☐ Single location programming
- ☐ Programmable with single pulse
- ☐ Low power dissipation: 150 mA max active current,
 - 30 mA max standby current Input/Output TTL-compatible for reading and
- ☐ Input/Output TTL-compatible for reading and programming
- ☐ Single +5V power supply
- 24-pin ceramic DIP
- ☐ Three-state outputs

Pin Configuration

A, [] A, [] A, [] A, [] A, [] A, [] O, []	2 3 4 5 6 7 8 9	μPD 2732	23 22 21 20 19 18 17 16 15	□ A ₁₁ □ OĒ/V _{PP} □ A ₁₀ □ CĒ □ O ₇ □ O ₈ □ O ₈
O, □ O, □				□o, □o,
V) GND				0 3

Pin Names


(0

A ₀ -A ₁₁	Addresses
ŌĒ	Output Enable
O ₀ -O ₇	Data Outputs
CE	Chip Enable

PINS	CE	OE/V _{PP}	V _{cc}	OUTPUTS
MODE				
Read	V _{IL}	V _{IL}	+5	D _{OUT}
Standby	V _{IH}	Don't Care	+5	High Z
Program	V _{IL}	V _{PP}	+5	D _{IN}
Program Verify	V _{ii}	V _{IL}	+5	D _{OUT}
Program Inhibit	V _{IH}	V _{PP}	+5	High Z

Table 1 - Mode Selection

Block Diagram



Absolute Maximum Ratings* (T. = 25°C)

Operating Temperature 10°C to +80°C
Storage Temperature65°C to +125°C
Output Voltage0.3 to +6 Volts
Input Voltage -0.3 to $+6$ Volts
Supply Voltage $V_{cc} \dots -0.3$ to $+6$ Volts
Supply Voltage V_{PP} -0.3 to $+26.5$ Volts

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

T, = 25°C; f = 1 MHz

		,	Limits	5		Test Conditions
Parameter	Symbol	Min	Тур	Max	Unit	
Input Capacitance Except OE/V _{pp}	C _{IN1}			6	pF	V _{IN} 0V
OE/V _{pp} Input Capacitance	C _{IN2}			30	pF	V _{IN} == 0V
Output Capacitance	Cout			12	pF	Vour = OV

DC Characteristics

Read Mode and Standby Mode

 $T_a = 0^{\circ}C \sim 70^{\circ}C; V_{cc} = +5V \pm 5\%$

				Limit	8		
Parameter		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Output F	ligh Voltage	V _{OH}	2.4			٧	I _{OH} = -400 μA
Output L	ow Voltage	V _{OL}			0.45	٧	I _{OL} = 2.1 mA
Input Hig	gh Voltage	V _{IH}	2.0		V _{cc} + 1	٧	
Input Lo	w Voltage	V _{IL}	-0.1		0.8	٧	
Output L	eakage Current	I _{LO}			10	μ A	V _{OUT} = 5.25 V
Input	except OE/V _{PP}	Lui			10	μΑ	V _{IN} = 5.25 V
Leakage Current	OE/V _{PP}	I _{L12}			10	μΑ	V _{IN} = 5.25 V
Current .	Standby	I _{CC1}		15	30	mA	CE VIN, OE/VP
	Active	Iccz		85	150	mA	OE/V _{PP} - CE - V _{II}

uPD2732

DC Characteristics (Cont.)

Program, Program Verify and Program Inhibit Mode

 T_a = 25 ± 5°C, V_{cc} = +5 V ± 5%, V_{pp} = +25 V ± 1 V

3						
Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input High Voltage	V _{IH}	2.0		V _{cc} + 1	٧	
Input Low Voltage	VIL	-0.1		0.8	٧	
Input Leakage Current	l _u			10	μA	VIN = VIL OF VIK
Output High Voltage	V _{OH}	2.4			٧	$I_{OH} = -400 \mu$ A
Output Low Voltage	V _{or.}			0.45	٧	I _{oL} = 2.1 mA
V _{cc} Current	Icc		85	150	mA	
V _{PP} Current	I _{PP}			30	mA	CE = VIL, OE VPP

AC Characteristics Read Mode and Standby Mode

 $T_a = 0$ °C to +70°C; $V_{cc} = +5V \pm 5$ %

			Limits	;			
Parameter	Symbol	mbol <i>Min</i>		Max	Unit	Test Conditions	
Address to Output Delay	t _{ACC}			O	ns	CE = OE/V _{PP} = V _{IL}	
CE to Output Delay	t _{CE}			1	ns	OE = V _{IL}	
Output Enable to Output Delay	t _{OE}			120	ns	CE = V _{IL}	
Output Enable High to Output Float	t _{DF}	0		100	ns:	Œ=.V _{IL}	
Address to Output Hold	t _{OH}	0			ns	CE = OE = V _{IL}	

Note: (1) µPD2732 (450 ns max) µPD2732-4 (390 ns max)

Test Conditions —

Output Load: 1 TTL gate and $C_L = 100 \text{ pF}$

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.8 to 2.2V

Timing Measurement Reference Level:

Inputs: 1.0V and 2.0V Outputs: 0.8V and 2.0V

Program, Program Verify and Program Inhibit Mode $T_a=25^{\circ}C\pm5^{\circ}C; V_{CC}=+5V\pm5^{\circ}; V_{PP}=+25V\pm1V$

			Limits			
Parameter	Symbol	Min	Тур	Max	Units	Test Conditions
Address Setup Time	t _{AS}	2			μ8	
OE Setup Time	t _{OES}	2			μ8	
Data Setup Time	t _{ps}	2			μ5	
Address Hold Time	t _{AH}	0			μ8	
OE Hold Time	t _{OEH}	2			μ8	
Data Hold Time	t _{DH}	2			μ8	
Output Enable to Output Float Delay	t _{DP}	0		120	ns	
Data Valld from CE	t _{DV}			1	μ 8 (CE = VIL, OE = VIL
Program Pulse Width	t _{ew}	45	50	55	ms	
Program Pulse Rise Time	t _{PAT}	50			ns	
V _{pp} Recovery Time	t _{vs}	2			μ8	

Test Conditions —

Input Pulse Levels = 0.8V to 2.2V

Input Timing Reference Level = 1.0V and 2.0V

Output Timing Reference Level = 0.8V and 2V

Function

The μ PD2732 operates from a single +5V power supply, making it ideal for microprocessor applications.

Programming of the μ PD2732 is achieved with a single 50 ms TTL pulse. Total programming time for all 32,768 bits is only 210 sec. Due to the simplicity of the programming requirements, devices on boards and in systems may be easily programmed without any special programmer.

The μ PD2732 features a standby mode which reduces the power dissipation from a maximum active power dissipation of 788 mW to a maximum standby power dissipation of 158 mW. This results in an 80% savings with no increase in access time.

Erasure of the μ PD2732 programmed data can be attained when exposed to light with wavelengths shorter than approximately 4,000 Angstroms (Å). It should be noted that constant exposure to direct sunlight or room level fluorescent lighting could erase the μ PD2732. Consequently, if the μ PD2732 is to be exposed to these types of lighting conditions for long periods of time, its window should be masked to prevent unintentional erasure.

The recommended erasure procedure for the μ PD2732 is exposure to ultraviolet light with wavelengths of 2,537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be not less than 15 W-sec/cm². The erasure time is approximately 15 to 20 minutes using an ultraviolet lamp of 12,000 μ W/cm² power rating.

During erasure, the μ PD2732 should be placed within 1 inch of the lamp tubes. If the lamps have filters on the tubes, the filters should be removed before erasure.

Operation

The five operation modes of the μ PD2732 are listed in Table 1. In READ mode, the only power supply required is a +5V supply. During programming, all inputs are TTL levels except for $\overline{OE}/V_{\rm PP}$ which is pulsed from TTL level to 25V.

Read Mode

When $\overline{\text{CE}}$ and $\overline{\text{OE}}/\text{V}_{PP}$ are at low (0) level, READ is set and data is available at the outputs after t_{OE} from the falling edge of $\overline{\text{OE}}$ and t_{ACC} after setting the address.

Standby Mode

The μ PD2732 is placed in standby mode with the application of a high (1) level TTL signal to the $\overline{\text{CE}}$ input. In this mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}/V_{PP}$ input. The active power dissipation is reduced by 80% from 788 mW to 158 mW.

Programming

Programming begins with erasing all data and consequently having all bits in the high (1) level state. Data is then entered by programming a low (0) level TTL signal into the chosen bit location.

The μ PD2732 is placed in programming mode by applying a high (1) level TTL signal to the $\overline{\text{CE}}$ and with $\overline{\text{OE}}/\text{V}_{PP}$ at +25V. The data to be programmed is applied to the output pins in 8-bit parallel form at TTL levels.

Any location can be programmed at any time, either individually, sequentially or at random.

When multiple μ PD2732s are connected in parallel, except for $\overline{\text{CE}}$, individual μ PD2732s can be programmed by applying a low (0) level TTL pulse to the $\overline{\text{CE}}$ input of the desired μ PD2732 to be programmed.


Programming of multiple μ PD2732s in parallel with the same data is easily accomplished. All the like inputs are tied together and programmed by applying a low (0) level TTL pulse to the $\overline{\text{CE}}$ inputs.

Programming Inhibit Mode

Programming multiple μ PD2732s in parallel with different data is easier with the program inhibit mode. Except for \overline{CE} , all like inputs (including \overline{OE}) of the parallel μ PD2732s may be common. Programming is accomplished by applying the TTL-level program pulse to the \overline{CE} input with \overline{OE}/V_{PP} at +25V. A high (1) level applied to the \overline{CE} of the other μ PD2732 will inhibit it from being programmed.


4

Read Mode



Notes: ① $\overline{\text{OE}}$ may be delayed up to $t_{\text{ACC}} - t_{\text{OE}}$ after the falling edge of $\overline{\text{CE}}$ for read mode without impact on t_{ACC} . ② t_{DF} is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.

Program Mode ①



Note: ① $0.1\mu\text{F}$ capacitor must be connected between $\overline{\text{OE}}/\text{V}_{PP}$ and ground to suppress spurious voltage transients which may damage the device.

uPD2732

Program Verify Mode

A verify should be performed on the programmed bits to determine that the data was correctly programmed. The program verify can be performed with \overline{CE} and \overline{OE}/V_{PP} at low (0) levels.


Output Deselect


The data outputs of two or more μ PD2732s may be wire-ORed together to the same data bus. In order to prevent bus contention problems between devices, all but the selected μ PD2732s should be deselected by raising the $\overline{\text{OE}}/V_{PP}$ input to a TTL high.

Window Label

An amber-colored window label is provided unattached for the convenience of the user. The window label filters ultra-violet light frequencies, thus preventing accidental erasure or long-term degradation caused by ambient light or sunlight.

Package Outline μPD2732 D (Cerdip)





Item	Millimeters	Inches	
A	33.5 MAX.	1.32 MAX.	
В	2.78	1.1	
С	2.54	0.1	
D	0.46 ± 0.10	0.018 ± 0.004	
E	27.94	1.10	
F	1.3	0.05	
G	2.54 MIN.	0.1 MIN.	
Н	0.5 MIN.	0.020	
ī	5.0 MAX.	0.20	
J	5.5 MAX.	0.216	
К	15.24	0.60	
L	14.66	0.58	
M	0.25 ± 0.05	0.010 ± 0.002	

NEC NEC Electronics U.S.A. Inc.

Microcomputer Division

Description

The µPD2732A is a 32,768-bit (4096 x 8 bit) Ultraviolet Erasable and Electrically Programmable Read-Only Memory (EPROM). It operates from a single +5V supply, making it ideal for microprocessor applications. It features an output enable control and offers a standby mode with an attendant 75% savings in power consumption.

A distinctive feature of the μ PD2732A is a separate output control, output enable (\overline{OE}) from the chip enable control (\overline{CE}) . The \overline{OE} control eliminates bus contention in multiple-bus microprocessor systems. The μ PD2732A features fast, simple one-pulse programming controlled by TTL-level signals. Total programming time for all 32,768 bits is only 210 seconds.

Features

- ☐ Ultraviolet erasable and electrically programmable
- ☐ Access time 250 ns max
- ☐ Single location programming
- ☐ Programmable with single pulse
- ☐ Low power dissipation: 150 mA max active current, 35 mA max standby current
- ☐ Input/Output TTL-compatible for reading and
- programming
- ☐ Single +5V power supply☐ 24-pin ceramic DIP
- ☐ Three-state outputs

Pin Configuration

A, U 1 A, U 2 A, U 3 A, U 5 A, U 6 A, U 7 A,	2 23 3 22 4 21 5 20 6 µPD 19 7 2732A 18 8 17 9 16 10 15	□A ₁₁ □ OE/V _{PP} □ A ₁₀ □ CE □ O ₇ □ O ₆ □ O ₅
--	---	---

Pin Names


A ₀ -A ₁₁	Addresses
A ₀ -A ₁₁ OE	Output Enable
O ₀ -O ₇	Data Outputs
CE	Chip Enable

PINS	CE	OE/V _{PP}	V _{cc}	OUTPUTS
MODE				
Read	V,,	V _{II}	+5	D _{out}
Standby	V _{IH}	Don't Care	+5	High Z
Program	V _{IL}	V _{PP}	+5	D _{IN}
Program Verify	V,L	V _{IL}	+5	D _{OUT}
Program Inhibit	V _{IH}	V _{PP}	+5	High Z

Table 1 - Mode Selection

μPD2732A 32,768 (4K x 8) BIT UV ERASABLE PROM

Block Diagram



Absolute Maximum Ratings* (T. = 25°C)

Operating Temperature 10°C to +80°C
Storage Temperature – 65°C to + 125°C
Output Voltage 0.3 to + 6V
Input Voltage 0.3 to + 6V
Supply Voltage V_{CC} 0.3 to + 6V
Supply Voltage V _{PP} – 0.3 to + 22V

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

T_a = 25°C; f = 1 MHz

			Limit	,		Test Conditions	
Parameter	Symbol	Min	Тур	Max	Unit		
Input Capacitance Except OE/V _{pp}	C _{IN} ,			6	ρF	V _{IN} = 0V	
OE/V _{pp} Input Capacitance	Cinz			20	pF	V _{IN} = 0V	
Output Capacitance	Сонт			12	pF	V _{out} = 0V	

DC Characteristics

Read Mode and Standby Mode

 $T_a = 0^{\circ}C \sim 70^{\circ}C$; $V_{cc} = +5V \pm 5\%$

		Limits					
Pa	rameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output H	ligh Voltage	V _{QH}	2.4			٧	$I_{OH} = -400 \mu$ A
Output L	ow Voltage	V _{OL}			0.45	V,	I _{OL} = 2.1 mA
Input Hig	jh Voltage	V _{IH}	2.0		V _{cc} +	1! V	
Input Lo	w Voltage	VIL	-0.1		0.8	٧	
Output L	eakage Current	I _{LO}			10	μA	V _{OUT} = 5.25 V
input	except OE/Vpp	I _{Li1}			10	μΑ	V _{IN} = 5.25 V
Leakage Current	OE/V _{PP}	I _{LI2}			10	μΑ	V _{IN} = 5.25 V
	Standby	I _{CC1}			35	mA	CE = VIH, OE/VPP = V
Current	Active	I _{ccs}			150	mA	OE/Vpe = CE = Vit

и**PD2732A**

DC Characteristics (Cont.)

Program, Program Verify and Program Inhibit Mode

 $T_a = 25 \pm 5$ °C, $V_{CC} = +5V \pm 5$ %, $V_{PP} = +21V \pm 0.5V$

			Limite		-	
Parameter	Symbol	Min	Тур	Mex	Unit	Test Conditions
Input High Voltage	V _{IH}	2.0		V _{cc} + 1	٧	
Input Low Voltage	V _{IL}	-0.1		0.8	٧	
Input Leakage Curient	L,			10	μA	VIN = VIL or VIH
Output High Voltage	V _{OH}	2,4			٧	$I_{OH} = -400 \mu$ A
Output Low Voltage	Vol			0.45	٧	1 _{ot} = 2.1 mA
V _{cc} Current	Icc		85	150	mA	
V _{PP} Current	l _{pp}			30	mA	CE = V _{IL} , OE = V _{PF}

AC Characteristics

Read Mode and Standby Mode

 $T_a = 0$ °C to +70°C; $V_{CC} = +5V \pm 5\%$

			Limits				
Parameter	Symbol	Min	Тур	Mex	Unit	Test Conditions	
Address to Output Delay	t _{ACC}			250	ns	CE = OE/V _{PP} = V _{IL}	
CE to Output Delay	t _{CE}			250	ns	OE = VIL	
Output Enable to Output Delay	t _{oe}	10.		100	ns ns	CE = V _{IL}	
Output Enable High to Output Float	t _{or}	0		90	ns	CE = V _{IL}	
Address to Output Hold	t _{on}	0			ns	CE = OE = V _{IL}	

Test Conditions -

Output Load: 1 TTL gate and $C_L=100$ pF input Rise and Fall Times: 20 ns input Pulse Levels: 0.8 to 2.2V Timing Measurement Reference Level:

Inputs: 1.0V and 2.0V Outputs: 0.8V and 2.0V

Program, Program Verify and Program inhibit Mode

 $T_a = 25$ °C ± 5 °C, $V_{CC} = +5V \pm 5$ %; $V_{PP} = +21V \pm 0.5V$

			Limits				
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions	
Address Setup Time	t _{AS}	2			μ8		
OE Setup Time	toss	2			μ8		
Data Setup Time	tos	2			μ8		
Address Hold Time	t _{AH}	0			μ8		
OE Hold Time	t _{OEH}	2			μ8		
Data Hold Time	t _{DH}	2			μ8		
Output Enable to Output Float Delay	t _{DF}	0		130	ns		
Data Valid from CE	tov			1	μ8	CE = VIL, OE = VIL	
Program Pulse Width	1 _{PW}	45	50	55	ms		
Program Pulse Rise Time	t _{PRT}	50			ns		
V _{PP} Recovery Time	t _{vR}	2			μ8		

Test Conditions --

Input Pulse Levels = 0.8V to 2.2V

Input Timing Reference Level = 1.0V and 2.0V Output Timing Reference Level = 0.8V and 2V

Input Rise and Fall Times: 20 ns

Function

The μ PD2732A operates from a single +5V power supply, making it ideal for microprocessor applications.

Programming of the μ PD2732A is achieved with a single 50 ms TTL pulse. Total programming time for all 32,768 bits is only 210 sec. Due to the simplicity of the programming requirements, devices on boards and in systems may be easily programmed without any special programmer.

The μ PD2732A features a standby mode which reduces the power dissipation from a maximum active power dissipation of 788 mW to a maximum standby power dissipation of 184 mW. This results in a 75% savings with no increase in access time.

Erasure of the μ PD2732A programmed data can be attained when exposed to light with wavelengths shorter than approximately 4,000 Angstroms (Å). It should be noted that constant exposure to direct sunlight or room level fluorescent lighting could erase the μ PD2732A. Consequently, if the μ PD2732A is to be exposed to these types of lighting conditions for long periods of time, its window should be masked to prevent unintentional erasure.

The recommended erasure procedure for the μ PD2732A is exposure to ultraviolet light with wavelengths of 2,537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be not less than 15 W-sec/cm². The erasure time is approximately 15 to 20 minutes using an ultraviolet lamp of 12,000 μ W/cm² power rating.

During erasure, the μ PD2732A should be placed within 1 inch of the lamp tubes. If the lamps have filters on the tubes, the filters should be removed before erasure.

Operation

The five operation modes of the μ PD2732A are listed in Table 1. In READ mode, the only power supply required is a +5V supply. During programming, all inputs are TTL levels except for $\overline{\text{OE}}/\text{V}_{PP}$ which is pulsed from TTL level to 21V.

Read Mode

When $\overline{\text{CE}}$ and $\overline{\text{OE}}/\text{V}_{PP}$ are at low (0) level, READ is set and data is available at the outputs after t_{OE} from the falling edge of $\overline{\text{OE}}$ and t_{ACC} after setting the address.

Standby Mode

The μ PD2732A is placed in standby mode with the application of a high (1) level TTL signal to the $\overline{\text{CE}}$ input. In this mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}/V_{PP}$ input. The active power dissipation is reduced by 75% from 788 mW to 184 mW.

Programming

Programming begins with erasing all data and consequently having all bits in the high (1) level state. Data is then entered by programming a low (0) level TTL signal into the chosen bit location.

The μ PD2732A is placed in programming mode by applying a high (1) level TTL signal to the $\overline{\text{CE}}$ and with $\overline{\text{OE}/\text{V}_{PP}}$ at + 21V. The data to be programmed is applied to the output pins in 8-bit parallel form at TTL levels.


Any location can be programmed at any time, either individually, sequentially or at random.

When multiple μ PD2732As are connected in parallel, except for \overline{CE} , individual μ PD2732As can be programmed by applying a low (0) level TTL pulse to the \overline{CE} input of the desired μ PD2732A to be programmed.

Programming of multiple μ PD2732As in parallel with the same data is easily accomplished. All the like inputs are tied together and programmed by applying a low (0) level TTL pulse to the $\overline{\text{CE}}$ inputs.


Programming Inhibit Mode

Programming multiple μ PD2732As in parallel with different data is easier with the program inhibit mode. Except for \overline{CE} , all like inputs (including \overline{OE}) of the parallel μ PD2732As may be common. Programming is accomplished by applying the TTL-level program pulse to the \overline{CE} input with \overline{OE}/V_{PP} at +21V. A high (1) level applied to the \overline{CE} of the other μ PD2732A will inhibit it from being programmed.



Notes: ① $\overline{\text{OE}}$ may be delayed up to $t_{\text{ACC}} - t_{\text{OE}}$ after the falling edge of $\overline{\text{CE}}$ for read mode without impact on t_{ACC} . ② t_{DF} is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.

Program Mode ①



Note: ① $0.1\mu\text{F}$ capacitor must be connected between $\overline{\text{OE}}/\text{V}_{PP}$ and ground to suppress spurious voltage transients which may damage the device.

Program Verify Mode

A verify should be performed on the programmed bits to determine that the data was correctly programmed. The program verify can be performed with \overline{CE} and \overline{OE}/V_{PP} at low (0) levels.


Output Deselect


The data outputs of two or more $\mu PD2732As$ may be wire-ORed together to the same data bus. In order to prevent bus contention problems between devices, all but the selected $\mu PD2732As$ should be deselected by raising the \overline{OE}/V_{PP} input to a TTL high.

Window Label

An amber-colored window label is provided unattached for the convenience of the user. The window label filters ultraviolet light frequencies, thus preventing accidental erasure or long-term degradation caused by ambient light or sunlight.

Package Outline µPD2732AD (Cerdip)





item	Millimeters	inches		
A	33.5 MAX	1.32 MAX		
В	2.78	1.1		
C	2.54	0.1		
D	0.46 ± 0.10	0.018 ± 0.004		
E	27.94	1.10		
F	1.3	0.05		
G	2.54 MIN	0.1 MIN.		
Н	0,5 MIN.	0.020		
ī	5.0 MAX	0.20		
J	5.5 MAX	0.216		
К	15.24	0.60		
L	14.66	0.58		
M	0.25 ± 0.05	0.010 ± 0.002		

NEC Electronics U.S.A. Inc.

Description

The µPD2764 is a 65,536-bit (8192 x 8 bit) Ultraviolet Erasable and Electrically Programmable Read-Only Memory (EPROM). It operates from a single +5V supply, making it ideal for microprocessor applications. It features an output enable control and offers a standby mode with an attendant 67% savings in power consumption.

A distinctive feature of the $\mu PD2764$ is a separate output control, output enable (\overline{OE}) from the chip enable control (\overline{CE}). The \overline{OE} control eliminates bus contention in multiple-bus microprocessor systems. The $\mu PD2764$ features fast, simple one-pulse programming controlled by TTL-level signals. Total programming time for all 65.536 bits is 420 seconds.

Features

- ☐ Ultraviolet erasable and electrically programmable
- ☐ Access time—250 ns max
- ☐ Single location programming
- ☐ Programmable with single pulse
- Low power dissipation: 150 mA max active current,
 - 50 mA max standby current
- Input/Output TTL-compatible for reading and programming
 - Single +5V power supply
- ☐ 28-pin ceramic DIP
- ☐ Three-state outputs

Pin Configuration

1			
Vpp □	$\overline{}$	28	□vcc
A12 🗖 2	!	27	□ PGM
A7 C 3	3	26	□ N.C.
As C		25	D A8
A5 🗆 8		24	□ A9
A4 🗖 6		23	□ A11
A3 🗆 7		22	□ OĒ
A2 🗖 8		21	□ ^10
A, C		20	□ CE
A0 🗖 1	2764	19	□ 07
00 □ 1	1 .	18	□ 0 ₆
어디	2	17	D 05
02 🗖 1	3	16	□ 04
GND 🗖	4	15	□ 03

Pin Names

A ₀ -A ₁₂	Addresses
ŌĒ	Output Enable
O ₀ -O ₇	Data Outputs
O ₀ -O ₇ CE	Chip Enable
PGM	Program
N.C.	No Connect


MODE SELECTION

PINS	CE (20)	OE (22)	PGM (27)	V _{PP} (1)	V _{CC} (28)	Outputs (11-13, 15-19)
Read	V _{IL}	V _{IL}	V _{IH}	V _{CC}	V _{CC}	D _{OUT}
Standby	VIH	Χ.	Х	V _{CC}	V _{CC}	High Z
Program	V _{IL}	Х	V _{IL}	V _{PP}	V _{CC}	D _{IN}
Program Verify	V _{IL}	VIL	V _{IH}	V _{PP}	V _{CC}	D _{OUT}
Program Inhibit	V _{IH}	X	Х	V _{PP}	V _{CC}	High Z

X can be either V_{IL} or V_{IH}

Table 1 - Mode Selection

Block Diagram



Absolute Maximum Ratings* (Ta = 25°C)

Operating Temperature	- 1	0°C to +80°C
Storage Temperature	- 65	°C to + 125°C
Output Voltage		-0.6 to +6V
Input Voltage		
Supply Voltage V_{∞}		-0.6 to $+6$ V
Supply Voltage V _{PP}		-0.6 to $+22$ V

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

T_a = 25°C; f = 1 MHz

			Limits	B		
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input Capacitance	C'N			6	pF	V _{IN} = OV
Output Capacitance	Cout			12	ρF	V ₀₀₁ = 0V

DC Characteristics Read Mode and Standby Mode

 $T_a = 0$ °C to 70°C; $V_{CC} = +5V \pm 5\%$

				Limit			•
Pa	rameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Output I	High Voltage	V _{OH}	2.4			v	$I_{OH} = -400 \mu$ A
Output I	ow Voltage	V _{OL}			0.45	V,	l _{οι} = 2.1 mA
Input HI	gh Voltage	Vier	2.0		V _{cc} +	1! V	
Input Lo	w Voltage	V _{IL}	~0.1		0.8	٧	
Output I	eakage Current	ILO			10	μА	V _{OUT} = 5.25 V
Input Le	akage Current	I _{LI}			10	μА	V _{IN} = 5.25 V
V _{cc} Current	Standby	1 _{cc1}			50	mA	CE = VIH
	Active	Iccs			150	mA	OE = CE = Vit

uPD2764

DC Characteristics (Cont.)

Program, Program Verify and Program Inhibit Mode $T_a = 25^{\circ}C \pm 5^{\circ}C$, $V_{CC} = +5V \pm 5\%$, $V_{PP} = +21V \pm 0.5V$

			Limits	3		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input High Voltage	V _{IH}	2.0		V _{cc} + 1	٧	
Input Low Voltage	Vil	-0.1		0.8	٧	
Input Leakage Current	I _{L1}			10	μΑ	V _{IN} = V _{IL} or V _{IN}
Output High Voltage	V _{OH}	2.4			٧	$I_{OH} = -400 \mu$ A
Output Low Voltage	V _{OL}			0.45	٧	I _{OL} = 2.1 mA
V _{cc} Current	Icc			150	mA	
V _{PP} Current	I _{PP}			30	mA	CE = VILIPGM = V

AC Characteristics Read Mode and Standby Mode

 $T_a = 0$ °C to +70°C; $V_{cc} = +5V \pm 5$ %

			Limits	1		
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Address to Output Delay	t _{ACC}			250	ns	CE = OE = VIL
CE to Output Delay	t _{CE}			250	ns	OE = VIL
Output Enable to Output Delay	t _{oe}	10		100	ns	CE = VIL
Output Enable High to Output Float	t _{DF}	0		90	ns	CE = VIL
Address to Output Hold	t _{oH}	0			ns	CE = OE = V _{IL}

Test Conditions —

Output Load: 1 TTL gate and C₁ = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.8 to 2.2V

Timing Measurement Reference Level:

Inputs: 1.0V and 2.0V Outputs: 0.8V and 2.0V

Program, Program Verify and Program Inhibit Mode $T_a = 25^{\circ}C \pm 5^{\circ}C; V_{CC} = +5V \pm 5\%; V_{PP} = +21V \pm 0.5V$

Limits Parameter Symbol Min Typ Max Unit Test Conditions Address Setup Time 2 t_{AS} μ**8** OE Setup Time 2 toes u.s Data Setup Time 2 ш8 Address Hold Time 'n и8 CE Setup Time 2 ш8 t_{CES} **Data Hold Time** 2 μ8 t_{DH} Chip Enable to Output 0 130 ns to Float Delay Data Valid from OE 150 ns Program Pulse Width 45 55 50 ms

Test Conditions —

Voc Setup Time

input Pulse Levels = 0.8V to 2.2V

Input Timing Reference Level = 1.0V and 2.0V

Output Timing Reference Level = 0.8V and 2V

Input Rise and Fall Times: 20 ns

The µPD2764 operates from a single +5V power supply. making it ideal for microprocessor applications.

Programming of the µPD2764 is achieved with a single 50 ms TTL pulse. Total programming time for all 65,536 bits is 420 sec. Due to the simplicity of the programming requirements, devices on boards and in systems may be easily programmed without any special programmer.

The µPD2764 features a standby mode which reduces the power dissipation from a maximum active power dissipation of 788 mW to a maximum standby power dissipation of 262 mW. This results in a 67% savings with no increase in access time.

Erasure of the uPD2764 programmed data can be attained when exposed to light with wavelengths shorter than approximately 4,000 Angstroms (A). It should be noted that constant exposure to direct sunlight or room level fluorescent lighting could erase the µPD2764. Consequently, if the µPD2764 is to be exposed to these types of lighting conditions for long periods of time, its window should be masked to prevent unintentional erasure.

The recommended erasure procedure for the µPD2764 is exposure to ultraviolet light with wavelengths of 2,537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be not less than 15 W-sec/cm². The erasure time is approximately 15 to 20 minutes using an ultraviolet lamp of 12,000 μ W/cm² power rating.

During erasure, the µPD2764 should be placed within 1 inch of the lamp tubes. If the lamps have filters on the tubes, the filters should be removed before erasure.

Operation

The five operation modes of the uPD2764 are listed in Table 1. In READ mode, the only power supply required is a +5V supply. During programming, all inputs are TTL levels except for V_{DD} which is pulsed from TTL level to 21V.

Read Mode

When CE and OE are at low (0) level, READ is set and data is available at the outputs after toE from the falling edge of $\overline{\text{OE}}$ and t_{ACC} after setting the address.

Standby Mode

The uPD2764 is placed in standby mode with the application of a high (1) level TTL signal to the CE input. In this mode, the outputs are in a high impedance state, independent of the OE input. The active power dissipation is reduced by 67% from 788 mW to 262 mW.

Programming

Programming begins with erasing all data and consequently having all bits in the high (1) level state. Data is then entered by programming a low (0) level TTL signal into the chosen bit location.

The uPD2764 is placed in programming mode by applying a low (0) level TTL signal to the CE and PGM with V_{PP} at +21V. The data to be programmed is applied to the output pins in 8-bit parallel form at TTL levels.

Any location can be programmed at any time, either individually, sequentially or at random.


When multiple µPD2764s are connected in parallel except for CE, individual µPD2764s can be programmed by applying a low (0) level TTL pulse to the PGM input of the desired uPD2764 to be programmed.

Programming of multiple µPD2764s in parallel with the same data is easily accomplished. All the like inputs are tied together and programmed by applying a low (0) level TTL pulse to the PGM inputs.

Programming Inhibit Mode


Programming multiple uPD2764s in parallel with different data is easier with the program inhibit mode. Except for CE (or PGM) all like inputs (including OE) of the parallel µPD2764s may be common. Programming is accomplished by applying a low (0) TTL-level program pulse to the \overline{CE} (or \overline{PGM}) input with V_{PP} at +21V. A high (1) level applied to the CE (or PGM) of the other 120 µPD2764 will inhibit it from being programmed.

Read Mode



Notes: ① \overline{OE} may be delayed up to $t_{ACC}-t_{OE}$ after the falling edge of \overline{CE} for read mode without impact on t_{ACC} . ② t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Program Mode




Program Verify Mode


A verify should be performed on the programmed bits to determine that the data was correctly programmed. The program verify can be performed with \overline{CE} and \overline{OE} at low (0) levels and \overline{PGM} at high (1) level.

Output Deselect

The data outputs of two or more $\mu PD2764s$ may be wire-ORed together to the same data bus. In order to prevent bus contention problems between devices, all but the selected $\mu PD2764s$ should be deselected by raising the \overline{CE} input to a TTL high. \overline{OE} input should be made common to all devices and connected to the READ line from the system control BUS. These connections offer the lowest average power consumption.

Package Outline μPD2764 D (Cerdip)





Item	Millimeters	Inches		
A	37.7 MAX.	1.48 MAX.		
В	2.78	1.1		
С	2.54	0.1		
D	0.46 ± 0.10	0.018 ± 0.004		
E	27.94	1.10		
F	· 1.3	0.05		
G	2.54 MIN.	0.1 MIN.		
Н	0,5 MIN.	0.020		
ı	5.0 MAX.	0.20		
J 5.5 MAX.		0.216		
K 15.24		0.60		
L	14.66	0.58		
М	0.25 ± 0.05	0.010 ± 0.002		



MEMORIES

ELECTRONIC ARRAYS MASK PROGRAMMED READ ONLY MEMORIES



Custom ROM Verification Code Procedure

ROMs the Right Way

You will select well if you choose Electronic Arrays as your supplier of mask programmed ROMs.

Every ROM is like a custom LSI circuit. It's designed to store a bit pattern unique to your requirements. No one else can use your ROM. And you depend upon your ROM supplier to meet his commitments regarding delivery and quality. A ROM manufacturer must therefore be particularly cognizant of the custom nature of the business if he is to be effective in meeting customer needs.

At EA, we have the "ROM PERSPECTIVE", developed over a ten-year period of supplying custom ROMs. By utilizing our Mother Lot contact mask programming technique, and local domestic assembly, EA ships quality ROMs with fast, reliable delivery.

We also apply our knowledge to make verifying your custom ROM patterns a snap. With your complete input, as described within, we'll read out, duplicate, and send a verification package on its way back to you in 24 hours—every time.

NEC Electronics U.S.A. Inc. Electronic Arrays Division

NEC

A. VERIFICATION SEQUENCE SUMMARY

The diagram on page 3 details the procedure used by EA to verify your bit patterns. At your end, the sequence is simple. EA does all the hard stuff.

- 1. You ship to EA UV EPROMs or ROMs containing your custom bit patterns.
- 2. Upon receipt, EA reads out your patterns onto our PDP-11/70 computer file.
- 3. EA programs UV EPROMs the same or electrically similar to those you submitted, using the stored program data base from our computer.
- 4. A complete octal printout of your code is generated, including designation of chip selects and any custom marking required.
- 5. The EA-programmed UV EPROMs and printout are shipped to you for verification and approval.
- 6. Upon your receipt and verification testing, you notify us by phone, TWX, or mail of your approval. This starts the clock as regards delivery of first samples and all subsequent deliveries.
- 7. You sign and return to EA the cover sheets attached to each ROM code printout in the space indicated. Please don't forget this last important detail.

B. SENDING COMPLETE DATA

	ete information is necessary from you to avoid unnecessary verification delays. The following ist should be reviewed for all custom patterns sent to EA:
□ 1.	Have you included the desired chip select logic levels for each ROM? This information cannot be included in the UV EPROM, and must be furnished separately. We cannot proceed without it—it is an integral part of the ROM pattern data we require (see C below for details).
☐ 2.	If your are sending multiple UV EPROMs for a single ROM (e.g., two 16K UV EPROMs for one 32K ROM), be sure each part is clearly marked with the starting address for that section of the ROM. It is
	best to include this address marking on the UV EPROM package itself via a sticker.
□ 3.	Are the UV EPROMs themselves electrically sound? Double check them to ensure they program and read out properly with the right levels.
□ 4.	Do you require your own marking on the package? We'll be happy to custom-mark your ROMs for you
	if you will supply us with your desired marking. We've up to 20 digits available on one line for your marking preference.
☐ 5 .	Are the devices properly packaged for shipment to EA? To avoid accidental UV erasure, be sure the quartz window is covered. A small, gummed label is good protection. And we receive many UV
	EPROMs in a "CRUSHED" condition—often irreparable. Do not ship in an envelope. Ensure the UV EPROMs are packed in a rigid container to physically protect the leads, and with conductive foam
	to protect them from static charge. Then ship in a jiffy bag, or better yet, a small box with protective packing.
\Box 6	Can you include duplicate master UV EPROMs (or ROMs)? This allows EA to use a checksum to attest to
0.	readout integrity and reduces the potential error rate. If you can't send duplicate masters, please include a checksum for each individual UV EPROM (or ROM). The more redundancy we receive, the
	more rigorous EA can be in each verification step.
☐ 7 .	If you wish to receive your masters back with their original program, please include blank UV EPROMs for EA to program for verification. This will facilitate our turn time, and allow us to return
_	your masters with the verification EPROMs.
□ 8.	If you are ordering the EA8332 32K ROM, have you indicated whether you want the A or B pinout version? The pinout is irreversibly fixed simultaneous with the bit pattern during contact mask, and must be specified by you. Reference the front of the EA8332A/B data sheet for pinout option details.
	be specified by you. Reference the from of the broods by build sheet for philodrophor details.

C. CHIP SELECT PROGRAMMING


Every EA ROM has programmable chip selects which are permanently programmed into the ROM along with the bit pattern during wafer fabrication.

These chip selects are available for your convenience since they allow multiple ROMs to be utilized in parallel without external ROM select logic. You must furnish EA with the desired chip selection logic level for each CS pin on your ROM concurrent with the submission of the bit pattern.

See diagram on page 3. Note that the customer role is kept to a minimum in the overall verification effort. You need only:

- 1. Supply the EPROMs, CHIP SELECT, SPECIAL MARKING, CHECKSUM.
- 2. Test the product returned to you for verification.
- 3. Sign and return the approval sheet attached to each printout.

Prior to order entry into customer service, we of course also require your P.O. number, prices, quantity, and requested delivery schedule. All delivery commitments are based upon EA receipt of code verification and complete order entry data.



Each chip select (CS) must be programmed to be selected by either a logic 1 or logic 0. Reference the ROM data sheet "DC Operating Characteristics" to correctly interpret the logic 1 (high) and logic 0 (low) voltage conditions when determining your chip select options.

Chip selects must be specified for the following pins on EA ROMs:

ROM TYPE	SIZE	CHIP SELECT PINS	TOTAL
EA8308A	8K	18, 20	2
EA8316E	16K	18, 20, 21	3
EA8332A	32K	20, 21	2
EA8332B	32K	18, 20	2
FA8364	64K	20	1

D. USING UV EPROMS FOR CODE TRANSMITTAL

EA receives the vast majority of its customer codes by way of customer-programmed UV EPROMs. You may utilize any of the following UV EPROMs to transmit codes to EA:

UV EPROM	SIZE
2708	8K
2716/2516	16K
2732/2532	32K
2764/2564	64K

To transmit a code for this ROM: EA8308A (8K ROM)	Use these UV EPROMs: One 2708
EA8316E (16K ROM)	Two 2708's or One 2716
EA8332A/B (32K ROM)	Four 2708's or Two 2716's or One 2732
EA8364 (64K ROM)	Eight 2708's or Four 2716's or Two 2732's or One 2764

When submitting multiple UV EPROMs for one ROM code, remember to mark the starting address on each EPROM (B-2. above).

E. EXPEDITED VERIFICATION

If distances are great and/or time is of the absolute essence, EA has an alternate verification procedure you may use:

UV EPROMs-

Send EA 3 identically programmed UV EPROMs or sets of UV EPROMs. EA will read out all 3 and test for a match. If a match is obtained, EA will proceed with masking to produce ROMs identical to the 3 received. A printout will be furnished, but for information purposes only, not approval. The customer is responsible for the integrity of the patterns as

MASKED ROMs - Send 2 masked ROMs or sets of ROMs. EA will test for a match. If a match is obtained, EA will proceed with masking to produce ROMs identical to those received. A printout will be furnished, but for information purposes only, not approval, EA guarantees their ROMs to contain the identical pattern as the ROMs EA received.

F. ALTERNATE CODE TRANSMITTAL METHODS

There are acceptable alternatives to transmitting custom ROM codes to EA other than via UV EPROMs or ROMs. Codes may be transmitted via paper tape, punched cards, or other acceptable mediums. Standard octal and hexadecimal formats are currently available for use with punched computer cards or paper tape. Other non-standard formats may be acceptable provided adequate descriptions and compatible equipment are available. Contact EA sales personnel for further details and factory response.

NEC NEC Electronics U.S.A. Inc.Electronic Arrays Division

μPD2316E/EA8316E READ ONLY MEMORY 2048 WORDS. 8 BITS/WORD


Description

The μPD2316E/EA8316E is a 16,384-bit Read Only Memory utilizing MOS N-channel silicon gate technology. The device is completely static in operation, organized as 2,048 words by 8 bits, and operates from a single +5 volt power supply. All inputs and outputs are fully TTL compatible. It has three programmable chip select inputs and three-state outputs that allow memory expansion to 16,384 words by 8 bits without the use of any external logic. Programming of the device is accomplished by a custom mask during fabrication. The EA8316E pin-out is compatible with 2708 and 2716 EPROMs and can replace two 2708s or one 2716 for production. The EA8316E is available to two access time specifications, the standard 450 ns or the faster 350 ns version.


Features

Two Fast Access Time Options
 450 ns Maximum, EA8316E
 350 ns Maximum, EA8316E-5
All Outputs Drive 2 TTL Loads Directly
All Inputs TTL Compatible
Single +5 Volt Supply with ±5% Tolerance
Three-State Outputs for Direct Bus Compatibility
Three Programmable Chip Select Inputs
Pin-Compatible to 2708 and 2716 EPROMs
Fully Static Operation
All Inputs Protected Against Static Charge

Pin Configuration



Block Diagram



Absolute Maximum Ratings*

T _a = 25°C, f = 1 MHz	
Voltage on All Inputs, Outputs, and Supply Pins	-0.5 to 7.0V
Maximum Junction Temperature	+ 150°C
θ _{JC} (Hermetic DIP)	+65°C/W
Storage Temperature	-65°C to +150°C

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

Ta = 25°C, f = 1MHz. All pins at 0 volts.

Parameter	Symbol	Min	Typ	Max	Test Conditions
Input Capacitance	CIN		5pF	7pF	V _{IN} = 0V
Output Capacitance	COUT		7pF	10pF	V _{OUT} = 0V

DC Characteristics

 $T_a = -10$ °C to +70°C and $V_{CC} = 5V$


-						
		Limits				
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input "Low" Voltage	VIL	-0.5		0.8	٧	
Input "High" Voltage	· V _{IH}	2.0		V _{CC} +1	٧	
Input Load Current	I _I L			10	μΑ	V _{IN} = 0 to + 5.25V
Output "Low" Voltage	VOL			0.40	٧	I _{OL} = +3.2 mA
Output "High" Voltage	VOH	2.4			٧	I _{OH} = -200 μA
Output Leakage Current	lLO			10	μA	Chip disabled, VOUT = +0.4V to VCC
Power Supply Current	lcc		60	90	mA	All inputs +5.25V, Outputs unloaded

uPD2316E/EA8316E

AC Characteristics Ta = -10°C to +70°C

		EA8316E-5	EA8316-E	
Parameter	Symbol	Min Max	Min Max	Unit
Address to Output Delay Time	tACC	350	450	ns
Chip Select to Output Delay Time	tco	150	150	ns
Chip Deselect to Output Data Float Time	^t DF	100	100	ns
Previous Data Valid After Address Change	tон	20	20	ns

AC Test Conditions




Output Load (AC): 1 TTL Load + 100 pF.

Standard Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to ground. Positive current flows into the referenced pin.

Output Load (AC): 2 Series 74 TTL, $C_L = 100 \text{ pF}$ $0^{\circ}C \le t_A \le + 70^{\circ}C$ $+4.75V \le V_{CC} \le +5.25V$

Timing Waveform



Definitions

Access Time, tACC

Access time is the maximum time between the application of a valid Address and the corresponding valid Data Out.

Output Hold Delay, toH

Cutput hold delay is the minimum time after an Address change that the previous data remains valid.

Output Enable Time, tCO

Output enable time is the maximum delay between Chip Selects becoming true and Output Data becoming valid.

Cutput Disable Time, tDF

Output disable time is the delay between Chip Selects becoming false and output stages going to the high impedance state.

Gustom Programming Instructions

Eit Pattern Submittal Options

The customer's unique bit pattern can be submitted to Electronic Arrays via several convenient methods such that it is easy for the ROM customer, and readily verifiable for accuracy. The bit pattern can be delivered to EA contained within:

- 1. One programmed 2716 EPROM
- 2. Two programmed 2708 EPROMs
- 3. One customer-programmed 8316E ROM
- 4. Punched computer cards per the detail format shown below.

Bit Pattern Verification

For customer verification of the submitted bit patterns, several alternatives are also available. The following are those found by experience to be most expeditious.


Customer Pattern Submitted Via:


1. One programmed 2716


Verification Routine

Customer sends EA one additional erased 2716. EA programs the spare 2716 with the pattern data base extracted from the programmed 2716, and returns to customer for pattern verification. Customer sends EA two additional erased 2708s. EA programs the spare 2708s with the pattern data base extracted from the programmed 2708s and returns to customer for pattern verification.

Typical Characteristics







Customer Pattern Submitted Via: Verification Routine 3. One mask-programmed 8316E Customer sends EA one erased (or one 16K ROM) 2716 or two erased 2708s. EA programs these EPROMs with the pattern data base extracted from the 8316 and returns to the customer for pattern verification. After extracting the bit pattern 4. Punched computer cards from the card deck, EA's data base is used to punch a new deck. This deck, plus a complete printout, is returned to customer for pattern verification.

In all cases a computer printout of the complete bit pattern is also available upon customer request. The original 2716s, 2708s, or 8316s are retained by EA as the original bit pattern source data, at least until the first sample EA8316Es are tested and customerapproved.

The data base tape derived from the above source devices or card deck is utilized in turn to produce a pattern generator tape and ROM test pattern. The pattern generator tape drives EA's automatic pattern generation mask equipment, resulting in mask tooling that contains the customer's unique one/zero pattern. The ROM test pattern is used at production sort and final test to test each device 100% to the complete custom bit pattern.

Chip Select Level Programming

CS₁, CS₂, and CS₃ must be programmed by the customer to be selected by either a logic 1 or a logic 0 level. Accordingly, the customer must furnish EA with the desired chip selection level (1 or 0 only) for CS₁, CS₂, and CS₃, concurrent with submission of the bit pattern. The CS input logic levels are permanently established within each ROM in the same manner as the bit pattern.

Punched Computer Card Instructions

This technique requires that the customer supply EA with a deck of standard 80-column computer cards describing the data to be stored in the ROM array.

Title Card

All customer ROM "Data Cards" must be preceded by a "Title Card" which contains all unique information pertaining to that ROM other than the ROM data content. The required punching format is as follows:

Card Column No.	Card Contents
1	*(Asterisk)
2-19	Customer Name
20-21	Blank (no punch)
22-23	Month; e.g., 05 for May
24	/(slash)
25-26	Day of the month; e.g., 04 for the 4th day
27	/(slash)
28-29	The last two digits of the year
30-31	Blank
32-36	ROM Type (i.e., 8316E)
37	Blank
38-41	CS ₁ =
42	CS ₁ level desired for chip selection
	(1 or 0 only)
43	Blank
44-47	$CS_2 =$
48	CS ₂ level desired for chip selection
	(1 or 0 only)
49-54	Blank
55-80	Customer part number

Alternative Data File Formats

In addition to the standard EA octal format, it is possible to furnish data to EA in other formats if prearranged with the factory. A standard hexadecimal format is currently available. Other nonstandard formats may be acceptable. Contact EA sales personnel.

Data Cards

The required punching format is described below. All addresses must be included with their outputs defined. That is, no assumptions are made regarding the bit configuration of undefined outputs. Therefore, the customer must submit cards defining the entire ROM contents, when portions of the ROM may be unused (zero).

Card Column No. 1-4	Octal Pattern Format Card Contents Punch a 4-digit octal number representing the input address for the first of the 16 output words appearing on this card (this is the initial address).
5-7	Punch a 3-digit octal number represent- ing the outputs for the input address specified in column 1-4.
8-10 12	Punch a 3-digit octal number represent- ing the outputs for the initial input address + 1.
11-13	Punch a 3-digit octal number represent- ing the outputs for the initial input address + 2.
 : ;	-
_	
	_
50-52	Punch a 3-digit octal number represent- ing the outputs for the initial input address + 15.
53-59	Blank
60-80	Not used by EA. May contain customer


Each card, therefore, carries (in octal) the initial input address for the 16 output words contained on that card, the 16 output words themselves (in octal) and the unique ROM number. The cards must be provided for all possible sequential address locations (in blocks of 16). A 2,048-word ROM therefore, requires 128 cards, with all 16 output words defined on each card.


identification.

μ**PD2316E/EA8316E**

Package Outlines µPD2316EC EA8316EC Plastic

μΡD2316ED EA8316ED Ceramic





Item	Millimeters	Inches
Α	33 Max	1.3 Max
В	2.53	0.1
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	27.94	1.1
F	1.5	0.059
G	2.54 Min	0.1 Min
Н	0.5 Min	0.02 Min
1	5.22 Max	0.205 Max
J	5.72 Max	0.225 Max
К	15.24	0.6
L	13.2	0.55 Max
М	0.25 +0.10 -0.05	0.01 +0.004 -0.0019

Item	Millimeters	Inches
	30.78 Max	1.23 Max
В	1.53 Max	0.07 Max
С	2.54 ± 0.1	0.10 ± 0.004
D	0.46 ± 0.8	0.018 ± 0.03
E	27.94 ± 0.1	1.10 ± 0.004
F	1.02 Min	0.04 Min
G	3.2 Min	0.125 Min
Н .	1.02 Min	0.04 Min
ı	3.23 Max	0.13 Max
J	4.25 Max	0.17 Max
K	15.24 Typ	0.60 Typ
L	14.93 Typ	0.59 Typ
M	0.25 ± 0.05	0.010 ± 0.002

NEC NEC Electronics U.S.A. Inc.

Electronic Arrays Division


Description

The μ PD2332A/B/EA8332A/B is a 32,768-bit fully static Read Only Memory utilizing MOS N-channel silicongate ion-implanted technology. It is organized 4096 words by 8 bits and operates from a single +5 volt power supply with a \pm 10% supply tolerance. All inputs are TTL compatible, and the three-state outputs can drive 2 standard TTL loads each. It is unique in that both proposed JEDEC standard pin configurations are available. The 8332A incorporates CS2 and A11 on pins 21 and 18 respectively. The EA8332B incorporates CS2 and A11 on pins 18 and 21 respectively. Hence pin compatibility with other available 32K ROMs is at user option. Both pinout versions are available to two access time specifications, the standard 450 ns or the faster 350 ns version.

Features


Two Fast Access	Time Options	
- 450 ns Max, I	EA8332	
- 350 ns Max, I	EA8332-1	
All Outputs Drive	2 TTL Loads Dire	ectly
All Inputs TTL Co	mpatible	
Single +5 Volt S		
Three-State Outp		
Both Proposed Ji	EDEC Pinouts Av	ailable
	Pin 18	Pin 21
EA8332A	A ₁₁	CS ₂
EA8332B	CS ₂	A11
Two Programmat	ole Chip Select In	puts
Pin Compatible to	EA2716 and 27	32 EPROMs
Fully Static Opera	ation	
All Inputs Protect	ed Against Static	Charge

Pin Configuration



μPD2332A/B/EA8332A/B READ ONLY MEMORY 4096 WORDS, 8 BITS/WORD

Block Diagram



Absolute Maximum Ratings*

T _a = 25°C, f = 1 MHz	
Voltage on All Inputs, Outputs, and Supply Pin	s -0.5 to 7.0V
Maximum Junction Temperature	+ 150°C
θJC (Hermetic DIP)	-65°C/W
Storage Temperature	-65°C to + 150°C

*COMMENT: Stresses more severe than those listed here may cause permanent damage to the device. This is a stress rating only, and operation of the device at any condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Standard Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to ground. Positive current flows into the referenced pin.

Output Load (AC): 2 Series 74 TTL, C_L = 100 pF 0°C ≤ t_A ≤ +70°C +4.50V ≤ V_{CC} ≤ +5.50V

DC Characteristics

 $T_a = -10$ °C to +70°C and $V_{CC} = 5V$

						-
			Limits			
Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input "Low" Voltage	VIL	-0.5		0.8	٧	
Input"High" Voltage	VIH	2,0		Vcc+1	٧	
Input Load Current	l _{IL}			10	μΑ	V _{IN} = 0 to 5.5V
Output "Low" Voltage	VOL			0.40	٧	IQL = +3.2 mA
Output "High" Voltage	Vон	2.4			٧	IOH = -200 µA
Output Leakage Current	'LO		-	10	μА	Chip Disabled VOUT = +0.4V to VCC
Power Supply Current	lcc		60	90	mA	All inputs +5.5V Output Unloaded

иPD2332A/B/EA8332A/B


AC Characteristics

Ta = -10°C to +70°C

	EA833	2A/B-1	EA83		
Symbol	Min	Max	Min	Max	Unit
^t ACC		350		450	ns
tco		150		150	ns
^t DF		100		- 100	ns
tон	20		20	- 27	ns,
	tACC tCO	Symbol Min tACC tCO tDF	tACC 350 tCO 150 tDF 100	Symbol Min Max Min tACC 350 tCO 150 tDF 100	Symbol Min Max Min Max tACC 350 450 tCO 150 150 tDF 100 100

AC Test Conditions

Input Pulse Rise and Fall Times...... Timing Measurement Reference Levels: V_{IH} , $V_{OH} = 2.0V$; V_{OI} , $V_{II} = 0.8V$




Output Load (AC): 1 TTL Load + 100 pF

Capacitance

Ta = 25°C, f = 1 MHz; all pins at 0 volts.

Parameter	Symbol	Min	Тур	Max	Test Conditions
Input Capacitance	C _{IN}		5pF	7pF	VIN = OV
Output Capacitance	COUT	-	7pF	10pF	V _{OUT} = OV

Timing Waveform



Definitions

Access Time, tacc

Access time is the maximum time between the application of a valid Address and the corresponding valid Data Out.

Output Hold Delay, ton

Output hold delay is the minimum time after an Address change that the previous data remains valid.

Output Enable Time, tco

Output enable time is the maximum delay between Chip Selects becoming true and Output Data becoming valid.

Output Disable Time, tpF

Output disable time is the delay between Chip Selects becoming false and output stages going to the high impedance state.

Custom Programming Instructions Bit Pattern Submittal Options

The customer's unique bit pattern can be submitted to Electronic Arrays via several convenient methods such that it is easy for the ROM customer, and readily verifiable for accuracy. The bit pattern can be delivered to EA contained within:

- 1. Two programmed 2716 EPROMs
- 2. Four Programmed 2708 EPROMs
- 3. Two customer-programmed 8316E ROMs
- 4. Two customer-programmed 8316A ROMs
- 5. Punched computer cards per the detail format shown below.

Bit Pattern Verification

For customer verification of the submitted bit patterns, several alternatives are also available. The following are those found by experience to be most expeditious.

Customer Pattern Submitted Via:

1.73m n

1. Two programmed 2716s

Verification Routine

Customer sends EA two additional erased 2716s. EA programs the spare 2716s with the pattern data base extracted from the programmed 2716s, and returns to customer for pattern verification.

2. Four programmed 2708s

Customer sends EA four additional erased 2708s, EA programs the spare 2708s with the pattern data base extracted from the programmed 2708s and returns to customer for pattern verification.

3. Two mask-programmed 8316Es (or 8316As)


Customer sends EA two erased 2716s or four erased 2708s, EA programs these EPROMs with the pattern data base extracted from the 8316s and returns to the customer for pattern verification. After extracting the bit pattern


from the card deck, EA's data base is used to punch a new deck. This deck, plus a complete printout, is returned to customer for pattern verification.


In all cases a computer printout of the complete bit pattern is also available upon customer request. The original 2716s, 2708s, or 8316s are retained by EA as the original bit pattern source data, at least until the first sample EA8332s are tested and customer approved.

The data base tape derived from the above source devices or card deck is utilized in turn to produce a pattern generator tape and ROM test pattern. The pattern generator tape drives EA's automatic pattern generation mask equipment, resulting in mask tooling that contains the customer's unique one/zero pattern. The ROM test pattern is used at production sort and final test to test each device 100% to the complete custom bit pattern.

Typical Characteristics







Customer Programming Instructions (Cont.)Chip Select Level Programming

CS₁ and CS₂ must be programmed by the customer to be selected by either a logic 1 or a logic 0 level. Accordingly, the customer must furnish EA with the desired chip selection level (1 or 0 only) for CS₁ and CS₂, concurrent with submission of the bit pattern. The CS input logic levels are permanently established within each ROM in the same manner as the bit pattern.

Punched Computer Card Instructions

This technique requires that the customer supply EA with a deck of standard 80 column computer cards describing the data to be stored in the ROM array.

Title Card

All customer ROM "Data Cards" must be preceded by a "Title-Card" which contains all unique information pertaining to that ROM other than the ROM data content. The required punching format is as follows:

Card	
Column No.	Card Contents
1	*(Asterisk)
2-19	Customer Name
20-21	Blank (no punch)
22-23	Month; e.g., 0.5 for May
24	/(slash)
25-26	Day of the month; e.g., 04 for the 4th day
27	/(slash)
28-29	The last two digits of the year
30-31	Blank
32-36	ROM Type (i.e. 8332A or 8332B)
37	Blank
38-41	$CS_1 =$
42	CS ₁ level desired for chip selection
	(1 or 0 only)
43	Blank
44-47	$CS_2 =$
48	CS2 level desired for chip selection
	(1 or 0 only)
49-54	Blank
55-80	Customer part number
	·

Alternative Data File Formats

In addition to the standard EA octal format, it is possible to furnish data to EA in other formats if prearranged with the factory. A standard hexadecimal format is currently available. Other nonstandard formats may be acceptable, Contact EA sales personnel.

Data Cards

The required punching format is described below. All addresses must be included with their outputs defined. That is, no assumptions are made regarding the bit configuration of undefined outputs. Therefore, the customer must submit cards defining the entire ROM contents, when portions of the ROM may be unused (zero).


Card Column No.	Octal Pattern Format Card Contents
1-4	Punch a 4-digit octal number represent- ing the input address for the first of the 16 output words appearing on this card (this is the initial address).
5-7	Punch a 3-digit octal number represent- ing the outputs for the input address specified in column 1-4.
8-10	Punch a 3-digit octal number representing the outputs for the initial input address + 1.
11-13	Punch a 3-digit octal number representing the outputs for the initial input address + 2.
-	_
_	_
_	_
50-52	Punch a 3-digit octal number representing the outputs for the initial input address + 15.
53-59	Blank
60-80	Not used by EA. May contain customer identification.


Each card, therefore, carries (in octal) the initial input address for the 16 output words contained on that card, the 16 output words themselves (in octal) and the unique ROM number. The cards must be provided for all possible sequential address locations (in blocks of 16). A 4096 word ROM, therefore, requires 256 cards, with all 16 output words defined on each card.

μPD2332A/B/EA8332A/B


Package Outlines μPD2338AC/EA8338AC μPD2338BC/EA8338BC Plastic

μPD2338AD/EA8338AD μPD2338BD/EA8338BD Ceramic





Item	Millimeters	Inches	
Α	33 Max	1.3 Max	
В	2.53	0.1	
С	2.54	0.1	
D	0.5 ± 0.1	0.02 ± 0.004	
E	27.94	1.1	
F	1.5	0.059	
G	2.54 Min	0.1 Min	
Н	0.5 Min	0.02 Min	
ı	5.22 Max	0.205 Max	
J	5.72 Max	0.225 Max	
K	15.24	0.6	
L	13.2	0.55 Max	
М	0.25 +0.10 -0.05	0.01 +0.004 -0.0019	



Item	Millimeters	Inches
A	30.78 Max	1.23 Max
8	1.53 Max	0.07 Max
С	2.54 ± 0.1	0.10 ± 0.004
D	0.46 ± 0.8	0.018 ± 0.03
E	27.94 ± 0.1	1.10 ± 0.004
F	1.02 Min	0.04 Min
G	3.2 Min	0.125 Min
Н	1.02 Min	0.04 Min
Ī	3.23 Max	0.13 Max
J	4.25 Max	0.17 Max
K	15.24 Typ	0.60 Typ
L	14.93 Typ	0.59 Typ
M	0.25 ± 0.05	0.010 ± 0.002

NEC NEC Electronics U.S.A. Inc.

Electronic Arrays Division


Description

The μ PD2364/EA8364 is a 65,536-bit Read Only Memory utilizing MOS N-channel silicon gate technology. The device is completely static in operation, organized as 8192 words by 8 bits, and operates from a single +5 volt power supply. All inputs and outputs are fully TTL compatible. It has one programmable chip select input and three-state outputs that allow memory expansion to 16,384 words by 8 bits without the use of any external logic. Programming of the device is accomplished by a custom mask during fabrication. The EA8364 pin-out is compatible with 2716 and 2732 EPROMs and can replace two 2732s or one 2564 for production.

Features

□ Two Fast Access Time Options
 — 450 ns Maximum — EA8364
 — 350 ns Maximum — EA8364-1
 □ All Inputs and Outputs TTL Compatible
 □ Single + 5 Volt Supply with ± 10% Tolerance
 □ Three-State Outputs for Direct Bus Compatibility
 □ One Programmable Chip Select Input
 □ Pin-Compatible to 2716, 2732, and 2564 EPROMs
 □ Fully Static Operation
 □ All Inputs Protected Against Static Charge


Pin Configuration



8192 WORDS, 8 BITS/WORD

μPD2364/EA8364 READ ONLY MEMORY

Block Diagram



Absolute Maximum Ratings*

Ta = 25°C, f = 1 MHz				
Voltage on All Inputs, Outputs, and Supply Pins	- 0.5 to 7.0V			
Maximum Junction Temperature	+ 150°C			
θ _{JC} (Hermetic DIP)	- 65 °C/W			
Storage Temperature	-65°C to + 125°C			

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

Ta = 25°C, f = 1 MHz

			Limits			
Parameter	Symbol	Min	Typ	Max	Test Conditions	
Input Capacitance	CIN			10 pF	V _{IN} = ov	
Output Capacitance	COUT			15 pF	V _{OUT} = 0V	

DC Characteristics

 $T_{a} = -10$ °C to +70°C and $V_{CC} = 5V$

		Limits				
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input "Low" Voltage	V _{IL}	-0.5		0.8	٧	
Input "High" Voltage	VIH	2.0		Vcc+1	٧	
Input Load Current	ΊL			10	μΑ	VIN = 0 to 5.5V
Output "Low" Voltage	VOL			0.4	٧	I _{OL} = +3.2 mA
Output "High" Voltage	VOH	2.4			٧	I _{OH} = -200 μA
Output Leakage Current	lo			10	μΑ	Chip Disabled VOUT = +0.4V to VCC
Power Supply Current	lcc		80	140	mA	All inputs +5.5V Output Disabled
Power Supply Current	lcc		100	160	mA	All inputs +5.5V Output Disabled

μ**PD2364/EA8364**


AC Characteristics

 $T_a = -10^{\circ}C \text{ to } +70^{\circ}C$

Parameter		EA8364-1		EA8364		
	Symbol	Min	Max	Min	Max	Unit
Address to Output Delay Time	tACC		350		450	ns
Chip Select to Output Delay Time	tco		150		150	ns
Chip Deselect to Output Data Float Time	^t DF		150		150	ns
Previous Data Valid After Address Change	tон	20		20		ns

AC Test Conditions

Input Pulse Rise	e and Fall Times	20 ns
	ement Reference	
Levels	\dots V _{IH} , V _{OH} = 2.0V;	VOL, $VIL = 0.8V$




Output Load (AC): 1 TTL Load + 100 pF

Standard Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to ground. Positive current flows into the referenced pin.

Output Load (AC): 1 Series 74 TTL, $C_L = 100 \text{ pF}$ $0^{\circ}C \le t_A \le + 70^{\circ}C$ $+ 4.50V \le V_{CC} \le +5.50V$

Timing Waveform



Definitions

Access Time, tACC

Access time is the maximum time between the application of a valid Address and the corresponding valid Data Out.

Output Hold Delay, toH

Output hold delay is the minimum time after an Address change that the previous data remains valid.

Output Enable Time, tco

Output enable time is the maximum delay between Chip Selects becoming true and Output Data becoming valid.

Output Disable Time, top

Output disable time is the delay between Chip Selects becoming false and output stages going to the high impedance state.

Custom Programming InstructionsBit Pattern Submittal Options

The customer's unique bit pattern can be submitted to Electronic Arrays via several convenient methods such that it is easy for the ROM customer, and readily verifiable for accuracy. The bit pattern can be delivered to EA contained within:

- 1. One programmed 2564/2764 EPROM
- 2. Two programmed 2532/2732 EPROMs
- 3. Four programmed 2516/2716 EPROMs
- 4. One customer-programmed 8364 ROM
- 5. Two customer-programmed 8332 ROMs

Bit Pattern Verification Sequence

For customer verification of the submitted bit patterns, several alternatives are also available. The following are those found by experience to be most expeditious.

Customer Pattern Submitted Via:

1. One programmed 2564/2764

Verification Routine

Customer sends EA one additional erased 2564/2764. EA programs the spare 2564/2764 with the pattern data base extracted from the programmed 2564/2764, and returns to customer for pattern verification.

2. Two programmed 2532/2732s

Customer sends EA two additional erased 2532/2732s. EA programs the spare 2532/2732s with the pattern data base extracted from the programmed 2532/2732s and returns to customer for pattern verification.

3. Four programmed 2516/2716s

4. One mask programmed 64K

ROM (or 2 32K masked ROMs)

Customer sends EA four additional erased 2516/2716s. EA programs the spare 2516/2716s with the pattern data base extracted from the programmed 2516/2716s and returns to customer for pattern verification.

Customer sends EA one additional erased 2564/2764 or two additional erased 2532/2732s. EA programs these EPROMs with the pattern data base extracted from the 64K ROM (or 32K ROMs) and returns to customer for pattern verification.

An alternative to the above is to provide EA with 2 identical ROMs. Each will capture the patterns from both, compare them, and if they match, the code is presumed correct. In this case, only a printout is returned to customer for verification. Whenever ROMs are used to submit bit patterns, include the ROM chip select logic levels for each.

In all cases where multiple EPROMs or ROMs are submitted for one 64K ROM (i.e., 2 32Ks or 4 16Ks) the applicable address locations of each device within the 64K memory map must be clearly indicated for each package—preferably on the device package itself.

Bit Pattern Verification Sequence


An additional verification alternative, when distances are great and/or time is of the essence, is to submit three identically programmed EPROMs (or sets of EPROMs, if not 2564/2764s). EA will compare all three programs, and if we get a match, proceed with tooling. A printout is returned to the customer but no verification EPROMs are necessary under these conditions. EA is also equipped to accept bit patterns transmitted ever the phone lines. If this method is desired by the


example over the phone lines. If this method is desired by the customer, contact Electronic Arrays for format information and direct transmission procedures.

In all cases, a computer printout of the complete bit pattern is also furnished to all customers. Attached to each printout is a cover sheet containing data relevant to the ROM. Following careful review of the data and the bit pattern, the customer indicates verification and approval by signing the cover sheet and returning it to EA.

The data base tape derived from above source devices is utilized in turn to produce a pattern generator tape and a ROM test pattern. The pattern generator tape

Package Outlines µPD2364C EA8364C Plastic





item	Millimeters	Inches
A	33 Max	1.3 Max
В	2.53 Max	0.1 Max
С	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	27.94 ± 0.1	1.1 ± 0.004
F	1.5 Min	0.059 Min
G	2.54 Min	0.1 Min
Н	0.5 Min	0.02 Min
1	5.22 Max	0.205 Max
J	5.72 Max	0.225 Max
K	15.24 Typ	0.6 Typ
L	13.2 Typ	0.52 Typ
М	0.25 + 0.10 - 0.05	0.01 +0.004 -0.0019

drives EA's automatic pattern generation mask equipment, resulting in mask tooling that contains the customer's unique one/zero pattern. The ROM test pattern is used at production wafer sort and final test to test each device 100% to the complete custom bit pattern.


Chip Select Level Programming


CS₁ must be programmed by the customer to be selected by either a logic 1 or a logic 0 level. Accordingly, the customer must furnish EA with the desired chip selection level (1 or 0 only) for CS₁ concurrent with submission of the bit pattern. The CS input logic levels are permanently established within each ROM in the same manner as the bit pattern.

Alternative Data File Formats

In addition to the EPROM technique, it is possible to furnish ROM data to EA in other media if prearranged with the factory. Standard octal and hexadecimal formats are currently available. Other nonstandard formats may be acceptable. Contact EA sales personnel.

μPD2364D EA8364D Ceramic





tem	Millimeters	Inches
Α	30.78 Max	1.21 Max
В	1.53 Max	0.06 Max
С	2.54 ± 0.1	0.10 ± 0.004
D	0.46 ± 0.8	0.018 ± 0.03
E	27.94 ± 0.1	1.10 ± 0.004
F	1.02 Min	0.04 Min
G	3.2 Min	0.13 Min
Н	1.02 Min	0.04 Min
ı	3.23 Max	0.13 Max
J	4.25 Max	0.17 Max
K	15.24 Typ	0.60 Typ
L	14.93 Typ	0.59 Typ
М	0.25 ± 0.05	0.010 ± 0.002



MICROCOMPUTERS SINGLE CHIP 4-BIT MICROCOMPUTERS





4-BIT SINGLE CHIP MICROCOMPUTER FAMILY

DESCRIPTION

The µCOM-4 4-bit Microcomputer Family is a broad product line of 14 individual devices designed to fulfill a wide variety of design criteria. The product line shares a compatible architecture and instruction set. The architecture includes all functional blocks necessary for a single chip controller, including an ALU, Accumulator, Bytewide ROM, RAM, and Stack. The instruction set maximizes the efficient utilization of the fixed ROM space, and includes a variety of Single Bit Manipulation, Table Look-Up, BCD arithemetic, and Skip instructions.

The µCOM-4 Microcomputer Family includes seven different products capable of directly driving 35V Vacuum Fluorescent Displays. Four products are manufactured with a CMOS process technology, µCOM-4 Microcomputers are ideal for low-cost general purpose controller applications such as industrial controls, instruments, appliance controls, intelligent VF display drivers, and games.

- FEATURES Choice of ROM size: 2000 x 8, 1000 x 8, or 640 x 8
 - Choice of RAM size: 96 x 4, 64 x 4, or 32 x 4
 - Six 4-Bit Working Registers Available
 - One 4-Bit Flag Register Available
 - Powerful Instruction Set
 - Choice of 80 or 58 Instructions
 - Table Look-Up Capability with CZP and JPA Instructions
 - Single Bit Manipulation of RAM or I/O Ports
 - BCD Arithmetic Capability
 - · Choice of 3-Level, 2-Level, or 1-Level Subroutine Stack
 - Extensive I/O Capability
 - Choice of 35 or 21 I/O Lines

	42/52-Pin Packages	28-Pin Package
 4-Bit Input Ports 	2	1
4-Bit I/O Ports	2	2
 4-Bit Output Ports 	4	2
 3-Bit Output Ports 	1	_
 1-Bit Output Port 	_	1

- Programmable 6-Bit Timer Available
- Choice of Hardware or Testable Interrupt
- Built-In Clock Signal Generation Circuitry
- Built-In Reset Circuitry
- Single Power Supply
- Low Power Consumption
- PMOS or CMOS Technologies
- Choice of 42-pin DIP, 28-pin DIP, or 52-pin Flat Plastic Package

Internal Registers

The ALU, the Accumulator, and the Carry Flag together comprise the central portion of the μ COM-4 Microcomputer Family architecture. The ALU performs the arithmetic and logical operations and checks for various results. The Accumulator stores the results generated by the ALU and acts as the major interface point between the RAM, the I/O ports, and the Data Pointer registers. The Carry F/F can be addressed directly, and can also be set during an addition. The μ PD546, μ PD553, μ PD557L, and μ PD650 also have a Carry Save F/F for storage the value of the Carry F/F.

Data Pointer Registers

The DPH register and 4-bit DPL register reside outside the RAM. They function as the Data Pointer, addressing the rows and columns of the RAM, respectively. They are individually accessible and the L register can be automatically incremented or decremented.

RAM

All μ COM-4 microcomputers have a static RAM organized into a multiple-row by 16-column configuration, as follows:

MICROCOMPUTER	RAM	ORGANIZATION	DPH	DPL
μPD546, μPD553, μPD557L, and μPD650	96 × 4	6 rows x 16 columns	3	4
μPD547, μPD547L μPD552, and μPD651	64 × 4	4 rows x 16 columns	2	4
μPD550, μPD550L, μPD554, μPD554L, and μPD652	32 × 4	2 rows x 16 columns	1	4

The μ PD546, μ PD553, μ PD557L, and μ PD650 also have a 4-bit Flag register and six 4-bit working registers resident in the last row of the RAM. Their extended instruction set provides 10 additional instructions with which you can access or manipulate these seven registers.

ROM

The ROM is the mask-programmable portion of the μ COM-4 Microcomputer which stores the application program. It is organized as follows:

MICROCOMPUTER	вом	ORGANIZATION					
MICROCOMPOTER	ROM	FIELDS	PAGES				
μPD546, μPD553, μPD557L, and μPD650	2000 × 8	8	16				
μPD547, μPD547L, μPD552, μPD651	1000 x 8	8	8				
μPD554, μPD554L, and μPD652	1000 × 8	8	8				
μPD550 and μPD550L	640 x 8	8	8				

FUNCTIONAL DESCRIPTION

FUNCTIONAL DESCRIPTION (CONT.)

Program Counter and Stack Register

The Program Counter contains the address of a particular instruction being executed. It is incremented during normal operation, but can be modified by various JUMP and CALL instructions. The Stack Register is a LIFO push-down stack register used to save the value of the Program Counter when a subroutine is called. It is organized as follows:

MICROCOMPUTER	STACK ORGANIZATION	ALLOWABLE SUBROUTINE CALLS
μΡD546, μΡD553, μΡD557L, and μΡD650	3 words x 11 bits	3 Levels
μPD651	2 words x 10 bits	2 Levels
μPD547, μPD547L, and μPD552	1 word x 10 bits	1 Level
μPD550, μPD550L, μPD554, μPD554L, and μPD652	1 word x 10 bits	1 Level

Interrupts

All µCOM-4 microcomputers are equipped with a software-testable interrupt which skips an instruction if the Interrupt F/F has been set. The TIT instruction resets the Interrupt F/F.

In addition, the μ PD546, μ PD553, μ PD557L, and μ PD650 have a level-triggered hardware interrupt, which causes an automatic stack level shift and interrupt service routine call when an interrupt occurs.

Interval Timer

The μ PD546, μ PD553, μ PD557L, and μ PD650 are equipped with a programmable 6-bit interval timer which consists of a 6-bit polynomial counter and a 6-bit binary down counter. The STM instruction sets the initial value of the binary down counter and starts the timing. The polynomial counter decrements the binary down counter when 63 instruction cycles have been completed. When the binary down counter reaches zero, the timer F/F is set. The TTM instruction tests the timer F/F, and skips the next instruction if it is set.

Clock and Reset Circuitry

The Clock Circuitry for any μ COM-4 microcomputer can be implemented by connecting either an Intermediate Frequency Transformer (IFT) and a capacitor, or a Ceramic Resonator and two capacitors, to the CL₀ and CL₁ Inputs. The Power-On-Reset Circuitry for any μ COM-4 microcomputer can be implemented by connecting a Resistor, a Capacitor, and a Diode to the RESET input.

μCOM-4

I/O Capability

FUNCTIONAL DESCRIPTION (CONT.)


The μ COM-4 microcomputer family devices have either 35 or 21 I/O lines, depending upon the individual device, for communication with and control of external circuitry. They are organized as follows:

PORT	SYMBOL	FUNCTION	µPD546, µPD547, µPD547L, µPD552, µPD553, µPD650, and µPD651	μΡΙ)550, μΡD550L, μΡD554, μΡD554L, μΡD557L, and μΡD652
Port A	PA ₀₋₃	4-Bit Input	•	•
Port B	PB ₀₋₃	4-Bit Input	•	
Port C	PC ₀₋₃	4-Bit Input/Output (VF Drive Possible)	•	•
Port D	PD ₀₋₃	·4-Bit Input/Output (VF Drive Possible)	•	, •
Port E	PE ₀₋₃	4-Bit Output (VF Drive Possible)	•.	•
Port F	PF ₀₋₃	4-Bit Output (VF Drive Possible)	•	•
Port G	PG ₀₋₃	4- Bit Output (VF Drive Possible)	•	
10113	PG ₀₋₁	1-Bit Output (VF Drive Possible)		•
Port H	PH ₀₋₃	4-Bit Output (VF Drive Possible)	•	
Port I	PI ₀₋₂	3-Bit Output (VF Drive Possible)		

Development Tools


The NEC Development System (NDS) is available for developing software service code, editing, and assembling source code into object code. In addition, the ASM-43 Cross Assembler is available for systems which support either the Intel ISIS-II Operating System or the CP/M (® Digital Research Corp.) Operating System.

The EVAKIT-43P Evaluation Board is available for production device emulation and prototype system debugging. The SE-43P Emulation Board is available for demonstrating the final system design. The μ PD556B ROM-less Evaluation Chip is available for small pilot production.




Note: Block diagram above applies to μPD546, μPD553, and μPD650 4-bit microcomputers. The μPD557L block diagram is similar to the above, except that PB₀₋₃, PG₁₋₃, PH₀₋₃, and PI₀₋₂ have been eliminated to accommodate the μPD557L's 28-pin package.

μPD547, μPD547L, μPD552, μPD651 BLOCK DIAGRAM



 μ PD550, μ PD550L, μ PD554, μ PD554L, μ PD652 BLOCK DIAGRAM



The μ PD546, μ PD553, μ PD557L, and μ PD650 execute all 80 instructions of the extended μ COM-4 instruction set. The 22 additional instructions are indicated by shading.

The μ PD547, μ PD547L, μ PD550, μ PD550L, μ PD550L, μ PD554L, μ PD651, and μ PD652 execute a 58 instruction subset of the μ COM-4 instruction set.

INSTRUCTION SET

INSTRUCTION SET SYMBOL DEFINITIONS

The following abbreviations are used in the description of the μ COM-4 instruction set:

SYMBOL	EXPLANATION AND USE
Acc	Accumulator
Accn	Bit "n" of Accumulator
address	Immediate address
С	Carry F/F
C'	Carry Save F/F
data	Immediate data
Dn	Bit "n" of immediate data or immediate address
DP	Data Pointer
DPH	Upper Bits of Data Pointer
DPL	Lower 4 Bits of Data Pointer
FLAG	FLAG Register
INTE F/F	Interrupt Enable F/F
INT F/F	Interrupt F/F
P()	Parallel Input/Output Port addressed by the value within the brackets
P _n	Bit "n" of Program Counter
PA	Input Port A
PC	Input/Output Port C
PD	Input/Output Port D
PE	Output Port E
R	R Register
S	S Register
SKIP	Number of Bytes in next instruction when skip condition occurs
STACK	Stack Register
TC	6-Bit Binary Down Timer Counter
TIMER F/F	Timer F/F
w	W Register
Х	X Register
Y	Y Register
Z	Z Register
()	The contents of RAM addressed by the value within the brackets
[]	The contents of ROM addressed by the value within the brackets
+	Load, Store, or Transfer
· ++	Exchange
_	Complement
¥	LOGICAL EXCLUSIVE OR
	Applies to μ PD546, μ PD553, μ PD556B, μ PD557L, and μ PD650 only

					INE	TRUC	TION C	ODE]		SKIP
MNEMONIC	FUNCTION	DESCRIPTION	D7	De	05	D4	D3	D ₂	D ₁	D ₀	BYTES	CYCLES	CONDITION
			L	OAD									
LI deta	ACC ← D3-0	Load ACC with 4 bits of Immediate data; execute succeeding LI instructions as NOP Instructions	1	0	0	1	D3	D ₂	D ₁	D ₀	1	1	String
L	ACC ← (DP)	Load A _{CC} with the RAM contents addressed by DP	0	0	1	1	1	0	0	0	1	1	
LM date	A _{CC} ← (DP) DP _H ← DP _H ¥ D ₁₋₀	Load A _{CC} with the RAM contents addressed by DP; Perform a LOGICAL EXCLUSIVE-OR Between DP _H and 2 bits of Immediate Date; Store the result in DP _H	0	0	1	1	1	0	D ₁	D ₀	1	1	
LDI data	DP D6-0	Load DP with 7 bits of immediate date	0	0 D6	0 D5	1 D4	0 D3	1 D2	0 D1	1 D ₀	2	2	
LDZ data	DPH ← 0 DPL ← D3-0	Load DP _H with 0; Load DP _L with 4 bits of immediate data	1	0	0	0	D3	D ₂	D ₁	D ₀	1	1	
	<u> </u>		ST	ORE								· · · · · · · · · · · · · · · · · · ·	
S	(DP) ← A _{CC}	Store ACC into the RAM location addressed by DP	0	0	0	0	0	, 1	0	0	1	1	
			TRA	NSFEF	1								
TAL	DPL + ACC	Transfer ACC to DPL	0	0	0	0	0	1	1	1	1	1	
TLA	ACÇ ← DPL	Transfer DP _L to A _{CC}	0	0	0	1	0	0	1	0	1	1	
TAW	W ← Acc	Transfer ACC to W	1000	100 SEC. 100		0	ō				-	7	
TAZ	Z+ Acc	Transfer Acc to Z	0	-	- O' 1	- 6	**** *** ***	• 6	-	o ·		- m. j	1000
THX	X + OPH	Transfer DPH to X	0		- O	5	0		-	respective.	-	2	
TLY	Y + DPL	Transfer DPL to V	0		- O	44 0	0	n substituti	STATE OF	0	- A-400	2	A CONTRACTOR OF THE PARTY OF TH
	•		1005	HANG	ione i	Marie Ares	LUTE COM	je sie kenn		-	<u> </u>		
×	ACC ++ (DP)	Exchange A with the RAM con- tents addressed by DP	0	0	1	0	1	0	0	0	1	1	
ΧI	ACC ++ (DP) DPL ← DPL + 1 Skip if DPL = 0H	Exchange A _{CC} with RAM con- tents addressed by DP; increment DP _L ; Skip if DP _L = 0H	0	0	1	1	1	1	0	0	1	1 + S	DPL - OH
XD	ACC ++ (DP) DPL ← DPL − 1 Skip if DPL = FH	Exchange A _{CC} with the RAM contents addressed by DP; decrement DP _L ; Skip if DP _L = FH	0	0	1	0	1	1	0	0	1	1+5	DPL = FH
XM deta	A _{CC} ↔ (DP) DP _H ← DP _H ¥ D ₁₋₀	Exchange A _{CC} with the RAM contents addressed by DP; Perform a LOGICAL EXCLUSIVE-OR Between DP _H and 2 bits of immediate data; store the results in DP _H	0	0	1	0	1	0	D ₁	D ₀	1	1	
XMI data	ACC ↔ (DP) DPH ← DPH ¥ D1-0 DPL ← DPL + 1 Skip if DPL = 0H	Exchange ACC with the RAM contents addressed by DP; Perform a LOGICAL EXCLUSIVE-OR Between DP _H and 2 bits of immediate date; store the results in DP _H increment DP _L ; Skip if DP _L = 0H	0	0	1	1	1	1	D ₁	D ₀	1	1 + S	DP _L · OH
XMD data	ACC ↔ (DP) DPH ← DPH ♥ D1-0 DPL ← DPL = 1 Skip if DPL = FH	Exchange ACC with the RAM contents addressed by DP; Perform a LOGICAL EXCLUSIVE-OR Between DP _H and 2 bits of immediate date; store the results in DP _H decrement DP _L ; Skip if DP _L = FH	0	0	1	0	1	1	D ₁	D ₀	1	1+8	OP∟ = FH
WAX	Acc + W	Exchange A _{CC} with W	ō	70.75		σ		Ö		979761379	1000000	2	- Sec. 100
XAZ	Acc # Z	Exchange ACC with 2	ō	en contrato	may #	8	de Santa	o	22 CAN 150	0	(100) (100)	2	Action Street
XHR	DPH # R	Exchange DPH with R	0		-7	0	ana (a)		70		4.7	2	
XHX	DPH+ X	Exchange DPH with K	ō	-		8			- 1		1-	7	remarkations.
XLS	DPL S Register	Exchange DPL with S Register	0	-	2552 53	O	THE REPORT OF		ð	and a	el consideration	2	
YLY	DPL+Y	Exchange OPL with Y	0			icab district		See Second	-	6	Berrinsen gestragen.	2	and the state of t
xc	C+C	Exchange Carry F/F with		0	reserva	rankenserie	,agregosta		er er er er er	0	and the same	and the same	
CONTROL OF THE PARTY AND ADDRESS OF THE PARTY.	Control control of the property of the control of the	Carry Save F/F	1			-000000 T.000			0.0000	-	1222 2250	1	


					INS	TRUC	TION C	ODE					SKIP
MNEMONIC	FUNCTION :	DESCRIPTION	D7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	BYTES	CYCLES	CONDITIO
			ARIT	HMET	IC						,		
AD	ACC - ACC + (DP) Skip if overflow	Add the RAM contents addressed by DP to A _{CC} ; skip if overflow is generated	0	0	0	. 0	1	0	0	O	1	1+8	Overflow
ADC	ACC ← ACC + (DP) + C if overflow occurs, C ← 1	Add the RAM contents addressed by DP, and the Carry F/F to ACC; if overflow occurs, set carry F/F	0	0	0	. 1	1.	0	0	1	1	1	
ADS	ACC ← ACC + (DP) + C if overflow occurs, C ← 1 and skip	Add the RAM contents addressed by DP and the carry F/F to ACC; if overflow occurs, set Carry F/F and skip	0	0	0	0	1	0	0	1	1	1 + S	Overflow
DAA	ACC + ACC + 6	Add 6 to ACC to Adjust Decimal for BCD Addition	0	o	0	0	0	1	1	0	1	1	
DAS	A _{CC} ← A _{CC} + 10	Add 10 to A _{CC} to Adjust Decimal for BCD Subtraction	0	0	0	0	. ,1	0	1	0	1	1	
			LO	BICAL									
EXL	ACC ← ACC ¥ (DP)	Perform a LOGICAL EXCLUSIVE-OR between the RAM contents addressed by DP and Acc; store the result in Acc	0	0.	.0	1	1	0	0	0	1	1	
			ACCUN	IULAT	OR				. /				
CLA	Acc ←0	Clear ACC to zero	1	0 :	0 ·	1	0	0	0	0	1	1	String
CMA	Acc - Acc	Complement A _{CC}	0	0 -	0	1	0	0	0	0	1	1	
CIA	Acc ← Acc +1	Complement A; Increment A	0	0	0	1	0	0	0	1	1	1	
RAH /	Agc ₁₁ - Acc ₁ 5 + Acc ₀ (n = 1 - a) Acc ₃ - 0	Rotate ACC right through Cerry F/F	0	0	1	1	.0	0	0	0	1	1	and the second s
	Acc3+6		Acres										
			CARR	Y FLA	.G								
CLC	C ← 0	Reset Carry F/F to zero	Ò	0	0	0	- 1	0	1	1	11	1	
STC	C+1	Set Carry F/F to one	0	0	0	1	1	0	1	_1_	1	1	
тс	Skip if C = 1	Skip if Carry F/F is true	0	0	0	0	0	1	0	0	1	1 + S	C = 1
			į (AIG.		-1.00m	es/ayes	digital.		***	***	(100 × 120	PORTALE
SF8	FLAG _{bit} + 1	Set a single bit (denoted by D1D0) of FLAG Register to one	0		.1	1			D1	Do.	an in the second	2	ية يعينا عيا
RF4	FLAG _{bit} + 0	Reset a single bit (denoted by Dapp) of FLAG Register to zero	0,	1	. 1	0	1	1	D ₁	Do	and the second second	3	A CONTRACTOR
PPT	Skip it FLAG _{bit} = 1	Skip if a single bit (denoted by DyDo) of the FLAG Register is	0	1	O	. 1	1	. 1	Pa.	Do	1	2+S	FLAG _{bit} = 1
	2 40 1 2 2 2	TYPB .							200				
FOF	Skip if FLAG _{bit} = 0	Skip if a single bit (denoted by DyDol of the FLAG Register is faise	0	0 ,	:-1:::: :::::::	A. S.	10.00	0	and the same	Do.	k ole o	2+\$	FLAG _{bit} = 0
han dan sa	1	INCREM	ENT A	ND DE	CREM	ENT		K. C. C. C. C. C. C. C. C. C. C. C. C. C.			Selection (see Section 1981)		
INC	ACC ← ACC + 1 Skip if overflow	Increment A; Skip If overflow is generated	0	0	0	0	1	1	0	1	1	1+5	Overflow
DEC	ACC - ACC - 1 Skip if underflow	Decrement A; Skip if underflow	0	0	0	0	1	1	1	1	1	1+8	Underflow
IND.	DPL ← DPL + 1 Skip if DPL = OH	Increment DPL; Skip if DPL = 0H	.0	0	1	1	0	0	1	1	1	1 + S	DPL = OH
DED	DP _L ← DP _L − 1 Skip if DP _L = FH	Decrement DPL; Skip if DPL = FH	0	0	0	. 1	0	0	1	1	1	1 + S	DPL = FH
l No.	(DP) (DP) 4-1 Skip if (DP) = 0H	Ingrement the RAM contents addressed by DP, Skip if the contents = 0H	0	0	0	1	1	1	0	1	1	1.1.5	(DP) - OH
v visa success	(DP) + (DP) - 1	Decrement the RAM contents	0	.0	0	1	1	1	1	1	1	1+5	(DP) = FH

			<u></u>			TRUCT					Į.	·	SKIP
MNEMONIC	FUNCTION	DESCRIPTION	D7	Dè	D6	D4	D3	D ₂	Ď1	D ₀	BYTES	CYCLES	CONDITION
		BIT	MAN	IPULA	TION								
RMB data	(DP) _{bit} ← 0	Reset a single bit (denoted by D1-D0) of RAM at the location addressed by DP to zero	0	1	1	Õ	1	0	D ₁	D ₀	1	1	
SMB data	(DP) _{bit} ← 1	Set a single bit (denoted by D_1D_0) of RAM at the location addressed by DP to one	0	1	1	1	1	0	D ₁	D ₀	: 1	1	-
REB data	PE _{bit} ← 0	Reset a single bit (denoted by D ₁ D ₀) of output Port E to zero	0	1	.1	0	0	1	D ₁	D ₀	1	2	
SEB data	PE _{bit} ← 1	Set a single bit (denoted by D ₁ D ₀) of output Port E to one	0	1 .	. 1	1	0	1	D ₁	D ₀	1	2	:
RPB data	P(DPL) _{bit} ← 0	Reset a single bit (denoted by D_1D_0) of the output port addressed by DP_L to zero	0	1	1	0	0	, 0	Dţ	D ₀	1	1	
SPB data	P(DP _L) _{bit} ← 1	Set a single bit (denoted by D1D0) of the output port addressed by DPL	0	1	1	1	0	0	D ₁	D ₀	1	1	
		JUMP,	CALL	AND	RETU	RN							
JMP address	P ₁₀₋₀ ← D ₁₀₋₀	Jump to the address specified by 11 bits of immediate data	1 D7	0 D6	1 D ₅	0 D4	0 D3	D ₁₀	D9 D1	D ₈	2	2	
JCP address	P5-0 D5-0	Jump to the address within the current ROM page specified by 6 bits of immediate data	1	1	D	D ₄	D ₃	D ₂	D ₁	D ₀	1	1	
JPA	P ₅₋₂ ← A _{CC} P ₁₋₀ ← 00	Jump to the address within the current ROM page modified by ACC	0	1	0	0	0	0	0	1	1	2	
CAL address	Stack ← P + 2 P10-0 ← D ₁₀₋₀	Store a return address (P + 2) in the stack; call the subroutine program at the location specified by 11 bits of immediate data	1 D ₇	0 D6	1 D ₅	0 D4	1 D3	D ₁₀	D9 D1	D ₈	2	2 .	
CZP address	Stack ← P + 1 P10-6 ← 00000 P5-2 ← D3-0 P1-0 ← 00	Store a return address (P + 1) in the stack; call the subroutine pro- gram at one of sixteen locations in Page 0 of Field 0, specified by 4 bits of immediate date	1	0	i	1	D ₃	D ₂	D ₁	D _O	1	1	
RT	P ← Stack	Return from Subroutine	0	1	G	0	1	0	0	0	1	2	
RTS	P ← Stack Skip unconditionally	Return from Subroutine; skip unconditionally	0	1	С	0	1	0	0	1,	1	2 + 5	Unconditional
			S	KIP									
CI data	Skip if ACC = D3-0	Skip if ACC equals 4 bits of immediate data	0	0 1	() ()	1 0	0, D3	1 D ₂	1 . D1	1 D ₀	2	2 + S	ACC = D3-0
СМ	Skip if A _{CC} = (DP)	Skip if A _{CC} equals the RAM contents addressed by DP	0	0	()	0	1,	1	0	0.	1	1 + S	ACC = (DP)
CMB data	Skip if A _{CCbit} = (DP) _{bit}	Skip if the single bit (denoted by D ₁ D ₀) of A _{CC} , is equal to the single bit (also denoted by D ₁ D ₀) of RAM addressed by DP	0	0		1	0	1 '	Dί	D ₀	1	1 + S	ACCbit = (DP)bit
TAB data	Skip if A _{CCbit} = 1	Skip if the single bit (denoted by D1D0) of ACC is true	0	0		0	0	1 :	D ₁	D ₀	1	1 + S	Acc _{bit} = 1
CLI data	Skip if DPL = D3.0	Skip if DPL equals 4 bits of immediate data	0	0 1	0	1 0	0 D3	1 D ₂	1: D1	0 D ₀	2	2+5	DPL = D3-0
TMB data	Skip if (DP) _{bit} = 1	Skip if the single bit (denoted by D ₁ D ₀) of the RAM location addressed by DP is true	0	1	0	1	1	0	D ₁	D ₀	1	1 + 5	(DP) _{bit} = 1
TPA date	Skip if PA _{bit} = 1	Skip if the single bit (denoted by D ₁ D ₀) of Port A is true	0	1	0	1	0	1	D ₁	D _O	1	2 + S	PA _{bit} = 1
TPB data	Skip if P(DP _L) _{bit} = 1	Skip if the single bit (denoted by D ₁ D ₀) of the input Port addressed by DP _L is true	0	1	b	1	0	0	D ₁	D ₀	1	1+5	P(DPL) _{bit} = 1
		no najvije koje o najvije podavaja poda				n N	y Y		-0,	00 00 10		148	TIMER F/F - 1

INSTRUCTION SET (CONT.)

			INS			TRUCT	ION C	ODE			1		SKIP
MNEMONIC FUNCTION	FUNCTION	DESCRIPTION	D7	D ₆	D ₅	D ₄	D ₃	D ₂	D1	D ₀	BYTES	CYCLES	CONDITION
	* .		INT	RRU	T								
TIT	Skip if INT F/F = 1	Skip if Interrupt F/F is true; Reset Interrupt F/F	0	0	0	0	0	0	1	1	1	1 + S	INT F/F = 1
	INTEF/E+1	Set Interrupt Enable F/F to g8a; Enable Interrupt	9	9	1	. 1	0	0	9	energianes socialismos		Market Calculation of Calculation and	
DI .	INTE F/F + 0	Reset Interrupt Enable F/F to zero: Disable Interrupt	0			0					1		
d Sandraged Sandrage and Assessment			PARA										
IA	ACC ← PA	Input Port A to ACC	0	. 1	0	0	0	0	0	0	1	2	
IP	ACC ← P(DPL)	Input the Port addressed by DP _L to A _{CC}	0	0	.1	1	0	0	1	0	1	1	
OE	PE ← ACC	Output A _{CC} to Port E	0	.1	0	0	0	1	0	0	1	2	
OP	P(DPL) ← ACC	Output A _{CC} to the port addressed by DP _L	0	0	0	0	1	1	1	0	1	1	
OCD	PD ₃₋₀ ← D ₇₋₄ PC ₃₋₀ ← D ₃₋₀	Output 8 bits of immediate data to Ports C and D	0 D7	0 D6	0 D ₅	1 D4 .	1 D3	1 D ₂	1 D1	0 D ₀	2	2	
			CPU C	ONTR	OL						•		
NOP		Perform no operation; con- sume one machine cycle	0	0	0	0	0	0	0	0	1	1	

μCOM-4




PACKAGE OUTLINES

42-PIN DIP μPD546C μPD547C μPD547LC μPD552C μPD553C μPD650C μPD651C

Plastic

ITEM	MILLIMETERS	INCHES
Α	56,0 MAX	2.2 MAX
В	2.6 MAX	0.1 MAX
С	2,54	0.1
D	0,5 ± 0.1	0.02 ± 0.004
E	50.8	2.0
F	1,5	0.059
G	3.2 MIN	0.126 MIN
н	0,5 MIN	0.02 MIN
Ĩ	5,22 MAX	0.20 MAX
J	5,72 MAX	0.22 MAX
К	15,24	0.6
L	13,2	0.52
М	0.3 ± 0.1	0.01 ± 0.004



28-PIN DIP μPD550C μPD550LC μPD554C μPD554LC μPD557LC μPD652C


Plastic

ITEM	MILLIMETERS	INCHES
Α	38.0 MAX.	1.496 MAX
В	2.49	0.098
С	2.54	0.10
D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.02 MIN
I	5.22 MAX	0.205 MAX
J	5.72 MAX	0.225 MAX
К	15.24	0.6
L	13.2	0.52
М	0.25 ^{+ 0.10} - 0.05	0.01 + 0.004 - 0.002

μCOM-4







PLASTIC

ITEM	MILLIMETERS	INCHES
Α	12.0 MAX	0.47 MAX
В	B 1.0 ± 0.1 0.0	
С	14.0	0.55
D	0.4	0.016
E	21.8 ± 0.4	0.86 ± 0.016
F	0.15	0,006
G	2.6	0,1

NOTES

NEC Electronics U.S.A. Inc. Microcomputer Division

4-BIT SINGLE CHIP MICROCOMPUTERS

DESCRIPTION

The μ PD546 and the μ PD547 are pin-compatible 4-bit single chip microcomputers which have similar architectures.

The μ PD546 contains a 2000 x 8-bit ROM, and a 96 x 4-bit RAM which includes six working registers and the Flag register. It has a level-triggered hardware interrupt, a three-level stack, and a programmable 6-bit timer. The μ PD546 executes all 80 instructions of the extended μ COM-4 family instruction set.

The μ PD547 contains a 1000 x 8-bit ROM and a 64 x 4-bit RAM. It has a testable interrupt input $\overline{\text{INT}}$, a single-level stack, and executes all 58 instructions of the μ COM-4 family instruction set. The μ PD547 is upward compatible with the μ PD546.

Both the μ PD546 and the μ PD547 provide 35 I/O lines organized into the 4-bit input Ports A and B, the 4-bit I/O Ports C and D, the 4-bit output Ports E, F, G, and H, and the 3-bit output Port I. Both devices typically execute their instructions with a 10 μ s instruction cycle time. The μ PD546 and the μ PD547 are manufactured with a standard PMOS process, allowing use of a single –10V power supply, and are available in a 42-pin dual-in-line plastic package.

PIN CONFIGURATION

PE1	PE2 14 PE3 15 PF0 16 PF1 17 PF2 18 PF3 19 TEST 20	μPD 546/ 547	29 PH3 28 PH2 27 PH1 26 PH0 25 PG3 24 PG2 23 PG1
-----	---	--------------------	--

PIN NAMES

FIN NAMES				
PA ₀ -PA ₃	Input Port A			
PB _O -PB ₃	Input Port B			
PC ₀ -PC ₃	Input/Output Port C			
PD ₀ -PD ₃	Input/Output Port D			
PE _O -PE ₃	Output Port E			
PF ₀ -PF ₃	Output Port F			
PG ₀ -PG ₃	Output Port G			
PH ₀ -PH ₃	Output Port H			
PI ₀ -PI ₂	Output Port I			
INT	Interrupt Input			
CL ₀ -CL ₁	External Clock Signals			
RESET	Reset			
VGG	Power Supply Negative			
VSS	Power Supply Positive			
TEST	Factory Test Pin (Connect to V _{SS})			

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature10°C to +70°C
Storage Temperature
Supply Voltage, VGG
Input Voltages
Output Voltages
Output Current (Ports C through I, each bit)
(Total, all ports)

 $T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

μPD546/547

 $T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C}; V_{GG} = -10 \text{V} \pm 10\%$

	i		TEST			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Voltage High	ViH	0		-2.0	V	Ports A through D, INT, RESET
Input Voltage Low	VIL	-4.3		V _G G	V	Ports A through D, INT, RESET
Clock Voltage High	V _Ø H	0		-0.8	V	CL ₀ Input, External Clock
Clock Voltage Low	V _Ø L	-6.0	T	VGG	V	CL _O Input, External Clock
Input Leakage Current High	LLIH			+10	μА	Ports A through D, INT, RESET, V _I = -1V
Input Leakage Current Low	ILIL			-10	μА	Ports A through D, INT, RESET, V _I = -11V
Clock Input Leakage Current High.	ILφΗ		T	+200	μΑ	CL ₀ Input, V _{ØH} = 0V
Clock Input Leakage Current Low	· ILøL			-200	μΑ	CL ₀ !nput, V _{\phiL} = -11V
Output Voltage High	V _{OH1}			-1.0	V	Ports C through 1, IOH = -1.0 mA
Output Voltage High	V _{OH2}			-2.3	٧	Ports C through I, IOH = -3.3 mA
Output Leakage Current Low	ILOL			-10	μА	Ports C through 1, VO = -11V
Supply Current	IGG	1	-30	-50	mA	

DC CHARACTERISTICS

Ta = 25°C


PARAMETER		LIMITS				TEST
	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	Cı			15	ρF	
Output Capacitance	co			15	pF	f = 1 MHz
Input/Output Capacitance	CIO			15	pF	

CAPACITANCE

 $T_a = -10^{\circ}C$ to $+70^{\circ}C$; $V_{GG} = -10V \pm 10\%$

PARAMETER		LIMITS				TEST
	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Oscillator Frequency	f	150		440	KHz	
Rise and Fall Times	t _r , tf	0		0.3	μs	
Clock Pulse Width High	t _φ W _H	0.5		5.6	μз	EXTERNAL CLOCK
Clock Pulse Width Low	t _φ W _L	0.5		5.6	μs	

AC CHARACTERISTICS



NEC Electronics U.S.A. Inc. Microcomputer Division

4-BIT SINGLE CHIP MICROCOMPUTER WITH VACUUM FLUORESCENT DISPLAY DRIVE CAPABILITY

DESCRIPTION

The μ PD557L is a 4-bit single chip microcomputer which has the same architecture as the μ PD553, but is pin-compatible with the μ PD550L and the μ PD554L. The μ PD557L contains a 2000 x 8-bit ROM and a 96 x 4-bit RAM, which includes six working registers and the FLAG register. It has a lever-triggered hardware interrupt input $\overline{\text{INT}}$, a three-level stack and a 6-bit programmable timer. The μ PD557L provides 21 I/O lines, organized into the 4-bit input port A, the 4-bit I/O ports C and D, and the 4-bit output ports E and F, and the 1-bit output port G. The 17 I/O ports and output ports are capable of being pulled to -35V in order to drive Vacuum Fluorescent Displays directly. The μ PD557L typically executes all 80 instructions of the extended μ COM-4 family instruction set with a 25 μ s instruction cycle time. It is manufactured with a modified PMOS process, allowing use of a single -8V power supply and is available in a 28-pin dual-in-line plastic package.

The μ PD550L and the μ PD554L are upward-compatible with the μ PD557L.

PIN CONFIGURATION

CL1	1	$\neg \bigcirc \neg$	28 CL ₀
PC ₀	2	5.5	27 🗖 VGG
PC ₁ □	3		26 RESET
PC ₂	4	•	25 🗖 INT
PC3	5		24 🗖 PA3
PDo 🗀	6		23 PA2
PD1	7	μPD	22 🗖 PA1
PD ₂	8	557L	21 7 PAO
PD ₃	9		20 🗖 PG0
PE ₀	10		19 🗖 PF3
PE1	11		18 🗆 PF2
PE ₂	12		17 🗖 PF1
PE3	13		16 🗖 PF0
∨ss ⊏	14		15 TEST

PA ₀ -PA ₃	Input Port A
PC ₀ -PC ₃	Input/Output Port C
PD0-PD3	Input/Output Port D
PE ₀ -PE ₃	Output Port E
PF ₀ -PF ₃	Output Port F
PG ₀	Output Port G
INT	Interrupt Input
CL ₀ -CL ₁	External Clock Signals
RESET	Reset
VGG	Power Supply Negative
V _{SS}	Power Supply Positive
TEST	Factory Test Pin (Connect to VSS)

PIN NAMES

ABSOLUTE MAXIMUM RATINGS*

perating Temperature10°C to +70°C
torage Temperature
upply Voltage, VGG
nput Voltages (Port A, INT, RESET)15 to +0.3V
(Ports C, D)
utput Voltages
utput Current (Ports C, D, each bit)
(Ports E, F, G, each bit)25 mA
(Total, all ports)

Ta = 25°C

^{*}COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = -10^{\circ} C \text{ to } +70^{\circ} C; V_{GG} = -8.0 V \pm 10\%$

	LIMITS			S		1 EST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Voltage High	VIH	0		-2.5	V	Ports A, C, D, INT, RESET
Input Voltage Low	V _{IL1}	-6.5		VGG	٧	Ports A, INT, RESET
Input Voltage Low	V _{IL2}	-6.5		-35	٧	Ports C, D
Clock Voltage High	V _Ф Н	0		-0.6	٧	CL ₀ Input, External Clock
Clock Voltage Low	$V_{\phi L}$	-5.0		VGG	V	CLo Input, External Clock
Input Leakege Current High	Тын			+10	μА	Ports A, C, D, INT, RESET V _I = -1V
	ILIL1			-10	μΑ	Ports A, C, D, INT, RESET V ₁ = -9V
Input Leakage Current Low	ILIL2			30	μΑ	Ports C, D, V ₁ = -35V
Clock Input Leakage Current High	I _{LøH}			+200	μΑ	CLo Input, V _{ØH} = 0V
Clock Input Leakage Current Low	LøL			-200	μА	CLO Input, V _{OL} = -9V
Output Voltage High	V _{OH1}			-1.0	٧	Ports C through G, IOH = -2 mA
Output Voltage High	VOH ₂			-4.0	٧	Ports E, F, G, IOH = -20 mA
Output Leakage Current Low	ILOL1			-10	μА	Ports C through G, VO = -9V
Output Leakage Outrent Low	ILOL2			-30	μА	Ports C through G, VO = -35V
Supply Current	lgg .		-20	-36	mA	9 .

DC CHARACTERISTICS

Ta = 25°C


	LIMITS			TEST		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	Cl			15	pF	
Output Capacitance	co			15	рF	f = 1 MHz
Input/Output Capacitance	CIO			15	pF	9.5

CAPACITANCE

 $T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C}; V_{GG} = -8.0 \text{V} \pm 10\%$

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Oscillator Frequency	f	100		180	kHz	
Rise and Fall Times	t _r , t _f	0		0.3	μs	
Clock Pulse Width High	tφW _H	2,0		0,8	μ5	External Clock
Clock Pulse Width Low	tøW∟	2.0		8.0	μs	

AC CHARACTERISTICS



C Electronics U.S.A. Inc. **Microcomputer Division**

CMOS 4-BIT SINGLE CHIP MICROCOMPUTERS


DESCRIPTION


The µPD650 and the µPD651 are pin-compatible CMOS 4-bit single chip microcomputers which have similar architectures.

The μ PD650 contains a 2000 x 8-bit ROM, and a 96 x 4-bit RAM which includes six working registers and the Flag register. It has a level-triggered hardware interrupt, a three-level stack, and a programmable 6-bit Timer. The µPD650 executes all 80 instructions of the extended μ COM-4 family instruction set. The μ PD651 contains a 1000 x 8-bit ROM and a 64 x 4-bit RAM. It has a testable interrupt input INT, a twolevel stack, and executes all 58 instructions of the μ COM-4 family instruction set. The μ PD651 is upward-compatible with the μ PD650.

Both the μ PD650 and the μ PD651 provide 35 I/O lines, organized into the 4-bit input ports A and B, the 4-bit I/O ports C and D, the 4-bit output ports E, F, G, and H, and the 3-bit output port I. Both devices typically execute their instructions with a 10 μ s instruction cycle time. The μ PD650 and the μ PD651 are manufactured with a standard CMOS process, allowing use of a single +5V power supply, and are available in a 42-pin Dual-in-line plastic package. The µPD651 is also available in a space-saving 52-pin flat plastic package.

PIN CONFIGURATION





PAn-PA3 Input Port A

PIN NAMES

170773	INPUT TOTAL A
PB _O -PB ₃	Input Port B
PC ₀ -PC ₃	Input/Output Port C
PD ₀ -PD ₃	Input/Output Port D
PE ₀ -PE ₃	Output Port E
PF ₀ -PF ₃	Output Port F
PG ₀ -PG ₃	Output Port G
PH ₀ -PH ₃	Output Port H
Plo-Pl2	Output Port I
INT	Interrupt Input
CL ₀ -CL ₁	External Clock Signals
RESET	Reset
Vcc	Power Supply Positive
Vss	Ground
TEST	Factory Test Pin (Connect to V _{CC})
NC	No Connection

μPD650/651

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature	30°C to +85°C
Storage Temperature	55°C to +125°C
Supply Voltage, VCC	
Input Voltages (Ports A through D, INT, RESET)	
Output Voltages	
Output Current (Ports C through I, each bit)	
$T_0 = 25^{\circ}C$ (Total, all ports)	28 mA

^{*}COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_8 = -30^{\circ}$ C to +85°C; V_{CC} = +5V ±10%

			LIMITS			TEST CONDITIONS
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	
Input Voltage High	ViH	0.7 V _{CC}		Vcc	V	Ports A through D, INT RESET
Input Voltage Low	VIL	0		0,3 V _{CC}	V	Ports A through D, INT RESET
Clock Voltage High	V _{φH}	0.7 VCC		Vcc	V	CL _O Input, External Clock
Clock Voltage Low	V _Ø L	0		0.3 VCC	V	CLo input, External Clock
Input Leakage Current High	¹LIH			+10	μА	Ports A through D, INT RESET, V _I = VCC
Input Leakage Current Low	ILIL			-10	μА	Ports A through D, INT, RESET, V _I = 0V
Clock Input Leakage Current High	1 _{LøH}			+200	μА	CLo Input, VoH = VCC
Clock Input Leakage Current Low	ILØL			-200	μА	CLo Input, V _{ØL} = 0V
Output Voltage High	VOH1	V _{CC} -0.5			V.	Ports C through I, IOH = -1.0 mA
Output Voitage High	VOH ₂	V _{CC} -2.5			V	Ports C through I, IOH = -2.0 mA
Output Voltage Low	VOL1			+0.6	v	Ports E through I, IOL = +2.0 mA
	V _{OL2}			+0.4	٧	Ports E through I, IOL = +1.2 mA
Output Leakage Current Low	LOL			-10	μΑ	Ports C, D, V _O = 0V
Supply Current	· Icc		+0.8	+2.0	· mA	

DC CHARACTERISTICS

T_a = 25°C


				TEST		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CI			15	pF	
Output Capacitance	co			15	pf	f = 1 MHz
Input/Output Capacitance	CIO			15	₽#	

CAPACITANCE

$T_8 = -30^{\circ}C \text{ to } +85^{\circ}C; V_{CC} = +5 \pm 10\%$

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Oscillator Frequency	f	150		440	KHz	
Rise and Fall Times	t _r , t _f	0		0.3	μs	
Clock Pulse Width High	tøW _H	0.5		5.6	μs	EXTERNAL CLOCK
Clock Pulse Width Low	^t φW∟	0.5		5.6	μs	

AC CHARACTERISTICS



NEC Electronics U.S.A. Inc. Microcomputer Division

4-BIT SINGLE CHIP MICROCOMPUTER

DESCRIPTION

The μ PD547L is a 4-bit single chip microcomputer which has the same architecture as the μ PD547. It contains a 1000 x 8-bit ROM, a 64 x 4-bit RAM, a testable interrupt input $\overline{\text{INT}}$ and a single-level stack.

The μ PD547L provides 35 I/O lines, organized into the 4-bit input ports A and B, the 4-bit I/O ports C and D, the 4-bit output ports, E, F, G, and H, and the 3-bit output port I. The μ PD547L typically executes all 58 instructions of the μ COM-4 family instruction set with a 25 μ s instruction cycle time. It is manufactured with a modified PMOS process, allowing use of a single -8V power supply, and is available in a 42-pin dual-in-line plastic package.

PIN CONFIGURATION

CL1	42 D C L G G 41 D P B 3 39 D P B 2 38 D P B 1 37 D P A 2 31 D P I 2 31 D P I 2 27 D P B 2 27 D P G 3 24 D P G 2 2 3 D P G 0 2 2 3 D P G 0 2 2 2 2 3 D P G 0 2 2 2 2 3 D P G 0 2 2 2 2 3 D P G 0 2 2 2 2 3 D P G 0 2 2 2 2 3 D P G 0 2 2 2 2 3 D P G 0 2 2 2 2 3 D P G 0 2 2 2 2 3 D P G 0 2 2 2 2 3 D P G 0 2 2 2 2 3 D P G 0 2 2 2 2 2 3 D P G 0 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
-----	---

PIN NAMES

PA ₀ -PA ₃	Input Port A
PB _O -PB ₃	Input Port B
PC ₀ -PC ₃	Input/Output Port C
PD ₀ -PD ₃	Input/Output Port D
PE ₀ -PE ₃	Output Port E
PF ₀ -PF ₃	Output Port F
PG ₀ -PG ₃	Output Port G
PH ₀ -PH ₃	Output Port H
Pio-Pi2	Output Port I
INT	Interrupt Input
CL ₀ -CL ₁	External Clock Signals
RESET	Reset
VGG	Power Supply Negative
V _{SS}	Power Supply Positive
TEST	Factory Test Pin (Connect to VSS)

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature
Storage Temperature
Supply Voltage, V _{GG}
Input Voltages
Output Voltages
Output Current (Ports C through I, each bit)
(Total all ports)

 $T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

μ PD547L

 $T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C}; V_{GG} = -8 \text{V} \pm 10\%$

$T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C}; V_{GG} = -8^{\circ}$	/ ± 10%						DC CHARACTERISTICS
			LIMITS	3		TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	•
		1					

			LIMITS	3	TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Voltage High	VIH	0		-1.6	٧	Ports A through D, INT, RESET
Input Voltage Low	VIL	-3.8		v _{GG}	v	Ports A through D, INT, RESET
Clock Voltage High	$V_{\phi H}$	0		-0.6	V	CL _O Input, External Clock
Clock Voltage Low	V _Ø L	-5.0		VGG	V	CL ₀ Input, External Clock
Input Leakage Current High	ILIH			+10	μА	Ports A through D, INT, RESET, V _I = -1V
Input Leakage Current Low	LIL			-10	μΑ	Ports A through D, INT, RESET, V _I = -9V
Clock Input Leakage Current High	ILφH			+200	μА	CL ₀ Input, V _{\$\phi H\$} = 0V
Clock Input Leakage Current Low	¹LφL			-200	μΑ	CLO Input, V _{\phi} L = -9V
Output Voltage High	V _{OH1}			-1.0	v	Ports C through I, IOH == -1.0 mA
Output Voltage riigii	v _{OH2}			-2.3	٧	Ports C through I, IOH == -3.3 mA
Output Leakage Current Low	ILOL			-10	μА	Ports C through I, Vo = -9V
Supply Current	lGG		-15	-25	mA	

Ta = 25°C


	1		LIMITS		TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	Cı			15	pF	
Output Capacitance	co			15	pF ·	f = 1 MHz
Input/Output Capacitance	CIO			15	ρF	

 $T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C}; V_{GG} = -8 \text{V} \pm 10\%$

PARAMETER			LIMITS	;		TEST CONDITIONS
	SYMBOL	MIN	TYP	MAX	UNIT	
Oscillator Frequency	f	100		180	KHz	
Rise and Fall Times	t _r , t _f	0		0.3	μs	
Clock Pulse Width High	t _Ø W _H	2.0		8.0	μs	EXTERNAL CLOCK
Clock Pulse Width Low	tφW L	2.0		8.0	μs	

CAPACITANCE

AC CHARACTERISTICS





4-BIT SINGLE CHIP MICROCOMPUTERS WITH VACUUM FLUORESCENT DISPLAY DRIVE CAPABILITY

DESCRIPTION

The μ PD553 and the μ PD553 are pin-compatible 4-bit single chip microcomputers which have similar architectures.

The μ PD552 contains a 1000 x 8-bit ROM and a 64 x 4-bit RAM. It has a testable interrupt input \overline{INT} , a single-level stack, and executes all 58 instructions of the μ COM-4 family instruction set. The μ PD552 is upward compatible with the μ PD553.

The μ PD553 contains a 2000 x 8-bit ROM, and a 96 x 4-bit RAM which includes six working registers and the Flag register. It has a level-triggered hardware interrupt, a three-level stack, and a programmable 6-bit Timer. The μ PD553 executes all 80 instructions of the extended μ COM-4 family instruction set.

Both the μ PD552 and the μ PD553 provide 35 I/O lines organized into the 4-bit input Ports A and B, the 4-bit I/O Ports C and D, the 4-bit output Ports E, F, G, and H, and the 3-bit output Port I. The 27 I/O ports and output ports are capable of being pulled to -35V in order to drive Vacuum Fluorescent Displays directly. Both devices typically execute their instructions with a 10 μ s instruction cycle time. The μ PD552 and the μ PD553 are manufactured with a standard PMOS process, allowing use of a single -10V power supply, and are available in a 42-pin dual-in-line plastic package.

PIN CONFIGURATION

PB ₀ -PB ₃	Input Port B
PC ₀ -PC ₃	Input/Output Port C
PD ₀ -PD ₃	Input/Output Port D
PE ₀ -PE ₃	Output Port E
PF0-PF3	Output Port F
PG ₀ -PG ₃	Output Port G
PH ₀ -PH ₃	Output Port H
PI ₀ -PI ₂	Output Port I
INT	Interrupt Input
CL ₀ -CL ₁	External Clock Signals
RESET	Reset
Vec	Power Supply Negative

Power Supply Positive

Factory Test Pin (Connect to VSS)

PIN NAMES

Input Port A

PA₀-PA₃

Vss

TEST

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature
Storage Temperature
Supply Voltage, VGG
Input Voltages (Port A, B, INT, RESET) 15 to +0.3V
(Ports C, D)
Output Voltages
Output Current (Ports C through I, each bit)12 mA
(Total, all ports)
$T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

μPD552/553

Ta = -10°C to +70°C; VGG = -10V ± 10%

DC CHARACTERISTICS

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Voltage High	VIH	0		-3.5	٧	Ports A through D, INT, RESET
Input Voltage Low	VIL1	-7.5		VGG	٧	Ports A, B, INT, RESET
input voitage cow	V _{IL2}	-7.5		-35	V	Ports C, D
Clock Voltage High	V _φ H	0		-0.8	V	CL _O Input, External Clock
Clock Voltage Low	VøL	-6.0		VGG	V	CL _O Input, External Clock
Input Leakage Current High	¹ LIH			+10	μА	Ports A through D, INT, RESUT, V ₁ = -1V
Input Leakage Current Low	ILIL1			-10	μА	Ports A through D, INT, RESET, V _I = -11V
	ILIL2			-30	μА	Ports C, D, V ₁ = -35V
Clock Input Leakage Current High	ILφH			+200	μА	CLo Input, V _{ØH} = 0V
Clock Input Leakage Current Low	ILØL			-200	μА	CLo Input, Vol. = -11V
Output Voltage High	Voн			2.0	٧	Ports C through 1, IOH = ~8 mA
Owner Lastra- Owner Law	ILOL1			-10	μА	Ports C through I, VO = −11V
Output Leakage Current Low	ILOL2			-30	μА	Ports C through I, VO == -35V
Supply Current	1GG		-30	-50	mA	

Ta = 25°C


	- I	LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	Cı			15	рF	
Output Capacitance	Co	1		15	pF	f = 1 MHz
Input/Output Capacitance	CIO			16	pF	

CAPACITANCE

Ta = -10°C to +70°C; VGG = -10V ± 10%

PARAMETER		LIMITS				TEST
	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Oscillator Frequency		150		440	KHz	
Rise and Fall Times	t _r , tf	0		0.3	με	
Clock Pulse Width High	^t ¢₩ _H	0.5		5.6	με	EXTERNAL CLOCK
Clock Pulse Width Low	t _Ø W _L	0.5		5.6	με	

AC CHARACTERISTICS



NEC NEC Electronics U.S.A. Inc. Microcomputer Division

4-BIT SINGLE CHIP MICROCOMPUTERS WITH VACUUM FLUORESCENT DISPLAY DRIVE CAPABILITY

DESCRIPTION

The μ PD550 and the μ PD554 are pin-compatible 4-bit single chip microcomputers which have the same architecture. The only difference between them is that the μ PD550 contains a 640 x 8-bit ROM, whereas the μ PD554 contains a 1000 x 8-bit ROM. Both devices have a 32 x 4-bit RAM, a testable interrupt input $\overline{\text{INT}}$, and a single-level stack. The μ PD550 and the μ PD554 provide 21 I/O lines organized into the 4-bit input port A, the 4-bit I/O ports C and D, the 4-bit output ports E and F, and the 1-bit output port G. The 17 I/O ports and output ports are capable of being pulled to -35V in order to drive Vacuum Fluorescent Displays directly. The μ PD550 and the μ PD554 typically execute all 58 instructions of the μ COM-4 family instruction set with a 10 μ s instruction cycle time. Both devices are manufactured with a standard PMOS process, allowing use of a single -10V power supply, and are available in a 28 pin dual-in-line plastic package.

PIN CONFIGURATION

CL1 PC0 PC1 PC2 PC3 PC3 PC1 PC2 PC3 PC3 PC3 PC4 PC5 PC6 11	1 1	7	
	ł		
PE ₃ C	13 14		6 PFO 5 TEST

PIN NAMES

PA ₀ -PA ₃	Input Port A
PC ₀ -PC ₃	Input/Output Port C
PD ₀ -PD ₃	Input/Output Port D
PE ₀ -PE ₃	Output Port E
PF ₀ -PF ₃	Output Port F
PG ₀	Output Port G
CL ₀ -CL ₁	External Clock Signals
INT	Interrupt Input
RESET	Reset
VGG	Power Supply Negative
VSS	Power Supply Positive
TEST	Factory Test Pin (Connect to VSS)

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature
Storage Temperature
Supply Voltage, VGG
Input Voltages (Port A, INT, RESET)
(Ports C, D)
Output Voltages
Output Current (Ports C, D, each bit)4 mA
(Ports E, F, G, each bit)
(Total, all ports) 60 mA

 $T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

μPD550/554

 $T_8 = -10^{\circ} \text{C to } +70^{\circ} \text{C}; V_{GG} = -10 \text{V} \pm 10\%$

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Voltage High	ViH	.0		-2.0	V	Ports A, C, D, INT, RESET
	V _{IL1}	-4.3		VGG	٧	Ports A, INT, RESET
Input Voltage Low	V _{IL2}	-4.3		-35	V	Ports C, D
Clock Voltage High	. V _Ø H	0		-0.6	V	CL ₀ Input, External Clock
Clock Voltage Low	V _Ø L	-6.0		VGG	٧.	CL ₀ Input, External Clock
Input Leakage Current High	^I LIH			+10	μА	Ports A, C, D, INT, RESET
Input Leakage Current Low	ILIL ₁			-10	μА	Ports A, C, D, INT, RESET
mper Eddrage Contain Edit	ILIL2			-30	μΑ	Ports C, i), V ₁ = -35V
Clock Input Leakage Current High	lμφΗ			+200	μΑ	CLo Input, V _{pH} = 0V
Clock Input Leakage Current Low	lμφL			-200	μΑ	CLO Input, V _{pL} = -11V
	VOH ₁			-1.0	٧	Ports C, D, IOH = -2 mA
Output Voltage High	VOH ₂			-2.5	V	Ports E, ₹, G, 1 _{OH} = -10 mA
Output Leakage Current Low	ILOL ₁			-10	μА	Ports C through G, VO = -11V
Carbar Feerage Callant FOM	ILOL2			-30	μА	Ports C through G, VO = -35V
Supply Current	IGG		-20	-40	mA	

DC CHARACTERISTICS

Ta = 25°C


PARAMETER		LIMITS				TEST
	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	.€ _I			15	pF.	. ,
Output Capacitance	co			15	pF	f = 1 MHz
Input/Output Capacitance	CIO			15	pF	÷ .

CAPACITANCE

 $T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C}; V_{GG} = -10 \text{V } \pm 10\%$

PARAMETER		LIMITS				TEST
	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Oscillator Frequency	f	150		440	KHz	
Rise and Fall Times	t _r , t _f	0		0.3	με	External Clock
Clock Pulse Width High	^t ø₩ _H	0.5		5.6	με	
Clock Pulse Width Low	^t ø₩L	0.5		5.6	με	

AC CHARACTERISTICS



NEC NEC Electronics U.S.A. Inc.

4-BIT SINGLE CHIP MICROCOMPUTERS WITH VACUUM FLUORESCENT DISPLAY DRIVE CAPABILITY

DESCRIPTION

The μ PD550L and the μ PD554L are pin-compatible 4-bit single chip microcomputers which have the same architecture. The only difference between them is that the μ PD550L contains a 640 x 8-bit ROM, whereas the μ PD554L contains a 1000 x 8-bit ROM. Both devices have a 32 x 4-bit RAM, a testable interrupt input INT, and a single-level stack. The μ PD550L and the μ PD554L provide 21 I/O lines organized into the 4-bit input port A, the 4-bit I/O ports C and D, the 4-bit output ports E and F, and the 1-bit output port G. The 17 I/O ports and output ports are capable of being pulled to -35V in order to drive Vacuum Fluorescent Displays directly. The μ PD550L and the μ PD554L typically execute all 58 instructions of the μ COM-4 family instruction set with a 25 μ s instruction cycle time. Both devices are manufactured with a modified PMOS process, allowing use of a single -8V power supply, and are available in a 28-pin dual-in-line plastic package.

The μ PD550L and the μ PD554L are upward compatible with the μ PD557L.

PIN CONFIGURATION

CL ₁ 1	~ <u>~</u>	28 CL ₀
PC ₀		27 🗖 VGG
PC1 ☐ 3		26 RESET
PC ₂ 4		25 INT
PC3 🗖 5	and the second	24 🗖 PA3
PD ₀ 6		23 🗖 PA2
PD1 🗖 7	μPD	22 D PA1
PD2	550L/	21 PA0
PD3 🗖 9	554L	20 PG0
PE ₀ ☐ 10		19 🗖 PF3
PE1 🗖 11		18 🗖 PF2
PE2 12		17 🗖 PF1
PE3 🗖 13		16 🗖 PF0
Vss □ 14		15 TEST

PIN NAMES

PA ₀ -PA ₃	Input Port A
PC ₀ -PC ₃	Input/Output Port C
PD ₀ -PD ₃	Input/Output Port D
PE ₀ -PE ₃	Output Port E
PF ₀ -PF ₃	Output Port F
PG _O	Output Port G
CL ₀ -CL ₁	External Clock Signals
INT	Interrupt Input
RESET	Reset
VGG	Power Supply Negative
VSS	Power Supply Positive
TEST	Factory Test Pin (Connect to VSS)

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature	-10°C to +70°C
Storage Temperature	40°C to +125°C
Supply Voltage, VGG	15 to +0.3V
Input Voltages (Port A, INT, RESET)	
(Ports C, D)	40 to +0.3V
Output Voltages	40 to +0.3V
Output Current (Ports C, D, each bit)	4 mA
(Ports E, F, G, each bit)	15 mA
(Total all ports)	60 mA

 $T_a = 25^{\circ}C$

^{*}COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C}; V_{GG} = -8.0 \text{V } \pm 10\%$

			LIMIT	s		TEST CONDITIONS
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	
Input Voltage High	ViH	0		-1.6	v	Parts A, C, D, INT, RESET
Input Voltage Low	VIL1	-4.5		VGG	٧	Ports A, ΙΝ΄Γ, RESET
Input Voltage Low	VIL2	-4.5		-35	V	Ports C, D
Clock Voltage High	V _φ H	0		-0.6	V	CL ₀ Input, External Clock
Clock Voltage Low	V _Ø L	-5.0		VGG	V	CL ₀ Input, External Clock
Input Leakage Current High	LIH			+10	μА	Ports A, C, D, INT, RESET
Input Leakage Current Low	ILIL1			-10	μА	Ports A, C, D, INT, RESET
	ILIL2			-30	μА	Ports C, D, V ₁ = -35V
Clock Input Leakage Current High	ILφΗ			+200	μА	CLO Input, V _{ØH} = 0V
Clock Input Leakage Current Low	LøL		_	-200	μА	CLo Input, V _{ØL} = -9V
	V _{OH1}			-1.0	V	Ports C, D, IOH = -2 mA
Output Voltage High	VOH ₂			-2.5	V	Ports E, F, G, IOH = -10 mA
Output Leakage Current Low	ILOL1			-10	μА	Ports C through G, VO = -9V
Output Econoge Surfait ECW	ILOL2			-30	μА	Ports C through G, VO = -35V
Supply Current	IGG		12	-24	mA	

DC CHARACTERISTICS

Ta = 25°C


		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	Cı	Ī -		15	pF	
Output Capacitance	co			15	pF	f = 1 MHz
Input/Output Capacitance	c _{IO}			15	pF	*

CAPACITANCE

 $T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C}; V_{GG} = -8.0 \text{V} \pm 10\%$

	J	LIMITS]]	TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Oscillator Frequency	f	100		180	KHz	
Rise and Fall Times	t _r , t _f	0		0.3	με	External Clock
Clock Pulse Width High	t _{φWH}	2.0		8.0	με	
Clock Pulse Width Low	t _Ø WL	2.0		8.0	μs	

AC CHARACTERISTICS




CMOS 4-BIT SINGLE CHIP MICROCOMPUTER

DESCRIPTION

The μ PD652 is a CMOS 4-bit single chip microcomputer having the same architecture as the μ PD554. It contains a 1000 x 8-bit ROM, a 32 x 4-bit RAM, a testable interrupt input $\overline{\text{INT}}$, and a single-level stack. The μ PD652 provides 21 I/O lines, organized into the 4-bit input port A, the 4-bit I/O ports C and D, the 4-bit output ports E and F, and the 1-bit output port G. The μ PD652 typically executes all 58 instructions of the μ COM-4 family instruction set with a 10 μ s instruction cycle time. It is manufactured with a standard CMOS process, allowing use of a single +5V power supply, and is available in a 28-pin Dual-in-line plastic package.

PIN CONFIGURATION



	PIN NAMES							
PA ₀ -PA ₃	Input Port A							
PC ₀ -PC ₃	Input/Output Port C							
PD ₀ -PD ₃	Input/Output Port D							
PE ₀ -PE ₃	Output Port E							
PF ₀ -PF ₃	Output Port F							
PG ₀	Output Port G							
ĪNŢ	Interrupt Input							
CL ₀ -CL ₁	External Clock Signals							
RESET	Reset							
Vcc	Power Supply Positive							
VSS	Power Supply Negative							
TEST	Factory Test Pin (Connect to VCC)							

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature	
Storage Temperature	
Supply Voltage, VCC	0.3 to 7.0V
Input Voltages (Ports A, C, D, INT, RESET)	0.3 to V _{CC} +0.3V
Output Voltages ,	0.3 to V _{CC} +0.3V
Output Current (Ports C through G, each bit)	2.5 mA
(Total all ports)	20 0 m A

 $T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

μPD652

 $T_a = -30^{\circ}C$ to $+85^{\circ}C$; $V_{CC} = +5V \pm 10\%$

	1	<u>l</u> . L	IMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Input Voltage High	ViH	0.7 V _{CC}		Vcc	٧	Ports A, C, D, INT, RESET	
Input Voltage Low	VIL	0		0.3 VCC	٧	Ports A, C, D, INT, RESET	
Clock Voltage High	V _Φ H	0.7 VCC		Vcc	٧	CLo Input, External Clock	
Clock Voltage Low	VφL	0		0.3 V _{CC}	٧	CLo Input, External Clock	
Input Leakage Current High	¹ LIH			+10	μΑ	Ports A, C, D, INT, RESET, VI = VCC	
Input Leakage Current Low	LIL			-10	μА	Ports A, C, D, INT, RESET, V ₁ = 0V	
Clock Input Leakage Current High	ILφΗ			+200	μА	CLo Input, VpH = VCC	
Clock Input Leakage Current Low	1LøL			-200	μА	CLo Input, V _Ø L = 0V	
Output Voltage High	VOH ₁	VCC-0.5			V	Ports C'through G, IOH = -1.0 mA	
Output Voltage High	VOH ₂	VCC-2.5			V	Ports C through G, IOH = -2.0 mA	
0	VOL ₁			+0.6	V	Ports E, F, G, IOL = +2.0 mA	
Output Voltage Low	VOL ₂	1		+0.4	V	Ports E, F, G, IOL = +1.2 mA	
Output Leakage Current Low	ILOL			-10	μА	Ports C, D, VO = 0V	
Supply Current	Icc		+0.8	+2.0	mA		

DC CHARACTERISTICS

T_a = 25°C


		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	Cı			15	pF	
Output Capacitance	. co			15	pF	f = 1 MHz
Input/Output Capacitance	CIO			15	pF	

CAPACITANCE

Ta = -30°C to +85°C; VCC = +5V ± 10%

			LIMITS]	TEST CONDITIONS
PARAMETER SYME	SYMBOL	MIN	TYP	MAX	UNIT	
Oscillator Frequency	f	150		440	kHz	
Rise and Fall Times	t _f , t _f	0	1	0.3	μ5	External Clock
Clack Pulse Width High	tφW _H	0.5		5.6	μз	
Clock Pulse Width Low	tøW <u>L</u>	0.5		5.6	με	

AC CHARACTERISTICS






μCOM-4 4-BIT SINGLE CHIP ROM-LESS EVALUATION CHIP

DESCRIPTION

The μ PD556B is the ROM-less evaluation chip for the μ COM-4 4-bit single chip microcomputer family. The μ PD556B is used in conjunction with an external 2048 x 8-bit program memory, such as the μ PD2716 UV EPROM, to emulate each of the 14 different μ COM-4 single chip microcomputers.

The μ PD556B contains a 96 x 4-bit RAM, which includes six working registers and the Flag register. It has a level-triggered hardware interrupt, a three-level stack, and a programmable 6-bit timer. The μ PD556B executes all 80 instructions of the extended μ COM-4 family instruction set.

The μ PD556B provides 35 I/O lines organized into the 4-bit input Ports A and B, the 4-bit I/O Ports C and D, the 4-bit output Ports E, F, G, and H, and the 3-bit output Port I. It typically executes its instructions with a 10 μ s instruction cycle time. The μ PD556B is manufactured with a standard PMOS process, allowing use of a single – 10V power supply, and is available in a 64-pin quad-in-line ceramic package.




26

PA ₀ -PA ₃	Input Port A
PB ₀ -PB ₃	Input Port B
PC ₀ -PC ₃	Input/Output Port C
PD ₀ -PD ₃	Input/Output Port D
PE ₀ -PE ₃	Output Port E
PF ₀ -PF ₃	Output Port F
PG ₀ -PG ₃	Output Port G
PH ₀ -PH ₃	Output Port H
PI ₀ -PI ₂	Output Port I
ĪNT	Interrupt Input
10-7	Instruction Input
PC ₀₋₁₀	Program Counter Output
A _{CC} /PC	Accumulator/Program Counter Select
BREAK	Break Input
STEP	Single Step Input
CL ₀ -CL ₁	External Clock Source
RESET	Reset
V _G G	Power Supply Negative
V _{SS}	Power Supply Positive
TEST	Factory Test Pin (Connect to V _{SS})

PIN NAMES

37 36 35



Operating Temperature
Storage Temperature
Supply Voltage, V _{GG} 15V to +0.3V
All Input Voltages
All Output Voltages15V to +0.3V
Output Current (total, all ports)4 mA

ABSOLUTE MAXIMUM RATINGS*

$T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS Ta = -10°C to +70°C; V_{GG} = -10V ± 10%, V_{SS} = OV


		LIMITS			TEST		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Input High Voltage	VIH	0		-2.0	٧	Ports A to D, I ₇₋₀ BREAK, STEP, INT, RESET, and A _{CC} /PC	
Input Low Voltage	VIL	-4.3		V _{GG}	V	Ports A to D, I ₇₋₀ BREAK, STEP, INT, RESET, and A _{CC} /PC	
Clock High Voltage	V _{ØH}	0		-0.8	٧	CL ₀ Input, External Clock	
Clock-Low Voltage	٧٥٢	-6.0		v_{GG}	٧	CL ₀ Input, External Clock	
Input Leakage Current High	LIH			+10	μА	Ports A and B, I7.0 INT, RESET, BREAK, STEP, ACC/PC, V _I = -1V	
	·			+10	μА	Ports C and D, V _I = -1V	
Input Leakage Current Low	آداد			-10	μА	Ports A and B, I _{7.0} INT, RESET, BREAK, STEP, ACC/PC, V _I = -11V	
				-10	μΑ	Ports C and D, V ₁ = -11V	
Clock Input Leakage High	I _{L¢H}			+200	μА	CL ₀ Input, External Clock, V _{ØH} = 0V	
Clock Input Leakage Low	المال.			-200	μА	CL_0 Input, External Clock, $V_{\phi L} = -11V$	
Output High	V _{OH1}			-1.0	V	Ports C to 1, P ₁₀₋₀ I _{OH} = -1.0 mA	
Voltage	V _{OH2}			-2.3	V	Ports C to I, P _{10.0} I _{OH} = -3.3 mA	
Output Leakage Current Low	LOL			-30	μА	Ports C to 1, P ₁₀₋₀ V _O = -11V	
Supply Current	l _{GG}		~30	-50	mΑ		


AC CHARACTERISTICS T₈ = -10°C to +70°C, V_{GG} = -10V ± 10%

		LIMITS		3		TEST		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT			
Frequency	fφ	150		440	. KHz			
Clock Rise and Fall Times	t _{r,} t _f	0.	-	0.3	μς			
Clock Pulse Width High	tφWH	0,5		5.6	μs			
Clock Pulse Width Low	^t φW L	0.5		5.6	μς			
Input Setup Time	tis			5	μs			
Input Hold Time	tiH .	0			μs			
BREAK to STEP Interval	t _{BS}	200			μs	f = 400 KHz, "1" Written		
STEP to RUN Interval	tSB	200			μs	f = 400 KHz, "1" Written		
STEP Pulse Width	tws	30			μς	f = 400 KHz, "1" Written		
BREAK to A _{CC} Interval	t _{BA}	200			μs	f = 400 KHz, "1" Written		
A _{CC} /PC Pulse Width	twA	30			μs	f = 400 KHz, "1" Written		
STEP to ACC Interval	tSA1	200			μs	f = 400 KHz, "1" Written		
PC to STEP Overlap	tSA2			5	μs	f = 400 KHz, "1" Written		
PC to RUN Interval	t _{AB}	0			μs	f = 400 KHz, "1" Written		
. (00 0 0	tDAP1			15	μs	f = 400 KHz, "1" Written		
ACC/PC P ₁₀₋₀ Delay	tDAP2			15	μs	f = 400 KHz, "1" Written		


CAPACITANCE T_a = 25°C

			LIMIT	S		TEST		
PARAMETER	SYMBOL	MIN TYP		MAX	UNIT	CONDITIONS		
Input Capacitance	CI			15	ρf			
Output Capacitance	СО			15	pf	f = 1 MHz		
Input/Output Capacitance	CIO			15	pf			





TIMING WAVEFORMS



PACKAGE OUTLINE µPD556B

CERAMIC								
ITEM	MILLIMETERS	INCHES						
Α	41.5	1.634 MAX						
В	1.05	0.042						
С	2.54	0.1						
D	0.5 ± 0.1	0.2 ± 0.004						
E	39.4	1.55						
F	1.27	0.05						
G	5.4 MIN	0.21 MIN						
1	2.35 MAX	0.13 MAX						
J	24.13	0.95						
К	19.05	0.75						
L	15.9	0.626						
М	0.25 ± 0.05	0.01 ± 0.002						

NEC Electronics U.S.A. Inc. Microcomputer Division

μPD7500 SERIES CMOS 4-BIT SINGLE CHIP MICROCOMPUTER FAMILY

Description

The μ PD7500 Series CMOS 4-Bit Single Chip Microcomputer Family is a broad product line of 10 individual devices designed to fulfill a wide variety of applications. The advanced 4th generation architecture includes all of the functional blocks necessary for a single chip controller, including an ALU, Accumulator, Program Memory (ROM), Data Memory (RAM), four General Purpose Registers, Stack Pointer, Program Status Word (PSW), 8-Bit Timer/Event Counter, Interrupt Controller, Display Controller/Driver, and 8-Bit Serial Interface. The instruction set maximizes the efficient utilization of fixed Program Memory space, and includes a variety of addressing, Table-Look-up, Logical, Single Bit Manipulation, vectored jump, and Condition Skip Instructions.

The μ PD7500 Series includes three different devices, the μ PD7501, μ PD7502, and μ PD7503, capable of directly driving Liquid Crystal Displays with up to 12 7-segment digits. The μ PD7508A can directly drive up to 35V Vacuum Fluorescent Displays with up to 8 7-segment digits, and the μ PD7519 can directly drive up to 35V Vacuum Fluorescent Displays with up to 16 7-segment digits.

All 10 devices are manufactured with a Silicon gate CMOS process, consuming only $900\mu A$ max at 5V, and only $400\mu A$ max at 3V. The HALT and STOP power-down instructions can significantly reduce power consumption even further.

The flexibility and the wide variety of μ PD7500 Series devices available make the μ PD7500 series ideally suited for a wide range of battery-powered, solar-powered, and portable products, such as telecommunication devices, hand-held instruments and meters, automotive products, industrial controls, energy management systems, medical instruments, portable terminals, portable measuring devices, appliances, and consumer products.

Features

□ Advanced 4th Generation Architecture
 □ Choice of 8-Bit Program Memory (ROM) size:

 1K, 2K, 4K internal, or 8K external bytes
 □ Choice of 4-Bit Data Memory (RAM) size:

 64, 96, 128, 208, 224, or 256 internal nibbles
 □ RAM Stack
 □ Four General Purpose Registers: D, E, H, and L
 □ Can address Data Memory and I/O ports
 □ Can be stored to or retrieved from Stack

- ☐ Powerful Instruction Set
 - From 58 to 110 instructions, including:
 - Direct/indirect addressing
 - Table Look-up
 - RAM Stack Push/Pop
 - Single byte subroutine calls
 - RAM and I/O port single bit manipulation
 - Accumulator and I/O port Logical operations
- 10 μs Instruction Cycle Time, typically
 □ Extensive General Purpose I/O Capability
 - One 4-Bit Input Port
 - Two 4-Bit latched tri-state Output Ports
 - Five 4-Bit input/latched tri-state Output Ports
 - Easily expandable with μPD82C43 CMOS I/O Expander
 - 8-Bit Parallel I/O capability
- ☐ Hardware Logic Blocks Reduce Software Requirements
 - Operation completely transparent to instruction execution
 - 8-Bit Timer/Event Counter
 - Binary-up counter generates INT_T at coincidence
 - Accurate Crystal Clock or External Event operation possible
 - Vectored, Prioritized Interrupt Controller
 - Three external interrupts (INT₀, INT₁, INT₂)
 - Two internal interrupts (INTT, INTS)
 - Display Controller/Driver
 - Complete Direct Drive and Control of Multiplexed LCD or Vacuum Fluorescent Display
 - Display Data automatically multiplexed from RAM to dedicated segment/backplane/digit driver lines
 - 8-Bit Serial Interface
 - 3-line I/O configuration generates INTs upon transmission of eighth bit
 - Ideal for distributed intelligence systems or communication with peripheral devices
 - Complete operation possible in HALT and STOP power-down modes
- □ Built-in System Clock Generator
 □ Built-in Schmidt-Trigger RESET Circuitry
- □ Single Power Supply, Variable from 2.7V to 5.5V
 □ Low Power Consumption Silicon Gate CMOS
 Technology
 - 900 μA max at 5V, 400 μA max at 3V
 - HALT, STOP Power-down instructions reduce power consumption to 20 μA max at 5V, 10μA at 3V (Stop mode)
- ☐ Extended − 40°C to + 85°C Temperature Range Available
- Choice of 28-pin or 40-pin dual-in-line packages, or 52-pin or 64-pin flat plastic packages

μPD7500 SERIES

Features	7500	7501	7502	7503	7506	7507	7507\$	7508	7508A	7519
internal ROM (8-bit words)		1K	2K	4K	1K	2K	2K	4K	4K	4K
Expandable to	8K									
RAM	256×4	96×4	128×4	224 × 4	64×4	128×4	128×4	224×4	208×4	256 × 4
I/O Lines	32	24	23	23	22	32	20	32	32	28
8-Bit Timer/Event Counter	•	•	•	•	•	•	•	•	•	•
8-Bit Serial Interface	•	•	•	•		•	•	•	•	. •
Registers Outside RAM	4×4	2×4	4×4	4×4	2×4	4×4	4×4	4×4	4×4	4×4
Instructions	110	63	92	92	58	92	91	92	92	92
Min Cycle Time (μs)	6.67	6.67	6.67	6.67	6.67	6.67	6.67	6.67	6.67	6.67
Interrupts	5	4	4	4	2	4	4	4	4	- 4
Stack Levels	RAM	RAM	RAM	RAM	RAM	RAM	RAM	RAM	RAM	RAM
Display Controller/ Driver	1	LCD	LCD	LCD					VFD drive only	VFD
Analog I/O										14-bit D/A
Current Consumption (max)							-	-		
Normal Operation	-		900	uA at 5V	± 10%	; 400 μA	at 3V ±	10%-		
Stop Mode	-		20 /	A at 5V	± 10%	; 10μA a	t 3V ± 1	0%		
Operating Temperature Range	-10°C to - +70°C					-40°C — to — +85°C				
Packages								,		
28-pin DiP					•			•		
40-pin DIP	* ****					• .		•	•	
52-pin Fiat					•	•		•		
64-pin Flat		•	•	•	· · · · · ·				Marriad	
64-pin QUIL	•			******						•

μPD7500 SERIES

Instruction Set

The μ PD7500 Series Instruction Set consists of 110 powerful instructions designed to take full advantage of the advanced μ PD7500 architecture in your application. It is divided into two subsets, according to the complexity of the device.

Instruction Set "A" is available for the higher-performance μ PD7500 Series devices having either a 2K \times 8-bit or a 4K \times 8-bit Program Memory. It can be used with the μ PD7500, μ PD7502, μ PD7503, μ PD7507, μ PD7507, μ PD7508A, and μ PD7519 products.

Instruction Set "B" is available for the lower-cost μPD7500 Series devices having a 1K \times 8-bit Program Memory. Its instructions are a compatible subset of Instruction Set "A," and can be used with the $\mu\text{PD7500},\,\mu\text{PD7501},$ and μPD7506 products.

Instruction Set Symbol Definitions

The following abbreviations are used in the description of the μ PD7500 Series Instruction sets:

Symbol	Explanation and Use
A	Accumulator
<u>An</u>	Bit "n" of Accumulator
addr	Address
bit	Operand specifying one bit of a nibble
Bn	Bit "n" of two-bit operand B1 B0 Bit Specified
	0 Bit 0 (LSB)
	0 1 Blt 1
	1 0 Bit 2 1 1 Bit 3 (MSB)
Bank	1 1 Bit 3 (MSB) Bank Flag of PSW (µPD7500 only)
borrow	Resulting value is less than 0H
C	Carry Flag
data	Immediate data operand
D	D Register
Dn	Bit "n" of immediate data operand
DE	DE Register Pair
DL	DL Register Pair
E	E Register
H	H Register
HL IFR	HL Register Pair
)EH	Interrupt Enable Register IER bit: 0 1 2 3
	Interrupt: INT _T INT _{0/S} INT ₁ INT ₂
IME	Interrupt Master Enable F/F
INT _n	Interrupt "n"
IRF ₀	Interrupt Request Flag "n"
L	L Register
overflow	Resulting value is greater than FH
P()	Parallel Input/Output Port addressed by the value within the parentheses
PC _n	Program Counter
PSW	Bit "n" of Program Counter Program Status Word
F5W	PSW bit: 0 1 2 3
	Flag: Carry Bank SK0 SK1
rp	Register Pair, specified by the 3-bit immediate data operand D ₂₋₀ , as follows:
	D ₂ D ₁ D ₀ rp Additional Action
	0 0 DL none (instruction set "A" only)
	0 0 1 DE none (Instruction set "A" only)
	1 0 0 HL - decrement L; skip if L = FH 1 0 1 HL + increment L; skip if L = OH
	1 1 0 HL none
S	Skip Cycles: 0 when skip condition does not occur
~~~	1 when skip condition does occur
SIO	Serial I/O Shift Register
SIOCR SP	Serial I/O Count Register Stack Pointer
String	String Effect; in a string of similar instructions, only the first
Otting	encountered is executed; the remainder of the instructions in the string
	are executed as NOP instructions
taddr	Operand specifying ROM Table Data
Tn	Bit "n" of ROM Table Data
TCR	Timer Counter Register
TMR	Timer Modulo Register
( )	The contents of the RAM location addressed by the value within the parentheses
[]	The contents of the ROM location addressed by the value within the
	brackets
<b>—</b>	Load, Store, or Transfer right operand into left operand
<del></del>	Exchange the left and right operands
NOT	Logical NOT (One's complement)
AND	LOGICAL AND
OR	LOGICAL OR
XOR	LOGICAL Exclusive OR
	Instruction pertains to µPD7500 only

## $\mu$ PD7500 SERIES

**Instruction Set "A"** 

For the μPD7500, μPD7502, μPD7503, μPD7507, μPD7507S, μPD7508, μPD7508A, and μPD7519 devices only

Mnemonic	Function	Description				inst	tructio	n Coc	10			Bytes	Cycles	Skip Condition
	runction		D7	De	Ds	D4	D3	D ₂	D ₁	Do	HEX	Dy. 108		July condition
LADR addr	A←(D ₇₋₀ )	Load Accumulator from directly addressed RAM	0 D7	Los 0 D6	1 D ₅	1 D4	1 D3	0 D2	0 D1	0 D0	38 00-FF	2	2	
LAI data	A←D ₃₋₀	Load Accumulator with immediate data	0	0	0	1	D ₃	D ₂	D ₁	D ₀	10-1F	1	1	String
LAM rp	A←(rp)  rp = DL, DE, HL - , HL + , HL  if rp = HL - , skip if borrow  if rp = HL + , skip if overflow	Load Accumulator from Memory, possible skip	0	1	0	D ₂	0	0	D ₁	Do	40, 41 50-52	1	1+8	See explanation of "rp" in symbo definitions
LAMT (µPD7500, µPD7502 only)	ROM addr = PC ₁₀₋₆ , 0, C, A ₃₋₀ A←[ROM addr]7-4 (HL)←[ROM addr]3-0	Load Accumulator and Memory from Table	0	1	0	1	1	1	1	0	5E	1	2	
LAMTL (μPD7500, μPD7503, μPD7507, μPD7507S, μPD7508, μPD7508A, μPD7519, only)	ROM addr = PC ₁₁₋₈ , A ₃₋₀ , (HL) ₃₋₀ A[ROM addr]7-4 (HL)[ROM addr]3-0	Load Accumulator and Memory from Table Long	0	0	1	1	0	1	1	1 0	3F 34	2	2	
LDEI data	D←D7-4 E←D ₃₋₀	Load DE register pair with immedi-	0 D7	1 D6	0 D5	0 D4	1 D3	1 D2	1 D1	1 D0	4F 00-FF	2	2	
LDI data	D+-D3-0	ate data  Load D register with immediate data	0	0	1	1	1 D3	1 D2	1 D1	0 D0	3E 20-2F	2	2	
LEI data	E←D3-0	Load E register with immediate	0	0	1 0	1	1 D3	1 D2	1 D1	0 D0	3E 00-0F	2	2	
LHI data	H←D3-0	data  Load H register with immediate data	0	0	1 1	1	1 D3	1 D2	1 D1	0 D0	3E 30-3F	2	2	
LHLI data	H+-D7-4 L+-D3-0	Load HL register pair with immedi- ate data	0 D7	1 D6	0 D5	0 D4	1 D3	1 D2	1 D1	0 D0	4E 00-FF	2	2	String
LHLT taddr	ROM addr = 0C0H + D3-0 H←[ROM addr]7-4 L←[ROM addr]3-0	Load HL register pair from ROM Table	1	1	0	0	D ₃	D ₂	D ₁	D ₀	C0-CF	1	2	String
LLI data	L←D3-0	Load L register with immediate data	0	0	1	1 1	1 D3	1 D2	1 D1	0 D0	3E 10-1F	2	2	
		Outa		Sto	re									
ST	(HL)←A	Store A to Memory	0	1	0	1	0	1	1	1	57	1	1	
TAD	D←A	Transfer A to D	0	Trans	sfor 1	1	1	1	1	0	3E	2	2	
TAE	E+A	Transfer A to E	0	0	- 1	0	1	01	1	0	AA 3E	2	2	
			1	0	Ó	Ó	1	0		0	8A			
TAH	H←A	Transfer A to H	0 1	0	1	1	1	1 0	1	0	3E BA	2	2	
TAL	L←A	Transfer A to L	0	0	1 0	1	1	1	1	0	3E 9A	2	2	
TDA	A+D	Transfer D to A	0	0	1	1 0	1	1 0	1	0	3E AB	2	2	
TEA	A←E	Transfer E to A	0	0	1	1	1	1	<u> </u>	0	3E	2	2	
THA	A÷H	Transfer H to A	0	0	- 0	0 1	1	1	1	1 0	8B 3E	2	2	
TLA			0	0	1	1 1	1	0	1	1 0	88 3E	2	2	
ILA	A←L	Transfer L to A	1	0	ò	<u> </u>	1	ò	1	1	9B		Z	
				Excha										
XAD XADR addr	A++D	Exchange A with D	0		01	0 1	1	0	0	1	4A 39	1 2	1 2	
	A++(D7-0)	Exchange A with directly addressed RAM	D7	D ₆	D ₅	D4	D3	D ₂	D1	D ₀	00-FF			
XAE XAH	A++E	Exchange A with E	0		- 0	· ·		0		0	4B 7A	1	1	
XAL	A↔L	Exchange A with H Exchange A with L	0	1	1	$-\frac{1}{1}$	1	0	1	1	7A 7B	1 1	1 1	
XAM rp	A++(rp) rp = DL, DE, HL −, HL +, HL if rp = HL −, skip if borrow if rp = HL +, skip if overflow	Exchange A with Memory, Possible Skip	ō	1	0	D ₂	Ö	1	D1	Do	44, 45 54-56	1	1+S	See explanation or "rp" in symbo definitions
XHDR addr	H++(D7-0)	Exchange H with directly addressed RAM	0 D7	0 D6	1 D5	1 D4	1 D3	0 D2	1 D1	0 D ₀	3A 00-FF	2	2	
XLDR addr	L↔(D7-0)	Exchange L with directly addressed RAM	0 D7	0 D6	1 D5	1 D4	1 D3	0 D2	1 D1	1 D0	3B 00-FF	2	2	

#### instruction Set "A" (Cont.)

For the μPD7500, μPD7502, μPD7503, μPD7507, μPD7507S, μPD7508A, and μPD7519 devices only

Mnemonic	Function	Description				Inst	ruotic	n Cod	•			Bytes	Cycles	Skip Condition
			D7	D ₆ Arithr	Dg	D4	D ₃	D ₂	D ₁	Do	HEX			
ACSC	A, C←A+(HL)+C skip if carry	Add with carry; skip if carry	0	1	1	1	1	1	0	0	7C	1	1+S	Carry = 1
ADSC	A-A+0	Add D to A, skip If overflow	was of the	. ,0	en services		o refer				JE A9	2	248	Overflow
AESC	- A-A + E	Add E to A, skip if overflow		0			****		1	9.	3E 89	2	2.8.	Overflow
AHSC	A+A + H	Add H to A, skip if overflow	Į.	<del>-</del> -		er er	ander ander	l		0.,	8E 89	2	2+8_	Dverflow
AISC data	A←A + D3-0 skip if overflow	Add immediate	0	0	0	0	D3	D ₂	D ₁	D ₀	00-0F	1	1 + S	Overflow
ALSC	skip if overflow	skip if overflow Add H to A, skip	0	0	1	1.	1		1	0	ЭĘ	and the second	2+8	Oxection
ASC	A←A + (HL)	if overflow Add memory; skip	0	, Q 1	0 1	 1	1	<u>0</u> 1	0	1	99 7C	1	1+8	Carry = 1
(Dee	skip if overflow A⊷A –D	if overflow Subtract D from A	0	0	1	1	1	. 1	1	. 0	3E		2+5	Borrow
reda di di	## BRID If borrow A+A - E	skip if borrow Subtract E from A	1	0		. Q.	-	0	<u>, 0</u>	 0		,	2.8	Borrow
H8B	A-A - H	skip if borrow Subtract H from A		ģ	Ò			<u>, 0</u>	Ą	0	88 3E		2.48	Borrow
		alip if borrow						Ò	ġ.	Ž.	- 88 3E		2.S	
138	A-A - L	Subtrect L from A. skip if borrow			ò		1	ď	d	0	98 	***********		Волом
INL	A+A AND (HL)	AND Accumulator	0	Logi 0	cel 1	1	1	1	1	1	3F	2	2	
XL	A-A XOR (HL)	and Memory Exclusive-Or Accumulator and	0	1	1	1	1	1	1	0	82 7E	1	1	
DRL	A←A OR (HL)	Memory OR Accumulator	0	0	1	1	1	1	1	1	3F	2	2	
		and Memory	1	coum	ulator		0		1	0	B6			
MA	A~NOT A	Complement Accumulator	0	1	1	1	1	1	1	1	7F	1	1	
A.	C-A3 A3+A2 A2-A1 A1-A0 A0-C (old)	Rotate Accumulator left through Carry	. 1	0	1	1	å.	1	.1	1	3F B7	2	2	
AR	A0+C (old) C←A0	Rotate	0	0	1	975/00. 1	1	1	1	1	3F	2	2	
	A0←A1 A1←A2 A2←A3 A3←C (old)	Accumulator right through Carry	1	0	1	1	0	0	1	1	B3			
				am St	atus V	ord								
	C+0	Reset Carry Set Carry	0	'am St	atus V	ord 1	1	0	0	0	78 79	1 1	1	
С	C←0 C←1	Set Carry		1	1	1	1	0	0		79	1	1 1	of all properties from the second section of the second section of the second section of the second section of
C DE	C+0 C+1 DE+DE + 1	Set Carry In Decrement DE	0 0 ncreme 0	1 1 ont and	1 1 1 Decr	1	1		0 1 0	1 -0 0	79 3E 8C	1	1	
C DE	C←0 C←1	Set Carry II Decrement DE  Decrement directly addressed RAM;	0 0 ncreme 0	1	1	1	1				79 ,3E	1		(D7-0) = FH
C DE DRS addr	C←0 C←1 DE←DE − 1 (O7-0)←(O7-0) − 1 skip if (O7-0) = FH E←E − 1 skip if E = FH	Set Carry In Decrement DE Decrement directly	0 0 0 0 0 3	1 1 ont and 0 0	1 1 1 Decr J 0	1 1 ement	1	0 1	0 J 0	1 0 0	79 3E 8C 3C	1	1	(D ₇ -0) = FH E = FH
C DE DRS addr	C←0 C←1 DE←DE ←1 (D7-0)+(D7-0) − 1 skip if (D7-0) = FH E←E − 1	Set Carry In Decrement DE Decrement directly addressed RAM; skip if borrow Decrement E; skip	0 0 0 0 0 1 0 0 D7	1 1 ont end 0 0 0 D6	1 1 1 Decr 1 0 1 D5	1 1 ement 0 1 D4	1 1 1 D3	0 1 1 D ₂	0 0 0 D1	0 0 0 0	79 3E 8C 3C 00-FF	1 2	1 2+S	E = FH
C DRS addr SES	C+0 C+1 D=+DE + 1 (O7-0)+(O7-0)-1 skip if (D7-0) = FH E+E - 1 skip if E = FH +(L-+H 1	Set Carry In Decrement DE Decrement directly addressed RAM; skip if borrow Decrement E; skip If borrow Decrement HL Decrement L; skip	0 0 0 0 0 0 0 0 0 0 0	1 1 ont end 0 0 0 D6	1 1 1 Decr 1 0 1 D5	1 1 ement 0 1 D4	1 1 1 D3	0 1 1 D ₂	0 0 0 D1	0 0 0 0	79 3E 8C 3C 00-FF 48	2	1 2+8 1+8	E = FH
C IDE IDRS addr IES	C←0 C←1 DE←DE1 (D7-0)+(D7-0)-1 skip if (D7-0) = FH E←E - 1 skip if E = FH H(H(1)	Set Carry In Decrement DE Decrement directly addressed RAM: skip if borrow Decrement E; skip if borrow Decrement Et	0 0 0 0 0 1 0 0 0 0 7	1 1 ont and 0 0 0 0 0 0 0 0 1	1 1 1 Decr 1 0 1 05 0	1 1 0 1 0 1 0 0	1 1 D3	0 1 1 1 D2 0	0 1 9 0 D1 0 1 0	1 9 0 0 0 0	79 3E 8C 3C 00-FF 48 3E 9C 58	2	1 2+8 1+8	E = FH L = FH
C DE DRS addr ES HL LS	C+0 C+1  DE+DE - 1  (D7-0)+(D7-0) - 1 skip if (D7-0) = FH  E+E - 1 skip if E = FH H-HL - 1 L+L - 1 skip if L = FH	Set Carry  In Decrement DE Decrement directly addressed RAM; skip if borrow Decrement E; skip if borrow Decrement HL Decrement L; skip if borrow Increment DE	0 0 0 0 0 1 0 0 0 0 7	1 1 ont and 0 0 0 0 0 0 0 0 1	1 1 1 Decr 1 0 1 05 0	1 1 0 1 0 1 0 0	1 1 D3	0 1 1 1 D2 0	0 9 0 D1 0	1 9 0 0 0 0	79 3E 8C 3C 00-FF 48 3E 9C 58	1 2 2	1 2+8 1+8	E = FH
C DE DRS addr ES HL LS DRS addr	C-0 C-1 DE-DE - 1 (D7-0)-(D7-0)-1 skip if (D7-0) = FH E-E - 1 skip if E = FH HL-HL - 1 L-L - 1 skip if L = FH DE-DE + 1 (D7-0)-(D7-0)-1 skip if (D7-0) = OH	Set Carry In Decrement DE Decrement directly addressed RAM; skip if borrow Decrement E; skip If borrow Decrement HL Decrement L; skip If borrow Increment DE Increment directly addressed; skip if overflow Increment E; skip	0 0 0 0 1 0 0 0 7 0 0 1 0 0 1 0 0 0 1 0 0 0 1	1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 1 1	1 1 1 Decr 1 0 1 0 0 1 0 0	1 1 1 0 1 0 1 0 0 1 1 1 1	1 1 03 1	0 1 1 D2 0 1 1 1 1 1 1 1	0 J 0 0 D1 0	1 0 0 0 0 0 0 0 0 0	79 3E 5C 3C 00-FF 48 3E 9C 58 3E 3D 3D	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 2+8 1+8 1+8	E = FH
IDE IDES addr DES DE IDES EDE DES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED IDES ED ID	C+0 C+1  DE+DE - 1  (D7-0)+(D7-0)-1  skip if (D7-0) = FH  E+E - 1  skip if E = FH  HL-HL - 1  skip if L = FH  DE+DE + 1  (D7-0)+(D7-0) = 0H	Set Carry  In Decrement DE  Decrement directly addressed RAM: skip if borrow  Decrement E; skip if borrow  Decrement HL  Decrement L; skip if borrow  Increment DE  Increment directly addressed; skip if overflow	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0	1 1 1 Decr 1 0 1 0 1 0 0 1 0 1 0 0	1 1 ement 0 1 D4 0	1 1 D3 1 D3 1 D3	0 1 1 D ₂ 0 1 1 0	0 J 0 0 D1 0	1 0 0 0 0 0 0 0 0 0	79  3E 8C 3C 00-FF 48  3E 9C 58 3D 00-FF 49	1  The second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the	1 + S 1 + S 2 + S 2 + S	E = FH  L = FH  (0 ₇₋₀ ) = 0H  E = 0H
IDE IDES addr DES ADDRS addr DES DES DES DES DES DES DES DES DES DES	C+0 C+1  D=+DE+1 $(D7.0)+(D7.0)-1$ skip if $(D7.0)=FH$ E+E-1  skip if E=FH $+(-+)=-1$ L+L-1  skip if L=FH $0E+DE+1$ $(D7.0)+(D7.0)=0H$ E+E+1  skip if $(D7.0)=0H$	Set Carry  In Decrement DE Decrement directly addressed RAM; skip if borrow Decrement E; skip if borrow Decrement HL Decrement L; skip if borrow increment DE Increment directly addressed; skip if overflow Increment E; skip if overflow	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 Decr 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 0 0 1 0 1 0 1 1 1 1 0 1 1 0 1 0 1 0	1 1 D3 1 D3 1 D3	0 1 1 D ₂ 0 1 1 0	0 J 0 0 D1 0	1 0 0 0 0 0 0 0 0 0	79 3E 8C 3C 00-FF 48 3E 9C 58 3D 00-FF	1  The second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the second and the	1 2+8 1+8 2+8 1+S	E = FH  L = FH  (0 ₇₋₀ ) = 0H  E = 0H
DDRS addr DDRS addr DDRS addr DDRS addr DDRS addr DDRS addr	C+0 C+1  DE+DE - 1  (D7-0)+(D7-0)-1  skip if (D7-0) = FH  E+E - 1  skip if E = FH  HL-HL - 1  skip if L = FH  DE+DE + 1  (D7-0)+(D7-0) = 0H  E+E + 1  skip if E = 0H  HL-HL + 1	Set Carry  In Decrement DE Decrement directly addressed RAM; skip if borrow Decrement E; skip if borrow Decrement L; skip if borrow Increment DE Increment directly addressed; skip if overflow Increment E; skip if overflow Increment HL	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 0 mt and 0 D6 1 0 0 0 0 0 D6 1	1 1 1 Decr 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 0 0 1 0 1 0 1 1 1 1 0 1 1 0 1 0 1 0	1 1 D3 1 1 D3 1 1 D3 1	0 1 1 1 D2 0 1 1 D2 0 1 1 D2 0 1 1 D2 0	0 J 0 0 D1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 0 0 0 0 0 0 0 0 0 1 1 0 1	79  3E 8C 3C 00-FF  48  3E 9C 58 3D 00-FF  49	1  1  1  1  1  1  1  1  1  1  1  1  1	1+S 1+S 2+S 1+S 1+S 1+S 1+S 1+S 1+S 1+S	$E = FH$ $L = FH$ $(D_{7-0}) = OH$ $E = OH$

## μPD7500 SERIES

#### Instruction Set "A" (Cont.)

For the μPD7500, μPD7502, μPD7503, μPD7507, μPD7507S, μPD7508, μPD7508A, and μPD7519 devices only

Mnemonic	Function	Description				Inst	tructio	n Cod	•			Bytes	Cycles	Skip Conditio
			D7	D ₆	08	D4	D ₃	D ₂	D ₁	D ₀	HEX			akip Condition
ALL addr	(SP - 1)+-PC7-4 (SP - 2)+-PC3-0 (SP - 3)+-PSW (SP - 4)+-PC11-18 SP-SP - 4 BANK+0 PC11+-0 PC10-0+-D10-0	Call subroutine	0 D7	Brai 0 D6	1 D5	1 D4	0 D3	D ₁₀ D ₂	D9 D1	D8 D0	30-37 00-FF	2	2	American April 2000 and a second paper
ALT addr	(SP - 1)-PC7-4 (SP - 2)-PC3-0 (SP - 3)-PSW (SP - 4)-PC11-8 ROM addr = 0C0H+D5-0 BANK-0 PC11-10-00 PC2-7-(ROM addr)7-5 PC-5-00 PC4-0-(ROM addr)4-0	Call subroutine through ROM Table (single byte)	1	1	D ₅	D4	D3	D ₂	D ₁	D ₀	D0-FF		2	
\M data	PC11-8+D3-0 PC7-4+A PC3-0+(HL)	Vectored Jump on Accumulator and Memory	0	0	1	1	1 D3	1 D ₂	1 D1	1 D0	3F 10-1F	2	2	
CP addr	PC ₅₋₀ ←D ₅₋₀	Jump within current page	1	0	D ₅	D4	D3	D ₂	D ₁	D ₀	80-BF	1	1	
MP addr	PC ₁₁₋₀ ←D ₁₁₋₀	Jump to specified address	0 D7	0 D6	1 D5	0 D4	D ₁₁	D ₁₀	Dg D1	D8 D0	20-2F 00-FF	2	2	
JMPL addr	BANK-DIS RANK-DIS	Jump Long to specified address	0	0		0	D11	D10	D9	D _B	3F 00-0F 20-2F	3	9	
,	PC _{11.8} +(SP) BANK+(SP+1) PC _{3.0} +(SP+2) PC _{7.4} +(SP+3) SP+SP+4	Return from Subroutine	0	<b>D6</b> 1	<b>D</b> 5. 0	1 1	<b>5</b> 3	<b>D</b> 2	1	Dg 1	90-FF 53	1	1	
PSW	PC ₁₁₋₈ ← (SP) PSW ← (SP + 1) PC ₃₋₀ ← (SP + 2) PC ₇₋₄ ← (SP + 3) SP ← SP + 4	Return from Subroutine and restore PSW	0	1	0	0	0	0	1	1	43	1	2	
rs	PC11-8 ⁻ (SP) BANK-(SP+1) PC3-0 ⁻ (SP+2) PC7-4 ⁻ (SP+3) SP+(SP+4) Skip unconditionally	Return from Subroutine; then skip next Instruction	0	1	0	1	1	0	1	1	5B	1	1+8	Unconditional
				Sta	ck									
OPDE	E←(SP) D←(SP + 1) SP←SP + 2	Pop DE register pair off Stack	1	0	0	0	1	1	1	0 1	3E 8F	2	2	
OPHL	L←(SP) H←(SP+1) SP←SP+2	Pop HL register pair off Stack	1	0	0	1	1	1	1	0	3E 9F	2	2	
SHDE	(SP - 1)+D (SP - 2)+E SP+SP - 2	Push DE register pair on Stack	0	0	0	0	1	1	1	0	3E 8E	2	2	
HHL	(SP - 1)+-H (SP - 2)+-L SP+-SP - 2	Push HL register pair on Stack	1	0	0	1	1	1	1	0	3E 9E	2	2	
MSP	SP7-4←A SP3-1←(HL)3-1 SP0←0	Transfer Accumu- lator and Memory to Stack Pointer	0	0	1	1	1 0	1 0	1 0	1	3F 31	2	2	
PAM	A+SP7-4 (HL)3-1+SP3-1 (HL)0+0	Transfer Stack Pointer to Accumulator and Memory	0	0	1 1	1	0	1 1	1 0	1 1	3F 35	2	2	
ABT bit	Skip if Abit = 1	Skip if Accumulator	Con	nditio	ai Sk	l <b>p</b> 1	0	1	B ₁	B ₀	74-77	1	1+5	Abit = 1
(AEI data	bit = B ₁₋₀ (0-3) Skip if A = D ₃₋₀	bit true Skip if Accumulator	0	0	1	1	1	1	1	1	3F	2	2+5	A = D3-0
(AEM	Skip if A = (HL)	equals immediate data Skip if Accumulator	- 0	1	0	0	D3	D ₂	D1	1	60-6F 5F	1	1 + S	A = (HL)
CC	Skip if C = 1	equals Memory Skip if Carry	0	1	0	1	1	0	1	0	5A	1	1+8	C = 1
(DEI data	Skip if D = D3-0	Skip if D equals immediate data	0	0	1	1	1 D3	1 D2	1 D1	0 D0	3E 60-6F	2	2+5	D = D3-0
KEEI data	Skip if E = D3-0	Skip if E equals immediate data	0	0	1 0	1 0	1 D3	1 D ₂	1 D1	0 Do	3E 40-4F	2	2+8	E = D3-0
						-	-3	~ ~						

## Instruction Set "A" (Cont.)

For the μPD7500, μPD7502, μPD7503, μPD7507, μPD7507S, μPD7508A, μPD7508A, and μPD7519 devices only

Mnemonic	Function	Description	_			Inst	ructio	n Coc	•			Bytes	Cycles	\$kip Conditio
	1 0110(1011		D7	D ₆	D ₅	D4	Dз	D ₂	D1	D ₀	HEX		0,000	
KLEI data	Skip if L = D3-0	Skip if L equals	Conditi 0	onal S	kip (C	ont.)		1	1	0	3E	2	2+8	L = D3-0
		immediate data	0	1	o i	<u>i</u>	D ₃	D ₂	D ₁	D ₀	50-5F			
KMBF bit	Skip if (HL)bit = 0 bit = B ₁₋₀ (0-3)	Skip if Memory bit false	0	1	1	0	0	. 0	B ₁	B ₀	60-63	1	1+5	(HL)bit = 0
KMBT bit	Skip if (HL)bit = 1 bit = B ₁₋₀ (0-3)	Skip if Memory bit true	0	1	1,	0	. 0	1.	В1	B ₀	64-67	1	1+8	(HL)bit = 1
KMEL.	Skip if (HL) = D ₃₋₀	Skip if Memory equals immediate	0	0		1	1 D3	D ₂	D1	1 Do	3F 70-7F	ntraisere <b>2</b> utraece	2±S	(HL) = D3-0
	Artist Control of the Control	data		NAMES OF STREET	olivertota Stratovos		N OVER	e de la		A STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF T			1781000	WHI THE REAL PROPERTY.
AMMOD	TMR7-4+A	Transfer	Time	r/Even	t Cou	nter 1	1		1	1	3F	2	2	
Ammob	TMR3-0←(HL)	Accumulator and Memory to Timer Modulo Register	0	Ō	1	1	1	1	1	1	3F			
CNTAM	A←TCR7-4 (HL)←TCR3-0	Transfer Timer Count Register to Accumulator and Memory	0	0	1	1	1	0	1	1	3F 3B	. 2	. 2	
IMER	TCR ₇₋₀ ←0 IRF _T ←0	Start Timer	0	0	1	1	1	1	1	1	3F 32	2	2	
		<del> </del>		errupt			•							
DI data	IME F/F←0 if data = 0 IER3-0←IER3-0 AND NOT D3-0 if data < > 0	Disable Interrupt, Interrupt Master Enable F/F or specified	0	0	0	0	1 D3	1 D ₂	1 D1	1 D0	3F 80-8F	2	2	
il data	IME F/F←1 If data = 0 IER ₃₋₀ ←IER ₃₋₀ OR D ₃₋₀ If data <> 0	Enable Interrupt, Interrupt Master Enable F/F or	0	0	1 0	1 1	1 D3	1 D ₂	1 D1	1 D ₀	3F 90-8F	2	2	
KI data	Skip if IRF _n AND D ₃₋₀ < > 0 IRF _n +IRF _n AND NOT D ₃₋₀	specified Skip if Interrupt Request Flag is true	0	0	1 0	1	1 D3	1 D ₂	1 D1	1 D ₀	3F 40-4F	2	2+5	IRFn = 1
	.,			rial in	terfac	•								
810	SIOCR+0 IRF _{0/S} +0	Start Serial I/O Operation	. 0	. 0	1	1	1	1	1	1	3F 33	2	2	
AMSIO	SIO7-4←A SIO3-0←(HL)	Transfer Accumu- lator and Memory to SI Shift Register	0	0	1	1	1	1	1	0	3F 3E	2	2	
SIOAM	A-SIO7-4 (HL)SIO3-0	Transfer SI Shift Register to Accum- lator and Memory		0	1 1	1	1	1 0	1	1 0	3F 3A	2	2	
NP data	P(P ₃₋₀ )←P(P ₃₋₀ ) AND D ₃₋₀	AND output port	0	Paralle 1	01 16	0	1	1	0	0	4C	2	2	
Wr uata	P(P3-0)~P(P3-0) AND D3-0	latch with immediate data	D ₃	D ₂	D ₁	D ₀	P3	P ₂	Pı	Po	00-FF		2	
port	A←P(P3-0)	Input from port, immediate address	0	0	1 0	1	1 P3	1 P2	1 P1	1 P0	3F C0-CF	2	2	
21 (except	A←P(1)	Input from Port 1	0	1	1	1	0	0	0	1	71	1	1	
PD7507S) P54	A←P(5)	Input Byte from	0	0	1	1	1	1	11	1	3F	2	2	
<u> </u>	(HL)←P(4) A←P(L)	Ports 5 and 4 Input from Port	0	0 1	1	1	0	0	0	0	70	1	1	
		specified by L												
P port	P(P ₃₋₀ )←A	Output to port, Immediate address	0	0	1	0	1 P3	1 P ₂	. P1	1 P0	3F E0-EF	2	2	
P3	P(3)←A	Output to Port 3	0	1	1	1	0	0	1	1	73	1	1	
P54	P(5)←A P(4)←(HL)	Output Byte to Ports 5 and 4	0	0	1	1	1	1	0	1 0	3F 3C	2	2	-
PL	P(L)+A	Output to port specified by L	0	1	1	1	0	0	1	0	72	1	1	
RP data	P(P3-0)+(P3-0) OR D3-0	OR output port latch with immediate data	0 D3	1 D2	0 D1	0 D0	1 P3	1 P2	0 P:1	1 P0	4D 00-FF	2	2	
jul-i Palas da kanana da da kanana	ppolyeck I/O Expander Port (1-0-3) Sit (1-1-0) = 0	Reset Port Bit	0_	1_	0.		_1_	1	0	0	5C			and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second s
i i i managa a a a a a a a a a a a a a a a a a	al-biskeaks //ex Expander Port	specified by L Set Port Bit			0	1		1	0		50	angelanange Angelanan	avennesses 	unique de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina della
Notes	6 (La-2) bit (L1-0)—1	specified by L		PU C	ontrol	and the latest of		- Contractor	name.	eterus ase			A TANGE OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PAR	
ALT		Enter HALT Mode	0	0	1	1	1	1	1	1	3F	2	2	
IOP		No operation	0	. 0	0	0	0	- 1	- 1	0	36 00	1	1	
тор		Enter STOP Mode	0	0	· 1	1	1	1			3F	2	<u>·</u>	

## μPD7500 SERIES

#### **Instruction Set "B"**

For the µPD7500, µPD7501, and µPD7506 devices only

Mnemonic	Function	Description	_			Inst	ructio	on Cod	•			Bytes	Cycles	Skip Condition
Momonic	runction	Description	D7	D ₆	Dg	D4	Dą	D ₂	D1	Do	HEX		0,000	- Jan John Market
LADR addr	A+(D ₆₋₀ )	Load Accumulator from directly	0	0 De	1 D5	1 D4	1 D3	0 D2	0 D1	0 D0	38 00-5F	2	2	
LAI data	A←D3-0	addressed RAM  Load Accumulator with immediate data	0	0	0	1	D ₃	D ₂	D1	D ₀	10-1F	1	1	String
LAM rp	A←(rp) _i rp = HL -, HL +, HL if rp = HL -, skip if borrow if rp = HL +, skip if overflow	Load Accumulator from Memory, possible skip	0	1	0	1	0	0	D1	Do	50-52	1	1+5	See explanation of "rp" in symbo definitions
LAMT	ROM addr = PC ₁₀₋₆ , 0, C, A ₃₋₀ A←[ROM addr]7-4 (HL)←[ROM addr]3-0	Load Accumulator and Memory from Table	.0	1.	0	1	1	1	. 1	0	5E ,	1	2	
	enda in a tribata in a tribata in a tribata in a tribata in a tribata in a tribata in a tribata in a tribata i	en en eg fraggjigt (open de 'n eg fraggjigt (open de en en en en en en en en en en en en en	Ī	Ų.			1		. 1	ď	3F 34		2	
	and the second second		e e i v		1000								**********	e was some of the way
LHI data	H3+0 H2-0+D2-0	Load H register with immediate data	0	0	1	0	1	D ₂	D ₁	D ₀	28-2F	1	1	
LHLI data	H3-1←0 H0←D4 L←D3-0	Load HL register pair with immedi- ate data	1	1	0	D4	Dз	D ₂	D ₁	Do	C0-DF	1	1	String
				Store										
ST STII data	(HL)←A (HL)←D3.0 L←L + 1	Store A to Memory Store immediate data and increment L	0	1	0	0	0 D3	1 D2	1 D1	D ₀	57 40-4F	1	. 1	
		mcrement L		Exchan	30								-	
XADR addr	A(D6-0)	Exchange A with directly addressed RAM	0	0 D8	1 D5	1 D4	1 D3	0 D2	0 D1	1 D0	39 00-5F	2	2	
XAH	А**Н	Exchange A with H	0	1	1	1	1	0	1	0	7A	1	1	
XAL	A↔L	Exchange A with L	0	. 1	1_	1	1	0	_1_	1	7B	1	1	
XAM rp	A++(rp) rp = HL -, HL +, HL if rp = HL -, skip if borrow if rp = HL +, skip if overflow	Exchange A with Memory, Possible Skip	0	1	0 ,	1		1	D ₁	D ₀	54-5 <del>6</del>	1	1+8	See explanation or "rp" in symbol definitions
XHDR addr	H++(D6-0)	Exchange H with directly addressed RAM	0	0 D6	1 D5	1 D4	1 D3	0 D2	1 D1	0 D0	3A 00-5F	2	2	
XLDR addr	L++(D6-0)	Exchange L with directly addressed RAM	0	0 D6	1 D5	1 D4	1 D3	0 D2	1 D1	1 D ₀	3B 00-5F	2	2	
				Arithme										
ACSC	A, C←A±(HL)+C skip if carry	Add with carry; skip if carry	0	1	1	1	1	1	0	0	7C	1	1+5	Carry = 1
AISC data	A⊷A + D3-0 skip if overflow	Add immediate; skip if overflow	0	0	0	0	D3	D ₂	D ₁	D ₀	00-0F	1	1+8	Overflow
ASC	A←A + (HL) skip if overflow	Add memory; skip if overflow	0	1	1	1	1	. 1	0	1	7C	1	1+8	Carry = 1
ANL	A-A AND (HL)	AND Accumulator	0	Logic:	1	1	1	1	1	1	3F	2	2	
EXL	A~A XOR (HL)	and Memory Exclusive-Or	1 0	0	<u>i</u>	1	<u>0</u>	<u>0</u>	1	o O	B2 7E	1	1	
		Accumulator and Memory												
ORL	A←A OR (HL)	OR Accumulator and Memory	0	0	1	1	0	1	1	0	3F B6	2	2	
CMA	A-NOT A	Complement Accumulator	0	ccumul 1	1	1	1	1	1	1	7F	1	1	
A STATE OF STREET	to a construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the construction of the c		ale a de la color	7	3		100	500	T.	7	- 3F	7		
	J. Street Brown and British and a	rathi dinawa da ka		9			0.1				57			
		Latin A TERMINATION SQUARES AND AND AND AND AND AND AND AND AND AND	2022	100		10.00						randola - i i La de la como	in a second	
RAR	C←A0 A0←A1 A1←A2	Rotate Accumulator right through Carry	0 1	0	1	1 1	1 0	1 0	1 1	1 1	3F B3	2	2	
	A2←A3 A3←C (old)													
		1	Progra	am Stat	us V	lord					4			
RC	C+0	Reset Carry	0	1	1	1	1	0	0	0	78	1	1	

## Instruction Set "B" (Cont.)

For the µPD7500, µPD7501, and µPD7506 devices only

Mnemonic	Function	Description					tructio		Bytes	Cycles	Skip Condition			
		4	D7	De	D5	D4	Dз	D ₂	D ₁	D ₀	HEX			
DDRS addr	(D ₆₋₀ )←(D ₆₋₀ ) – 1 skip if (D ₆₋₀ ) = FH	Decrement directly addressed RAM; skip if borrow	0 0	ont and O D6	1 D ₅	1 D4	1 D3	1 D2	0 D1	0 D0	3C 00-5F	2	2+8	(D ₆₋₀ ) = FH
DLS	L←L – 1 skip if L = FH	Decrement L; skip	0	1	. 0	1	1	. 0	0	0	58	1 .	1+8	L = FH
DRS addr	(D ₆₋₀ )+(D ₆₋₀ ) + 1 skip if (D ₆₋₀ ) = 0H	Increment directly addressed; skip if	0	0 D6	1 D5	1 D4	1 D3	1 D2	0 D1	1 D ₀	3D 00-5F	2	2+8	$(D_{6-0}) = 0H$
LS	L←L + 1 skip if L = 0H	overflow Increment L; skip if overflow	0	1	0	1	1	. 0	0	1	59	1	1+8	L = OH
				Mani										
RMB bit	(HL) _{bit} +0 bit = B ₁₋₀ (0-3)	Reset Memory bit	0	1	1	0 ,	1 -,	0,	B1	B ₀	68-6B	1	1	
SMB bit	(HL) _{bit} ←1 bit = B ₁₋₀ (0-3)	Set Memory bit	0	. 1	. 1	0	1	. 1	B ₁	B ₀	6C-6F	1	1	
ALL addr	(SP - 1)←PC7-4 (SP - 2)←PC3-0 (SP - 3)←PSW	Call subroutine	0 D7	0 D6	nch 1 D5	1 D4	0 D3	D ₁₀	Dg D1	D8 D0	30-37 00-FF	2	2	
	(SP – 4) ← PC ₁₀₋₈ SP←SP – 4 BANK←0 PC ₁₀₋₀ ←D ₁₀₋₀	* 2							•					
AL addr	(SP - 1)←PC7-4 (SP - 2)←PC3-0 (SP - 3)←PSW	Call short to CAL address subrountine	1	1	1	D4	D3	D ₂	D1	D ₀	E0-FF	1	2	
	(SP - 4)←PC10-8 BANK←0 PC10-0← 001D ₄ D ₃ 000D ₂ D ₁ D ₀						-1				_			• •
AM data	PC10-8←D2-0 PC7-4←A PC3-0←(HL)	Vectored Jump on Accumulator and Memory	0	0	1 0	1	1 0	1 D2	1 D1	1 D0	3F 10-17	2	2	
CP addr	PC5-0+-D5-0	Jump within current page	- 1	0	D ₅	D4	D3	D ₂	Dı	D ₀	80-BF	1	1	
MP addr	PC ₁₀₋₀ ←D ₁₀₋₀	Jump to specified address	0 D7	0 D6	1 D5	0 D4	0 D3	D ₁₀	D ₉	D8 D0	20-27 00-FF	2	2	
(*) **** (*) <b>(******</b>	earlicerran	Jump Long to specified address		o	1					1	3F		_3	
	1.0145.1044.14.21 <b>4.000</b>	specified address			012		Dil.	D10	Do	Da Do	00-0F			
T .	PC10.8+(SP) BANK+(SP+1) PC3.0+(SP+2) PC7.4+(SP+3) SP+SP+4	Return from Subroutine	O	1	0	1	0	0	1	1	53	1	1	
TS	PC10-8*(SP) BANK*-(SP+1) PC3-0*-(SP+2) PC7-4*-(SP+3) SP*-SP+4 Skip unconditionally	Return from Subroutine; then skip next instruction	0	1	0	1	. 1	. 0	1	1	5B	1	1+8	Unconditional
	OKIP UNCONDITIONALLY			Sta	ck									
AMSP	SP7-4←A SP3-1←(HL)3-1 SP0←0	Transfer Accumu- lator and Memory to Stack Pointer	0	0	1	1	1 0	1 0	1 0	1	3F 31	2	2	
p.V.	A - E - (Upgaje Pau	Transfer Stack Pointer to	9	9		1	- <u>1</u>		1	1	3F 35	2	2	
	(ISLE)05-0	Accumulator and												
KABT bit	Skip if Abit = 1	Skip if Accumulator	0	nditio 1	nal Sk	ip 1	0	1	B1	Bo	74-77	1	1+8	Abit = 1
KAEI data	bit = B ₁₋₀ (0-3) Skip if A = D ₃₋₀	bit true Skip if Accumulator	0	0	1	1	1	1	1	1	3F	2	2+8	A = D3-0
		equals immediate data	0	1 	1	0	D3	D ₂	D1	D ₀	60-6F			
KAEM	Skip if A = (HL)	Skip if Accumulator equals Memory	0	. 1	.0 ,	1	. 1	1	1	1	5F	. 1	1+8	A = (HL)
KC	Skip if C = 1	Skip if Carry	0	1	0	1		0	1	0	5A		1+5	C = 1
KLEI data	Skip if L = D3-0	Skip if L equals immediate data	0	· 1	0	.1 .1.	1 D3	1 D ₂	1 D1	O Do	3E 50-5F	2	2+6	L = D3-0
KMBF bit	Skip if (HL) _{bit} = 0 bit = B ₁₋₀ (0-3)	Skip if Memory bit false	0	1	1	0	0	0	В1	Во.	60-63	1	1+8	(HL)bit = 0
KMBT bit	Skip if (HL)bit = 1 bit = B ₁₋₀ (0-3)	Skip if Memory bit true	0	<u>ं</u> 1	1	0	0	. 1 .	B ₁	Во	64-67	1	1+8	(HL)bit = 1
1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	Bnp II (HL) = D3.0	Skip If Memory  advals immediate	Sec. 1876		36.3	1000	3000	100 965	2010000000	354 Sec. 103	3.5	A 17 (17 )	2+5	(HL) = 03-0

## μPD7500 SERIES

#### Instruction Set "B" (Cont.)

For the µPD7500, µPD7501, and µPD7506 devices only

		B				ins	tructio	on Coc	de			Bytes	Ol	Skip Condition
Mnemonic	Function	Description	D7	D ₆	D ₅	D4	D3	D ₂	D ₁	D ₀	HEX	Bytes Cycle	Cycles	Skip Condition
			Time	r/Ever	ıt Cou	nter								
TAMMOD	TMR7-4*A TMR3-0*(HL)	Transfer Accumulator and Memory to Timer Modulo Register	0	0	1	1	1	1	1	1	3F 3F	2	2	
TCNTAM (except µPD7506)	A←TCR7-4 (HL)←TCR3-0	Transfer Timer Count Register to Accumulator and Memory	0	0	1	1	1	1 0	1	1 1	3F 3B	2	. 2	
TIMER	TCR ₇₋₀ ←0 IRF _T ←0	Clear Timer Counter Register	0	0	1	1	1	1 0	1	1	3F 32	2	2	
				Interr	upis									
SKI data	Skip if IRF _n AND D ₃₋₀ $<$ > 0 IRF _n +IRF _n AND NOT D ₃₋₀	Skip if interrupt Request Flag is true	0	0	1	1 0	1 0.	1 D ₂	1 D1	1 D ₀	3F 40-47	2	2+5	IRFn = 1
			Se	rial in	terfac									
SIO (except µPD7506)	SIOCR←0 IRF0/S←0	Start Serial I/O Operation	0	0	1	1	1 0	1 0	1 1	1	3F 33	2	2	
TAMSIO (except µPD7506)	SIO7-4-A SIO3-0-(HL)	Transfer Accumu- lator and Memory to SIO Shift Register	0	0	1	1	1	1	1	0	3F 3E	2	2	
「SIOAM except μPD7506)	ASIO7-4 HLSIO3-0	Transfer SIO Shift Register to Accumulator and Memory	0	0	1	1	1	0	1 1	0	3F 3A	2	2	
				Parall	el I/O									
P port	AP(P3-0)	Input from port, immediate address	0	0 1	1	1 0	1 P3	1 P2	1 P1	1 Po	3F C0-CF	2	2	
P1	A+(1)	Input from Port 1	0	1	1	1	0	0	0	1	71	11	1	
P54	A←P(5) (HL)←P(4)	Input Byte from Ports 5 and 4	0	0	1	1	1	1 0	1 0	1 0	3F 38	2	2	
PL	A←P(L)	Input from Port specified by L	0	1	1	1	0	0	0	0	70	1	. 1	
OP port	P(P3-0)←A	Output to port, immediate address	0	0	1	1	1 P3	1 P2	1 P1	1 Po	3F E0-EF	2	2	
DP3 except μPD7506)	P(3)←A	Output to Port 3	0	1	1	1	0	0	1	1	73	1	1	
DP54	P(5)←A P(4)←(HL)	Output Byte to Ports 5 and 4	0	0	1_	1	1	1	1 0	1 0	3F 3C	2	. 2	
)PL	P(L)-A	Output to port specified by L	0	1	1	1	0	0	1	0	72	1	1	
APBL	μPD82C43 I/O Expander Port (L3-2) bit (L ₁₋₀ ) + 0	Reset Port Bit Specified by L	0		5	*****	1	. 1	0	0	5C	1	1	
SPBL .	µPD82C43 I/O Expander Port (L3.2) bit (L1.0)←1	Set Port Bit Specified by L	0			roy to su at a			0	1	50	Î	1	
					on trol							· · · · · · · · · · · · · · · · · · ·		
HALT		Enter HALT Mode	0	0	1	1	1 0	1	1	1 0	3F 38	2	2	
NOP		No operation	0	0	0	0	0	0	0	0	00	. 1	1	
<b>ЗТОР</b>		Enter STOP Mode	0	0	1	1	1	1	1	1	3F 37	2	2	

#### **Development Tools**

For software development, editing, debugging, and assembly into object code, the NDS Development System, designed and manufactured by NEC Electronics U.S.A., Inc., is available. Additionally, for systems supporting either the ISIS-II (** Intel Corp.), CP/M (**) Digital Research Corp.) or FDOS-II (**) Motorola, Inc.,) operating systems, or Fortran IV ANSI 1966 V3.9, the ASM75 Cross-Assembler is available.

Once software development is complete, the code can be completely evaluated and debugged with hardware by the Evakit-7500 Evaluation Board. Available options include the Evakit-7500-LCD LCD driver board (for the  $\mu\text{PD7501},\ \mu\text{PD7502},\ \text{and}\ \mu\text{PD7503}),\ \text{Evakit-7500-VFD}$  Vacuum Fluorescent Display driver board (for the  $\mu\text{PD7508A}$  and  $\mu\text{PD7519}),\ \text{and}\ \text{the Evakit-7500-RTT}$  Real Time Tracer. The SE-7502 System Emulation Board will emulate complete functionality of the


 $\mu$ PD7501,  $\mu$ PD7502, or  $\mu$ PD7503 for demonstrating your final system design. The SE-7508 System Emulation Board will emulate complete functionality of the  $\mu$ PD7506,  $\mu$ PD7507,  $\mu$ PD7507S,  $\mu$ PD7508, or  $\mu$ PD7508A for demonstrating your final system design. All of these boards take advantage of the capabilities of the  $\mu$ PD7500 Rom-less evaluation chip to perform their tasks.

Complete operation details on any µPD7500 Series CMOS 4-Bit Microcomputer can be found in the µPD7500 Series CMOS 4-Bit Microcomputer Technical Manual.

## 6

#### Package Outline μPD7500G μPD7519G-XXX


XXX denotes mask number assigned by factory at time of code verification.
Use. I.C. Socket NP32-64075G4.



#### **Package Outlines**

 $\mu$ PD7501Q-XXX-11  $\mu$ PD7502Q-XXX-11  $\mu$ PD7503Q-XXX-11


XXX denotes mask number assigned by factory at time of code verification.
Use. I.C. Socket IC-51-59S.



## μPD7500 SERIES

#### **Package Outlines**


μPD7501G-XXX-12 μPD7502G-XXX-12 μPD7503G-XXX-12



XXX denotes mask number assigned by factory at time of code submission. Use I.C. Socket IC-51-59S.


#### **Package Outlines**

μPD7506G-XXX-01 μPD7507G-XXX-01 μPD7508G-XXX-01



2.8 MAX

μPD7506G-XXX-00 μPD7507G-XXX-00 μPD7508G-XXX-00




XXX denotes mask number assigned by factory at time of code submission. Use I.C. Socket IC-53-11.

## μ**PD7500 SERIES**

## **Package Outlines**

## μ**PD7506C-XXX** μ**PD7507SC-XXX**





Item	Millimeters	Inches
Α	38.0 MAX	1.496 MAX
. в	2.49	0.098
C	2.54	0.10
D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.02 MIN
1	5.22 MAX	0.205 MAX
J	5.72 MAX	0.225 MAX
К	15.24	0.6
L	13.2	0.52
M	0.25 +0.10	0.01 +0.004
m	-0.05	~0.002

6

#### **Package Outlines**

μ**PD7507C-XXX** μ**PD7508C-XXX** μ**PD7508AC-XXX** 





#### NOTES

# NEC Electronics U.S.A. Inc.

Microcomputer Division

## и**PD7501 CMOS 4-BIT SINGLE CHIP** MICROCOMPUTER WITH LCD CONTROLLER/DRIVER

#### **Description**

The uPD7501 is a CMOS 4-bit single chip microcomputer which has the uPD750x architecture.

The µPD7501 contains a 1024 x 8-bit ROM, and a 96 x 4-bit RAM.


The uPD7501 contains two 4-bit general purpose registers located outside RAM. The subroutine stack is implemented in RAM for greater nesting depth and flexibility, providing such operations as the pushing and popping of register values. The µPD7501 typically executes 63 instructions of the µPD7500 series "B" instruction set with a 10us instruction cycle time.

The µPD7501 has two external and two internal edgetriggered testable interrupts. It also contains an 8-bit timer/event counter and an 8-bit serial interface to help reduce software requirements. The on-board LCD controller/driver supervises all of the timing required by the 24 Port S segment drivers and the 4 Port COM backplane drivers, for either a 12-digit 7-segment quadriplexed LCD, or an 8-digit 7-segment triplexed LCD.

The µPD7501 provides 24 I/O lines organized into the 4-bit input/serial interface Port 0, the 4-bit input Port 1, the 4-bit output Port 3, and the 4-bit I/O Ports 4, 5, and 6. It is manufactured with a low power consumption CMOS process, allowing the use of a single power supply between 2.7V and 5.5V. Current consumption is less than 900µA maximum, and can be lowered much further in the HALT and STOP power-down modes. The μPD7501 is available in a space-saving 64-pin flat plastic package.

The µPD7501 is upward compatible with the µPD7502 and the  $\mu$ PD7503.

#### **Pin Configuration**



#### Pin Identification


	Pin	Function
No.	Symbol	- Function
1	NC	No connection.
2-4, 64	P3 ₃ -P3 ₀	4-bit latched tri-state output Port 3 (active high).
5	P03/SI	4-bit input Port 0/serial I/O interface (active high).
6 7 55	P0 ₂ /SO P0 ₁ /SCK P0 ₀ /INT ₁	This port can be configured either as a parallel input port or as the 8-bit serial I/O Interface, under control of the serial mode select register. The Serial input SI (active high), Serial Output SO (active low), and the Serial Clock SCK (active low) used for synchronizing data transfer, comprise the 8-bit serial I/O Interface. Line P00 is always shared with external interrupt INT1.
8-11	P6 ₃ -P6 ₀	4-bit input/latched tri-state output Port 6 (active high). Individual lines can be configured either as inputs or as outputs under control of the Port 6 mode select register.
12-15	P53-P50	4-bit input/latched tri-state output Port 5 (active high). Can also perform 8-bit parallel I/O in conjunction with Port 4.
16-19	P43-P40	4-bit input/latched tri-state output Port 4 (active high). Can also perform 8-bit parallel I/O in conjunction with Port 5.
20, 21	x ₂ , x ₁	Crystal clock/external event input Port X (active high). A crystal oscillator circuit is connected to input X ₁ and out- put X ₂ for crystal clock operation. Alternatively, external event pulses are connected to input X ₁ while output X ₂ is left open for external event counting.
22	V _{SS}	Ground.
23-25	V _{LCD3} , V _{LCD2} , V _{LCD1}	LCD bias voltage supply inputs to LCD voltage controller.  Apply appropriate voltages from a voltage ladder connected across V _{DD} .
26, 58	V _{DD}	Power supply positive. Apply single voltage ranging from 2.7V to 5.5V for proper operation.
27-30	COM3-COM0	LCD backplane driver outputs.
31-54	S ₂₃ -S ₀	LCD segment driver outputs.
56	RESET	RESET input (active high). R/C circuit or pulse initializes μPD7501 after power-up.
57, 59	CL ₁ , CL ₂	System clock input (active high). Connect 82kΩ resistor across CL ₁ and CL ₂ , and connect 33pF capacitor from CL ₁ to V _{SS} . Alternatively, an external clock source may be connected to CL ₁ , whereas CL ₂ is left open.
60-63	P1 ₃ -P1 ₀ (Pl ₀ /INT ₀ )	4-bit input Port 1 (active high). Line P1 ₀ is also shared with external interrupt INT ₀ .

#### **Absolute Maximum Ratings***

Ta = 25°C	
Operating Temperature	-10°C to +70°C
Storage Temperature	-65°C to +150°C
Power Supply Voltage, V _{DD}	-0.3V to +7.0V
All Input and Output Voltages	-0.3V to V _{DD} +0.3V
Output-Current (Total, All Output Ports)	IOH = -20mA
	I _{OL} = 30mA

*Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## μ**PD7501**



			Limits				
Parameter	Symbol	Min	Тур	Max	Únit	Test Conditions	
	V _{IH}	0.7 V _{DD}		V _{DD}		All inputs Other than CL ₁ , X ₁	
Input Voltage High	V _{\$H}	V _{DD} - 0.5		V _{DD}	v	CL ₁ , X ₁	
	VIHDR	0.9 V _{DDDR}		V _{DDDR} +0.2	•	RESET, Data Retention Mode	
Input Voltage Low	VIL	0		0.3 V _{DD}	v .	All inputs Other than CL ₁ , X ₁	
input voitage Low	V _∳ L	0		0.5	v ·	CL ₁ , X ₁	
Input Leakage Current High	ILIH			3	μ <b>A</b> -	Ail Inputs Other than CL ₁ , X ₁	VI = VDD
mput ceakage Current nigh	IL+H			10	- μΑ -	CL ₁ , X ₁	
Input Leakage Current Low	LIL			-3		All inputs Other than CL ₁ , X ₁	V _I = 0V
input Leakage Current Low	IL PL	· · · · · · · · · · · · · · · · · · ·		-10	μ <b>A</b> -	CL ₁ , X ₁	
Output Voltage High	.,	V _{DD} - 1.0			v .	V _{DD} = 5V ± 10%, I _{OH} = -1.0 mA	
Output voitage nign	v _{OH}	V _{DD} - 0.5			-	$V_{DD} = 2.7V \text{ to 5.5V, } I_{OH} = -100 \mu\text{A}$	
Outsid Vallage Law	.,			0.4	- v -	V _{DD} = 5V ± 10%, I _{OL} = 1.6 mA	
Output Voltage Low	VOL			0.5	- v -	V _{DD} = 2.7V to 5.5V, I _{OL} = 400 μA	
Output Leakage Current High	ILOH			3	μА	V _O = V _{DD}	
Output Leakage Current Low	ILOL			-3	μΑ	V _O = 0V	
	B			5		COM ₀ to COM ₃ , 2.7V < V _{LCD} < V _{DD}	V _{DD} = 5V ± 10%
Out	RCOM		5		 kΩ -	COM0 to COM3, 2.74 4 VLCD 4 VDD	V _{DD} = 2.7V to 5.5V
Output Impedance				20	KQ -		V _{DD} = 5V ± 10%
	RS		20		_	S ₀ to S ₂₃ , 2.7V < V _{LCD} < V _{DD}	V _{DD} = 2.7V to 5.5V
Supply Voltage	V _{DDDR}	2.0			٧	Data Retention Mode	
			300	900		N	V _{DD} = 5V ± 10%
	ODO!		150	400	-	Normal Operation	V _{DD} = 3V ± 10%
Supply Current			2	20			V _{DD} = 5V ± 10%
	l _{DD8}		0.5	10	-· μ <b>Α</b>	Stop Mode, X ₁ = 0V	V _{DD} = 3V ± 10%
	IDDDR		0.4	10		Data Retention Mode	V _{DDDR} = 2.0V

## **AC Characteristics**

Ta = -10°C to +70°C, VDD = 2.7V to 5.5V

			Limits				
Parameter	Symbol	Min	Тур	Max	Unit	Test Condit	lons
		120	200	280		R = 82 kQ ± 2% C = 33 pF ± 5%	V _{DD} = 5V ± 10%
	t _e	60	100	130	_	R = 82 kQ ± 2%	V _{DD} = 3V ± 10%
System Clock Oscillation Frequency		60		180	KHz	C = 33 pF ± 5%	V _{DD} = 2.7V to 5.5
		10	200	300	_	Cl. Evternel Clerk	V _{DD} = 5V ± 10%
	t _{†Ext}	10		135	-	CL1, External Clock	V _{DD} = 2.7V to 5.5
System Clock Rise and Fall Times	t _{rė} , t _{fė}			0.2	μ <b>6</b>	CL ₁ , External Clock	
System Clock Pulse Width	A	1.5		50		Cl. Enternal Class	V _{DD} = 5V ± 10%
System Clock Pulse Width	t _t WH,teWL	3.5		50	με	CL ₁ , External Clock	V _{DD} = 2.7V to 5.5
	f _x	25	32	50		X ₁ , X ₂ Crystal Oscillator	
Counter Clock Oscillation Frequency	4	0		300	KHz	V Enternal Bules Insut	V _{DD} = 5V ± 10%
	f _{xExt}	0		135	-	A1, External Pulse input	V _{DD} = 2.7V to 5.5
Counter Clock Rise and Fall Times	t _{rx} , t _{fx}			0.2	μ8	X ₁ , External Pulse Input	
Counter Clock Pulse Width		1.5				Y. Eutomat Bulan Innut	V _{DD} = 5V ± 10%
	txWH, txML	3.5			- με	A1, External Pulse Input	V _{DD} = 2.7V to 5.5
		4.0				SCV is an input	V _{DD} = 5V ± 10%
SCK Cycle Time		7.0				SCK is an input	V _{DD} = 2.7V to 5.5
SCR Cycle Time	tCYK	6.7		130  130  RIC Clock R = 160 kC ± 2% C = 33 pF ± 5%  300  CL1, External Clock  50  με  CL1, External Clock  50  με  CL1, External Clock  50  Χ1, Χ2 Crystal Oscillator  Χ1, External Pulse Input  με  ΣCK is an input  με  SCK is an output  με  σε  σε  σε  σε  σε  σε  σε  σε  σε	V _{DD} = 5V ± 10%		
	·	14.0			_	SCK is an output	V _{DD} = 2.7V to 5.5
		1.8			_	SEV to an input	V _{DD} = 5V ± 10%
SCK Pulse Width	• •	3.3				ock is an input	V _{DD} = 2.7v to 5.5\
SCK Pulse Width	tkwH, tkwF	3.0			με .	CL ₁ , External Clock  X ₁ , X ₂ Crystal Oscillator  X ₁ , External Pulse Input  X ₁ , External Pulse Input  X ₁ , External Pulse Input  SCK is an input  SCK is an output  SCK is an output	V _{DD} = 5V ± 10%
	•	6.5			-	SCK is an output	V _{DD} = 2.7V to 5.5V
SI Setup Time to SCK†	t _{IS}	300			ns		
SI Hold Time after SCK†	t _{IIH}	450			ns		
SO Delay Time after SCK+	•			850		V _{DD} = 5V ± 10%	
SO Delay Time after SCR*	top			1200	- 118	V _{DD} = 2.7V to 5.5V	
INT _O Pulse Width	tioWH, tioWL	10			μ8		
NT ₁ Pulse Width	ti1WH, tI1WL	2/1			μ8		
RESET Pulse Width	tRWH, tRWL	10			μ8		
RESET Setup Time	t _{RS}	0			ns		
RESET Hold Time	^t RH	0			ns		

## **μPD7501**


#### Capacitance


Ta = 25°C, V_{DD} = 0V


			Limita	1	- Unit	Test Conditions	
Parameter	Symbol	Min	Тур	Max			
Input Capacitance	CI			15	ρF	f = 1 MHz	
Output Capacitance	co			15	pF	Unmeasured pins	
Input/Output Capacitance	cI/O,			15		returned to V _{SS}	

## **Timing Waveforms**


#### Clocks















#### **Operating Characteristics** Typical, Ta = 25°C











#### Notes:

- Only R/C system clock is operating and consuming power. All other internal logic blocks are not active.
   Only crystal oscillator clock is operating and consuming power. All other internal logic blocks are not active.

## ⁴ μ**PD**7501

## Operating Characteristics (Cont.) Typical, $T_a = 25^{\circ}C$





# **NEC NEC Electronics U.S.A. Inc.**Microcomputer Division

## μPD7502 μPD7503 CMOS 4-BIT SINGLE CHIP MICROCOMPUTERS WITH LCD CONTROLLER/DRIVER

#### **Description**

The  $\mu$ PD7502 and the  $\mu$ PD7503 are pin-compatible CMOS 4-bit single chip microcomputers which have the same  $\mu$ PD750x architecture.

The  $\mu$ PD7502 contains a 2048 x 8-bit ROM, and a 128 x 4-bit RAM. The  $\mu$ PD7503 contains a 4096 x 8-bit ROM, and a 224 x 4-bit RAM.


Both the  $\mu$ PD7502 and the  $\mu$ PD7503 contain four 4-bit general purpose registers located outside RAM. The subroutine stack is implemented in RAM for greater nesting depth and flexibility, providing such operations as the pushing and popping of register values. The  $\mu$ PD7502 and the  $\mu$ PD7503 typically execute 92 instructions of the  $\mu$ PD7500 series "A" instruction set with a 10 $\mu$ s instruction cycle time.

The  $\mu$ PD7502 and the  $\mu$ PD7503 have two external and two internal edge-triggered hardware vectored interrupts. They also contain an 8-bit timer/event counter and an 8-bit serial interface to help reduce software requirements. The on-board LCD controller/driver supervises all of the timing required by the 24 Port S segment drivers and the 4 Port COM backplane drivers, for either a 12-digit 7-segment quadriplexed LCD, or an 8-digit 7-segment triplexed LCD.

Both the  $\mu$ PD7502 and the  $\mu$ PD7503 provide 23 I/O lines, organized into the 3-bit input/serial interface Port 0, the 4-bit input Port 1, the 4-bit output Port 3, and the 4-bit I/O Ports 4, 5, and 6. They are manufactured with a low power consumption CMOS process, allowing the use of a single power supply between 2.7V and 5.5V. Current consumption is less than 900 $\mu$ A maximum, and can be lowered much further in the HALT and STOP power-down modes. The  $\mu$ PD7502 and the  $\mu$ PD7503 are available in a space-saving 64-pin flat plastic package.

The  $\mu$ PD7502 is downward compatible with the  $\mu$ PD7501.

#### **Pin Configuration**



#### Pin Names


Pin No.	Symbol	Function
1	NC :	No connection.
2-4, 64	P33-P30	4-bit latched tristate output Port 3 (active high).
5	P03/SI	3-bit input Port 0/serial I/O interface (active high).
6	P02/SO	This port can be configured either as a parallel input port,
7	PO ₁ /SCK	or as the 8-bit serial I/O Interface, under control of the serial mode select register. The Serial Input SI (active high), Serial Output SO (active high), and the Serial Clock SCK (active low) used for synchronizing data transfer, comprise the 8-bit serial I/O Interface.
8-11	P6 ₃ -P6 ₀	4-bit input/latched tristate output Port 6 (active high). Indi- vidual lines can be configured either as inputs or as outputs under control of the Port 6 mode select register.
12-15	P53-P50	4-bit input/latched tristate output Port 5 (active high). Can also perform 8-bit parallel I/O in conjunction with Port 4.
16-19	P43-P40	4-bit input/latched tristate output Port 4 (active high). Can also perform 8-bit parallel I/O in conjunction with Port 5.
20, 21	X ₂ , X ₁	Crystal clock/external event input Port X (active high). A crystal oscillator circuit is connected to input $X_1$ and output $X_2$ for crystal clock operation. Alternatively, external event pulses are connected to input $X_1$ while output $X_2$ is left open for external event counting.
22	V _{SS}	Ground.
23-25	V _{LCD3} , V _{LCD2} , V _{LCD1}	LCD bias voltage supply inputs to LCD voltage controller.  Apply appropriate voltages from a voltage ladder connected across V _{DD} .
26, 58	V _{DD}	Power supply positive. Apply single voltage ranging from 2.7V to 5.5V for proper operation.
27-30	COM3-COM0	LCD backplane driver outputs.
31-54	S ₂₃ -S ₀	LCD segment driver outputs.
55	INT ₁	External Interrupt INT ₁ (active high). This is a rising edge- triggered interrupt.
56	RESET	RESET input (active high). R/C circuit or pulse initializes μPD7502 or μPD7503 after power-up.
57, 59	CL ₁ , CL ₂	System clock input (active high). Connect $82k\Omega$ resistor across $CL_1$ and $CL_2$ , and connect $33pF$ capacitor from $CL_1$ to $V_{SS}$ . Alternatively, an external clock source may be connected to $CL_1$ , whereas $CL_2$ is left open.
60-63	P1 ₃ -P1 ₀ (PI ₀ /INT ₀ )	4-bit input Port 1 (active high). Line P1 ₀ is also shared with external interrupt INT ₀ , which is a rising edge-triggered interrupt.

#### **Absolute Maximum Ratings***

Ta = 25°C	
Operating Temperature	-10°C to +70°C
Storage Temperature	-65°C to +150°C
Power Supply Voltage, V _{DD}	-0.3V to +7.0V
All Input and Output Voltages	-0.3V to V _{DD} +0.3V
Output-Current (Total, All Output Ports)	IOH = -20mA
	I _{OL} = 30mA

*Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## μPD7502/7503



#### Capacitance

Ta = 25°C, VDD = 0V

			Limits			Test	
Parameter	Symbol	Min	Тур	Max	Unit	Conditions	
Input Capacitance	CI			15	pF	f = 1 MHz,	
Output Capacitance	co	co		15	pF	Unmeasured pins returned to V _{SS}	
Input/Output Capacitance	C _{I/O}			15			

			Limits		_		
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions	
	VIH	0.7 V _{DD}		V _{DD}		All Inputs Other than CL ₁ , X ₁	-
Input Voltage High	V _{∳H}	V _{DD} - 0.5		V _{DD}	v	CL ₁ , X ₁	
	VIHDR	0.9 V _{DDDR}		V _{DDDR} +0.2	•	RESET, Data Retention Mode	
Innut Wellers I am	VIL	0		0.3 V _{DD}		All Inputs Other than CL ₁ , X ₁	
Input Voltage Low	V _{¢L}	0		0.5	- <b>v</b>	CL ₁ , X ₁	
Inch I calcada Como di Mat	(LIH			3		All Inputs Other than CL ₁ , X ₁	VI = VDD
Input Leakage Current High	IL PH	-		10	- μΑ	CL ₁ , X ₁	•
Input Leakage Current Low	ILIL			-3	- μ <b>A</b>	All Inputs Other than CL ₁ , X ₁	V ₁ = 0V
input ceakage current cow	ILĄL			- 10:	- μΑ	CL ₁ , X ₁	
Output Voltage High	v _{OH}	V _{DD} - 1.0			- V	V _{DD} = 5V ± 10%, I _{OH} = -1.0 mA	
		V _{DD} - 0.5			- v	V _{DD} = 2.7V to 5.5V, I _{OH} = -100 μA	
				0.4	- 1/	V _{DD} = 5V ± 10%, I _{OL} = 1.6 mA	
Output Voltage Low	V _{OL}			0.5	· v	V _{DD} = 2.7V to 5.5V, I _{OL} = 400 μA	
Output Leakage Current High	ILO _H			3	μ <b>A</b>	Vo = VDD	
Output Leakage Current Low	ILOL			-3	·μA	V _O = 0V	
	B			. 5	_	COM ₀ to COM ₃ , 2.7V < V _{LCD} < V _{DD}	V _{DD} = 5V ± 10%
Output Impedance	RCOM	,	5		- kΩ ,	COMO to COM3, 2:74 VLCD VDD	V _{DD} = 2.7V to 5.5V
Output impedance	_			20	- N		V _{DD} = 5V ± 10%
	RS		20 .		1	S ₀ to S ₂₃ , 2.7V < V _{LCD} < V _{DD}	V _{DD} = 2.7V to 5.5V
Supply Voltage	V _{DDDR}	2.0	:		٧	Data Retention Mode	
Supply Current			300	900	:		V _{DD} = 5V ± 10%
	IDDO		150	400	- :	Normal Operation	V _{DD} = 3V ± 10%
			2	20	-		V _{DD} = 5V ± 10%
	l _{DD} S		0.5	10	- μ <b>A</b>	Stop Mode, X ₁ = 0V	V _{DD} = 3V ± 10%
	IDDDR		0.4	10	-	Data Retention Mode	V _{DDDR} = 2.0V


## AC Characteristics Ta = -10°C to +70°C, VDD = 2.7V to 5.5V


			Limits				
Parameter	Symbol	Min	Тур	Max	Unit	Test Condition	•
-		120	200	280		R = 82 kQ ± 2% C = 33 pF ± 5%	V _{DD} = 5V ± 10%
	r _ė	60	100	130			V _{DD} = 3V ± 10%
System Clock Oscillation Frequency		60	1	180	kHz		.V _{DD} = 2.7V to 5.5
		10	200	300			V _{DD} = 5V ± 10%
	Ext	10		135		CL1, External Clock	V _{DD} = 2.7V to 5.5
System Clock Rise and Fall Times	t _{rģ} , t _{fģ}			0.2	μ <b>8</b>	CL ₁ , External Clock	
ontone Olevala Division Mildela		1.5		50			V _{DD} = 5V ± 10%
System Clock Pulse Width	t _{∳WH} ,t _{∲WL}	3.5		50	μ8	CL ₁ , External Clock	V _{DD} = 2.7V to 5.5
	f _x	25	32	50		X ₁ , X ₂ Crystal Oscillator	
Counter Clock Oscillation Frequency		0		300	kHz		V _{DD} = 5V ± 10%
· ·	f _{×Ext}	0		135		X ₁ , External Pulse Input X ₁ , External Pulse Input X ₁ , External Pulse Input SCK is an Input	V _{DD} = 2.7V to 5.5
Counter Clock Rise and Fall Times	t _{rx} , t _{fx}			0.2	μ8	X ₁ , External Pulse Input	
Counter Clock Pulse Width	• •	1.5			_	V	V _{DD} = 5V ± 10%
Counter Clock Palse Width	txWH' txWL	3.5			μ8	A1, External Pulse input	V _{DD} = 2.7V to 5.5
SCK Cycle Time	•=	4.0				COV Is an Issue	V _{DD} = 5V ± 10%
		7.0				SCK is an input	V _{DD} = 2.7V to 5.5
SCR Cycle Thile	tCYK :	6.7			μΒ	SCK is an input	V _{DD} = 5V ± 10%
		14.0				SCK is an output	V _{DD} = 2.7V to 5.5
3.30		1.8					V _{DD} = 5V ± 10%
		3.3				SCK is an input	V _{DD} = 2.7v to 5.5
BCK Pulse Width	tkw _{H'} tkwL	3.0			μΒ	R = 82 kQ ± 2% C = 33 pF ± 5%  CL ₁ , CL ₂ R = 160 kQ ± 2% R/C Clock C = 33 pF ± 5%  CL ₁ , External Clock  CL ₁ , External Clock  CL ₁ , External Clock  X ₁ , X ₂ Crystal Oscillator  X ₁ , External Pulse Input  X ₁ , External Pulse Input  X ₂ , External Pulse Input  SCK is an input  SCK is an output  SCK is an output	V _{DD} = 5V ± 10%
		6.5				SCK is an output	V _{DD} = 2.7V to 5.5
SI Setup Time to SCK†	tıs	300			ns		
SI Hold Time after SCK†	tiH	450			ns		
				850		V _{DD} = 5V ± 10%	
SO Delay Time after SCKI	^t OD			1200	n8	V _{DD} = 2.7V to 5.5V	
NT _O Pulse Width	tioWH' tioWL	10			μ8		
NT ₁ Pulse Width	ti ₁ WH, ti ₁ WL	2/f.	,		μ8		
RESET Pulse Width	tRWH, tRWL	10	<del></del>		μ8		
RESET Setup Time	tas	0			ns		
RESET Hold Time	tRH	0			ns		


## μPD7502/7503

#### **Timing Waveforms**


















## Operating Characteristics Typical, T_a = 25°C











#### Notes:

Only R/C system clock is operating and consuming power. All other internal logic blocks are not active.
 Only crystal oscillator clock is operating and consuming power. All other internal logic blocks are not active.

## μ**PD7502/7503**

# Operating Characteristics (Cont.) Typical, T_a = 25°C





# NEC Electronics U.S.A. Inc.

CMOS 4-BIT SINGLE CHIP

#### Description

The  $\mu$ PD7506 is a CMOS 4-bit single chip microcomputer which has the  $\mu$ PD750x architecture.

The  $\mu$ PD7506 contains a 1024 x 8-bit ROM, and a 64 x 4-bit RAM.


The  $\mu$ PD7506 contains two 4-bit general purpose registers located outside RAM. The subroutine stack is implemented in RAM for greater nesting depth and flexibility, providing such operations as the pushing and popping of register values. The  $\mu$ PD7506 typically executes 58 instructions of the  $\mu$ PD7500 series "B" instruction set with a 10 $\mu$ s instruction cycle time.

The µPD7506 has one external and one internal edgetriggered testable interrupts. It also contains an 8-bit timer/event counter to help reduce software requirements.


The  $\mu$ PD7506 provides 22 I/O lines, organized into the 2-bit input Port 0, the 4-bit output Port 2, and the 4-bit I/O Ports 1, 4, 5, and 6. It is manufactured with a low power consumption CMOS process, allowing the use of a single power supply between 2.7V and 5.5V. Current consumption is less than  $600\mu$ A maximum, and can be lowered much further in the HALT and STOP power-down modes. The  $\mu$ PD7506 is available either in a 28-pin dual-in-line plastic package, or in a space-saving 52-pin flat plastic package.

The  $\mu$ PD7506 is upward compatible with the  $\mu$ PD7507 and the  $\mu$ PD7507S.

#### Pin Configuration



#### Pin Configuration (Cont.)




#### **Pin Names**

40-Pin DiP	52-Pin Flat	Symbol	Function
1, 25-27	24, 29, 30, 34	P4 ₀ -P4 ₃	4-bit input/latched tristate output Port 4 (active high). Can also perform 8-bit parallel I/O in conjunction with Port 5.
2, 3	36, 41	X ₂ ,P0 ₃ / X ₁	Crystal clock/external event input Port X (activingh). A crystal oscillator circuit is connected input X ₁ and output X ₂ for crystal clock operation. Alternatively, external event pulses are connected to input X ₁ while output X ₂ is left open for external event counting. Line X ₁ is always shared with Port 0 input PO ₃ .
4-7	42-45	P2 ₀ -P2 ₃ P2 ₀ /PSTB P2 ₁ /PT _{OUT}	4-bit latched tristate output Port 2 (active high Line P20 is also shared with $P_{\overline{STB}}$ , the Port 1 output strobe pulse (active low). Line P21 is also shared with PTOUT', the timer-out F/F signal (active high).
8-11	47-50	P6 ₀ -P6 ₃	4-bit input/latched tristate output Port 6 (activ high). Individual lines can be configured eithe as inputs or as outputs under control of the P 6 mode select register.
12, 13	3, 5	CL ₁ , CL ₂	System clock input (active high). Connect 120 resistor across CL ₁ and CL ₂ . Alternatively, an external clock source may be connected to Cl whereas CL ₂ is left open.
14	7, 33	v _{DD}	Power supply positive. Apply single voltage ranging from 2.7V to 5.5V for proper operation
15	8	RESET	RESET input (active high). R/C circuit or pulse initializes µPD7507 or µPD7508 after power-up
16-19	9-11, 16	P1 ₀ -P1 ₃	4-bit input/tristate output Port 1 (active high). Data output to Port 1 is strobed in synchronization with a P2 ₀ /P _{STB} pulse.
20-23	16-18, 21	P5 ₀ -P5 ₃	4-bit input/latched tristate output Port 5 (activhigh). Can also perform 8-bit parallel I/O in co junction with Port 4.
24, 3	23, 41	P0 ₀ /INT ₀ P0 ₃ /X ₁	2-bit input Port 0 (active high). Line $P0_0$ is always shared with external interrupt INT0 (active high). Line $P0_3$ is always shared with crystal clock/external event input $X_1$ (active high).
28	31	V _{SS}	Ground.
	1, 2, 4, 6 12-15, 19, 20, 25-28, 32, 35, 37-40, 46, 51, 52	NC	No connection.

## **μPD7506**

#### **Block Diagram**



Absolute Maximum Ratings*

T _a = 25°C	
Operating Temperature	-10°C to +70°C
Storage Temperature	-65 °C to +150 °C
Power Supply Voltage, VDD	-0.3V to +7.0V
All Input and Output Voltages	-0.3V to V _{DD} +0.3V
Output-Current (Total, All Output Ports)	I _{OH} = -20mA
	I _{OL} = 32mA

*Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance T_a = 25°C, V_{DD} = OV

			Limits			
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input Capacitance	C _I			15		f = 1MHz,
Output Capacitance	co			15	рF	Unmeasured pins
Input/Output Capacitance	C _{I/O}			15	•	returned to VSS

#### **DC** Characteristics

## Ta = -10°C to +70°C, VDD = 2.7V to 5.5V

			Limits				
Parameter	Symbol	Min	Тур	Max	Unit	Test Condition	ons
	V _{IH}	0.7 V _{DD}		v _{DD}		All Inputs Other than CL ₁ , X ₁	
Input Voltage High	V _{¢H}	V _{DD} - 0.5		V _{DD}	v	CL ₁ , X ₁	
•	VIHDR	0.9 V _{DDDR}		V _{DDDR} + 0.2		RESET, Data Retention Mode	
Input Voltage Low	V _{IL}	0		0.3 V _{DD}	v	All Inputs Other than CL ₁ , X ₁	
mpat voitage con	V _{¢L}	0		0.5	•	CL ₁ , X ₁	
Input Leakage Current High	ILI _H			3	μΑ	All Inputs Other than CL ₁ , X ₁	VI = VDD
mpor country our ent right	IL PH			10	μн	CL ₁ , X ₁	
Input Leakage Current Low	الاال			-3	μΑ	All Inputs Other than CL ₁ , X ₁	V _I = 0V
	ILAL			-10	- μΑ	CL ₁ , X ₁	
Output Voltage High	v _{он}	V _{DD} - 1.0	- Armiterior		v	V _{DD} = 5V ± 10%, t _{OH} = -1.0m	Α
Output Voltage High		V _{DD} - 0.5				V _{DD} = 2.7V to 5.5V, I _{OH} = -100;	A
Output Voltage Low	V			0.4	- v	V _{DD} = 5V ± 10%, I _{QL} = 1.6mA	
Output Voltage Low	VOL			0.5	٧	V _{DD} = 2.7V to 5.5V, I _{OL} = 400μA	
Output Leakage Current High	ILOH			3	μΑ	V _O = V _{DD}	
Output Leakage Current Low	ILOL			-3	μΑ	V _O = 0V	
Supply Voltage	VDDDR	2.0			٧	Data Retention Mode	
			200	600		Name of Control of	V _{DD} = 5V ± 109
	IDDO		100	300		Normal Operation	V _{DD} = 3V ± 109
Supply Current			1	10		Character V OV	V _{DD} = 5V ± 109
	l _{DD} S		0.3	5	- μ <b>A</b>	Stop Mode, X ₁ = 0V	V _{DD} = 3V ± 109
	IDDDR		0.4	10		Data Retention Mode	V _{DDDR} = 2.0V


AC Characteristics
Ta = -10°C to +70°C, VDD = 2.7V to 5.5V

			Limits				
Parameter	Symbol	Min	Тур	Max	Unit	Test Condit	lons
		120	200	260		R = 120 kΩ ± 2%	V _{DD} = 5V ± 10%
	tφ	60	100	130		CL ₁ , CL ₂ R = 240 kΩ ± 2%	V _{DD} = 3V ± 10%
System Clock Oscillation Frequency		60		180	kHz		V _{DD} = 2.7V to 5.5
		10	200	300			V _{DD} = 5V ± 10%
	^t ∳Ext	10		135		CL ₁ , External Clock	V _{DD} = 2.7V to 5.5
System Clock Rise and Fall Times	t _{ré} , t _{fé}			0.2	μ8	CL ₁ , External Clock	
		1.5		50			V _{DD} = 5V ± 10%
System Clock Pulse Width	t _{∲WH} ,t _{∲WL}	3.5		50	μ8	CL ₁ , External Clock	V _{DD} = 2.7V to 5.5
Counter Clock Oscillation Frequency	f _X	25	32	50		X ₁ , X ₂ Crystal Oscillator	
	f _{xExt}	0		300	kHz		V _{DD} = 5V ± 10%
		0		135		X ₁ , External Pulse Input	V _{DD} = 2.7V to 5.5
Counter Clock Rise and Fall Times	t _{rx} , t _{fx}			0.2	μ8	X ₁ , External Pulse Input	•
		1.5					V _{DD} = 5V ± 10%
Counter Clock Pulse Width	txWH, txMF	3.5			μ8	X ₁ , External Pulse Input V _{DD} = 5V ± 10%	V _{DD} = 2.7V to 5.5
		1/(2f _{\$\phi\$} -800)				V _{DD} = 5V ± 10%	
Port 1 Output Setup Time to PSTB†	tP ₁ S	1/(2f _{\$\phi\$} -2000)			ns	V _{DD} = 2.7V to 5.5V	
		300	350	500	*	V _{DD} = 5V ± 10%	
Port 1 Output Hold Time after PSTB†	tp ₁ H	300		1500	ns	V _{DD} = 2.7V to 5.5V	
		1/(2f _{\$\phi\$} -800)				V _{DD} = 5V ± 10%	
PSTB Pulse Width	tsw _L	1/(2f _{\$\phi\$} -2000)			ns ns	V _{DD} = 2.7V to 5.5V	
INT ₀ Pulse Width	tloWH, tloWL	10			μ8		
RESET Pulse Width	tRWH, tRWL	10			μ8		
RESET Setup Time	t _{RS}	0			ns		
RESET Hold Time	^t RH	0			ns		


## μ**PD7506**


## **Timing Waveforms**


#### Clocks




# 










#### **Operating Characteristics** Typical, Ta = 25°C









#### Notes:

- Only R/C system clock is operating and consuming power. All other internal logic blocks are not active.
   Only crystal oscillator clock is operating and consuming power. All other internal logic blocks are not active.

#### NOTES

# NEC Electronics U.S.A. Inc. Microcomputer Division

## μPD7507 μPD7508 CMOS 4-BIT SINGLE CHIP MICROCOMPUTERS

#### Description

The  $\mu$ PD7507 and the  $\mu$ PD7508 are pin-compatible CMOS 4-bit single chip microcomputers which have the same  $\mu$ PD750x architecture.

The  $\mu$ PD7507 contains a 2048 x 8-bit ROM, and a 128 x 4-bit RAM. The  $\mu$ PD7508 contains a 4096 x 8-bit ROM, and a 224 x 4-bit RAM.


Both the  $\mu$ PD7507 and the  $\mu$ PD7508 contain four 4-bit general purpose registers located outside RAM. The subroutine stack is implemented in RAM for greater nesting depth and flexibility, providing such operations as the pushing and popping of register values. The  $\mu$ PD7507 and the  $\mu$ PD5708 typically execute 92 instructions of the  $\mu$ PD7500 series "A" instruction set with a 10 $\mu$ s instruction cycle time.

The  $\mu$ PD7507 and the  $\mu$ PD7508 have two external and two internal edge-triggered hardware vectored interrupts. They also contain an 8-bit timer/event counter and an 8-bit serial interface to help reduce software requirements. Both the  $\mu$ PD7507 and the  $\mu$ PD7508 provide 32 I/O lines organized into the 4-bit input/serial interface Port 0, the 4-bit input Port 2, the 4-bit output Port 3, and the 4-bit I/O Ports 1, 4, 5, 6, and 7. They are manufactured with a low power consumption CMOS process, allowing the use of a single power supply between 2.7V and 5.5V. Current consumption is less than 900 $\mu$ A maximum, and can be lowered much further in the HALT and STOP power-down modes. The  $\mu$ PD7507 and the  $\mu$ PD7508 are available in either a 40-pin dual-in-line plastic package or in a space-saving 52-pin flat plastic package.

The  $\mu$ PD7507 is downward compatible with the  $\mu$ PD7506 and the  $\mu$ PD7507S.

#### **Pin Configuration**

X2 🗀	1		40	⊢x₁
P20/PSTB □	2		39	□ vss
P21/PTOUT	3		38	□ P43
P22 [	4		37	☐ P42
P23 🗀	5		36	□ P41
P10 🗀	6		35	□ P40
P1₁ □	7		34	□ P53
P12 [	8		33	☐ P52
P13 🗀	9		32	□ P51
P3 ₀ [	10	μPD7507C	31	☐ P50
P31 🗀	11	μPD7508C	30	☐ P63
P32 🗀	12		29	□ P62
P33 🗔	13		28	☐ P61
P70 □	14		27	□ P60
P71 🗀	15		26	☐ P03/SI
P72 □	16		25	P02/SO
P73 ☐	17		24	P0 ₁ /SCK
RESET	18		23	P00/INTO
CL ₁	19		22	□ INT1
VDD [	20		21	CL ₂



#### Pin identification

40-Pin DIP	52-Pin Flat	Symbol	Function				
1, 40 32, 34 X ₂ , X ₁		x ₂ , x ₁	Crystal clock/external event input Port X (activ high). A crystal oscillator circuit is connected i input X ₂ and output X ₂ for crystal clock operation. Alternatively, external event pulses are conected to input X ₁ while output X ₂ is left open for external event counting.				
2-5	36-39	P2 ₀ -P2 ₃ P2 ₀ /PSTB P2 ₁ /PT _{OUT}	4-bit latched tri-state output Port 2 (active high). Line P2 $_0$ is also shared with P $_{\overline{STB}}$ , the Port 1 output strobe pulse (active low). Line P2 $_1$ is also shared with P $_{\overline{COUT}}$ , the timer-out F/F signal (active high).				
6-9	41-44	P1 ₀ -P1 ₃	4-bit input/tri-state output Port 1 (active high). Data output to Port 1 is strobed in synchronization with a P2 ₀ /P _{STB} pulse.				
10-13	46-49	P3 ₀ -P3 ₃	4-bit latched tri-state output Port 3 (active high).				
14-17	50-52, 2	P7 ₀ -P7 ₃	4-bit input/latched tri-state output Port 7 (active high).				
18	3	RESET	RESET input (active high). R/C circuit or pulse initializes µPD7507 or µPD7508 after power-up.				
19, 21	5, 9	CL ₁ , CL ₂	System clock input (active high). Connect 82kΩ resistor across CL ₁ and CL ₂ , and connect 33pF capacitor from CL ₁ to V _{SS} . Alternatively, an external clock source may be connected to CL ₁ , whereas CL ₂ is left open.				
20	7, 33	V _{DD}	Power supply positive. Apply single voltage ranging from 2.7V to 5.5V for proper operation.				
22	10	INT ₁	External interrupt INT ₁ (active high). This is a rising edge-triggered interrupt.				
23-26	11, 12 15, 16	P0 ₀ /INT ₀ P0 ₁ /SCK P0 ₂ /SO P0 ₃ /SI	4-bit input Port 0/Serial I/O Interface (active high). This port can be configured either as a 4-bit parallel input port, or as the 8-bit serial i/O Interface, under control of the serial mode select register. The Serial input SI (active high), Serial Output SO (active low), and the Serial Clock SCK (active low) used for synchronizing data transfer comprise the 8-bit serial I/O Interface. Line P00 is always shared with external interrupt INT0 (active high) which is a rising edge-triggered interrupt.				

#### Pin Identification (Cont.)

40-Pin 52-Pin Dip Flat		Symbol	Function				
27-30	17-20	P6 ₀ -P6 ₃	4-bit input/latched tri-state output Port 6 (active high). Individual lines can be configured either as inputs or as outputs under control of the Port 6 mode select register.				
31-34	21-24	P5 ₀ -P5 ₃	4-bit input/latched tri-state output Port 5 (active high). Can also perform 8-bit parallel I/O in conjunction with Port 4.				
35-38	25, 26, 28, 30	P4 ₀ -P4 ₃	4-bit input/latched tri-state output Port 4 (active high). Can also perform 8-bit parallel I/O in conjunction with Port 5.				
39	31	VSS	Ground.				
_	1, 4, 6, 8, 13, 14, 27, 29, 35, 40, 45	NC	No connection.				

### Absolute Maximum Ratings*

'ia = 25°C	
Operating Temperature	-10°C to +70°C
Storage Temperature	-65°C to +150°C
Power Supply Voltage, VDD	-0.3V to +7.0V
All Input and Output Voltages	-0.3V to V _{DD} +0.3V
Output-Current (Total, All Output Ports)	IOH = -20mA
•	loi = 30mA

*Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC** Characteristics

Ta = -10°C to +70°C, VDD = 2.7V to 5.5V

			Limits					
Parameter	Symbol	Min	Min Typ Max		Unit	Test Conditions		
	V _{IH}	0.7 V _{DD}		V _{DD}		All Inputs Other than CL ₁ , X ₁		
nput Voltage High	V _{\$H}	V _{DD - 0.5}	V _{DD}		v	CL ₁ , X ₁		
	VIHDR	0.9 V _{DDDR}		V _{DDDR} + 0.2	-	RESET, Data Retention Mode		
nput Voltage Low	VIL	0	**********	0.3 V _{DD}	. v -	All Inputs Other than CL ₁ , X ₁		
mput voitage cow	V _{∳L}	0		0.5	- •	CL ₁ , X ₁		
nput Leakage Current High	ILIH			3		All Inputs Other than CL ₁ , X ₁	V ₁ = V _{DD}	
nput Leakage Current mign	IL+H			10	- μ <b>A</b> -	CL ₁ , X ₁		
nput Leakage Current Low -	ILIL			-3		All Inputs Other than CL ₁ , X ₁	x ₁	
iput Leakage Current Low -	البال			-10	- μ <b>A</b> -	CL ₁ , X ₁		
Output Voltage High		V _{DD} - 1.0				V _{DD} = 5V ± 10%, I _{OH} = -1.0 m	A	
output voitage nigh	<b>V</b> OH -	V _{DD} - 0.5			- v -	V _{DD} = 2.7V to 5.5V, I _{OH} = -100	μΑ	
Output Voltage Low	V			0.4	- v -	V _{DD} = 5V ± 10%, I _{OL} = 1.6 mA		
Surput Voltage Low	V _{OL}			0.5	_	V _{DD} = 2.7V to 5.5V, I _{QL} = 400 μA		
Output Leakage Current High	lLO _H			3	μΑ	V _O = V _{DD}		
Output Leakage Current Low	ILOL			-3	μΑ	V _O = 0V		
Supply Voltage	V _{DD} OR	2.0			٧	Data Retention Mode		
			300	900	_	Named Operation	V _{DD} = 5V ± 10%	
	DDO -		150	400	_	Normal Operation	V _{DD} = 3V ± 10%	
Supply Current	I _{DDS}	-	2	20		Stop Mode, X ₁ = 0V	V _{DD} = 5V ± 10%	
			0.5	10	- μ <b>A</b>		V _{DD} = 3V ± 10%	
•	IDDDR		0.4	10	-	Data Retention Mode	V _{DDDR} = 2.0V	

#### **AC Characteristics**

 $T_a = -10$ °C to +70°C,  $V_{DD} = 2.7$ V to 5.5V

			Limits					
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions		
System Clock Oscillation Frequency	_	120	200	280	- CL ₁ ,	R = 120 kΩ ± C = 33 pF ±		
	t _o	60	100	130		R = 250 kΩ ±		
		60 180 KHz	C = 33 pF ±	V _{DD} = 2.7V to 5.5				
		10	200	300	-	Ol Fatarral Olask	V _{DD} = 5V ± 10%	
	f _{ext} —	10		135	_	CL ₁ , External Clock	V _{DD} = 2.7V to 5.5V	
System Clock Rise and Fall Times	t _{ré} , t _{fé}			0.2	μΒ	CL ₁ , External Clock		
		1.5		50			V _{DD} = 5V ± 10%	
System Clock Pulse Width	t _{+WH} ,t _{+WL}	3.5		50	— μ8	CL ₁ , External Clock	V _{DD} = 2.7V to 5.5	
	f _X	25	32	50		X ₁ , X ₂ Crystal Oscillator		
Counter Clock Oscillation Frequency	4	0		300	KHz		V _{DD} = 5V ± 10%	
	1 _{xExt} –	0		135	_	X ₁ , External Pulse Input	V _{DD} = 2.7V to 5.5V	
Counter Clock Rise and Fall Times	t _{rx} , t _{fx}			0.2	μ8	X ₁ , External Pulse Input		
Counter Clock Pulse Width	t _{xWH} , t _{xWL}	1.5			— µв X	V Enternal Pulse Insul	V _{DD} = 5V ± 10%	
		3.5				X ₁ , External Pulse Input	V _{DD} = 2.7V to 5.5	


		Limits					
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditi	ons .
		4.0				SCK is an input -	V _{DD} = 5V ± 10%
SCK Cycle Time	•	7.0			_		V _{DD} = 2.7V to 5.5
SCR Cycle Time	tcy _K -	6.7			— μ <b>8</b>	SCK is an output	V _{DD} = 5V ± 10%
	-	14.0			-	SCK is an output	V _{DD} = 2.7V to 5.5
		1.8					V _{DD} = 5V ± 10%
SCK Pulse Width	-	3.3			-	SCK is an input	V _{DD} = 2.7v to 5.5
SCR Pulse Width	tkw _H , tkw _L -	3.0			— μ <b>8</b>		V _{DD} = 5V ± 10%
	_	6.5				SCK is an output	V _{DD} = 2.7V to 5.5
SI Setup Time to SCK1	tis	300		<del>,</del>	ns		
SI Hold Time after SCK†	t _{IH}	450			ns		
		-		850		V _{DD} = 5V ± 10%	
SO Delay Time after SCK+	top -			1200	ns ···	V _{DD} = 2.7V to 5.5V	
Port 1 Output Setup Time to PSTBt		1/(2f _ф -800)				V _{DD} = 5V ± 10%	
Port 1 Output Settip Time to PSTB1	tP ₁ S -	1/(21,-2000)			ns	V _{DD} = 2.7V to 5.5V	
Part 1 Output Hold Time often Proven	1	300	350	500		V _{DD} = 5V ± 10%	
Port 1 Output Hold Time after PSTB1	t _{P1H} -	300	1	1500	ns	V _{DD} = 2.7V to 5.5V	
D. D. de - Mildel		f/(2f ₄ -800)			-	V _{DD} = 5V ± 10%	
PSTB Pulse Width	tsw _L	f/(2f _{\$\phi\$} -2000)			ns	V _{DD} = 2.7V to 5.5V	
INT _O Pulse Width	tioWH, tioWL	10			μ8		
INT ₁ Pulse Width	tijWH, tijWL	2/14			μ8	1.1	
RESET Pulse Width	tRWH, tRWL	10			μ8		
RESET Setup Time	tas	0			ns		
RESET Hold Time	^t RH	0			ns		

## Capacitance


Ta = 25°C, V_{DD} = 0V

· · · · · · · · · · · · · · · · · · ·		Limits				Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input Capacitance	CI			15	pF	f = 1 MHz
Output Capacitance	CO			15	ρF	Unmeasured pins
Input/Output Capacitance	CI/O			15		returned to V _{SS}

## μPD7507/7508




RESET -





215


## μPD7507/7508

## Operating Characteristics (Typical, Ta = 25°C)











#### Notes:

① Only R/C system clock is operating and consuming power. All other internal logic blocks are not active.
 ② Only crystal oscillator clock is operating and consuming power. All other internal logic blocks are not active.

## Operating Characteristics (Cont.) (Typical, Ta = 25°C)





#### NOTES

# **Electronics U.S.A. Inc.**

**Microcomputer Division** 

## Pin Identification

THE REAL PROPERTY OF THE PARTY Description The µPD7507S is a CMOS 4-bit single chip microcomputer which has the same µPD750x architecture.

The uPD7507S contains a 2048 x 8-bit ROM, and a 128 x 4-bit RAM.

The µPD7507S contains two 4-bit general purpose registers located outside RAM. The subroutine stack is implemented in RAM for greater nesting depth and flexibility, providing such operations as the pushing and popping of register values. The µPD7507S typically executes 91 instructions of the µPD7500 series "A" instruction set with a 10us instruction cycle time.

The uPD7507S has two external and two internal edgetriggered hardware vectored interrupts. It also contains an 8-bit timer/event counter and an 8-bit serial interface to help reduce software requirements.

The µPD7507S provides 20 I/O lines organized into the 4-bit input/serial interface Port 0, the 4-bit output Port 2, the 4-bit output Port 3, and the 4-bit I/O Ports 4 and 5. It is manufactured with a low power consumption CMOS process, allowing the use of a single power supply between 2.7V and 5.5V. Current consumption is less than 900µA maximum, and can be lowered much further in the HALT and STOP power-down modes. The μPD7507S is available in a 28-pin dual-in-line plastic

The  $\mu$ PD7507S is upward compatible with the  $\mu$ PD7507, and downward compatible with the  $\mu$ PD7506.

## **Pin Configuration**

	-				
P43		1	28		Vss
x ₁	d	2	27		P42
X2		3	26		P41
P20		4	25		P40
P21/PTOUT		5	24		P53
P22		6	23		P52
P23		⁷ μPD7507S	22		P51
P30		8	21		P50
P3 ₁		9	20	Þ	P03/SI
P32		10	19	þ	P02/SO
P33		11	18		P01/SCK
RESET		12	17	Þ	PO ₀ /INT ₀
CL ₁		13	16	Þ	INT ₁
VDD		14	15	þ	CL2

	Pin	·_ ,					
No.	Symbol	Function					
1, 25-27	P4 ₀ -P4 ₃	4-bit input/latched tri-state output Port 4 (active high). Can else perform 8-bit parallel I/O in conjunction with Port 5.					
2, 3	x ₂ , x ₁	Crystal clock/external event input Port X (active high). A crystal oscillator circuit is connected to input $X_1$ and output $X_2$ for crystal clock operation. Alternatively, external event pulses are connected to input $X_1$ while output $X_2$ is left open for external event counting.					
4-7	P2 ₀ -P2 ₃ P2 ₁ /P _{TOUT}	4-bit latched tri-state output Port 2 (active high). Line P2 ₁ is shared with P _{TOUT} , the timer-out F/F signal (active high).					
8-11	P3 ₀ -P3 ₃	4-bit latched tri-state output Port 3 (active high).					
12	RESET	RESET input (active high). R/C circuit or pulse initializes μPD7507 or μPD7508 after power-up.					
13, 15	CL ₁ , CL ₂	System clock input (active high). Connect 82k $\Omega$ resistor across CL ₁ and CL ₂ , and connect 33pF capacitor from CL ₁ to V _{SS} . Alternatively, an external clock source may be connected to CL ₁ , whereas CL ₂ is left open.					
14	V _{DD}	Power supply positive. Apply single voltage ranging from 2.7V to 5.5V for proper operation.					
16	INT ₁	External interrupt $\mathrm{INT}_1$ (active high). This is a rising edge-triggered interrupt.					
17-20	PO _O /INT _O	4-bit input Port 0/serial I/O interface (active high). This port					
• .	P0 ₁ /SCK P0 ₂ /SO P0 ₃ /SI	can be configured either as a 4-bit parallel input port, or as the 8-bit serial I/O Interface, under control of the serial mode select register. The Serial Input SI (active high), Serial Output SO (active low), and the Serial Clock SCK (active low) used for synchronizing data transfer comprise the 8-bit serial I/O Interface. Line PO ₀ is always shared with external interrupt INT ₀ (active high) which is a rising edge-triggered interrupt.					
21-24	P5 ₀ -P5 ₃	4-bit input/latched tri-state output Port 5 (active high). Can also perform 8-bit parallel I/O in conjunction with Port 4.					
28	V _{SS}	Ground.					

**CMOS 4-BIT SINGLE CHIP** 

**MICROCOMPUTER** 


## **Absolute Maximum Ratings***

Ta = 25°C	
Operating Temperature	-10°C to +70°C
Storage Temperature	-65°C to +150°C
Power Supply Voltage, V _{DD}	-0.3V to +7.0V
All Input and Output Voltages	- 0.3V to V _{DD} + 0.3V
Output-Current (Total, All Output Ports)	IOH = -20mA
	I _{OL} = 30mA

*Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **μPD7507S**

## **Block Diagram**



### **DC Characteristics**

Ta = -10°C to +70°C, VDD = 2.7V to 5.5V

		Limits							
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions			
	V _{IH}	0.7 V _{DD}		V _{DD}		All Inputs Other than CL ₁ , X ₁			
Input Voltage High	V _{∳H}	V _{DD} -0.5		V _{DD}	v	CL ₁ , X ₁			
•	VIHDR	0.9 V _{DDDR}		V _{DDDR} + 0.2		RESET, Data Retention Mode			
Input Voltage Low -	V _{IL}	0		0.3 V _{DD}	v	All Inputs Other than CL ₁ , X ₁			
inpot voitage cow	V _{¢L}	0		0.5	٧	CL ₁ , X ₁	1.		
Input Leakage Current High	ILIH			3		All Inputs Other than CL ₁ , X ₁	V _I = V _{DD}		
mput raakaga currant nign -	1 _L ¢H			10	μ <b>Α</b>	CL ₁ , X ₁	-		
Input Leakage Current Low -	الاال			-3	μ <b>A</b> -	All Inputs Other than CL ₁ , X ₁	V _I = 0V		
input Leakage Current Low -	ILĄL			-10		CL ₁ , X ₁	-		
O and Walter at Illiah	V	V _{DD} - 1.0			٧	V _{DD} = 5V ± 10%, I _{OH} = -1.0 mA			
Output Voltage High	v _{ОН}	V _{DD} - 0.5				V _{DD} = 2.7V to 5.5V, I _{OH} = -100 μA	-		
Output Voltage Low	V		·	0.4	v	V _{DD} = 5V ± 10%, I _{OL} = 1.6 mA			
Output voltage Low	v _{OL}			0.5	v	V _{DD} = 2.7V to 5.5V, I _{OL} = 400 μA	-		
Output Leakage Current High	ILO _H			3	μΑ	V _O = V _{DD}			
Output Leakage Current Low	ILOL			-3	μΑ	V _O = 0V			
Supply Voltage	V _{DDDR}	2.0			٧	Data Retention Mode			
			300	900		N1 0N	V _{DD} = 5V ± 109		
_	IDD _O		150 400			Normal Operation	V _{DD} = 3V ± 109		
Supply Current			2	20			V _{DD} = 5V ± 109		
	ODS .		0.5	10	μΑ	Stop Mode, X ₁ = 0V	V _{DD} = 3V ± 109		
-	IDDDR		0.4	10		Data Retention Mode	V _{DDDR} = 2.0V		

## **AC Characteristics**

 $T_a = -10$  °C to +70 °C,  $V_{DD} = 2.7V$  to 5.5V

			Limits				
Parameter	Symbol	Min	Тур	Max	Unit	Test Condition	ons
		120	200	280		R = 82 kQ ± 2% C = 33 pF ± 5%	V _{DD} = 5V ± 10%
	tφ	60	100	130	-	CL ₁ , CL ₂ C = 33 pF ± 5% R/C Clock R = 160 kΩ ± 2%	V _{DD} = 3V ± 10%
System Clock Oscillation Frequency		60		180	KHz	C = 33 pF ± 5%	V _{DD} = 2.7V to 5.5
		. 10	200	300	-	Cl. Enternal Cleak	V _{DD} = 5V ± 10%
	^t ∳Ext	10		135	-	CL ₁ , External Clock	V _{DD} = 2.7V to 5.5
System Clock Rise and Fall Times	t _{ro} , t _{fo}			0.2	με	CL ₁ , External Clock	
		1.5		50			V _{DD} = 5V ± 10%
System Clock Pulse Width	t _{∲WH} , t _{∲WL}	3.5		50	- μ8	CL ₁ , External Clock	V _{DD} = 2.7V to 5.5
	f _x	25	32	50		X ₁ , X ₂ Crystal Oscillator	
Counter Clock Oscillation Frequency		0		300	KHz	X ₁ , External Pulse Input	V _{DD} = 5V ± 10%
	f _{×Ext}	0		135			V _{DD} = 2.7V to 5.5
Counter Clock Rise and Fall Times	t _{rx} , t _{fx}			0.2	μВ	X ₁ , External Pulse Input	
Counter Clock Pulse Width		1.5		-		X ₁ , External Pulse Input	V _{DD} = 5V ± 10%
Counter Clock Pulse Width	t _{xWH'} t _{xWL}	3.5			- μ <b>s</b>		V _{DD} = 2.7V to 5.5
		4.0				SCK is an input	V _{DD} = 5V ± 10%
SCK Cycle Time	•	7.0			- μ <b>8</b>	SCK is an input	V _{DD} = 2.7V to 5.5
SCK Cycle Time	t _{CYK}	6.7				SCK is an output	V _{DD} = 5V ± 10%
		14.0			•		V _{DD} = 2.7V to 5.5
		1.8				SCK is an input	V _{DD} = 5V ± 10%
SCK Pulse Width		3.3			-	SCK IS an input	V _{DD} = 2.7V to 5.5
SCK Pulse Wiath	tkw _H , tkw _L	3.0			- μ8	587 ·	V _{DD} = 5V ± 10%
		6.5				SCK is an output	V _{DD} = 2.7V to 5.5
SI Setup Time to SCK†	tis	300			ns		
SI Hold Time after SCK†	t _{IH}	450			ns		
SO Delay Time after SCK				850		$V_{DD} = 5V \pm 10\%$	
SO Delay Time after SCR+	top			1200	- ns	V _{DD} = 2.7V to 5.5V	
NT _O Pulse Width	tioWH, tioWL	10			μ8	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
NT ₁ Pulse Width	ti ₁ W _H , ti ₁ W _L	2/f _{\$}			μΒ		
RESET Pulse Width	tRWH, tRWL	10			μ8		
RESET Setup Time	t _{RS}	0			ns		
RESET Hold Time	t _{RH}	0			ns		

## **μPD7507S**


## Capacitance


Ta = 25°C, V_{DD} = OV


			Limits		Test		
Parameter	Symbol	Min	Тур	Max	Unit	Conditions	
Input Capacitance	CI			15	pF	f = 1 MHz	
Output Capacitance	co			15	ρF	Unmeasured pins	
Input/Output Capacitance	C _{I/O}	15				returned to V _{SS}	


## **Timing Waveforms**


Clocks















## Operating Characteristics (Typical, T_a = 25°C)











## Notes:

- Only R/C system clock is operating and consuming power. All other internal logic blocks are not active.
   Only crystal oscillator clock is operating and consuming power. All other internal logic blocks are not active.

## **μPD7507S**

## Operating Characteristics (Cont.) (Typical, Ta = 25°C)





# NEC Electronics U.S.A. Inc. Microcomputer Division

## μPD7508A CMOS 4-BIT SINGLE CHIP MICROCOMPUTER WITH VACUUM FLUORESCENT DISPLAY DRIVE CAPABILITY

#### Description

The  $\mu$ PD7508A is a CMOS 4-bit single chip microcomputer which has the  $\mu$ PD750x architecture. It is identical to the  $\mu$ PD7508, except for a slightly smaller RAM, and 16 lines of vacuum fluorescent display drive capability.

The µPD7508A contains a 4096 x 8-bit ROM, and a 208 x 4-bit RAM.

The  $\mu$ PD7508A contains four 4-bit general purpose registers located outside RAM. The subroutine stack is implemented in RAM for greater nesting depth and flexibility, providing such operations as the pushing and popping of register values. The  $\mu$ PD7508A typically executes 92 instructions of the  $\mu$ PD7500 series "A" instruction set with a 10 $\mu$ s instruction cycle time.

The µPD7508A has two external and two internal edgetriggered hardware vectored interrupts. It also contains an 8-bit timer/event counter and an 8-bit serial interface to help reduce software requirements.

The  $\mu$ PD7508A provides 32 I/O lines organized into the 4-bit input/serial interface Port 0, the 4-bit output Port 2, the 4-bit output Port 3, and the 4-bit I/O Ports 1, 4, 5, 6, and 7. Ports 3, 4, 5, and 6 are capable of being pulled to -35V in order to drive vacuum fluorescent displays directly. It is manufactured with a low power consumption CMOS process, allowing the use of a single power supply between 2.7V and 5.5V. Current consumption is less than 900 $\mu$ A maximum, and can be lowered much further in the HALT and STOP power-down modes. The  $\mu$ PD7508A is available in a 40-pin dual-in-line plastic package.

#### **Pin Configuration**

_				_
X2 🗖	1		40	<b>□</b> x₁
P20/PSTB	2		39	□ vss
P21/PTOUT	3		38	D P43
P22 🔲	4		37	☐ P42
P23 🗖	5		36	P41
P10 🗖	6		35	☐ P40
P11 🗖	7		34	☐ P53
P12 🗖	8		33	P52
P13 🔲	9		32	☐ P51
P30 🗖	10	μ <b>PD</b> 7508A	31	□ P50
P31 🗖	11	μΡυ/ 506Α	30	☐ P63
P32 ☐	12		29	☐ P62
P33 🗖	13		28	☐ P61
P70 🗖	14		27	□ P60
P71 🗖	15		26	P03/SI
P72 🗖	16		25	P02/S0
P73 🗖	17		24	PO1/SCK
RESET 🗖	18		23	P00/INTO
CL1 🗖	19		22	INT ₁
VDD 🗖	20		21	CL2
				-

#### Pin Names

40-Pin DIP	Symbol	Function
1, 40	x ₂ , x ₁	Crystal clock external event input Port X (active high). A crystal oscillator circuit is connected to input X ₁ and output X ₂ for crystal clock operation. Alternatively, external event pulses are connected to input X ₁ while output X ₂ is left open for external event counting.
2-5	P2 ₀ -P2 ₃ P2 ₀ PSTB P2 ₁ /P _{TOUT}	4-bit latched tristate output Port 2 (active high). Line P2 $_0$ is also shared with P $_{\overline{STD}}$ , the Port 1 output strobe pulse (active low). Line P2 $_1$ is also shared with PT $_{OUT}$ , the timer out F/F signal (active high).
6-9	P1 ₀ -P1 ₃	4-bit input/tristate output Port 1 (active high). Data output to Port 1 is strobed in synchronization with a P2 ₀ /P _{STB} pulse.
10-13	P3 ₀ -P3 ₃	4-bit latched tristate output Port 3 (active high).
14-17	P7 ₀ -P7 ₃	4-bit input/latched tristate output Port 7 (active high).
18	RESET	RESET input (active high). R/C circuit or pulse initializes μPD7507 or μPD7508 after power-up.
19, 21	CL ₁ , CL ₂	System clock input (active high). Connect 82k $\Omega$ resistor across CL $_1$ and CL $_2$ , and connect 33 pF capacitor from CL $_1$ to V $_{SS}$ . Alternatively, an external clock source may be connected to CL $_1$ , whereas CL $_2$ is left open.
20	v _{DD}	Power supply positive. Apply single voltage ranging from 2.7V to 5.5V for proper operation.
22	INT ₁	External Interrupt INT ₁ (active high). This is a rising edge- triggered interrupt.
23-26	P0 ₀ /INT ₀ P0 ₁ / <del>SCK</del> P0 ₂ /SO P0 ₃ /SI	4-bit input Port 0/serial I/O interface (active high). This port can be configured either as a 4-bit parallel input port, or as the 8-bit serial I/O interface, under control of the serial mode select register. The Serial input SI (active high), Serial Output SO (active low), and the Serial Clock SCK (active low) used for synchronizing data transfer comprise the 8-bit serial I/O interface. Line PO ₀ is always shared with external interrupt INT ₀ (active high) which is a rising edge-triggered interrupt.
27-30	P6 ₀ -P6 ₃	4-bit input/latched tristate output Port 6 (active high). Individual lines can be configured either as inputs or as outputs under control of the Port 6 mode select register.
31-34	P5 ₀ -P5 ₃	4-bit input/latched tristate output Port 5 (active high). Can also perform 8-bit parallel I/O conjunction with Port 4.
35-38	P4 ₀ -P4 ₃	4-bit input/latched tristate output Port 4 (active high). Can also perform 8-bit parallel I/O in conjunction with Port 5.
39	VSS	Ground.

#### **Absolute Maximum Ratings***


T _a = 25°C	
Operating Temperature	-10°C to +70°C
Storage Temperature	-65°C to +150°C
Power Supply Voltage, V _{DD}	-0.3V to +7.0V
Input Voltages, Ports 4, 5, and 6 (V _{DD}	- 40.0)V to (VDD + 0.3)V
All Other Input Ports	-0.3V to V _{DD} +0.3V
Output Voltages, Ports 3, 4, 5, and 6 (VDD	- 40.0)V to (VDD + 0.3)V
All Other Output Ports	-0.3V to V _{DD} +0.3V
Output-Current (Total, All Output Ports)	IOH = -150mA
	I _{OL} = 50mA

*Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect

Rev/1device reliability.

## **μPD7508A**

## **Block Diagram**



## **DC Characteristics**

## Ta = -10°C to +70°C, V_{DD} = 2.7V to 5.5V

			Limits			***			
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions			
	VIH	0.7 V _{DD}		V _{DD}		All Inputs Other than CL ₁ , X ₁			
Input Voltage High	V _{\$H}	V _{DD} - 0.5		V _{DD}	_ v	CL ₁ , X ₁			
	VIHDR	0.9V _{DDDR}		V _{DDDR} + 0.2	-	RESET, Data Retention Mode			
the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s	V _{IL1}	0		0.3V _{DD}		All Inputs Other than CL ₁ , X ₁ , Ports 4, 5, and 6			
Input Voltage Low	V _{IL2}	V _{DD} - 35.0		0.3V _{DD}	- ·v	Ports 4, 5, and 6			
	V _{\$L}	0		0.5	-	CL ₁ , X ₁			
	ILIH ₁			3		All Inputs Other than CL ₁ , X ₁ , Ports 4, 5, and 6	VI = VDD		
Input Leakage Current High	I _{LIH2}			60	 μ <b>A</b>	Ports 4, 5, and 6,	V _I = V _{DD}		
	I _L H	10		•	CL ₁ , X ₁				
	¹ LIL ₁			-3		All Inputs Other than CL ₁ , X ₁	V _I = 0V		
Input Leakage Current Low	ILIL2		-30 -10		- μΑ	Ports 4, 5, and 6, V _I = -30.0V			
	ILAL				-	CL ₁ , X ₁	-		
Output Voltage High	V	V _{DD} - 1.0			- v	V _{DD} = 5V ± 10%, I _{OH} = -1.0mA			
Output Voitage riigh	VOH	V _{DD} - 0.5			- •	V _{DD} = 2.7V to 5.5V, I _{OH} = -100μA			
Output Voltage Low	VOL			0.4	_ v	$V_{DD} = 5V \pm 10\%, I_{OL} = 1.6mA$			
Output vonage Low	*OL			0.5	• •	V _{DD} = 2.7V to 5.5V, I _{OL} = 400μA			
Output Leakage Current High	ILOH ₁			3	μΑ	V _O = V _{DD}			
	LOH ₂			30	- μΑ	Ports 3, 4, 5, and 6,	V _O = -30V		
Output Leakage Current Low	ILOL2	-		-3	μΑ	V _O = 0V			
	ILOL2			-30	μΑ	Ports 3, 4, 5, and 6,	V _O = -30V		
Supply Voltage	V _{DDDR}	2.0			V	Data Retention Mode			
			300	900	_	Normal Operation	V _{DD} = 5V ± 10%		
	O ^{DD} O		150	400	_	Normal Operation	V _{DD} = 3V ± 10%		
Supply Current	1		2	20	- μΑ	Stop Mode, X ₁ = 0V	V _{DD} = 5V ± 10%		
Supply Current	JDD _S		0.5	10	μ <b>λ</b> 	Stop mode, A1 = 04	V _{DD} = 3V ± 10%		
•	IDDDR	0.4 10		10		Data Retention Mode, V _{DDDR} = 2.0V			

## Capacitance

## 'Ta = 25°C, V_{DD} = 0V


			Limits				
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions	
Input Capacitance	c _l			20	pF	f = 1MHz,	
Output Capacitance	, c _o			20	ρF	Unmeasured pins	
Input/Output Capacitance	c _{1/O}			20		returned to V _{SS}	

## μ**PD7508A**

AC Characteristics
Ta = -10°C to +70°C, VDD = 2.7V to 5.5V


			Limits					
Perameter	Symbol	Min	Тур	Mex	Unit		Test Conditions	
		120	200	280			R = 82kΩ ± 2% C = 33pF ± 5%	V _{DD} = 5V ± 10%
System Clock Oscillation Frequency	f#	60	100	130	- KHz	CL ₁ , CL ₂	R = 160kΩ ±2%	V _{DD} = 3V ± 10%
System Clock Oscillation Frequency		60		180	KHZ	R/C Clock	C = 33pF ± 5%	V _{DD} = 2.7V to 5.5V
	4.	· 10	200	<b>30</b> 0		CL ₁ , External	V _{DD} = 5V ± 10%	
	f _{\$\phi_Ext\$}	10		136	-	Clock	V _{DD} = 2.7V to 5.5V	
System Clock Rise and Fall Times	t _{ré} , t _{fé}			0.2	μ8	CL ₁ , External	Clock	1111
System Clock Pulse Width	tew _H , tew _L	1.5		50	- μ8	CL ₁ , External	V _{DD} = 5V ± 10%	
-,	. sath . sar	3.5		50	- ,	Clock	V _{DD} = 2.7V to 5.5V	
	f _X	25	32	50		X ₁ , X ₂ Crysts	l Oscillator	
Counter Clock Oscillation Frequency		0		300	KHz			V _{DD} = 5V ± 10%
	f _X Ext	0		135	_	X ₁ , External Pulse Input		V _{DD} = 2.7V to 5.5V
Counter Clock Rise and Fall Times	t _{rx} , t _{fx}			0.2	μ8	X ₁ , External l	Pulse Input	
Counter Clock Pulse Width	t _{xWH} , t _{xWL}	1.5			μ8	X ₁ , External I	Pulse Input	V _{DD} = 5V ± 10%
		3.5						V _{DD} = 2.7V to 5.5V
		4.0			_	SCK is	V _{DD} ≈ 5V ± 10%	
SCK Cycle Time	tCY _K	7.0			- μ <b>s</b>	input	V _{DD} = 2.7V to 5.5V	
SON GYER THIRE		6.7			- <b>-</b>	SCK is	V _{DD} = 5V ± 10%	
		14.0				output	V _{DD} = 2.7V to 5.5V	
		1.8			_	SCK is	V _{DD} ≈ 5V ± 10%	
	¹KW _{H'} ¹KW _L	3.3			<del></del>	input	V _{DD} = 2.7V to 5.5V	
SCK Pulse Width		3.0			μ8	SCK is	V _{DD} = 5V ± 10%	
		6.5				output	V _{DD} = 2.7V to 5.5V	
SI Setup Time to SCK†	tıs	300		·	ns			
SI Hold Time after SCK†	t _{IH}	450			ns			
SO Delay Time after SCK↓	ton			850	- nis	V _{DD} = 5V ±	•	
	top			1200		V _{DD} = 2.7V	to 5.5V	
		1/(2f _ģ - 800)				V _{DD} = 5V ±	10%	
Port 1 Output Setup Time to PSTB†	tp ₁ s	1/(2f _{\$} - 2000)		4	ns ns	V _{DD} = 2.7V (	o 5.5V	
		300	350	500	-	V _{DD} = 5V ±	10%	
Port 1 Output Hold Time after PSTB [†]	^t P1H	300		1500	- ns	V _{DD} = 2.7V 1	o 5.5V	
		1/(2f ₄ - 800)			****	V _{DD} = 5V ±	10%	
P _{STB} Pulse Width	tsw _L	1/(2f ₆ - 2000)			ns ns	V _{DD} = 2.7V 1	o 5.5V	
INT _O Pulse Width	tioWH, tioWL	10			μ8			
INT ₁ Pulse Width	111WH, 111WL	2/1+			με			
RESET Pulse Width	tRWH' tRWL	10			μ <b>8</b>			
RESET Setup Time	tas	0			ns			
RESET Hold Time	t _{RH}				ns ns			


## **Timing Waveforms**





## **μPD7508A**

## **Operating Characteristics** Typical, Ta = 25°C











- Only R/C system clock is operating and consuming power. All other internal logic blocks are not active.
   Only crystal oscillator clock is operating and consuming power. All other internal logic blocks are not active.

## 6

## Operating Characteristics (Cont.) Typical, Ta = 25°C





## **NOTES**

# EC Electronics U.S.A. Inc.

Microcomputer Division

## **FLUORESCENT DISPLAY** CONTROLLER/DRIVER

### Description

The µPD7519 is a CMOS 4-bit single chip microcomputer which has the µPD750x architecture.


The uPD7519 contains a 4096 x 8-bit ROM, and a 256 x 4-bit RAM.

The µPD7519 contains four 4-bit general purpose registers located outside RAM. The subroutine stack is implemented in RAM for greater nesting depth and flexibility, providing such operations as the pushing and popping of register values. The µPD7519 typically executes 92 instructions of the µPD7500 series "A" instruction set with a 10µs instruction cycle time.

The  $\mu$ PD7519 has two external and two internal edgetriggered hardware vectored interrupts. They also contain an 8-bit timer/event counter, an 8-bit serial interface, and a 9-bit D/A programmable pulse generator, to help reduce software requirements. The on-board vacuum fluorescent display controller/driver supervises all of the timing required by the 24 Port S segment drivers either for a 16-digit 7-segment vacuum fluorescent display, or for an 8-character 14-segment vacuum fluorescent display.

The µPD7519 provides 28 I/O lines organized into the 4-bit input/serial interface Port 0, the 4-bit output Port 2. the 4-bit output Port 3, and the 4-bit I/O Ports 1, 4, 5, and 6. Additionally, Port 1 can be automatically expanded to 16 I/O lines through connection to a μPD82C43. The μPD7519 is manufactured with a low power consumption CMOS process, allowing the use of a single power supply between 2.7V and 5.5V. Current consumption is less than 900µA maximum, and can be lowered much further in the HALT and STOP powerdown modes. The µPD7519 is available in a spacesaving 64-pin flat plastic package.

#### **Pin Configuration**




#### **Pin Names**

PIN#	SYMBOL	FUNCTION
	NC	No Connection.
	P3 ₃ -P3 ₀	4-bit latched tristate output Port 3 (active high).
	P0 ₃ /SI P0 ₂ /SO	4-bit input Port 0/serial I/O interface (active high). This port can be configured either as a parallel input port, or as the
	P0 ₁ /SCK	8-bit serial I/O interface, under control of the serial mode select register. The Serial Input SI (active high), Serial Output
	P0 ₀ /INT ₀	SO (active high), and the Serial Clock SCK (active low) used for synchronizing data transfer comprise the 8-bit serial I/O interface. Line PO ₀ is always shared with external interrupt INT ₀ , which is a rising edge-triggered interrupt.
	P63-P60	4-bit input/latched tristate output Port 6 (active high). Individual lines can be configured either as inputs or as outputs under control of the Port 6 mode select register.
	P5 ₃ -P5 ₀	4-bit input/latched tristate output Port 5 (active high). Can also perform 8-bit parallel I/O in conjunction with Port 4.
	P4 ₃ -P4 ₀	4-bit input/latched tristate output Port 4 (active high). Can also perform 8-bit parallel I/O in conjunction with Port 5.
	x ₂ , x ₁	Crystal clock input (active high). A crystal oscillator circuit is connected to input X ₁ and output X ₂ for system clock operation. Alternatively, an external clock source may be connected to input X ₁ while output X ₂ is left open.
	V _{SS}	Ground.
	v _{DD}	Power supply positive. Apply single voltage ranging from 2.7V to 5.5V for proper operation.
	INT ₁	External interrupt INT ₁ (active high). This is a rising edge- triggered interrupt.
	RESET	RESET input (active high). R/C circuit or pulse initializes μPD7502 or μPD7503 after power-up.
	P13-P10	4-bit input/latched tristate output Port 1 (active high).
	P23-P20	4-bit latched output Port 2 (active high). Line P20 is also
	P20/PSTB	shared with PSTB, the Port 1 output strobe pulse (active
	P21/PTOUT	low). Line P2 ₁ is also shared with P _{TOUT} , the timer-out F/F signal (active high).
	PPG	1-bit programmable pulse generator output (active high).
	Event	1-bit external event input for timer/event counter (active high).
····	V _{VFD}	Vacuum fluorescent display power supply negative. Apply single voltage between V _{DD} ~35.0 and V _{DD} for proper display operation.
	s ₀ -s ₇	Vacuum fluorescent display outputs (active high). So-S7 are
	S ₈ /T ₈ -S ₁₅ /T ₁₅ T ₀ -T ₇	elways segment driver outputs, and T ₀ -T ₇ are always digit driver outputs. S ₈ /T ₈ -S ₁₅ /T ₁₅ can be configured as either segment driver outputs or as digit driver outputs under con- trol of the display mode select register.

**CMOS 4-BIT SINGLE CHIP** 

MICROCOMPUTER WITH VACUUM

## μ**PD7519** Block Diagram



# NEC Electronics U.S.A. Inc. Microcomputer Division

## μPD7520 4-BIT SINGLE CHIP MICROCOMPUTER WITH LED DISPLAY CONTROLLER/DRIVER

#### Description

The uPD7520 is a low-cost 4-bit single chip microcomputer which shares the 4th generation architecture of the µPD7500 series of CMOS 4-bit microcomputers. It contains a 768 x 8-bit ROM and a 48 x 4-bit RAM. It has a 2-level subroutine stack, and executes a 47instruction subset of the µPD7500 series instruction set. The µPD7520 provides 24 I/O lines, organized into the 4-bit input Port 1, the 4-bit I/O Port 4, the 2-bit output Port 3, the 8-bit output Port S, and the 6-bit output Port T. Ports S and T are controlled by the on-board programmable LED display controller/driver hardware logic block, which automatically directly drives either static or multiplexed common-anode 7-segment LED displays totally transparent to program execution. The µPD7520 is manufactured with a low-power consumption PMOS process, allowing use of a single power supply between - 6V and - 10V, and is available in a 28-pin dual-in-line plastic package.

#### **Pin Configuration**

|--|

#### Pin Names

		S ₀ -S ₇	Segment Drive Output Port S	
	:	T ₀ -T ₅	Digit Drive Output Port T	
	1	P10-P13	Input Port 1	
7	77.02	P30-P31	Output Port 3	
11.4		P4 ₀ -P4 ₃	Input/Output Port 4	
6 (		CLK	Clock Input	
1 1		RESET	Reset	
		V _{GG}	Power Supply Negative	
		V _{SS}	Ground	

Further details on device operation can be found in the μPD7520 4-Bit Single Chip Microcomputer Technical Manual.


#### **Absolute Maximum Ratings***

Ta = 25°C	
Operating Temperature	-10°C to +70°C
Storage Temperature	-65°C to +150°C
Supply Voltage, VGG	-15V to +0.3V
Input Voltages	-15V to +0.3V
Output Voltages	-15V to +0.3V
Output Current (IOH Total)	– 100mA
(I _{OL} Total)	90mA

*Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## μPD7520

## **Block Diagram**



### **DC Characteristics**

## Ta = -10°C to +70°C, VQQ = -6V to -10V, VSS = 0V

			Limits				
Parameter	Symbol	Min	Тур	Max	Unit	T	est Conditions
				-2.0	_ v '	Ports 1, 4, RESET	VGG = -9V ± 1V
nput Voltage High	VIH			-1.8	- •	7 Orta 1, 4, NEGE1	V _{GG} = -6V to -10V
nput Voltage Low	V _{IL}	V _{GG} + 1.5			_ v	Ports 1, 4, RESET	V _{GG} = -9V ± 1V
	- 12	V _{GG} + 0.8					Vgg = -6V to -10V
Clock Voltage High	V _{¢H}			-0.8	V	CLK, External Clock	
Clock Voltage Low	V _{∳L}	-5.0			V	CLK, External Clock	
nput Current High	lu a	45		200	μΑ	Port 1, RESET	V _I = 0V, V _{GG} = -9V ± 1V
nput ourient riigii	lн	40		200	μπ	PORT I, ALGET	V _I = 0V, V _{GG} = -6V to -10
nput Leakage Current High	⁽ LIH			+5	μΑ	Port 4, V _j = 0V	
nput Leakage Current Low -	ILIL ₁			-5	μΑ	Port 1, RESET, V _j =	- 10V, V _{GG} = -10V
nput Leakage Current Low -	I _{LIL2}			-5	μΑ	Port 4, V _I = -10V	
Clock Current High	I _{фH}			0.5	mA	CLK, External Clock	, V _{éH} = 0V, V _{GG} = -9V ± 1V
Clock Current Low	I _{φL}			-2.1	mA	CLK, External Clock	, V _{\$L} = -5V, V _{GG} = -9V ± 1
Output Voltage Low	V _{OL}	V _{GG} + 0.6			٧	Port 3, No Load	
		-1.0				Vo = -	1.0V, V _{GG} = -9V ± 1V
	lон ₁	-0.6			– mA	V _O = -	1.0V, V _{GG} = -9V ± 1V 1.0V, V _{GG} = -6V
•		-2.0				V _O = -	1.0V, V _{GG} = -9V ± 1V
	IOH ₂	-1.2			– mA	Port 4, V _O = -	1.0V, V _{GG} = -9V ± 1V 1.0V, V _{GG} = -6V
- <u>-</u>		-5	-10				2.0V, Vgg = -9V ± 1V
Output Current High	¹ ОН ₃	-3	-6		mA	Port S, V _O = -:	2.0V, V _{GG} = -6V
		-1	-3		-	V _O = -	1.0V, V _{GG} = -6V to -10V
•		-24	-48				2.0V, V _{GG} = -9V ± 1V
	lOH₄	-13	-27		- mA		1.0V, Vgg = -9V ± 1V
	54	-9	-18		- ""		1.0V, VGG = -6V
****	<del></del>	1.0	2.0				
	I _{OL1}	0.3	0.6		mA	Port 3, VO = -	IG + 1.5V, VGG = -9V ± 1V( 4.5V, VGG = -6V(1)
Output Current Low -		4.5	9			Vo = Vo	IG + 5.0V, VGG = -9V ±1V
	lOL2	1.0	2.0		– mA		IG + 3.5V, VGG = -6V to -10
Output Leakage Current High	I _{LOH}			+5	μΑ	Ports 4, T, V _O = 0\	
	lLOL ₁			-5.0		Port T, V _O = -10V	
Output Leakage Current Low -	ILOL ₂			-5.0	_ μΑ	Port 3, V _O = V _{GG}	
Supply Current	IGG		-5②	-9.8	mA	No Load	

- ① Current within 2.5 ms after turning to the low level ( $T_a = 25$ °C). ②  $T_a = 25$ °C,  $V_{GG} = -9V$ .

## **AC Characteristics**

Ta = -10°C to +70°C, VGG = -6V to -10V


			Limits			
Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Clock	fosc	225	300	375	KHz	$R_f = 1M\Omega,$ $V_{GG} = -9V \pm 1V,$ $T_a = 25$ °C
Frequency		180	300	450	KHz	R _f = 1MΩ, V _{GG} = -9V ± 1V
	14	100		330	KHz	
Clock Rise and Fall Times	t _r , t _f			2	μ8	CLK,
Clock Pulse Width High	t _∳ W _H	1.5		3	μΒ	External Clock
Clock Pulse Width Low	t _{\$} WL	1.5		3	μs	

## Capacitance

Ta = 25°C

			Limits				
Parameter	Symbol	Min	Тур	Max	Unit	Test Co	nditions
input Capacitance	c _l			15	pF	Port 1, RESET	
Output Capacitance	co			20	рF	Ports 3, S,T	f = 1MHz
Input/Output Capacitance	c _{IO}			20	pF	Port 4	1 = 1MH2
Cłock Capacitance	C _¢			30	pF	CLK	

#### **Clock Waveform**



### **Development Tools**

The NEC Electronics U.S.A.'s NDS Development System is available for the development of software source code, editing, and assembly into object code. In addition, the ASM75 Cross Assembler is available for systems supporting the ISIS-II or the CP/M (*Digital Research Corp.) Operating Systems.

The EVAKIT-7520 Evaluation Board is available for production device evaluation and prototype system debugging.

The ASM75-F9T Cross Assembler is available for systems supporting fortran IV ANSI Standard 1966-V3.9.

### Instruction Set Symbol Definitions

The following abbreviations are used in the description of the µPD7520 instruction set:

SYMBOL	EXPLANATION AND USE
A	Accumulator
address	Immediate address
С	Carry Flag
data	Immediate data
Dn	Bit "n" of immediate data or immediate address
Н	Register H
HL	Register pair HL
L	Register L
P( )	Parallel Input/Output Port addressed by the value within the brackets
PCn	Bit "n" of Program Counter
S	Zero when Skip Condition does not occur; the number of bytes in next instruction when Skip Condition occurs
Stack	Stack Register
String	String Effect Skip Condition, whereby succeeding instructions of the same type are executed as NOP instructions
( )	The contents of RAM addressed by the value within the brackets
[]	The contents of ROM addressed by the value within the brackets
<b>-</b>	Load, Store, or Transfer
**	Exchange
	Complement
*	LOGICAL Exclusive-OR

#### Instruction Set

					INS	TRUC	TION C	ODE					SKIP	
MNEMONIC	FUNCTION	DESCRIPTION	D7	De	D ₅	D ₄	D3	D ₂	D ₁	D ₀	BYTES	CYCLE8	CONDITION	
				LOAD									<del></del>	
LAI deta	A ← D ₃₋₀	Load A with 4 bits of Immediate data; execute succeeding LAI instructions as NOP instructions	0	0	0	1	D3	D ₂	D1	D ₀	1	1	String	
LHI deta	H ← D ₁₋₀	Load H with 2 bits of immediate data	0	0	1	0	1	0	D ₁	٥٥	1	1 .		
LHLI data	HL D ₄₋₀	Load HL with 5 bits of immediate data; execute succeeding LHLI instructions as NOP instructions	1	1	0	D4	D3	D ₂	D ₁	D ₀	1	1	String	
LAMT	A ← [PCg.6, 0, C, A] _H	Load the upper 4 bits of ROM Table Data at address PCg.8, 0, C, A to A	0	. 1	o	1	1	1	1	0	1	2		
	(HL) ← {PCg.g. 0, C, A} L	Load the lower 4 bits of ROM Table Date at address PCg.6, 0, C, A to the RAM location addressed by HL												
L	A ← (HL)	Load A with the contents of RAM addressed by HL	0	1	0	1	0	0	1	0	1	. 1		
LIS	A ← (HL) L = L + 1 Skip If L = 0H	Load A with the contents of RAM addressed by HL; incre- ment L; skip if L = 0H	0	1	0	1	0	0	0	1	1	1 + S	L = OH	
LDS	A ← (HL) L = L – 1 Skip if L = FH	Load A with the contents of RAM addressed by HL; decrement L; skip if L = FH	0	1	0	1	0	0	0	0	1	1 + S	L = FH	
LADR address	A ← (D ₅₋₀ )	Load A with the contents of RAM addressed by 6 bits of immediate data	0	0	1 D ₁₅	1 D4	1 D3	0 D ₂	0 D1	0 D ₀	2	2		

## Instruction Set (Cont.)


MNEMONIC	FUNCTION	DESCRIPTION	D7	D ₆	D ₅	D4	D3	D ₂	D ₁	D ₀	BYTES	CYCLES	SKIP CONDITIO
				TORE									
ST	(HL) ← A	Carra A inanaha B AAA taradan											-
		Store A into the RAM location addressed by HL	0	1	0	1	0	1	.1	1	1	1	
STII data	(HL) ← D3-0 L ← L + 1	Store 4 bits of immediate data into the RAM location addressed by HL; increment L	0	1	0	0	D3	D ₂	D ₁	D ₀	1	1	
			EX	CHANC	E								
ХАН	A ₁₋₀ ↔ H ₁₋₀ A ₃₋₂ ← 00H	Exchange A with H	0	1	1	1	1	0	1	0	1	1	
XAL	A ↔ L	Exchange A with L	0	1	1	1	1	0	1	1	1	1	
×	A ↔ (HL)	Exchange A with the contents of RAM addressed by HL	. 0	1	0	1	0	1	1,	0	1	1	
XIS	A ↔ (HL) L ← L + 1	Exchange A with the contents of RAM addressed by HL:	0	1	0	1	0	1	0	1	1	1 + S	L = OH
	Skip if L = OH	increment L; skip if L = 0H											
XDS	A ↔ (HL) L ← L ← 1	Exchange A with the contents of RAM addressed by HL;	0	1	0	1	0	1	0	0	1	1+5	L = FH
VADDId	Skip if L = FH	decrement L; skip if L = FH											
XADR address	A ↔ (D ₅₋₀ )	Exchange A with the contents of RAM addressed by 6 bits of immediate data	0	0	1 D5	1. D4	1 D3	0 D2	0 D1	1 D ₀	2	2	
		ARITH	METI	C AND	LOGI	CAL	-						
AISC data	A ← A + D ₃₋₀	Add 4 bits of immediate data	0	0	0	0	D3	D ₂	D ₁	Do	1	1+5	Overflow
	Skip if overflow	to A; Skip if overflow is generated				_							
ASC	A ← A + (HL) Skip if overflow	Add the contents of RAM addressed by HL to A; skip if overflow is generated	0	1	1	1	1	1	0	1	1	1+5	Overflow
ACSC	A, C ← A + (HL) + C Skip if C = 1	Add the contents of RAM addressed by HL and the carry flag to A; skip if carry is generated	0	1	1	1	1	1	0	. 0	1	1+5	C = 1
EXL	A ← A ¥ (HL)	Perform a LOGICAL Exclusive—OR operation between the contents of RAM addressed by HL and A; store the result in A	0	1	1	1	1	1	1	0	1	1	
		ACCUMUL	ATOF	R AND	CARR	Y FLA	G						
CMA	A ← Ā	Complement A	0	1	1	1	1	1	1	1	1	1	
RC	C ← 0	Reset Carry Flag	0	1	- <u>-</u> -	_ <u>-</u> -	1	<u> </u>	<u> </u>	Ö	<del>.</del>	<u>'</u>	
SC	C ← 1	Set Carry Flag	0	1	<u> </u>	<u> </u>	1	0	0	1	1	<del>i</del>	
		INCREM								-			
ILS	L ← L + 1 Skip if L = 0H	Increment L; Skip if L = 0H	0	1	0	1	1	0	0	1	1	1 + S	L = 0H
IDRS address	$(D_{5-0}) \leftarrow (D_{5-0}) + 1$ Skip if $(D_{5-0}) = 0H$	Increment the contents of RAM addressed by 6 bits of immediate data; Skip if the	0	0	1 D5	1 D4	1 D ₃	1 D ₂	0 D1	1 D ₀	2	2+\$	(D ₅₋₀ ) = 0
B. 6	· · · · · · · · · · · · · · · · · · ·	contents = 0H											
DLS	L ← L − 1 Skip if L = FH	Decrement L; Skip if L = FH	0	. 1	0	1		0	0	0	1	1+5	L = FH
DDRS address	$(D_{5-0}) \leftarrow (D_{5-0}) - 1$ Skip if $(D_{5-0}) = FH$	Decrement the contents of RAM addressed by 6 bits of	0	0	1	1	1	1	0	0	2	2+5	(D ₅₋₀ ) = F
		immediate data, skip if the contents = FH	0	0	D ₅	D4	D ₃	D ₂	D ₁	D ₀			
				VIPUL	ATION								
RMB data	(HL) _{bit} ← 0	Reset a single bit (denoted by D1D0) of the RAM location addressed by HL to zero	0	1	1	0	1	0	D ₁	D ₀	1	1	
SMB data	(HL) _{bit} ← 1	Set a single bit (denoted by D ₁ D ₀ ) of the RAM location addressed by HL to one	0	1	1	0	1	1	D ₁	Do	1	1	
			CALI	., AND	RETU	RN							
JMP address	PCg ₋₀ ← Dg ₋₀	Jump to the address specified by 10 bits of immediate data	0 D7	0 D6	1 D ₅	0 D4	0 D3	0 D ₂	Dg D1	D ₈	2	2	
JAM data	PC ₉₋₈ ← D ₁₋₀ PC ₇₋₄ ← A PC ₃₋₀ ← (HL)	Jump to the address specified by 2 bits of immediate data, A, and the RAM contents	0	0	1 0	1	1	1	1 D ₁	1 D ₀	2	2	


## μ**PD7520**

## Instruction Set (Cont.)

					INS	FRUCT	ION C			SKIP			
MNEMONIC	FUNCTION	DESCRIPTION	D ₇	De	D ₅	D4	Dз	D ₂	D ₁	D ₀	BYTES	CYCLES	CONDITION
#** ·			JUMP	CALL	, AND	RETU							
JCP address	PC ₅₋₀ ← D ₅₋₀	Jump to the address specified by the higher-order bits PCg.6 of the PC, and 6 bits of immediate data	. 1	0	D ₅	94	D ₃	D ₂	D ₁	D ₀	1	1	
CALL address	STACK ← PC + 2 PCg ₋₀ ← Dg ₋₀	Store a return address (PC + 2) in the stack; call the subroutine program at the location specified by 10 bits of immediate data	0 D ₇	0 D6	1 D5	1 D4,	0 D3	0 D ₂	D9 D1	D8 D0	2	2	
CAL address	STACK ← PC + 1 PC ₉₋₀ ← 01D ₄ D ₃ 000D ₂ D ₁ D ₀	Store a return address (PC + 1) in the stack; call the subroutine program at one of the 32 special locations specified by 5 bits of immediate data	1	1	1	D4	D3	D ₂	D ₁	D ₀	1	1	
RT	PC ← STACK	Return from Subroutine	0	1	0	1	0	0	1	1	1	1	
RTS	PC ← STACK Skip unconditionally	Return from Subroutine; skip unconditionally	0	1	0	1	1	0	1	1	1	1+8	Unconditional
		1		SKIP									
SKC	Skip if C = 1	Skip if cerry flag is true	0	1	0	1	1	0	1	0	1	1 + S	C = 1
SKMBT date	Skip if (HL) _{bit} = 1	Skip if the single bit (denoted by D ₁ D ₀ ) of the RAM loca- tion addressed by HL is true	0	1	1	ō	0	1	D ₁	D ₀	1	1 + S	(HL) _{bit} = 1
SKMBF data	Skip if (HL) _{bit} = 0	Skip if the single bit (denoted by D ₁ D ₀ ) of the RAM loca- tion addressed by HL is false	0	1	1	0	0	0	D ₁	D ₀	1	1 + S	(HL) _{bit} = 0
SKABT data	Skip if A _{bit} = 1	Skip if the single bit (denoted by D ₁ D ₀ ) of A is true	0	1	1	1	0	1	D ₁	D ₀	1	1 + S	A _{bit} = 1
SKAEI data	Skip if A = data	Skip if A equals 4 bits of	0	0	1	1	1	1	1	1			A - d-4-
SKAEM	Skip If A = (HL)	immediate data  Skip if A equals the RAM contents addressed by HL	0	1	0	0	D3	D ₂	D ₁	1	1	2 + S 1 + S	A = data A = (HL)
		Come sourceson by The	PARA	LLEL	1/0			· ·					
IPL	A ← P(L)	Input the Port addressed by L to A	0	1	1	1	0	0	0	0	1	1	
IP1	A ← P1	Input Port 1 to A	0	1	1	1	0	0	0	1	1	1	
OPL	P(L) ← A	Output A to the port addressed by L	0	1	1	1	0	0	1	0	1	1	
ОР3	P3 ← A ₁₋₀	Output the lower 2 bits of A to Port 3	0	1	1	1	0	0	1	1	1	1	
			CPU (	ONTR	OL								
NOP		Perform no operation; con- sume one machine cycle	0	0	0	0	0	0	0	0	1	1	

## Package Outline µPD7520C





	Plastic	
ltem	Millimeters	Inches
Α	38.0 MAX	1.496 MAX
В	2.49	0.098
С	2.54	0.10
D	0.5 ± 0.1	0.02 ± 0.004
Ē	33.02	1.3
F	1.5	0.059
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.02 MIN
Ĭ	5.22 MAX	0.205 MAX
J	5.72 MAX	0.225 MAX
K	15.24	0.6
L	13.2	0.52
	0.25 +0.10	0.01 +0.004
м	-0.05	-0.002

# NEC Electronics U.S.A. Inc. Microcomputer Division

## μPD7500 CMOS 4-BIT MICROPROCESSOR μPD7500 SERIES ROM-LESS EVALUATION CHIP

#### Description

The  $\mu$ PD7500 is a CMOS 4-bit microprocessor which has the  $\mu$ PD750x architecture, and also functions as the  $\mu$ PD7500 series ROM-less evaluation chip.


The µPD7500 contains a 256 x 4-bit RAM, and is capable of addressing up to 8192 x 8-bits of external program memory.

The  $\mu$ PD7500 contains four 4-bit general purpose registers located outside RAM. The subroutine stack is implemented in RAM for greater nesting depth and flexibility, providing such operations as the pushing and popping of register values. The  $\mu$ PD7500 typically executes either all 110 instructions of the  $\mu$ PD7500 series "A" instruction set, or all 70 instructions of the  $\mu$ PD7500 series "B" instruction set with a 10 $\mu$ s instruction cycle time.

The  $\mu$ PD7500 has three external and two internal edgetriggered hardware vectored interrupts. It also contains an 8-bit timer/event counter and an 8-bit serial interface to help reduce software requirements. A display timing pulse is also provided when emulating the  $\mu$ PD7501,  $\mu$ PD7502, the  $\mu$ PD7503, or the  $\mu$ PD7519.

The  $\mu$ PD7500 provides 32 I/O lines organized into the 4-bit input/serial interface Port 0, the 4-bit output Port 2, the 4-bit output Port 3, and the 4-bit I/O Ports 1, 4, 5, 6, and 7. It is manufactured with a low power consumption CMOS process, allowing the use of a single +5V power supply. Current consumption is less than 900 $\mu$ A maximum, and can be lowered much further in the HALT and STOP power-down modes. The  $\mu$ PD7500 is available in a 64-pin quad-in-line plastic package.

#### Pin Configuration




#### Pin Names

	Pin				
No.	Symbol	Function			
1, 2	x ₂ , x ₁	Crystal clock/external event input Port X (active high). A crystal oscillator circuit is connected to input $X_1$ and output $X_2$ for crystal clock operation. Alternatively, external event pulses are connected to input $X_1$ while output $X_2$ is left open for external event counting.			
3	TEST	Factory test pin (connect to V _{SS} ).			
4-9, and 56-63	BUS ₀ -BUS ₁₃	External data bus (active high). Connected to external program memory.			
10-13	P4 ₀ -P4 ₃	4-bit input/latched tri-state output Port 4 (active high). Can also perform 8-bit parallel I/O in conjunction with Port 5.			
14-17	P5 ₀ -P5 ₃	4-bit Input/latched tri-state output Port 5 (active high). Can also perform 8-bit parallel I/O in conjunction with Port 4.			
18-21	P6 ₀ -P6 ₃	4-bit input/latched tri-state output Port 6 (active high). Indi- vidual lines can be configured either as inputs or as outputs under control of the Port 6 mode select register.			
22-25	P7 ₀ -P7 ₃	4-bit input/latched tri-state output Port 7 (active high).			
26	INT ₁	External interrupt $\mathrm{INT}_1$ (active high). This is a rising edge-triggered interrupt.			
27	INT _O	External interrupt $\mbox{INT}_0$ (active high). This is a rising edgetriggered interrupt.			
28	INT ₂	External interrupt $\mathrm{INT}_2$ (active high). This is a rising edgetriggered interrupt.			
29	RESET	RESET input (active high). R/C circuit or pulse initializes $\mu$ PD7500 after power-up.			
30, 31	CL ₁ , CL ₂	System clock input (active high). Connect $82K\Omega$ resistor across $CL_1$ and $CL_2$ , and connect $33pF$ capacitor from $CL_1$ to $Y_{SS}$ . Alternatively, an external clock source may be connected to $CL_1$ , whereas $CL_2$ is left open.			
32	V _{DD}	Power supply positive. Apply single voltage ranging from 2.7V to 5.5V for proper operation.			
33-36	P3 ₀ -P3 ₃	4-bit input/latched tri-state output Port 3 (active high).			
37	DOUT	Data output (active low).			
38	ALE	Address latch enable (active high).			
39	NC	No connection.			
40-43	P0 ₀ P0 ₁ /SCK P0 ₂ /SO P0 ₃ /SI	4-bit input Port 0/serial I/O interface (active high). This port can be configured either as a 4-bit parallel input port, or as the 8-bit serial I/O interface, under control of the serial mode select register. The Serial input SI (active high), Serial Output SO (active low), and the Serial Clock SCR (active low) used for synchronizing data transfer comprise the 8-bit serial I/O interface.			
44-47	P2 ₀ -P2 ₃ P2 ₀ /PSTB P2 ₁ /PT _{OUT}	4-bit latched tri-state output Port 2 (active high). Line P2 $_0$ is also shared with P $_{STB}$ , the Port 1 output strobe pulse (active low). Line P2 $_1$ is also shared with P $_{TOUT}$ , the timer-out F/F signal (active high).			
48	PSEN	Program store enable (active low).			
49	DISPLAY	DISPLAY timing pulse (active high).			
50	CSOUT	Chip select output (active low). Connected to μPD82C43.			
51	STB	STROBE output (active low). Connected to µPD82C43.			
52-55	P1 ₀ -P1 ₃	4-bit input/tri-state output Port 1 (active high). Data output to Port 1 is strobed in synchronization with a P2 ₀ /P _{STB} pulse.			
64	v _{ss}	Ground.			

## μ**PD7500**

## **Block Diagram**



#### **Absolute Maximum Ratings***

Ta = 25°C	
Operating Temperature	-10°C to +70°C
Storage Temperature	-65°C to +150°C
Power Supply Voltage, V _{DD}	-0.3V to +7.0V
All Input and Output Voltages	-0.3V to V _{DD} +0.3V
Output-Current (Total, All Output Ports)	I _{OH} = -20mA
	IOL = 30mA

*Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics  $T_a = -10$  °C to +70 °C,  $V_{DD} = 5V \pm 10\%$ 

			Limit	•		
Parameter	Symbol	Min	Тур	Mex	Unit	Test Conditions
Input Voltage	V _{IH}	0.7 V _{DD}		V _{DD}	v	All Inputs Other than CL ₁ , X ₁
High	V _{\$H}	V _{DD} -0.5		V _{DD}		CL ₁ , X ₁
Input Voltage	V _{IL}	0		0.3 V _{DD}	٧	All Inputs Other than CL ₁ , X ₁
Low	V _{+L}	0		0.5		CL ₁ , X ₁
Input Leakage	ILIH			3		All Inputs Other V _I = V _{DD} than CL ₁ , X ₁
Current High	Len			10	- μΑ	CL ₁ , X ₁
Input Leakage	ILIL			-3		All inputs Other V _I = 0V than CL ₁ , X ₁
Current Low	ILAL			-10	μA	CL ₁ , X ₁
Output Voltage High	v _{OH}	V _{DD} - 1.0			٧	
Output Voltage Low	v _{OL}			0.4	٧	
Output Leakage Current High	^I LO _H			3	μΑ	V _O = V _{DD}
Output Leakage Current Low	LOL			-3	μΑ	V _O = 0V
	IDDO			2000	μΑ	Normal Operation All Output Pins Open No BUS Conflicts
Supply Current	IDDS		2	20	μΑ	Stop Mode, X ₁ = 0V
	IDDDR		0.4	10	-	Data Retention Mode VDDDR = 2.0V

#### Capacitance

Ta = 25°C, VDD = 0V

			Limits			
Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input Capacitance	CIN			15	pF	f = 1MHz
Output Capacitance	COUT			15	рF	Unmeasured pins
I/O Capacitance	CIO			15	pF	returned to V _{SS}

#### **AC Characteristics**

 $T_a = -10^{\circ} \sim +70^{\circ}C$ ,  $V_{DD} = 5V \pm 10\%$ Clock Operation

		Limits		Unit	Test Conditions
Symbol	Min	Тур	Max		
fø	120	200	280	KHz	R = 82kΩ ± 2% C = 33pF ± 5%
14	10		300	KHz	CL ₁ , External Clock
^t CR		-	0.2	μ8	
t _{CF}			0.2	μ8	
^t CH	1.5			μe	
†CL	1.5			μ <b>8</b>	
†xx		32		KHz	Xtal Oscillation
¹x	0		300	KHz	
txR			0.2	μέ	
tXF		-	0.2	με	
^t xH	1.5			μ8	
t _{XL}	1.5			μ8	
	f+ f+ tcR tcF tcH tcL fxx fx fx txR	Symbol         Min           f4         120           f4         10           tCR         tCF           tCH         1.5           tCL         1.5           fXX         0           tXR         tXF           tXH         1.5	f 120 200  f 10  tcR  tcF  tcH 1.5  tcL 1.5  fxx 0  txR  txF  txH 1.5	Symbol         Min         Typ         Max           f+         120         200         280           f+         10         300           tCR         0.2         0.2           tCH         1.5            fCL         1.5            fXX         32            fXR         0         300           tXR         0.2            tXF         0.2            tXH         1.5	Symbol         Min         Typ         Max         Unit           fφ         120         200         280         KHz           fφ         10         300         KHz           tCR         0.2         μs           tCH         1.5         μs           tCL         1.5         μs           fXX         32         KHz           tXR         0.2         μs           tXR         0.2         μs           tXF         0.2         μs           tXH         1.5         μs

#### **Bus I/O Operation**

			Limits			
Parameter	Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
ALE Pulse Width (High)	¹LH	600			ns	
Address Setup Time to ALE	^t AL	200			ns	
Address Hold Time after ALE	tLA	100			ns	
Output Data Setup Time to DOUT1	†DD0	200			ne	
Output Data Hold Time after DOUT1	tDOD	100			ns	
DOUT Pulse Width (Low)	†DOL	600			ns	
ALE → Data Input Valid Time	tLDV			700	ns	
Address → Data Input Valid Time	†ADV			900	ns	
PSEN Pulse Width (Low)	^t PSL	1200			ns	
PSEN → Data Input Valid Time	^t PSDV			600	ns	
PSEN → Data Float	^t PSDF	0			ns	

## μ**PD7500**

## Port 1 I/O Operation

			Limits			
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Port 1 Output Setup Time to STBt	[†] PST	200			ns	
Port 1 Output Hold Time after STBt	¹ STP	100			ns	Port Output Mode
STB Puise Width (Low)	tSTL ₁	600			ns	-
Output Data Setup Time to STBt	^t DST	300			ns	
Output Data <u>Hold</u> Time after STB1	¹ STD	100			ns	_
STB↓ → Input Data Valid Time	^t STDV			850	ns	
STB∔ → Input Data Float Time	¹ STDF	0		7	ns	_
Control Setup Time to STB4	^t CST	200			ns	I/O Expander Mode
Control Hold Time after STBI	^t STC	100			ns	_
STB Pulse Width (Low)	tSTL ₂	1200			ns	_
CSOUT Setup Time to STBI	tCSST	200			ns	
CSOUT Hold Time	tsTCS	100			กร	


### Serial Interface Operation

			Limits			
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
SCK Cycle Time		4.0			μ8	Input
SCR Cycle Time	tKCY	6.7			μ <b>8</b>	Output
SCK Pulse Width	<b>*</b>	1.8	*****		μ8	Input
High	†KH	3.0			μ <b>8</b>	Output
SCK Pulse Width		1.8			μ8	Input
Low	^t KL	3.0			μ8	Output
SI Setup Time to SCK†	^t SIK	300			ns	
SI Hold Time after	^t KSI	450			ns	
SO Output Delay after	^t KSO		-	850	ns	


### ()ther Operations

			Limits			
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
INTO Pulse Width High	t _{lo} H	10			μ <b>8</b>	
INTO Pulse Width Low	ti _O L	10			με	
INT ₁ Pulse Width Hilgh	ч ₁ н	2/14			μΒ	
INT ₁ Pulse Width Low	4 ₁ L	2/f _{\$}			μ <b>8</b>	
INT ₂ Pulse Width High	ti ₂ H	2/f			μΒ	
NT ₂ Pulse Width	tl ₂ L	2/14			μ <b>8</b>	
RESET Pulse Width	^t RSH	10			μз	
RESET Pulse Width	^t RSL	10			μВ	


## **Clock Timing Waveforms**




## **Bus I/O Timing Waveforms**




### **Strobe Output Timing Waveforms**




## Port 1 I/O Expander Port Timing Waveforms




## **Serial Interface Timing Waveforms**



## **Interrupt Input Timing Waveforms**





## **RESET Input Timing**



## **Operating Characteristics**







## Note:

① Only R/C system clock is operating and consuming power. All other internal logic blocks are not active.

## **NOTES**

# NEC Electronics U.S.A. Inc. Microcomputer Division

## HYBRID UV EPROM 4-BIT SINGLE CHIP MICROCOMPUTER

DESCRIPTION

The MC-430P is a hybrid chip containing a  $\mu$ PD556B ROM-less Evaluation chip, a  $\mu$ PD2716 2K x 8-bit UV EPROM, a  $\mu$ PC7905 3-terminal voltage regulator, and pull-up resistors on the same ceramic substrate. The MC-430P is pin-compatible with the  $\mu$ PD546C/ $\mu$ PD547C, and can emulate the high-voltage drive or CMOS  $\mu$ COM-4 microcomputers with the corresponding I/O line buffers.

The MC-430P contains a 2048 x 8-bit UV EPROM and a 96 x 4-bit RAM which includes six working registers and the flag register. It has a level-triggered hardware interrupt, a three-level stack, and a programmable 6-bit timer. The MC-430P executes all 80 instructions of the extended  $\mu$ COM-4 family instruction set.

The MC-430P provides 35 I/O lines organized into the 4-bit input ports A and B, the 4-bit I/O ports C and D, the 4-bit output ports E, F, G, and H, and the 3-bit output port I. It typically executes its instructions with a 10  $\mu$ s instruction cycle time. The MC-430P is manufactured with a standard PMOS process, allowing use of a single –10V power supply, and is available in a 42-pin dual-in-line ceramic hybrid package.


#### PIN CONFIGURATION

#### MC-430P (PIN COMPATIBLE WITH μPD546/μPD547) CL1 1 42 CL0 PC₁ 2 41 □ VGG 3 40 PB3 PC2 I 39 PB2 38 PB 1 5 37 PB0 36 PA3 RESET PD0 4 8 35 PA2 PD 1 PD2 10 33 PA0 MC-PD3 🗆 11 32 Pl₂ 31 Pl₁ 430P PE0 12 PE1 13 30 PI0 PE₂ 14 PE₃ 15 29 PH3 28 F PH2 PF0 16 27 PH1 PF1 17 26 PHO PF2 | 18 PF3 | 19 25 PG3 24 PG2 23 PG1 22 PG0 TEST 20 Vss ☐ 21

#### PIN NAMES


PA ₀ -PA ₃	Input Port A
PB ₀ -PB ₃	Input Port B
PC ₀ -PC ₃	Input/Output Port C
PD ₀ -PD ₃	Input/Output Port D
PE ₀ -PE ₃	Output Port E
PF ₀ -PF ₃	Output Port F
PG ₀ -PG ₃	Output Port G
PH ₀ -PH ₃	Output Port H
PI ₀ -PI ₂	Output Port I
INT ·	Interrupt Input
CL0-CL1	External Clock Signals
RESET	Reset
VGG	Power Supply Negative
VSS	Power Supply Positive
TEST	Factory Test Pin (Connect to VSS)


#### EPROM WRITE PADS (µPD2716)



#### PIN NAMES

A ₀ -A ₁₀	Addresses
OE	Output Enable
00-07	Data Outputs
CE/PGM	Chip Enable/Program





- 1: µPD556
- 2 : Pull-Up Resistors
- 3: μPC7905 (3-Terminal 5 Volt Voltage Regulator)
- 4 : μPD2716 (EPROM)
- 5: μPD546C/μPD547C Compatible Pins (42 Pins)
- 6: EPROM Write Pads (24 Pads)

 Operating Temperature
 -10°C to +70°C

 Storage Temperature
 -25°C to +85°C

 Supply Voltage, VGG
 -15 to +0.3V

 Input Voltages
 -15 to +0.3V

 Output Voltages
 -15 to +0.3V

 Output Current (Total, all ports)
 -4 mA

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ABSOLUTE MAXIMUM RATINGS*

### MC-430P 42-PIN OPERATING **SPECIFICATIONS**

DC CHARACTERISTICS T_a = -10°C to +70°C; V_{GG} = -10V ± 10%, V_{SS} = 0V

			LIMIT	S		TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Input Voltage High	VIH	0		-2.0	٧	Ports A through D, INT, RESET	
Input Voltage Low	VIL	-4.3		v _{GG}	v	Ports A through D, INT, RESET	
Clock Voltage High	VφH	0	I	-0.8	V	CLO Input, External Clos	
Clock Voltage Low	V _Ø L	-6.0		VGG	· v	CL _O Input, External Cloc	
Input Leakage Current High	†LIH			+10	μА	Ports A through D, INT, RESET, V _I = -1V	
Input Leakage Current Low	FLIL 1			-10	μА	Ports A through D, INT, RESET, V _I = -11V	
Clock Input Leakage Current High	ILφΗ			+200	μА	CL ₀ Input, V _{ØH} = 0V	
Clock Input Leakage Current Low	ILØL			-200	μА	CL ₀ Input, V _{ØL} = -11V	
Output Voltage High	V _{OH1}			-1.0	V	Ports C through I, IOH = -1.0 mA	
Output Voltage (righ	V _{OH2}			-2.3	v	Ports C through I, IOH = -3.3 mA	
Output Leakage Current Low	ILOL.			-10	• дА	Ports C through 1, VO = -11V	
Supply Current	^I GG	T	-110	-165	mA		


# AC CHARACTERISTICS T₈ = -10°C to +70°C; V_{GG} = -10V ± 10%

PARAMETER			LIMITS	3.		TEST	
	SYMBOL	MIN	TYP	MAX	דואט [	CONDITIONS	
Oscillator Frequency	- 1	150		440	KHz		
Rise and Fall Times	t _r , t _f	0		0.3	μѕ		
Clock Pulse Width High	t _ø ₩ _H	0.5		5.6	μѕ	EXTERNAL CLOCK	
Clock Pulse Width Low	t _Φ W _L	0.5		5.6	μς		

### CAPACITANCE

PARAMETER			LIMITS			TEST
	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CI			15	pF	
Output Capacitance	co			40	pF	f = 1 MHz
Input/Output Capacitance	CIO			30	pF	

### **CLOCK WAVEFORM**



MC-430P 24-PAD μPD2716 UV-EPROM PROGRAMMING SPECIFICATIONS

#### PROGRAM, PROGRAM VERIFY AND PROGRAM INHIBIT MODE

DC CHARACTERISTICS

AC CHARACTERISTICS

 $T_a = 25^{\circ}C \pm 5^{\circ}C$ ;  $V_{CC}$  ① = +5V ± 5%;  $V_{PP}$  ①② = +25V ± 1V

	1		LIMITS			1
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
nput High Voltage	VIH	+2.0		V _{cc} +1	٧	
Input Low Voltage	VIL	-0,1		+0.8	٧	
Input Leakage Current	I _{IL}			±10	μА	V _{IN} = 5.25V/0.45V
/pp Current	I _{PP1}			+5	mA	Program Verify CE/PGM = VIL Program Inhibit
	IPP2			+30	mA	CE/PGM = VIH Program Mode
CC Current'	¹cc			+100	mA	

#### PROGRAM, PROGRAM VERIFY AND PROGRAM INHIBIT MODE

 $T_a = 25^{\circ} \text{C} \pm 5^{\circ} \text{C}; V_{CC}$  = +5V \pm 58; V_{DD} \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \text{ } \te

···			LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
Address Setup Time	tAS	2			μs	
OE Setup Time	tOES	2			μs	
Data Setup Time	tDS	2			μs	
Address Hold Time	tAH	2			μs	
OE Hold Time	tOEH.	2			μs	
Data Hold Time	tDH	2			μs	
Output Enable to Output Float Delay	†DF	0		120	ns	CE/PGM = VIL
Output Enable to Output Delay	†OE			120	ns	ČE/PGM = VIL
Program Pulse Width	tpW	45	50	55	ms	
Program Pulse Rise Time	<b>IPRT</b>	5			ns	
Program Pulse Fall Time	<b>tPFT</b>	5			ns	

**Test Conditions:** 

Input Pulse Levels . . . . . . . 0.8V to 2.2V Output Timing Reference Level . . . 0.8V and 2V Input Timing Reference Level . . . . 1V and 2V

- Notes: ① V_{CC} must be applied simultaneously or before Vpp and removed after Vpp.
  - 2 During programming, program inhibit, and program verify, a maximum of +26V should be applied to the Vpp pin. Overshoot voltages to be generated by the Vpp power supply should be limited to less than +26V.


 $T_a = 25^{\circ}C$ ; f = 1 MHz

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CIN			60	pF	V _{IN} = 0V
Output Capacitance	COUT			45	pF	V _{OUT} = 0V


CAPACITANCE

### **TIMING WAVEFORM**

#### PROGRAM MODE



PACKAGE OUTLINE (Units: mm)



MC-430Pds-12-81-CAT



# **MICROCOMPUTERS**

SINGLE CHIP 8-BIT MICROCOMPUTERS





# HIGH END SINGLE CHIP 8-BIT MICROCOMPUTER ROM-LESS DEVELOPMENT DEVICE


#### DESCRIPTION

The NEC  $\mu$ PD7800 is an advanced 8-bit general purpose single-chip microcomputer fabricated with N-channel Silicon Gate MOS Technology. Intended as a ROM-less development device for NEC  $\mu$ PD7801/7802 designs, the  $\mu$ PD7800 can also be used as a powerful microprocessor in volume production enabling program memory flexibility. Basic on-chip functional blocks include 128 bytes of RAM data memory, 8-bit ALU, 32 I/O lines, Serial I/O port, and 12-bit timer. Fully compatible with the industry standard 8080A bus structure, expanded system operation can be easily implemented using any of 8080A/8085A peripheral and memory products. Total memory address space is 64K bytes.

#### **FEATURES**


- NMOS Silicon Gate Technology Requiring Single +5V Supply.
- Single-Chip Microcomputer with On-Chip ALU, RAM and I/O
  - 128 Bytes RAM
  - 32 I/O Lines
- Internal 12-Bit Programmable Timer
- On-Chip 1 MHz Serial Port
- Five-Level Vectored, Prioritized Interrupt Structure
  - Serial Port
  - Timer
  - 3 External Interrupts
- Bus Expansion Capabilities
  - Fully 8080A Bus Compatible
  - 64K Byte Memory Address Range
- Wait State Capability
- Alternate Z80TM Type Register Set
- Powerful 140 Instruction Set
- 8 Address Modes: Including Auto-Increment/Decrement
- Multi-Level Stack-Capabilities
- Fast 2 μs Cycle Time
- Bus Sharing Capabilities

#### PIN CONFIGURATION



TM: Z80 is a registered trademark of Zilog, Inc.

PIN NO.	DESIGNATION	FUNCTION
1, 49-63	AB ₀ -AB ₁₅ EXT	(Tri-State, Output) 16-bit address bus.  (Output) EXT is used to simulate μPD7801/7802 external memory reference operation. EXT distinguishes between internal and external memory references, and goes low when locations 4096 through 65407 are accessed.
3-10	DB ₀ -DB ₇	(Tri-State Input/Output, active high) 8-bit true bi-directional data bus used for external data exchanges with I/O and memory.
11	INT ₀	(Input, active high) Level-sensitive interrupt input.
12	INT ₁	(Input, active high) Rising-edge sensitive interrupt input. Interrupts are initiated on low-to-high transitions, providing interrupts are enabled.
13	INT ₂	(Input) INT ₂ is an edge sensitive interrupt input where the desired activation transition is programmable. By setting the ES bit in the Mask Register to a 1, INT ₂ is rising edge sensitive. When ES is set to 0, INT ₂ is falling edge sensitive.
14	WAIT	(Input, active low) WAIT, when active, extends read or write timing to interface with slower external memory or I/O. WAIT is sampled at the end of T2, if active processor enters a wait state TW and remains in that state as long as WAIT is active.
15	M1	(Output, active high) when active, M1 indicates that the current machine cycle is an OP CODE FETCH.
16	WR	(Tri-State Output, active low) WR, when active, indicates that the data bus holds valid data. Used as a strobe signal for external memory or I/O write operations. WR goes to the high impedance state during HALT, HOLD, or RESI:T.
17	RD	(Tri-State Output, active low) RD is used as a strobe to gate data from external devices on the data bus. RD goes to the high impedance state during HALT, HOLD, and RESET.
18-25	PC ₀ -PC ₇	(Input/Output) 8-bit I/O configured as a nibble I/O port or as control lines.
26	SCK	(Input/Output) SCK provides control clocks for Serial Port Input/Output operations. Data on the SI line is clocked into the Serial Register on the rising edge. Contents of the Serial Register is clocked onto SO line on falling edges.
27	SI	(Input) Serial data is input to the processor through the SI line. Data is clocked into the <u>Serial</u> Register MSB to LSB with the rising edge of SCK.
28	so	(Output) SO is the Serial Output Port. Seria <u>l da</u> ta is output on this line on the falling edge of SCK, MSB to LSB.
29	RESET	(Input, active low) RESET initializes the μPD 7800.
30	STB	(Output) Used to simulate $\mu$ PD7801/7802 Port E operation, indicating that a Fort E operation is being performed when active.
31	X1	(Input) Clock Input
33-40	PA ₀ -PA ₇	(Output) 8-bit output port with latch capability.
41-48	PB ₀ -PB ₇	(Tri-State Input/Output) 8-bit programmable I/O port. Each line configurable independently as an input or output.



# μPD7800

Architecturally consistent with  $\mu$ PD7801/7802 devices, the  $\mu$ PD7800 uses a slightly different pin-out to accommodate for the address bus and lack of on-chip clock generator. For complete  $\mu$ PD7800 functional operation, please refer to  $\mu$ PD7801 product information. Listed below are functional differences that exist between  $\mu$ PD7800 and  $\mu$ PD7801 devices.

**FUNCTIONAL DESCRIPTION** 

#### μPD7800/7801 Functional Differences

- The functionality of μPD7801 Port E is somewhat different on the μPD7800.
   Because the μPD7800 contains no program memory, the address bus is made accessible to address external program memory. Thus, lines normally used for Port E operation with the μPD7801 are used as the address bus on the μPD7800. AB₀-AB₁₅ is active during memory access 0 through 4095.
- Consequently Port E instructions (PEX, PEN, and PER) have different functionality.


PEX Instruction — The contents of B and C register are output to the address bus. The value 01H is output to the data bus. STB becomes active.

PEN Instruction — B and C register contents are output to the address bus. The value 02H is output to the data bus. STB becomes active.

PER Instruction — The address bus goes to the high impedance state. The value 04H is output to the data bus. STB becomes active.

- ON-CHIP CLOCK GENERATOR. The μPD7800 contains no internal clock generator. An external clock source is input to the X1 input.
- 4. PIN 30. This pin functions as the X₂ crystal connection on the μPD7801. On the μPD7800, pin 30 functions as a strobe output (STB) and becomes active when a Port E instruction is executed. This control signal is useful in simulating μPD7801 Port E operation indicating that a port E operation is being performed.
- 5. PIN 2. Functions as the Φ out clock output used for synchronizing system external memory and I/O devices, on the μPD7801. On the μPD7800, this pin is used to simulate external memory reference operation of the μPD7801. EXT is used to distinguish between internal and external memory references and goes low when location 4096 through 65407 are accessed.

### RECOMMENDED CLOCK DRIVE CIRCUIT



## **ABSOLUTE MAXIMUM RATINGS***

Operating Temperature	 10°C to +70°C
Storage Temperature	
Voltage On Any Pin	

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS Ta = -10°C ~ +70°C, VCC = +5.0V ± 10%

			LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
Input Low Voltage	VIL	0		0.8	V	
Input High Voltage	V _{IH1}	2.0		Vcc	V	Except SCK, X1
input riigii vortage	V _{IH2}	3.8		Vcc	V	ŠČK, X1
Output Low Voltage	VOL			0.45	V	I _{OL} = 2.0 mA
Output High Voltage	V _{OH1}	2.4			V	I _{OH} = -100 μA
Output Fign Voitage	V _{OH2}	2.0			V	10H = -500 #A
Low Level Input Leakage Current	ILIL			-10	μА	VIN = OV
High Level Input Leakage Current	1LIH			10	μА	VIN = VCC
Low Level Output Leakage Current	ILOL			-10	μΑ	V _{OUT} ≈ 0.45V
High Level Output Leakage Current	¹ LOH			10	μΑ	VOUT = VCC
VCC Power Supply Current	Icc		110	200	. mA	

CAPACITANCE Ta = 25°C, VCC = GND = 0V

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
Input Capacitance	CI	at 1	. 1	10	ρF	fc = 1 MHz All pins not under test at 0V
Output Capacitance	CO			20	pF	
Input/Output Capacitance	CIO			20	pF .	

# $T_8 = -10^{\circ} \text{C to } +70^{\circ} \text{C, V}_{CC} = +5.0 \text{V} \pm 10\%$

### **CLOCK TIMING**

		LIN	AITS		TEST
PARAMETER	SYMBOL	MIN	MAX	UNITS	CONDITIONS
X _{OUT} Cycle Time	tCYX	454	2000	r:8	tCYX
XOUT Low Level Width	tXXL.	212		ri8	. txxL
XOUT High Level Width	tXXH	212		TIS	^t XXH

#### READ/WRITE OPERATION

	NEA!	D/WRITE OPER			
		LIM			TEST
PARAMETER	SYMBOL	MIN	MAX	UNITS	CONDITIONS
RD L.E. → X _{OUT} L.E.	tRX	20	-	ns	
Address (PE ₀₋₁₅ ) → Data	tAD1		550 + 500 x N	r/s:	
Input					
RD T.E. → Address	^t RA	200(T3); 700(T4)		ris	
RD L.E. → Data Input	^t RD		350 + 500 × N	T18	
RD T.E. → Data Hold Time	tRDH	0		rıs	
RD Low Level Width	tRR	850 + 500 x N		ns	
RD L.E. → WAIT L.E.	tRWT		450	ns .	
Address (PE _{O-15} ) → WAIT L.E.	tAWT1		650	IIS	
WAIT Set Up Time (Referenced from XOUT L.E.)	^t WTS	180	:	ns	
WAIT Hold Time (Referenced from X _{OUT} L.E.)	tWTH	0		15	
M1 → RD L.E.	^t MR	200		ns	
RD T.E. → M1	^t RM	200		ns	tCYX = 500 ns
IO/M → RD L.E.	tIR	200		ns	
RD T.E. → IO/M	^t RI	200		ns	Ì
X _{OUT} L.E. → WR L.E.	txw		270	ns	1
Address (PE ₀₋₁₅ ) → X _{OUT} T.E.	^t AX		300	ns	
Address (PE ₀₋₁₅ ) → Data Output	[†] AD2	450		ns	
Data Output → WR T.E.	^t DW	600 + 500 × N		ns	
WR T.E. → Data Stabilization Time	tWD	150		ns	
Address (PE ₀₋₁₅ ) → WR L.E.	^t AW	400		ns	
WR T.E. → Address Stabilization Time	tWA	200		ns	
WR Low Level Width	tww	600 + 500 × N		ns	
IO/M → WR L.E.	tIW	500		ns	1
WR T.E. → IO/M	tWI	250		ns	

# AC CHARACTERISTICS (CONT.)

## **SERIAL I/O OPERATION**

PARAMETER	SYMBOL	MIN	MAX	UNIT	CONDITION
SCK Cycle Time	4	800		ns	SCK Input
SCK Cycle Time	tCYK	900	4000	ns	SCK Output
SCK Low Level Width	4	350		ns	SCK Input
SCK LOW Level Width	tKKL	400		ns	SCK Output
SCK High Level Width		350		ns	SCK Input
SCK High Level Width	tKKH	400		ns	SCK Output
SI Set-Up Time (referenced from SCK T.E.)	tsis	140	l	ns	
SI Hold Time (referenced from SCK T.E.)	tSIH	260		ns	
SCK L.E. → SO Delay Time	tKO		180	ns	·
SCS High → SCK L.E.	tCSK	100		ns	Ì
SCK T.E. → SCS Low	tKCS	100		ns	
SCK T.E. → SAK Low	tKSA		260	ns	

## PEN, PEX, PER OPERATION


PARAMETER	SYMBOL	MIN	MAX	UNIT	CONDITION
X ₁ L.E. → EXT	tXE		250	ns	
Address (AB ₀₋₁₅ ) → STB L.E.	tAST	200			
Data (DB ₀₋₇ ) → STB L.E.	tDST	200			t _{CYX} = 500 ns
STB Hold Time	tSTST	300			
STB → Data	tSTD	400			

## **HOLD OPERATION**

PARAMETER	SYMBOL	MIN	MAX	UNIT	CONDITION
HOLD Set-Up Time (referenced from	tHDS1	100		ns	
X _{OUT} L.E.)	tHDS2	100		ns	
HOLD Hold Time (referenced from ØOUT L.E.)	tHDH	100		ns	
X _{OUT} L.E. → HLDA	tXHA		100	ns	
HLDA High → Bus Floating (High Z State)	tHABF	-150	150	ns	
HLDA Low → Bus Enable	tHABE		350	ns	

### Notes:

1) AC Signal waveform (unless otherwise specified)



- ② Output Timing is measured with 1 TTL + 200 pF measuring points are  $V_{OH}$  = 2.0V  $V_{OL}$  = 0.8V
- 3 L.E. = Leading Edge, T.E. = Trailing Edge

tCYX DEPENDENT AC PARAMETERS

AC CHARACTERISTICS (CONT.)

PARAMETER	EQUATION	MIN/MAX	UNIT
^t RX	(1/25) T	MIN	ns
tAD ₁	(3/2 + N) T - 200	MAX	ns
t _{RA} (T ₃ )	(1/2) T - 50	MIN	ns
t _{RA} (T ₄ )	(3/2) T - 50	MIN	ns
t _{RD}	(1 + N) T - 150	MAX	ns
tRR	(2 + N) T - 150	MIN	ns
[₹] RWT	(3/2) T - 300	MAX	ns
tAWT ₁	(2) T - 350	MAX	ns
^t MR	(1/2) T - 50	MIN	ns
^t RM	(1/2) T - 50	MIN	ns
^t IR	(1/2) T - 50	MIN	ns
^t RI	(1/2) T - 50	MIN	ns
txw	(27/50) T	MAX	ns
tAD2	T - 50	MIN	ns
^t DW	(3/2 + N) T - 150	MIN	ns
^t WD	(1/2) T - 100	MIN	ns
t _{AW}	T - 100	MIN	ns
^t WA	(1/2) T - 50	MIN	ns
tww	(3/2 + N) T - 150	MIN	ns
tIW	Т	MIN	ns
t _{WI}	(1/2) T	MIN	ns
^t HABE	(1/2) T - 150	MAX	ns
^t AST	(2/5) T	MIN	ns
^t DST	(2/5) T	MIN	ns
^t STST	(3/5) T	MIN	ns
^t STD	(4/5) T	MIN	ns


Notes: 1 N = Number of Wait States


② T = t_{CYX}


 $[\]textcircled{3}$  Only above parameters are  $t_{\mbox{CYX}}$  dependent


⁴ When a crystal frequency other than 4 MHz is used (t_{CYX} = 500 ns) the above equations can be used to calculate AC parameter values.

# TIMING WAVEFORMS












# TIMING WAVEFORMS (CONT.)





# PACKAGE OUTLINE μ**PD7800G**

Use. I.C. Socket NP32-64075G4.



## **NOTES**

# NEC Electronics U.S.A. Inc. Microcomputer Division

## HIGH END SINGLE CHIP 8-BIT MICROCOMPUTER WITH 4K ROM

#### PRODUCT DESCRIPTION

The NEC µPD7801 is an advanced 8-bit general purpose single-chip microcomputer fabricated with N-Channel Silicon Gate MOS technology.


The NEC µPD7801 is intended to serve a broad spectrum of 8-bit designs ranging from enhanced single chip applications extending into the multi-chip microprocessor range. All the basic functional blocks - 4096 x 8 of ROM program memory, 128 x 8 of RAM data memory, 8-bit ALU, 48 I/O lines, Serial I/O port, 12-bit timer, and clock generator are provided on-chip to enhance stand-alone applications. Fully compatible with the industry standard 8080A bus structure, expanded system operation can be easily implemented using any of the 8080A/8085A peripherals and memory products. Total memory space can be increased to 64K bytes.

The powerful 140 instruction set coupled with 4K bytes of ROM program memory and 128 bytes of RAM data memory greatly extends the range of single chip microcomputer applications. Five level vectored interrupt capability combined with a 2 microsecond cycle time enable the µPD7801 to compete with multi-chip microprocessor systems with the advantage that most of the support functions are on-chip.

#### **FEATURES**

- NMOS Silicon Gate Technology Requiring +5V Supply
- Complete Single-Chip Microcomputer with On-Chip ROM, RAM and I/O 4K Bytes ROM


  - 128 Bytes RAM
- 48 I/O Lines
- Internal 12-Bit Programmable Timer
- On-Chip 1 MHz Serial Port
- Five Level Vectored, Prioritized Interrupt Structure
  - Serial Port
  - Timer
  - 3 External Interrupts
- **Bus Expansion Capabilities** 
  - Fully 8080A Bus Compatible 60K Bytes External Memory Address Range
- On-Chip Clock Generator
- Wait State Capability Alternate Z80TM Type Register Set
- Powerful 140 Instruction Set
- 8 Address Modes; Including Auto-Increment/Decrement
- Multi-Level Stack Capabilities
- Fast 2 us Cycle Time **Bus Sharing Capabilities**



TM: Z80 is a registered trademark of Zilog, Inc.

PIN NO.	DESIGNATION	FUNCTION
1, 49-63 2	PE ₀ /AB ₀ - PE ₁₅ /AB ₁₅ ¢OUT	(Tri-State, Output) 16-bit address bus.  (Output) φOUT provides a prescaled output clock for use with external I/O devices or memories. φOUT frequency is fχτΑL/2.
3-10	DB ₀ -DB ₇	(Tri-State Input/Output, active high) 8-bit true bi-directional data bus used for external data exchanges with I/O and memory.
11	INT ₀	(Input, active high) Level-sensitive interrupt input.
12	INT ₁	(Input, active high) Rising-edge sensitive interrupt input. Interrupts are initiated on low-to-high transitions, providing interrupts are enabled.
13	INT ₂	(Input) INT2 is an edge sensitive interrupt input where the desired activation transition is programmable. By setting the ES bit in the Mask Register to a 1, INT2 is rising edge sensitive. When ES is set to 0, INT2 is falling edge sensitive.
14	WAIT	(Input, active low) WAIT, when active, extends read or write timing to interface with slower external memory or I/O. WAIT is sampled at the end of T2, if active processor enters a wait state TW and remains in that state as long as WAIT is active.
15	M1	(Output, active high) when active, M1 indicates that the current machine cycle is an OP CODE FETCH.
16	WR	(Tri-State Output, active low) WR, when active, indicates that the data bus holds valid data. Used as a strobe signal for external memory or I/O write operations. WR goes to the high impedance state during HALT, HOLD, or RESET.
17	RD	(Tri-State Output, active low) RD is used as a strobe to gate data from external devices onto the data bus. RD goes to the high impedance state during HALT, HOLD, and RESET.
18-25	PC ₀ -PC ₇	(Input/Output) 8-bit I/O configured as a nibble I/O port or as control lines.
26	SCK	(Input/Output) SCK provides control clocks for Serial Port Input/Output operations. Data on the SI line is clocked into the Serial Register on the rising edge. Contents of the Serial Register is clocked onto SO line on falling edges.
27	SI	(Input) Serial data is input to the processor through the SI line. Data is clocked into the Serial Register MSB to LSB with the rising edge of SCK.
28	so	(Output) SO is the Serial Output Port. Serial data is output on this line on the falling edge of SCK, MSB to LSB.
29	RESET	(Input, active low) RESET initializes the μPD7801.
30	X ₂	(Output) Oscillator output.
31	X1	(Input) Clock Input,
33-40	PA ₀ -PA ₇	(Output) 8-bit output port with lasch capability.
41-48	PB ₀ -PB ₇	(Tri-State Input/Output) 8-bit programmable I/O port. Each line configurable independently as an input or output.


#### **BLOCK DIAGRAM**



# FUNCTIONAL DESCRIPTION

### Memory Map

The  $\mu$ PD7801 can directly address up to 64K bytes of memory. Except for the on-chip ROM (0-4095) and RAM (65,408-65,535), any memory location can be used as either ROM or RAM. The following memory map defines the 0-64K byte memory space for the  $\mu$ PD7801 showing that the Reset Start Address, Interrupt Start Address, Call Tables, etc., are located in the internal ROM area.



I/O Ports

FUNCTIONAL DESCRIPTION (CONT.)

PORT	FUNCTIONS
Port A	8-bit output port with latch
Port B	8-bit programmable Input/Output port w/latch
Port C	8-bit nibble I/O or Control port
Port E	16-bit Address/Output Port

#### Port A

Port A is an 8-bit latched output port. Data can be readily transferred between the accumulator and the output latch buffers. The contents of the output latches can be modified using Arithmetic and logic instructions. Data remains latched at Port A unless acted on by another Port A instruction or a RESET is issued.

#### Port B

Port B is an 8-bit I/O port. Data is latched at Port B in both the Input or Output modes. Each bit of Port B can be independently set to either Input or Output modes. The Mode B register programs the individual lines of Port B to be either an Input (Mode  $B_{n=1}$ ) or an Output (Mode  $B_{n=0}$ ).

#### Port C

Port C is an 8-bit I/O port. The Mode C register is used to program the upper 6 bits of Port C to provide control functions or to set the I/O structure per the following table.

	MODE C _n = 0	MODE C _n = 1
PC ₀	Output	Input
PC ₁	Output	Input
PC ₂	SCS Input	Input
PC ₃	SAK Output	Output
PC4	To Output	Output
PC ₅	IO/M Output	Qutput
PC ₆	HLDA Output	Output
PC7	HOLD Input	Input


#### Port E

Port E is a 16-bit address bus/output port. It can be set to one of three operating modes using the PER, PEN, or PEX instructions.

- 16-Bit Address Bus the Per instruction sets this mode for use with external I/O or memory expansion (up to 60K bytes, externally).
- 4-Bit Output Port/12 Bit Address Bus the PEN instruction sets this mode which allows for memory expansion of up to 4K bytes, externally, plus the transfer of 4-bit nibbles.
- 16-Bit Output Port the PEX instruction sets Port E to a 16-bit output port. The contents of B and C registers appear on PE8.15 and PE0.7, respectively.

FUNCTIONAL DESCRIPTION (CONT.)

#### **Timer Operation**




TIMER BLOCK DIAGRAM

A programmable 12-bit timer is provided on-chip for measuring time intervals, generating pulses, and general time-related control functions. It is capable of measuring time intervals from 4  $\mu s$  to 16  $\mu s$  in duration. The timer consists of a prescaler which decrements a 12-bit counter at a fixed 4  $\mu s$  rate. Count pulses are loaded into the 12-bit down counter through timer register (TM0 and TM1). Count-down operation is initiated upon extension of the STM instruction when the contents of the down counter are fully decremented and a borrow operation occurs, an interval interrupt (INTT) is generated. At the same time, the contents of TM0 and TM1 are reloaded into the down-counter and countdown operation is resumed. Count operation may be restarted or initialized with the STM instruction. The duration of the timeout may be altered by loading new contents into the down counter.

The timer flip flop is set by the STM instruction and reset on a countdown operation. Its output (T0) is available externally and may be used in a single pulse mode or general external synchronization.

Timer interrupt (INTT) may be disabled through the interrupt.

#### Serial Port Operation



SERIAL PORT BLOCK DIAGRAM

# μPD7801

The on-chip serial port provides basic synchronous serial communication functions allowing the NEC µPD7801 to serially interface with external devices.

Serial Transfers are synchronized with either the internal clock or an external clock input ( $\overline{SCK}$ ). The transfer rate is fixed at 1 Mbit/second if the internal clock is used or is variable between DC and 1 Mbit/second when an external clock is used. The Clock Source Select is determined by the Mode C register. The serial clock (internal or external  $\overline{SCK}$ ) is enabled when the Serial Chip Select Signal ( $\overline{SCS}$ ) goes low. At this time receive and transmit operations through the Serial Input port (SI)/Serial Output port (SO) are enabled. Receive and transmit operations are performed MSB first.

Serial Acknowledge (SAK) goes high when data transfers between the accumulator and Serial Register is completed. SAK goes low when the buffer becomes full after the completion of serial data receive or transmit operations. While SAK is low, no further data can be received.

#### **Interrupt Structure**

The  $\mu$ PD7801 provides a maskable interrupt structure capable of handling vectored prioritized interrupts. Interrupts can be generated from six different sources; three external interrupts, two internal interrupts, and non-maskable software interrupt. Each interrupt when activated branches to a designated memory vector location for that interrupt.

INT	VECTORED MEMORY LOCATION	PRIORITY	TYPE
INTT	8	3	Internal, Timer Overflow
INTS	64	6	Internal, Serial Buffer Full/Empty
INTO	4	2	Ext., level sensitive
INT1	16	4	Ext., Rising edge sensitive
INT2	32	5	Ext., Rising/Falling edge sensitive
SOFTI	96	1	Software Interrupt

FUNCTIONAL DESCRIPTION (CONT.)

### FUNCTIONAL RESET (Reset) DESCRIPTION (CONT.)

An active low-signal on this input for more than 4  $\mu$ s forces the  $\mu$ PD7801 into a Reset condition. RESET affects the following internal functions:

- . The Interrupt Enable Flags are reset, and Interrupts are inhibited.
- . The Interrupt Request Flag is reset.
- The HALT flip flop is reset, and the Halt-state is released.
- The contents of the MODE B register are set to FFH, and Port B becomes an input port.
- The contents of the MODE C register are set to FFH. Port C becomes an I/O port and output lines go low.
- All Flags are reset to 0.
- The internal COUNT register for timer operation is set to FFFH and the timer F/F is reset.
- The ACK F/F is set.
- The HLDA F/F is reset.
- The contents of the Program Counter are set to 0000H.
- The Address Bus (PE_{0.15}), Data Bus (DB_{0.7}), RD, and WR go to a high impedance state.

Once the RESET input goes high, the program is started at location 0000H.

REGISTERS The μPD7801 contains sixteen 8-bit registers and two 16-bit registers.

0	N			15	
		PC .	4. 1		
	** **	SP			
O _i		70		7	
	V .		A	]	
		<del></del>		—— (	
	<u>B</u>		С		Main
	D		E		
	Н		L	] ;	
	V'		A'		
	B'	The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s	C'	<del></del> 1 (	> Alternate
	D'		E'		Antomate
	Н'		L'		
	· · · · · · · · · · · · · · · · · · ·			— <i>,</i>	,

General Purpose Registers (B, C, D, E, H, L)

There are two sets of general purpose registers (Main: B, C, D, E, H, L: Alternate: B', C', D', H', L'). They can function as auxiliary registers to the accumulator or in pairs as data pointers (BC, DE, HL, B'C', D'E', H'L'). Auto Increment and Decrement addressing mode capabilities extend the uses for the DE, HL, D'E', and H'L' register-pairs. The contents of the BC, DE, and HL register-pairs can be exchanged with their Alternate Register counterparts using the EXX instruction.

#### Vector Register (V)

When defining a scratch pad area in the memory space, the upper 8-bit memory address is defined in the V-register and the lower 8-bits is defined by the immediate data of an instruction. Also the scratch pad indicated by the V-register can be used as 256 x 8-bit working registers for storing software flags, parameters and counters.

FUNCTIONAL DESCRIPTION (CONT.)

#### Accumulator (A)

All data transfers between the  $\mu$ PD7801 and external memory or I/O are done through the accumulator. The contents of the Accumulator and Vector Registers can be exchanged with their Alternate Registers using the EX instruction.

#### Program Counter (PC)

The PC is a 16-bit register containing the address of the next instruction to be fetched. Under normal program flow, the PC is automatically incremented. However, in the case of a branch instruction, the PC contents are from another register or an instruction's immediate data. A reset sets the PC to 0000H.

#### Stack Pointer (SP)

The stack pointer is a 16-bit register used to maintain the top of the stack area (last-in-first-out). The contents of the SP are decremented during a CALL or PUSH instruction or if an interrupt occurs. The SP is incremented during a RETURN or POP instruction.

Register Addressing

Working Register Addressing

Register Indirect Addressing

Direct Addressing
Immediate Addressing

Auto-Increment Addressing
Auto-Decrement Addressing

Immediate Extended Addressing


ADDRESS MODES

#### Register Addressing




The instruction opcode specifies a register r which contains the operand,

#### Register Indirect Addressing




The instruction opcode specifies a register pair which contains the memory address of the operand. Mnemonics with an X suffix are ending this address mode.

#### **Auto-Increment Addressing**




The opcode specifies a register pair which contains the memory address of the operand. The contents of the register pair is automatically incremented to point to a new operand. This mode provides automatic sequential stepping when working with a table of operands.

### ADDRESS MODES (CONT.) Auto-Decrement Addressing




#### **Working Register Addressing**



The contents of the register is linked with the byte following the opcode to form a memory address whose contents is the operand. The V register is used to indicate the memory page. This address mode is useful as a short-offset address mode when working with operands in a common memory page where only 1 additional byte is required for the address. Mnemonics with a W suffix ending this address mode.





The two bytes following the opcode specify an address of a location containing the operand.

#### Immediate Addressing

PC :

PC + 1

OPCODE OPERAND

#### Immediate Extended Addressing

PC

PC + 1

PC + 2

OPCODE

Low Operand

High Operand

### INSTRUCTION SET

### **Operand Description**

OPERAND	DESCRIPTION
r	V, A, B, C, D, E, H, L
r1	B, C, D, E, H, L
r2	A, B, C
sr	PA PB PC MK MB MC TM0 TM1 S
sr1	PA PB PC MK S
sr2	PA PB PC MK
rp	SP, B, D, H
rp1	V, B, D, H
rpa	B, D, H, D+, Ḥ+, D-, H-
rpa1	В, D, Н
wa	8 bit immediate data
word	16 bit immediate data
byte	8 bit immediate data
bit	3 bit immediate data
f	F0, F1, F2, FT, FS,

- Notes: 1. When special register operands sr, sr1, sr2 are used; PA=Port A, PB=Port B, PC=Port C, MK=Mask Register, MB=Mode B Register, MC=Mode C Register, TM0=Timer Register 0, TM1=Timer Register 1, S=Serial Register.
  - 2. When register pair operands rp, rp1 are used; SP=Stack Pointer, B=BC, D=DE, H=HL, V=VA.
  - 3. Operands rPa, rPa1, wa are used in indirect addressing and auto-increment/ auto-decrement addressing modes. B=(BC), D=(DE), H=(HL)  $D+=(DE)^+$ ,  $H+=(HL)^+$ ,  $D-=(DE)^-$ ,  $H-=(HL)^-$ .
  - 4. When the interrupt operand f is used; F0=INTF0, F1=INTF1, F2=INTF2, FT=INTFT, FS=INTFS.

	٠.	NO.	CLOCK		SKIP	FLA	
MNEMONIC	OPERANDS	BYTES	CYCLES	OPERATION ATA TRANSFER	CONDITION	CY	Z
<del></del>		ļ					Γ-
MOV	r1, A	1	4	r1 ← A			
MOV	A, r1	1	4	A ← r1			_
MOV	sr, A	2	10	sr ← A			
моч	A, sr1	2	10	A ← sr1			
MOV	r, word	4	17	r ← (word)			
моч	word, r	4	17	(word) ← r			
MVI	r, bỳte	2	7	r ← byte			
MVIW	wa, byte	3	13	(V, wa) ← byte			
MVIX	rpa1, byte	2	10	(rpa1) ← byte			
STAW	wa	2	10	(V, wa) ← A			
LDAW	wa	2	10	A ← (V, wa)			
STAX	rpa	1	7	(rpa) ← A			
LDAX	rpa	1	7	A ← (rpa)			
EXX	,	1	4	Exchange register sets			
EX		1	4	V, A ↔ V, A			
BLOCK	1	1	13 (C+1)	(DE)+ ← (AL)+, C ← C - 1			
			16-B	T DATA TRANSFER			
SBCD	word	4	20	(word) ← C, (word + 1) ← B			
SDED	word	4	20	(word) ← E, (word + 1) ← D			
SHLD	word	4	20	(word) ← L, (word + 1) ← H			
SSPD	word	4	20	(word) ← SPL, (word + 1) ← SPH			
LBCD	word	4	20	C ← (word), B ← (word + 1)			
LDED	word	4	20	E ← (word), D ← (word + 1)			
LHLD	word	4	20	L ← (word), H ← (word + 1)			
LSPD	word	4	20	SP _L ← (word), SP _H ← (word + 1)			
PUSH	rp1	2	17	(SP - 1) ← rp1 _H , (SP - 2) ← rp1 _L			
POP	rp1	2	15	rp1 _L ← (SP) rp1 _H ← (SP + 1), SP ← SP + 2			
LXI	rp, word	3	10	rp ← word			
TABLE		1	19	C ← (PC + 2 + A) B ← (PC + 2 + A + 1)			

MNEMONIC	OPERANDS	NO. BYTES	CLOCK	OPERATION	SKIP CONDITION	FL/	GS Z
	<u> </u>			RITHMETIC	COMPTION	<u> </u>	<u> </u>
ADD	A, r	2	8	A+A+r		\$	\$
ADD	r, A	2	8	r←r+A		<b>‡</b> -	\$
ADDX	rpa	2	11	A ← A + (rpa)		\$	\$
ADC	A, r	2	8	A A + r + CY		\$	\$
ADC	r, A	2	8	r ← r + A + CY		<b>‡</b>	\$
ADCX	rpa	2	11	A ← A + (rpa) + CY		\$	\$
SUB	A, r	2	8	A ← A − r		\$	\$
SUB	r, A	2	8	r ← r – A		\$	<b>‡</b>
SUBX	гра	2	11	A ← A − (rps)		<b>‡</b>	\$
SBB	A, r	2	8	A ← A − r − CY		\$	\$
SBB	r, A	2	8	r ← r – A – CY		\$	\$
SBBX	rpa	2	11	A ← A − (rps) − CY		<b>‡</b>	<b>‡</b>
ADDNC	A, r	2	8	A - A + r	No Carry	‡	\$
ADDNC	r, A	2,	8	r←r+A	No Carry	<b>‡</b>	<b>‡</b>
ADDNCX	rps	2	11	A ← A + (rps)	No Carry	\$	<b>‡</b>
SUBNB	A, r	2	8	A ← A − r	No Borrow	. \$	<b>‡</b>
SUBNB	r, A	2 .	8	r←r-A	No Borrow	\$	\$
SUBNBX	rpa	2	11	A ← A − (rpa)	No Borrow	ŧ	\$
			L	OGICAL			
ANA	A, r	2	8	A ← A ∧ r			<b>‡</b>
ANA	r, A	2	8	r←r∧A			<b>‡</b>
ANAX	rpa	2	11	A ← A ∧ (rpa)			<b>‡</b>
ORA	A, r	2	8	A ← A ∨ r			\$
ORA	r, Ą	2	8	r←r∨A			‡
ORAX	rpa	2	11	A ← A ∨ (rpa)			‡
XRA	A, r	2	8	A ← A ¥ r			‡
XRA	r, A	2	8	A←r¥A			‡
XRAX	rpa	2	11	A ← A ¥ (rpa)			ţ
GTA	A, r	2	8	A - r - 1	No Borrow	‡	\$

		NO. CLOCK		SKIP	FL	AGS			
MNEMONIC	OPERANDS	BYTES	CYCLES	OPERATION	CONDITION	CY	z		
LOGICAL (CONT.)									
GTAX	rpa	2	11	A - (rpa) - 1	No Borrow	‡	‡		
LTA	A,r	: 2	8	A – r	Borrow	‡	‡		
LTA	r, A	2	8	r = A	Borrow	<b>‡</b>	<b>‡</b>		
LTAX	rpa	2	11	A ~ (rpa)	Borrow	\$	‡		
ONA :	A, r	2	8	AAr	No Zero		‡		
ONAX	rpa	2	11	A ∧ (rpa)	No Zero		‡		
OFFA	A, r	2	8	AAr .	Zero		<b>‡</b>		
OFFAX	rpa 🕻	2	11	A∧ (rpa)	Zero		‡		
NEA	A, r	2	8	A-r	No Zero	\$	<b>‡</b>		
NEA	r, A	2	8	r-A //	No Zero	1	\$		
NEAX	rpa	2	11	A - (rpa)	No Zero	\$	\$		
EQA :	A, r	2	8	A-r	Zero	\$	\$		
EQA	r, A '	2	8	r – A	Zero	\$	<b>‡</b>		
EQAX	rpa	. 2	11	A - (rpa)	Zero	\$	\$		
,		IMMEDI	ATE DATA	TRANSFER (ACCUMULATOR)	:				
XRI	A, byte	2	7	A ← A ¥ byte			<b>‡</b>		
ADINC	A, byte	2	7	A ← A + byte	No Carry	‡	‡		
SUINB	A, byte	. 2	7	A ← A − byte	No Borrow	\$	<b>‡</b>		
ADI	A, byte	2	7	A ← A + byte		‡	\$		
ACI	A, byte	2	7	A ← A + byte + CY		‡	‡		
SUI	A, byte	2	7	A ← A − byte		\$	<b>‡</b>		
SBI	A, byte	2	7	A ← A − byte − CY		<b>‡</b>	\$		
ANI	A, byte	2	7	A ← A ∧ byte			ŧ		
ORI	A, byte	2	7	A ← A ∨ byte			\$		
GTI	A, byte	2	7	A - byte - 1	No Borrow	‡	\$		
LTI	A, byte	2	7	A - byte	Borrow	‡	<b>‡</b>		
ONI	A, byte	2	7	A ^ byte	No Zero		ŧ		
OFFI	A, byte	2	7	A∧ byte	Zero		ŧ		
NEI	A, byte	2	7	A - byte	No Zero	<b>‡</b>	ŧ		
EQI	A, byte	2	7	A - byte	Zero	<b>‡</b>	<b>‡</b>		

INSTRUCTION GROUPS (CONT.)

MNEMONIC	OPERANDS	NO. BYTES	CLOCK	OPERATION	SKIP CONDITION	FL CY	AGS Z		
IMMEDIATE DATA TRANSFER									
XRI	r, byte	3	11	r ← r ¥ byte			‡		
ADINC	r, byte	3	11	r ← r + byte	No Carry	‡	‡		
SUINB	r, byte	3	11	r ← r − byte	No Borrow	‡	‡		
ADI	r, byte	3	11	r ← r + byte		\$	‡		
ACI	r, byte	3	11	r ← r + byte + CY		‡	\$		
SUI	r, byte	3	11	r ← r – byte		\$	\$		
SBI	r, byte	3	11	r ← r ~ byte - CY		‡	‡		
ANI	r, byte	3	11	r ← r ∧ byte		1	‡		
ORJ	r, byte	3	11	r ← r ∨ byte			1		
GTI	r, byte	3	11	r – byte – 1	No Borrow	1	1		
LTI	r, byte	3	11	r – byte	Borrow	1	1		
ONI	r, byte	3	11	r∧byte	No Zero		1		
OFFI	r, byte	3	11	r∧ byte	Zero		1		
NEI	r, byte	3	11	r – byte	No Zero	1	1		
EQI	r, byte	3	11	r – byte	Zero	ı	ı		
	IN	MEDIAT	E DATA TI	RANSFER (SPECIAL REGISTER	) ,				
XRI	sr2, byte	3	17	sr2 ← sr2 ¥ byte			<b>‡</b> .		
ADINC	sr2, byte	3	17	sr2 ← sr2 + byte	No Carry	1	ŧ		
SUINB	sr2, byte	3	17	sr2 ← sr2 – byte	No Borrow	ŧ	\$		
ADI	sr2, byte	3	17	sr2 ← sr2 + byte		‡	\$		
ACI	sr2, byte	3	17	sr2 ← sr2 + byte + CY		‡	‡		
SUI	sr2, byte	3	17	sr2 ← sr2 – byte		1	\$		
SBI	sr2, byte	3	17	sr2 ← sr2 – byte – CY	,	1	ţ		
ANI	sr2, byte	3	17	sr2 ← sr2 ∧ byte			t		
ORI	sr2, byte	3	17	sr2 ← sr2 ∨ byte			-‡		
GTI	sr2, byte	3	14	sr2 – byte – ı	No Borrow	1	<b>‡</b>		
LTI	sr2, byte	3	14	sr2 - byte	Borrow	ţ	ţ		
ONI	sr2, byte	3	14	sr2∧ byte	No Zero		‡		
			+	<del></del>	<del></del>				

# **INSTRUCTION GROUPS (CONT.)**

MUTMONIO	Secondaria de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de la compan	NO.	CLOCK		SKIP	FL/ CY	AGS		
MNEMONIC	OPERANDS	<u> </u>	CYCLES	OPERATION	OPERATION CONDITION  ER (SPECIAL REGISTER) (CONT.)		Z		
			r			1			
OFFI	sr2, byte	3	14	sr2∧byte	Zero		‡		
NEI	sr2, byte	3	14	sr2 - byte	No Zero	‡	\$		
EQI	sr2, byte	3	14	sr2 – byte	Zero	ţ	t		
WORKING REGISTER									
XRAW	wa	3	14	A ← A ¥ (V, wa)			t		
ADDNCW	wa	3	14	A ← A + (V, wa)	No Carry	ţ	‡		
SUBNBW	wa	3	14	A ← A − (V, wa)	No Borrow	‡	<b>‡</b>		
ADDW	wa	3	14	A ← A + (V, wa)		ţ	ţ		
ADCW	wa	3	14	A A + (V, wa) + CY		‡	‡		
SUBW	wa	3	14	A ← A ~ (V, wa)		<b>‡</b>	t		
SBBW	wa	3	14	A ← A − (V, wa) − CW		t	<b>t</b>		
ANAW	wa	3	14	A ← A ∧ (V, wa)			t		
ORAW .	wa	3	14	A ← A ∨ (V, wa)			‡		
GTAW	wa	3	14	A ← (V, wa) – 1	No Borrow	ţ	t		
LTAW	wa	3	14	A - (V, wa)	Borrow	ţ	<b>‡</b>		
ONAW	wa	3	14	A ∧ (V, wa)	No Zero		ţ		
OFFAW	wa	3、	14	A ∧ (V, wa)	Zero		<b>‡</b>		
NEAW	wa	3	14	A - (V, wa)	No Zero	1	1		
EQAW	wa	3	14	A - (V, wa)	Zero	ţ	‡		
ANIW -	wa, byte	-3	16	(V, wa) ← (V, wa) ∧ byte			\$		
ORIW	wa, byte	3	16	(V, wa) ← (V, wa) ∨ byte	A		ţ		
GTIW	wa, byte	3	13	(V, wa) - byte - 1	No Borrow	ţ	\$		
LTIW	wa, byte	3	· 13	(V, wa) – byte	Borrow	ı	1		
ONIW	wa, byte	3	13	(V, wa)∧ byte	No Zero		1		
OFFIW	wa, byte	3	13	(V, wa)∧ byte	Zero		t		
NEIW	wa, byte	3	13	(V, wa) - byte	No Zero	ţ	t		
EQIW	wa, byte	3	13	(V, wa) - byte	Zero	1	t		
			INCRE	MENT/DECREMENT					
INR	r2	. 1	4	r2 ← r2 + 1	Carry		1		
INRW	, wa	2	13	(V, wa) ← (V, wa) + 1	Carry		ţ		

		NO.	CLOCK	SKIP			GS			
MNEMONIC	OPERANDS	BYTES	CYCLES	OPERATION	CONDITION	CY	Z			
INCREMENT/DECREMENT (CONT.)										
DCR	r2	. 1	4	r2 ← r2 - 1	Borrow		1			
DCRW	wa	2	13	(V, wa) ← (V, wa) − 1	Borrow		‡			
INX	rp	1	7	rp ← rp + 1						
DCX	rp	1	7	rp ← rp – 1			<u> </u>			
DAA		1	4	Decimal Adjust Accumulator		. \$	t			
STC		2	8	CY ← 1		1				
CLC		2	8	CY - 0		0				
			ROT	ATE AND SHIFT						
RLD		2	17	Rotate Left Digit						
RRD		2	17	Rotate Right Digit						
RAL		2	8	Am + 1 ← Am, A ₀ ← CY, CY ← A ₇		ţ				
RCL		2	8	Cm + 1 ← Cm, C ₀ ← CY, CY ← C ₇		t				
RAR		2	8	Am - 1 ← Am, A7 ← CY, CY ← A0		‡				
RCR		2	8	$Cm - 1 \leftarrow Cm, C_7 \leftarrow CY, CY \leftarrow C_0$	÷	<b>t</b>				
SHAL		2	8	Am + 1 ← Am, A ₀ ← 0, CY ← A ₇		<b>‡</b>				
SHCL		2	8	$Cm + 1 \leftarrow CM, C_0 \leftarrow 0, CY \leftarrow C_7$		1				
SHAR		2	8	Am - 1 ← Am, A ₇ ← 0, CY ← A ₀		1				
SHCR		2	8	Cm - 1 - Cm, C7 - 0, CY - C0		<b>.</b> ‡				
				JUMP						
JMP	word	3	10	PC ← word						
JB		1	4	PC _H ← B, PC _L ← C	-					
JR	word	1	13	PC ← PC + 1 + jdisp1						
JRE	word	2	13	PC ← PC ± 2 + jdisp						
				CALL						
CALL	word	3	16	(SP = 1) ← (PC = 3) _H , (SP = 2) (PC = 3) _L , PC ← word						
CALB		1	13	(SP - 1) ← (PC - 1) _H , (SP - 2) ← (PC - 1) _L , PC _H ← B, PC _L ← C						
CALF	word	2	16	(SP-1)←(PC-2) _H , (SP-2)←(PC-2) _L PC15 ~ 11 ← 00001, PC10 ~ 0 ← fa	4 4					
CALT	word	1	19	(SP-1)←(PC-1) _H ,(SP-2)←(PC-1) _L PC _L ←(128-2ta), PC _H ←(129+2ta)						
SOFTI		1	19	(SP - 1) ← PSW, SP - 2, (SP - 3) - PC PC ← 0060H, SIRQ ← 1						

MNEMONIC	OPERANDS	NO. BYTES	CLOCK	OPERATION	SKIP CONDITION	FLA	_
	OF ETITAL OF	RETURN			CONDITION		Ŀ.
·	<del></del>		<del></del>	PCL ← (SP), PCH ← (SP + 1)	<del></del>	_	_
RET		1	11	SP ← SP - 2			
RETS		1	11+a	$PC_{L} \leftarrow (SP)$ , $PC_{H} \leftarrow (SP + 1)$ , $SP \leftarrow SP + 2$ , $PC \leftarrow PC + n$			
RETI		1	15	PCL ← (SP), PCH ← (SP + 1) PSW←(SP+2), SP←SP+3, SIRQ←0			
				SKIP			_
ВІТ	bit, wa	2	10	Bit test	(V, wa) _{bit} = 1)		Γ
skc		2	8	Skip if Carry	CY = 1		
SKNC		2	8	Skip if No Carry	CY = 0		
skz		2	8	Skip if Zero	Z = 1		
SKNZ		2	8	Skip if No Zero	Z = 0		
SKIT	f	2	8	Skip if INT X = 1, then reset INT X	f = 1		
SKNIT	f	2	8	Skip if No INT X otherwise reset INT X	f = 0		
			СР	U CONTROL		*	
NOP .		1	4	No Operation			Γ
EI		2	8	Enable Interrupt			
DI		2	8	Disable Interrupt			
HLT		1	6	Halt			
			SERIA	AL PORT CONTROL			
SIO		1	4	Start (Trigger) Serial I/O			
STM		1	4	Start Timer			
			IN	PUT/OUTPUT		,	_
IN	byte	2	10	AB ₁₅₋₈ ← B,AB ₇₋₀ ← byte A ← DB ₇₋₀			
OUT	byte	2	10	AB ₁₅₋₈ ← B,AB ₇₋₀ ← byte DB ₇₋₀ ← A			
PEX		2	11	PE ₁₅₋₈ ← B, PE ₇₋₀ ← C			
PEN		2 .	11	PE ₁₅₋₁₂ ← B ₇₋₄			L
			1	1		1	

**INSTRUCTION GROUPS (CONT.)** 

## Program Status Word (PSW) Operation

			D6	D5	D4	D3	D2	DO			
OPERATION REG, MEMORY			IMME	IMMEDIATE		Z	SK	HC	L1	LO	CY
ADD ADC SUB SBB	ADDW ADCW SUBW SBBW	ADDX ADCX SUBX SBBX	ADI ACI SUI SBI			<b>‡</b>	0	<b>‡</b>	0	0	<b>‡</b>
ANA ORA XRA	ANAW ORAW XRAW	ANAX ORAX XRAX	ANI ORI XRI	ANIW ORIW		<b>‡</b>	0	•	0	0	•
ADDNC SUBNB GTA LTA	ADDNCW SUBNBW GTAW LTAW	ADDNCX SUBNBX GTAX LTAX	ADINC SUINB GTI LTI	GTIW LTIW		<b>‡</b>	‡	<b>‡</b>	0	0	\$
ONA OFFA	ONAW OFFAW	ONAX OFFAX	ONI OFFI	ONIW OFFIW		<b>‡</b>	<b>‡</b>	•	0	0	•
NEA EQA	NEAW EQAW	NEAX EQAX	NEI EQI	NEIW		\$	\$	<b>‡</b>	0	0	‡
INR DCR	INRW DCRW					<b>‡</b>	\$	\$	0	0	•
DAA						\$	0	\$	0	0	\$
	R, RCL, RCR HAR, SHCL, S					•	0	•	,0	0	\$
RLD, RR	D					•	0	•	10	0	•
STC						•	0	•	0	0	1
CLC						•	0	•	0	0	0
			MVIA	A, byte		•	0	•	1	0	•
				_, byte I, word		•	0	•	0	1	•
						•	\$	•	0	0	•
	RETS	•	1	•	0	0	•				
	All ot	her instructio	าร			•	0	•	0	0	•

[‡] Flag affected according to result of operation

¹ Flag set

<sup>O Flag reset
Flag not affected</sup> 

#### **ABSOLUTE MAXIMUM RATINGS***

Operating Temperature	10°C to +70°C
Storage Temperature	65°C to +150°C
Voltage On Any Pin	0.3V to +7.0V

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC CHARACTERISTICS -10°C to +70°C, V_{CC} = +5.0V ± 10%

			LIMIT	s		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
Input Low Voltage	VIL	0		0.8	V	
Innut High Voltage	V _{IH1}	2.0		Vcc	V	Except SCK, X1
Input High Voltage	V _{IH2}	3.8		Vcc	V	SCK, X1
Output Low Voltage	VOL			0.45	٧	1 _{OL} = 2.0 mA
Output High Voltage	V _{OH1}	2.4			٧	IOH = -100 μA
Output High Voltage	VOH2	2.0			V	I _{OH} = -500 μA
Low Level Input Leakage Current	ILIL			-10	μА	VIN = OV
High Level Input Leakage Current	LIH			10	μΑ	VIN = VCC
Low Level Output Leakage Current	ILOL			-10	μΑ	V _{OUT} = 0.45V
High Level Output Leakage Current	¹ LOH			10	μА	VOUT = VCC
VCC Power Supply Current	Icc		110	200	mA	

CAPACITANCE Ta = 25°C, VCC = GND = 0V

1211		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
Input Capacitance	Cl			10	pF	fc = 1 MHz
Output Capacitance	co			20	pF	All pins not
Input/Output Capacitance	CIO			20	pF	under test at 0V

 $-10^{\circ}$  C to +70° C, V_{CC} = +5.0V ± 10%

#### **CLOCK TIMING**

,		LIM	LIMITS		TEST
PARAMETER	SYMBOL	MIN	MAX	UNITS	CONDITIONS
X1 Input Cycle Time	tCYX	227	1000	ns	
X1 Input Low Level Width	tXXL	106		ns	
X1 Input High Level Width	tXXH	106	1	ns	
φ _{OUT} Cycle Time	^t CY $\phi$	454	2000	ns	
<b>ΦOUT Low Level Width</b>	t _{φφ} L	150		ns	]
φ _{OUT} High Level Width	t _{φφ} Η	150		ns	]
φ _{OUT} Rise/Fall Time	t _r ,tf		40	ns	1

#### **READ/WRITE OPERATION**

		LIM	ITS		TEST
PARAMETER	SYMBOL	MIN.	MAX	UNITS	
RD L.E. → POUT L.E.	^t Rø	100		ns	
Address (PE ₀₋₁₅ ) → Data	tAD1		550 + 500 x N	ns	1
Input				<u> </u>	
RD T.E. → Address	^t RA	200(T3); 700(T4)		ns	
RD L.E. → Data Input	tRD		350 + 500 × N	ns	
RD T.E. → Data Hold	tRDH	0		ns	
Time					
RD Low Level Width	tRR	850 + 500 x N		ns	
RD L.E. → WAIT L.E.	tRWT		450	ns	
Address (PE ₀₋₁₅ ) →	tAWT1		650	ns	*
WAIT L.E.					
WAIT Set Up Time	twrs	290		r:s	
(Referenced from					
WAIT Hold Time	****	0	· · · · · · · · · · · · · · · · · · ·	ris	ł .
(Referenced from	tWTH	١		148	
φουτ L.E.)				ì	
M1 → RD L.E.	tMR	200		rıs	<b>i</b>
RD T.E. → M1	tRM	200		rıs	t _{CYφ} .= 500 ns
IO/M → RD L.E.	tiB	200		fiS	
RD T.E. → IO/M	tRI	200		ri\$	1
ΦOUT L.E. → WR L.E.	tφW	40	125	F18	1
Address (PE ₀₋₁₅ ) →	t _{Aφ}	100	300	rıs.	1
φ _{OUT} T.E.	,		-	ļ	
Address (PE ₀₋₁₅ ) →	tAD2	450		ris	
Data Output					
Data Output → WR	tDW	600 + 500 x N		ri8	
T.E.					
WR T.E. → Data	tWD	150		ris	
Stabilization Time				<b>⊢</b> —	ł
Address (PE ₀₋₁₅ ) → WR L.E.	tAW	400		ris	
WR T.E. → Address	****	200		118	{
Stabilization Time	tWA	200		''8	1
WR Low Level Width	tww	600 + 500 × N		118	1
IO/M → WR L.E.	tiw	500		118	1
WR T.E. → IO/M	tWI	250		118	1
	.441		L		<u> </u>

## AC CHARACTERISTICS (CONT.)

#### SERIAL I/O OPERATION

PARAMETER	SYMBOL	MIN	MAX	UNIT	CONDITION
SCK Cycle Time		800		ns	SCK Input
SCK Cycle Time	tCYK	900	4000	ns	SCK Output
SCK Low Level Width	*****	350		ns	SCK Input
SCK LOW Level Width	tKKL	400		ns	SCK Output
SCK High Level Width	*****	350		กร	SCK Input
SCK Figil Level Width	tKKH	400		ns	SCK Output
SI Set-Up Time (referenced from SCK T.E.)	tsis	140		ns	
SI Hold Time (referenced from SCK T.E.)	tsiH	260		ns	]
SCK L.E. → SO Delay Time	tKO		180	ns	
SCS High → SCK L.E.	tCSK	100		ns	
SCK T.E. → SCS Low	tKCS	100		ns	] ' ; ;
SCK T.E. → SAK Low	tKSA		260	nş	

#### HOLD OPERATION

PARAMETER	SYMBOL	MIN	MAX	UNIT	CONDITION
HOLD Set-Up Time (referenced from	tHDS1	200		ns	
ØOUT L.E.)	tHDS2	200		ns	]
HOLD Hold Time (referenced from ØOUT L.E.)	tHDH	0		ns	t _{CYφ} = 500 ns
Ø _{OUT} L.E. → HĽDA	^t DHA	110	100	ns	].
HLDA High → Bus Floating (High Z State)	tHABF	-150	150	ns	]
HLDA Low → Bus Enable	tHABE		350	ns	]

#### Notes:

1 AC Signal waveform (unless otherwise specified)



- ② Output Timing is measured with 1 TTL + 200 pF measuring points are VOH = 2.0V
  - VOL **=** 0.8V

3 L.E. = Leading Edge, T.E. = Trailing Edge

tCY& DEPENDENT AC PARAMETERS

PARAMETER	EQUATION	XAM/NIM	UNIT
$^{t}R\phi$	(1/5) T	MIN	ns
^t AD ₁	(3/2 + N) T - 200	MAX	ns
t _{RA} (T ₃ )	(1/2) T - 50	MIN	ns
t _{RA} (T ₄ )	(3/2) T - 50	MIN	ns
t _{RD}	(1 + N) T - 150	MAX	ns
^t RR	(2 + N) T - 150	MIN	ns
^t RWT	(3/2) T - 300	MAX	ns
tAWT ₁	(2) T - 350	MAX	ns
^t MR	(1/2) T - 50	MIN	ns
^t RM	(1/2) T - 50	MIN	ns
^t IR	(1/2) T - 50	MIN	ns
tRI	(1/2) T - 50	MIN	ns
tφW	(1/4) T	MAX	ns
tΑφ	(1/5) T	MIN	ns
tAD2	T = 50	MIN	ns
^t DW	(3/2 + N) T - 150	MIN	ns
tWD	(1/2) T - 100	MIN	ns
tAW	T - 100	MIN	ns
tWA	(1/2) T - 50	MIN	. ns
tww	(3/2 + N) T - 150	MIN	ns
t _{IW}	Т	MIN	ns
tWI	(1/2) T	MIN	ns

AC CHARACTERISTICS (CONT.)

Notes: 1 N = Number of Wait States


② T = t_{CYφ}

^tHABE

- $\textcircled{3} \ \, \textbf{Only above parameters are } \, \mathbf{t_{CY_{\phi}}} \, \mathbf{dependent} \,$
- 4 When a crystal frequency other than 4 MHz is used (t_{CYφ} = 500 ns) the above equations can be used to calculate AC parameter values.

(1/2) T - 150

#### **CLOCK TIMING**




**TIMING WAVEFORMS** 


MAX

ns


## TIMING WAVEFORMS (CONT.)



#### **READ OPERATION**




#### WRITE OPERATION






#### **SERIAL I/O OPERATION**




#### HOLD OPERATION



## PACKAGE INFORMATION μPD7801G-XXX

XXX denotes mask number assigned by factory at time of code verification. Use. I.C. Socket NP32-64075G4.



#### NOTES

### C Electronics U.S.A. Inc. Microcomputer Division

#### HIGH END SINGLE CHIP 8-BIT MICROCOMPUTER WITH 6K ROM

#### PRODUCT DESCRIPTION

The NEC µPD7802 is an advanced 8-bit general purpose single-chip microcomputer fabricated with N-Channel Silicon Gate MOS technology.


The NEC µPD7802 is intended to serve a broad spectrum of 8-bit designs ranging from enhanced single chip applications extending into the multi-chip microprocessor range. All the basic functional blocks — 6144 x 8 of ROM program memory, 64 x 8 of RAM data memory, 8-bit ALU, 48 I/O lines, Serial I/O port, 12-bit timer, and clock generator are provided on-chip to enhance stand-alone applications. Fully compatible with the industry standard 8080A bus structure, expanded system operation can be easily implemented using any of the 8080A/8085A peripherals and memory products. Total memory space can be increased to 64K bytes.

The powerful 140 instruction set coupled with 6K bytes of ROM program memory and 64 bytes of RAM data memory greatly extends the range of single chip microcomputer applications. Five level vectored interrupt capability combined with a 2 microsecond cycle time enable the µPD7802 to compete with multi-chip microprocessor systems with the advantage that most of the support functions are on-chip.

#### **FEATURES**


- NMOS Silicon Gate Technology Requiring +5V Supply
- Complete Single-Chip Microcomputer with On-Chip ROM, RAM and I/O
- 6K Bytes ROM
- 64 Bytes RAM 48 I/O Lines
- Internal 12-Bit Programmable Timer
- On-Chip 1 MHz Serial Port
- Five Level Vectored, Prioritized Interrupt Structure
  - Serial Port
  - Timer 3 External Interrupts
- **Bus Expansion Capabilities**
- Fully 8080A Bus Compatible 58K Bytes External Memory Address Range
- On-Chip Clock Generator
- Wait State Capability
- Alternate Z80TM Type Register Set
- Powerful 140 Instruction Set
- 8 Address Modes; Including Auto-Increment/Decrement
- Multi-Level Stack Capabilities
- Fast 2 µs Cycle Time
- **Bus Sharing Capabilities**

#### PIN CONFIGURATION



TM: Z80 is a registered trademark of Zilog, Inc.


PIN NO.	DESIGNATION	FUNCTION
1, 49-63 2	PE ₀ /AB ₀ - PE ₁₅ /AB ₁₅ ΦΟ <b>U</b> Τ	(Tri-State, Output) 16-bit address bus.
	, <del>, , , , , , , , , , , , , , , , , , </del>	(Output) $\phi_{OUT}$ provides a prescaled output clock for use with external I/O devices or memories. $\phi_{OUT}$ frequency is f $\chi_{TAL}/2$ .
3-10	DB ₀ -DB ₇	(Tri-State Input/Output, active high) 8-bit true bi-directional data bus used for external data exchanges with I/O and memory.
11	INT ₀	(Input, active high) Level-sensitive interrupt input.
12	INT ₁	(Input, active high) Rising-edge sensitive interrupt input. Interrupts are initiated on low-to-high transitions, providing interrupts are enabled.
13	INT ₂	(Input) INT2 is an edge sensitive interrupt input where the desired activation transition is programmable. By setting the ES bit in the Mask Register to a 1, INT2 is rising edge sensitive. When ES is set to 0, INT2 is falling edge sensitive.
14	WAIT	(Input, active low) WAIT, when active, extends read or write timing to interface with slower external memory or I/O. WAIT is sampled at the end of T2, if active processor enters a wait state Tw and remains in that state as long as WAIT is active.
15	M1	(Output, active high) when active, M1 indicates that the current machine cycle is an OP CODE FETCH.
16	WR	(Tri-State Output, active low) WR, when active, indicates that the data bus holds valid data. Used as a strobe signal for external memory or I/O write operations. WR goes to the high impedance state during HALT, HOLD, or RESET.
17	RD	(Tri-State Output, active low) RD is used as a strobe to gate data from external devices onto the data bus. RD goes to the high impedance state during HALT, HOLD, and RESET.
18-25	PC ₀ -PC ₇	(Input/Output) 8-bit I/O configured as a nibble I/O port or as control lines.
26	SCK	(Input/Output) SCK provides control clocks for Serial Port Input/Output operations. Data on the SI line is clocked into the Serial Register on the rising edge. Contents of the Serial Register is clocked onto SO line on falling edges.
27	SI	(Input) Serial data is input to the processor through the SI line. Data is clocked into the Serial Register MSB to LSB with the rising edge of SCK.
28	so	(Output) SO is the Serial Output Port. Serial data is output on this line on the falling edge of SCK, MSB to LSB.
29	RESET	(Input, active low) $\overline{\sf RESET}$ initializes the $\mu \sf PD7802$ .
30	X ₂	(Output) Oscillator output.
31	X1	(Input) Clock Input
33-40	PA ₀ -PA ₇	(Output) 8-bit output port with latch capability.
41-48	PB ₀ -PB ₇	(Tri-State Input/Output) 8-b t programmable I/O port. Each line configurable independently as an input or output.



### **FUNCTIONAL** DESCRIPTION

#### Memory Map

The µPD7802 can directly address up to 64K bytes of memory. Except for the on-chip ROM (0-6144) and RAM (65, 471-65, 535), any memory location can be used as either ROM or RAM. The following memory map defines the 0-64K byte memory space for the µPD7802 showing that the Reset Start Address, Interrupt Start Address, Call Tables, etc., are located in the Internal ROM area.



#### I/O PORTS

PORT	FUNCTIONS
Port A	8-bit output port with latch
Port B	8-bit programmable Input/Output port w/latch
Port C	8-bit nibble I/O or Control port
Port E	16-bit Address/Output Port

FUNCTIONAL DESCRIPTION (CONT.)

#### Port A

Port A is an 8-bit latched output port. Data can be readily transferred between the accumulator and the output latch buffers. The contents of the output latches can be modified using Arithmetic and Logic instructions. Data remains latched at Port A unless acted on by another Port A instruction or a RESET is issued.

#### Port B

Port B is an 8-bit I/O port. Data is latched at Port B in both the Input or Output modes. Each bit of Port B can be independently set to either Input or Output modes. The Mode B register programs the individual lines of Port B to be either an Input (Mode  $B_{n=1}$ ) or an Output (Mode  $B_{n=0}$ ).

#### Port C

Port C is an 8-bit I/O port. The Mode C register is used to program the upper 6 bits of Port C to provide control functions or to set the I/O structure per the following table.

	MODE C _n = 0	MODE C _n = 1
PC ₀	Output	Input
PC ₁	Output	Input
PC ₂	SCS Input	Input
PC ₃	SAK Output	Output
PC ₄	To Output	Output
PC ₅	IO/M Output	Output
PC ₆	HLDA Output	Output
PC7	HOLD Input	Input

#### Port E


Port E is a 16-bit address bus/output port. It can be set to one of three operating modes using the PER, PEN, or PEX instructions.

- 16-Bit Address Bus the PER instruction sets this mode for use with external I/O or memory expansion (up to 60K bytes, externally).
- 4-Bit Output Port/12 Bit Address Bus the PEN instruction sets this mode which allows for memory expansion of an additional 4K bytes, externally, plus the transfer of 4-bit nibbles.
- 16-Bit Output Port the PEX instruction sets Port E to a 16-bit output port. The contents of B and C registers appear on PE8.15 and PE0.7, respectively.

FUNCTIONAL DESCRIPTION (CONT.)

23

#### **TIMER OPERATION**




**TIMER BLOCK DIAGRAM** 

A programmable 12-bit timer is provided on-chip for measuring time intervals, generating pulses, and general time-related control functions. It is capable of measuring time intervals from 4  $\mu$ s to 16 ms in duration. The timer consists of a prescaler which decrements a 12-bit counter at a fixed 4  $\mu$ s rate. Count pulses are loaded into the 12-bit down counter through timer register (TM0 and TM1). Count-down operation is initiated upon extension of the STM instruction when the contents of the down counter are fully decremented and a borrow operation occurs, an interval interrupt (INTT) is generated. At the same time, the contents of TM0 and TM1 are reloaded into the down-counter and countdown operation is resumed. Count operation may be restarted or initialized with the STM instruction. The duration of the timeout may be altered by loading new contents into the down counter.

The timer flip flop is set by the STM instruction and reset on a countdown operation. Its output (T0) is available externally and may be used in a single pulse mode or general external synchronization.

Timer interrupt (INTT) may be disabled through the interrupt.

#### SERIAL PORT OPERATION



SERIAL PORT BLOCK DIAGRAM

#### μPD7802

The on-chip serial port provides basic synchronous serial communication functions allowing the NEC µPD7802 to serially interface with external devices.

FUNCTIONAL DESCRIPTION (CONT.)

Serial Transfers are synchronized with either the internal clock or an external clock input (SCK). The transfer rate is fixed at 1 Mbit/second if the internal clock is used or is variable between DC and 1 Mbit/second when an external clock is used. The Clock Source Select is determined by the Mode C register. The serial clock (internal or external SCK) is enabled when the Serial Chip Select Signal (SCS) goes low. At this time receive and transmit operations through the Serial Input port (SI)/Serial Output port (SO) are enabled. Receive and transmit operations are performed MSB first.

Serial Acknowledge (SAK) goes high when data transfers between the accumulator and Serial Register is completed. SAK goes low when the buffer becomes full after the completion of serial data receive or transmit operations. While SAK is low, no further data can be received.

#### INTERRUPT STRUCTURE

The µPD7802 provides a maskable interrupt structure capable of handling vectored prioritized interrupts. Interrupts can be generated from six different sources; three external interrupts, two internal interrupts, and a non-maskable software interrupt. Each interrupt when activated branches to a designated memory vector location for that interrupt.

INT	VECTORED MEMORY LOCATION	PRIORITY	ТҮРЕ
INTT	8	3	Internal, Timer Overflow
INTS	64	6	Internal, Serial Buffer Full/Empty
INTO	4	2	Ext., level sensitive
INT1	16	4	Ext., Rising edge sensitive
INT2	32	5	Ext., Rising/Falling edge sensitive
SOFTI	96	1	Software Interrupt

#### FUNCTIONAL DESCRIPTION (CONT.)

#### RESET (Reset)

An active low-signal on this input for more than 4 µs forces the µPD7802 into a Reset condition. RESET affects the following internal functions:

- The Interrupt Enable Flags are reset, and Interrupts are inhibited.
- The Interrupt Request Flag is reset.
- The HALT flip flop is reset, and the Halt-state is released.
- The contents of the MODE B register are set to FFH, and Port B becomes an input port.
- The contents of the MODE C register are set to FFH. Port C becomes an I/O port and output lines go low.
- All Flags are reset to 0.
- The internal COUNT register for timer operation is set to FFFH and the timer F/F is reset.
- The ACK F/F is set.
- The HLDA F/F is reset.
- The contents of the Program Counter are set to 0000H.
- The Address Bus (PE₀₋₁₅), Data Bus (DB₀₋₇), RD, and WR go to a high impedance state.

Once the RESET input goes high, the program is started at location 0000H.

REGISTERS The  $\mu$ PD7802 contains sixteen 8-bit registers and two 16-bit registers.

0		<u>15</u>
	PC	
	SP	
O	70	7
V	A	
В	С	Main
D	E	
Н	L	
V'	Α'	
B'	C'	Alternate
D'	E'	
Н′	L'	

#### General Purpose Registers (B, C, D, E, H, L)

There are two sets of general purpose registers (Main: B, C, D, E, H, L: Alternate: B', C', D', H', L'). They can function as auxiliary registers to the accumulator or in pairs as data pointers (BC, DE, HL, B'C', D'E', H'L'), Auto Increment and Decrement addressing mode capabilities extend the uses for the DE, HL, D'E', and H'L' register-pairs. The contents of the BC, DE, and HL register-pairs can be exchanged with their Alternate Register counterparts using the EXX instruction.

#### Vector Register (V)

When defining a scratch pad area in the memory space, the upper 8-bit memory address is defined in the V-register and the lower 8-bits is defined by the immediate data of an instruction. Also the scratch pad indicated by the V-register can be used as 256 x 8-bit working registers for storing software flags, parameters and counters.

FUNCTIONAL DESCRIPTION (CONT.)

#### Accumulator (A)

All data transfers between the µPD7802 and external memory or I/O are done through the accumulator. The contents of the Accumulator and Vector Registers can be exchanged with their Alternate Registers using the EX instruction.

#### Program Counter (PC)

The PC is a 16-bit register containing the address of the next instruction to be fetched. Under normal program flow, the PC is automatically incremented. However, in the case of a branch instruction, the PC contents are from another register or an instruction's immediate data. A reset sets the PC to 0000H.

#### Stack Pointer (SP)

The stack pointer is a 16-bit register used to maintain the top of the stack area (last-in-first-out). The contents of the SP are decremented during a CALL or PUSH instruction or if an interrupt occurs. The SP is incremented during a RETURN or POP instruction.

Register Addressing

Working Register Addressing

Register Indirect Addressing

Direct Addressing

**Auto-Increment Addressing** 

Immediate Addressing

Auto-Decrement Addressing

Immediate Extended Addressing


**ADDRESS MODES** 

#### Register Addressing




The instruction opcode specifies a register r which contains the operand.

#### Register Indirect Addressing




The instruction opcode specifies a register pair which contains the memory address of the operand. Mnemonics with an X suffix are ending this address mode.

#### **Auto-Increment Addressing**




The opcode specifies a register pair which contains the memory address of the operand. The contents of the register pair is automatically incremented to point to a new operand. This mode provides automatic sequential stepping when working with a table of operands.

#### ADDRESS MODES (CONT.) Auto-Decrement Addressing




#### Working Register Addressing



The contents of the register is linked with the byte following the opcode to form a memory address whose contents is the operand. The V register is used to indicate the memory page. This address mode is useful as a short-offset address mode when working with operands in a common memory page where only 1 additional byte is required for the address. Mnemonics with a W suffix ending this address mode.

#### **Direct Addressing**



The two bytes following the opcode specify an address of a location containing the operand.

High Operand

#### **Immediate Addressing**

 PC
 OPCODE

 PC + 1
 OPERAND

 Immediate Extended Addressing

 PC
 OPCODE

 PC + 1
 Low Operand

PC + 2

#### **Operand Description**

OPERAND	DESCRIPTION
r	V, A, B, C, D, E, H, L
,r1	B, C, D, E, H, L
r2	A, B, C
sr	PA PB PC MK MB MC TM0 TM1 S
sr1	PA PB PC MK S
sr2	PA PB PC MK
rp	SP, B, D, H
rp1	V, B, D, H
rpa	B, D, H, D+, H+, D-, H-
rpa1	В, D, Н
wa	8 bit immediate data
word	16 bit immediate data
byte	8 bit immediate data
bit	3 bit immediate data
f	F0, F1, F2, FT, FS,

- Notes: 1. When special register operands sr, sr1, sr2 are used; PA=Port A, PB=Port B, PC=Port C, MK=Mask Register, MB=Mode B Register, MC=Mode C Register, TM0=Timer Register 0, TM1=Timer Register 1, S=Serial Register.
  - 2. When register pair operands rp, rp1 are used; SP=Stack Pointer, B=BC, D=DE, H=HL, V=VA.
  - 3. Operands rPa, rPa1, wa are used in indirect addressing and auto-increment/ auto-decrement addressing modes. B=(BC), D=(DE), H=(HL)  $D+=(DE)^+$ ,  $H+=(HL)^+$ ,  $D-=(DE)^-$ ,  $H-=(HL)^-$ .
  - 4. When the interrupt operand f is used; F0=INTF0, F1=INTF1, F2=INTF2, FT=INTFT, FS=INTFS.

#### **INSTRUCTION GROUPS**

AAALPI AAAL	00504	NO.	CLOCK		SKIP	FLA	
MNEMONIC	OPERANDS	BYTES	8-BIT D	OPERATION ATA TRANSFER	CONDITION	CY	Z
MOV	r1, A	1	4	r1 ← A			
MOV	7	1	4		ļ		
	A, r1		<del></del>	A r1	<u> </u>		
MOV	sr, A	2	10	sr ← A	<u> </u>		_
MOV	A, sr1	2	10	A ← sr1			
MOV °	r, word	4	17	r ← (word)			_
MOV	word, r	4	17	(word) ← r			
MVI	r, byte	2	7	r ← byte			
MVIW	wa, byte	3	13	(V, wa) ← byte			
MVIX	rpa1, byte	2	10	(rpa1) ← byte			
STAW	wa	2	10	(V, wa) ← A			
LDAW	wa	2	10	A ← (V, wa)			
STAX	rpa	1	7	(rpa) ← A			
LDAX	rpa	. 1	7	A ← (rpa)			
EXX		1	4	Exchange register sets			
EX	1.	1	4	V, A ↔ V, A			
BLOCK		1	13 (C+1)	(DE)+ ← (HL)+, C ← C - 1			
			16-81	T DATA TRANSFER			
SBCD	word	4	20	(word) ← C, (word + 1) ← B			
SDED	word	4	20	(word) ← E, (word + 1) ← D			
SHLD	word	4	20	(word) ← L, (word + 1) ← H			
SSPD	word	4	20	(word) ← SPL, (word + 1) ← SPH			
LBCD	word	4	20	C ← (word), B ← (word + 1)			
LDED	word *	4	20	E ← (word), D ← (word + 1)			
LHLD	word	4	20	L ← (word), H ← (word + 1)			
LSPD	word	4	20	SP _L ← (word), SP _H ← (word + 1)			
PUSH	rp1	2	17	(SP - 1) ← rp1 _H , (SP - 2) ← rp1 _L			
POP	rp1	2	15	rp1 _L ← (SP) rp1 _H ← (SP + 1), SP ← SP + 2			
LXI	rp, word	3	10	rp ← word			
TABLE		1	19	C ← (PC + 2 + A) B ← (PC + 2 + A + 1)			

MNEMONIC	OPERANDS	NO.	CLOCK		SKIP	FLA	GS
MNEMONIC	OPERANDS	BYTES	CYCLES	OPERATION	CONDITION	CY	Z
ADD	A, r	2	8	A ← A + r		\$	<b>‡</b>
ADD	r, A	2	8	r ← r + A		‡	<b>‡</b>
ADDX	rpa	2	11	A ← A + (rpa)		‡	\$
ADC	A, r	2	8	A ← A + r + CY		<b>‡</b>	‡
ADC	r, A	2	8	r ← r + A + CY		<b>‡</b>	\$
ADCX	rpa	2	11	A ← A + (rpa) + CY		<b>‡</b>	\$
SUB	A, r	2	8	A ← A − r		\$	\$
SUB	r, A	2	8	r←r-A		<b>‡</b>	\$
SUBX	rpa	2	11	A ← A − (rpa)		<b>‡</b>	\$
SBB	A, r	2	8	A - A - r - CY		<b>‡</b>	\$
SBB	r, A	2	8	r←r-A-CY		<b>‡</b>	‡
SBBX	rpa	2	11	A ← A - (rpa) - CY	-	<b>‡</b>	<b>‡</b>
ADDNC	A, r	2	8	A A + r	No Carry	<b>‡</b>	\$
ADDNC	r, A	2	8	r←r+A	No Carry	<b>‡</b>	<b>‡</b>
ADDNCX	rpa	2	.11	A ← A + (rps)	No Carry	\$	‡
SUBNB	A, r	2	8	A A r	No Borrow	‡	\$
SUBNB	r, A	2	8	r←r-A	No Borrow	<b>‡</b>	\$ -
SUBNBX	rpa	2	11	A ← A − (rpa)	No Borrow	<b>‡</b>	\$
			L	OGICAL			
ANA	А, г	2	8	A ← A ∧ r			<b>‡</b>
ANA	r, A	2	8	r←r∧A			ŧ
ANAX	rpa	2	11	A ← A ∧ (rpa)			‡
ORA	A, r	2	8	A←A∨r			ţ
ORA	r, A	2	8	r←r∨A			\$
ORAX	rpa	. 2	11	A ← A ∨ (rpa)		1	\$
XRA	A, r	2	8	A←A¥r			<b>‡</b>
XRA	r, A	2	8	A←r¥A			‡
XRAX	rpa	2	11	A ← A ¥ (rpa)			<b>‡</b>
GTA	A, r	2	8	A - r - 1	No Borrow	‡	\$

MANERACONIII	00504445	NO.	CLOCK	00504	SKIP		AGS
MNEMONIC	OPERANDS	BYTES	CYCLES	OPERATION  BICAL (CONT.)	CONDITION	CY	<u>_</u>
	rpa			A - (rpa) - 1		‡	
LTA	A, r	2	8	A-r	Borrow	\$	‡
LTA	r, A	2	8	r = A	Borrow	\$	‡
LTAX	rpa	2	- 11	A (rpa)	Borrow	\$	‡
ONA	A, r	2	8	AAr	No Zero		Ľ
ONAX	rpa	2	11	A ∧ (rps)	No Zero		‡
OFFA	A, r	2	8	AAr	Zero		‡
OFFAX	rpa	2	11	A ∧ (rpa)	Zero		‡
NEA	А, г	2	8	A - r	No Zero	\$	‡
NEA .	r, A	2	8	r-A	No Zero	\$	\$
NEAX	rpa	2	11	A - (rpa)	No Zero	#	\$
EQA	A,r	2	8	A-r	. Zero	\$	‡
EQA	r, A	2	8	r – A	Zero	\$	\$
EQAX	rpa	2	11	A - (rpa) Zero		\$	‡
		IMMEDI	ATE DATA	TRANSFER (ACCUMULATOR)			
XRI	A, byte	. 2	7	A ← A ¥ byte			‡
ADINC	A, byte	2	7	A ← A + byte	No Carry	‡	‡
SUINB	A, byte	2	7	A ← A – byte	No Borrow	<b>‡</b>	‡
ADI	A, byte	2	7	A ← A + byte		<b>‡</b>	\$
ACI	A, byte	2	7	A ← A + byte + CY		\$	‡
SUI	A, byte	2	7	A ← A − byte		\$	‡
SBI	A, byte	2	7	A ← A − byte − CY		<b>‡</b>	‡
ANI	A, byte	2	7	A ← A ∧ byte			1
ORI	A, byte	2	7	A ← A ∨ byte			1
GTI	A, byte	2	7	A - byte - 1	No Borrow	\$	1
LTI	A, byte	- 2	7	A - byte	Borrow	‡	‡
ONI	A, byte	2	7	A ^ byte	No Zero		\$
OFFI	A, byte	2	7	A∧ byte	Zero		\$
NEI	A, byte	2	7	A - byte	No Zero	‡	\$
EQI	A, byte	2	7	A - byte	Zero	\$	\$

		NO.	CLOCK		SKIP	<b>-</b> -	AGS
MNEMONIC	OPERANDS	BYTES	CYCLES	OPERATION	CONDITION	CY	Z
		IMI	MEDIATE	DATA TRANSFER			
XRI	r, byte	3	11	r ← r ¥ byte			\$
ADINC	r, byte	3	11	r ← r + byte	No Carry	\$	\$
SUINB	r, byte	3	11	r ← r − byte	No Borrow	‡	\$
ADI	r, byte	3	11	r ← r + byte		\$	\$
ACI	r, byte	3	11	r ← r + byte + CY		‡	‡
SUI	r, byte	3	11	r ← r − byte		‡	‡
SBI	r, byte	3	11	r ← r – byte – CY		‡	\$
ANI	r, byte	3	11	r ← r ∧ byte		‡	‡
ORJ	r, byte	3	11	r ← r ∨ byte			‡
GTI	r, byte	3	11	r – byte – 1	No Borrow	‡	1
LTI	r, byte	3	11	r – byte	Borrow		\$1
ONI	r, byte	3	11	r∧byte	No Zero		1
OFFI	r, byte	3	11	r∧ byte	Zero		‡
NEI	r, byte	3	11	r – byte	No Zero		‡
EQI	r, byte	3	11	r – byte	Zero	\$	‡
	IN	MEDIAT	E DATA TI	RANSFER (SPECIAL REGISTER	)		
XRI	sr2, byte	3	17	sr2 ← sr2 ¥ byte			‡
ADINC	sr2, byte	3	17	sr2 ← sr2 + byte	No Carry	ŧ	:
SUINB	sr2, byte.	3	17	sr2 ← sr2 – byte	No Borrow	\$	‡
ADI	sr2, byte	3	17	sr2 ← sr2 + byte		1	ŧ
ACI	sr2, byte	3	17	sr2 ← sr2 + byte + CY		;	<b>‡</b>
SUI	sr2, byte	3	17	sr2 ← sr2 – byte		1	ŧ
SBI	sr2, byte	3	17	sr2 ← sr2 – byte – CY		‡	ţ
ANI	sr2, byte	3	17	sr2 ← sr2 ∧ byte			<b>t</b>
ORI	sr2, byte	3	17	sr2 ← sr2 ∨ byte			ŧ
GTI	sr2, byte	3	14	sr2 - byte - 1	No Borrow	1	ţ
LTI	sr2, byte	3	14	sr2 – byte	Borrow	‡	1
ONI	sr2, byte	3	14	sr2∧ byte	No Zero		‡

MNEMONIC	MNEMONIC OPERANDS BYTES CYCLES OPERATION CONDIT						
	IMMED	IATE DA	TA TRANS	SFER (SPECIAL REGISTER) (CO	NT.)		
OFFI	sr2, byte	3	14	sr2∧byte	Zero		1
NEI	sr2, byte	3	14	sr2 - byte	No Zero	1	\$.
EQI	sr2, byte	3	14	sr2 - byte	Zero	1	. ‡
	·		wo	RKING REGISTER			
XRAW	wa	3	14	A ← A ¥ (V, wa)			‡
ADDNCW	wa	3	14	A ← A + (V, wa)	No Carry	t	‡
SUBNBW	wa	3	14	A ← A − (V, wa)	. No Borrow	\$	ŧ
ADDW	wa	3	14	A ← A + (V, wa)		\$	ŧ
ADCW	wa	3	14	A - A + (V, wa) + CY		1	ŧ
SUBW	wa	3	14	A ← A ~ (V, wa)		1	‡
SBBW	wa	3	14	A ← A − (V, wa) − CW		1	1
ANAW	wa	3	14	A ← A ∧ (V, wa)			1
ORAW	wa	3	14	A ← A ∨ (V, wa)			:
GTAW	wa	3	14	A ← (V, wa) – 1	No Borrow		\$
LTAW	wa	3	14	A - (V, wa)	Borrow	1	1
ONAW	wa	3	14	A.∧(Ú, wa)	No Zero		‡
OFFAW	wa	3	14	A ^ (V, wa)	Zero	Γ	ţ
NEAW	wa	3	14	A - (V, wa)	No Zero	:	‡
EQAW	wa .	3	. 14	A – (V, wa)	Zero	1	‡
ANIW	wa, byte	3	16	(V, wa) ← (V, wa) ∧ byte			ı
ORIW	wa, byte	3	16	(V, wa) ← (V, wa) ∨ byte			1
GTIW	wa, byte	3	13	(V, wa) - byte - 1	No Borrow	1	1
LTIW	wà, byte	3	13	(V, wa) – byte	Borrow	1	1
ONIW	wa, byte	3	13	(V, wa)∧ byte	No Zero		1
OFFIW	wa, byte	3	13	(V, wa)∧ byte	Zero		1
NEIW	wa, byte	3	13	(V, wa) – byte	No Zero	1	1
EQIW	wa, byte	3	13	(V, wa) - byte	Zero	1	1
			INCRE	MENT/DECREMENT			
INR	r2	1	4	r2 ← r2 + 1	Carry		1
INRW	, wa	2	13	(V, wa) ← (V, wa) + 1	Carry		‡

	<b> </b>	NO.	CLOCK		SKIP	FLAGS			
MNEMONIC	OPERANDS	BYTES	CYCLES	OPERATION	CONDITION	CY	z		
INCREMENT/DECREMENT (CONT.)									
DCR	r2	1	4	r2 ← r2 − 1	Borrow		1		
DCRW	wa	2	13	(V, wa) ← (V, wa) – 1	Borrow		\$		
INX	rp	1	7	rp ← rp + 1					
DCX	rp	1	7	rp ← rp – 1					
DAA .		1	4	Decimal Adjust Accumulator		‡	‡		
STC		2	8	CY ← 1		1			
CLC		2	8	CY ← 0		0			
			ROT	ATE AND SHIFT					
RLD		2	17	Rotate Left Digit					
RRD		2	17	Rotate Right Digit					
RAL		2	8	Am + 1 ← Am, A ₀ ← CY, CY ← A ₇		\$			
RCL		2	8	Cm + 1 ← Cm, C ₀ ← CY, CY ← C ₇		1			
RAR		2	8	Am - 1 ← Am, A7 ← CY, CY ← A0		1			
RCR		2	8	Cm - 1 ← Cm, C7 ← CY, CY ← C0		1			
SHAL		2	8	Am + 1 ← Am, A ₀ ← 0, CY ← A ₇		‡			
SHCL		2	8	Cm + 1 ← CM, C ₀ ← 0, CY ← C ₇		‡	Ť		
SHAR		2	8	Am - 1 ← Am, A7 ← 0, CY ← A0		‡			
SHCR .		2	8	Cm - 1 ← Cm, C7 ← 0, CY ← C0		1	Γ		
				JUMP					
JMP	word .	3 .	10	PC ← word					
JB		1	4	PCH - B, PCL - C					
JR	word	1	13	PC ← PC + 1 + jdisp1	-				
JRE	word	2	13	PC ← PC + 2 + jdisp					
				CALL					
CALL	word	3	16	(SP - 1) ← (PC - 3) _H , (SP - 2) ← (PC - 3) _L , PC ← word					
CALB		1	13	(SP - 1) ← (PC - 1) _H , (SP - 2) ← (PC - 1) _L , PC _H ← B, PC _L ← C					
CALF	word	2	16	(SP-1)←(PC-2) _H , (SP-2)←(PC-2) _L PC15 ~ 11 ← 00001, PC10 ~ 0 ← fa					
CALT	word	1	19	(SP-1)←(PC-1) _H ,(SP-2)←(PC-1) _L PC _L ←(128-2ta), PC _H ←(129+2ta)					
SOFTI		1	19	(SP - 1) ← PSW, SP - 2, (SP - 3) ← PC PC ← 0060H, SIRQ ← 1					

		[	NO. CLOCK		<del></del>	SKIP	FLAGS			
	MNEMONIC	OPERANDS	BYTES	CYCLES	OPERATION	CONDITION	CY	Z		
					RETURN					
	RET		1	11	PC _L ← (SP), PC _H ← (SP + 1) SP ← SP - 2					
	RETS		1	11+a	$PC_{L} \leftarrow (SP), PC_{H} \leftarrow (SP + 1),$ $SP \leftarrow SP + 2, PC \leftarrow PC + n$					
	RETI		1	15	$PC_{L} \leftarrow (SP), PC_{H} \leftarrow (SP + 1)$ $PSW \leftarrow (SP+2), SP \leftarrow SP+3, SIRQ \leftarrow 0$					
1		SKIP								
1	ВІТ	bit, wa	2	10	Bit test	(V, wa) _{bit} = 1)				
	SKC		, 2	8	Skip if Carry	CY = 1				
	SKNC		2	8	Skip if No Carry	CY = 0				
	SKZ		2	8	Skip if Zero	Z = 1				
	SKNZ	2 8 Skip if No Zero		Skip if No Zero	Z = 0					
	SKIT	f	. 2	8	Skip if INT X = 1, then reset INT X	f = 1				
-	SKNIT	f	2	8	Skip if No INT X otherwise reset INT X	f = 0				
				СР	U CONTROL	<del>*</del>				
	NOP		1	4	No Operation					
	El		2	. 8	Enable Interrupt					
	DI		2	8	Disable Interrupt					
	HLT		1	6	Halt					
				SERIA	AL PORT CONTROL					
	SIO		1	4	Start (Trigger) Serial I/O			<u></u>		
	STM		1	4	Start Timer			L		
			··	IN	PUT/OUTPUT	<del>, .</del>	_	<del>,</del>		
	. IN	byte	2 10 AB15-8 ← B,AB7-0 ← byte A ← DB7-0				L			
	оит	byte	2	10	AB ₁₅₋₈ ← B,AB ₇₋₀ ← byte DB ₇₋₀ ← A					
	PEX		2	11	PE ₁₅₋₈ ← B, PE ₇₋₀ ← C					
	PEN		2	11	PE ₁₅₋₁₂ ← B ₇₋₄		_	<u>_</u>		
	PER		2	. 11	Port E AB Mode					

#### Program Status Word (PSW) Operation

	0	PERATION				D6	D5	D4	D3	D2	D0
	REG, MEMO	RY	IMMEDIATE		SKIP	Z	SK	нс	L1	LO	CY
ADD ADC SUB SBB	ADDW ADCW SUBW SBBW	ADDX ADCX SUBX SBBX	ADI ACI SUI SBI			<b>‡</b>	0	<b>‡</b>	0	0	<b>‡</b>
ANA ORA XRA	ANAW ORAW XRAW	ANAX ORAX XRAX	ANI ORI XRI	ANIW ORIW		, ‡	0	•	0	0	•
ADDNC SUBNB GTA LTA	ADDNCW SUBNBW GTAW LTAW	ADDNCX SUBNBX GTAX LTAX	ADINC SUINB GTI LTI	GTIW LTIW		<b>‡</b>	‡	<b>‡</b>	0	0	<b>‡</b>
ONA OFFA	ONAW OFFAW	ONAX OFFAX	ONI OFFI	ONIW OFFIW		\$	<b>‡</b>	•	0	0	•
NEA EQA	NEAW EQAW	NEAX EQAX	NEI EQI	NEIW EQIW		\$	\$	<b>‡</b>	0	0	<b>‡</b>
INR DCR	INRW DCRW					\$	\$	‡	0	0	•
DAA						\$	0	\$	0	0	<b>‡</b>
	R, RCL, RCR IAR, SHCL, S					•	0	•	0	0	\$
RLD, RR	D					•	0	•	0	0	•
STC						•	0	•	0	0	1
CLC						•	0	•	0	0	0
			MVIA	A, byte	-	•	0	•	1	0	•
				., byte I, word		•	0	•	0	1	•
	E: S S S S S S						<b>‡</b>	•	o	o	•
					RETS	•	1	•	0	0	•
	All ot	her instruction	าร			•	0	•	0	0	•

[‡] Flag affected according to result of operation

¹ Flag set
0 Flag reset
• Flag not affected

#### **ABSOLUTE MAXIMUM RATINGS***

Operating Temperature	10°C to +70°C
Storage Temperature	65°C to +150°C
Voltage On Any Pin	

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS -10 to +70°C, V_{CC} = +5.0V ± 10%

			LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
Input Low Voltage	VIL	0		0.8	V	
Innua High Volence	V _{IH1}	2.0		Vcc	٧	Except SCK, X1
Input High Voltage	V _{IH2}	3.8		Vcc	٧	ŠČK, X1
Output Low Voltage	VoL			0.45	<b>v</b>	I _{OL} = 2.0 mA
Output High Voltage	V _{OH1}	2.4			٧	I _{OH} = -100 μA
Output High Voltage	V _{OH2}	2.0			<b>v</b>	IOH = -500 μA
Low Level Input Leakage Current	¹ LIL			-10	μА	V _{IN} = 0V
High Level Input Leakage Current	LIH			10	μА	VIN = VCC
Low Level Output Leakage Current	ILOL			-10	μА	V _{OUT} ≠ 0.45V
High Level Output Leakage Current	^I LOH			10	μΑ	Vout = Vcc
VCC Power Supply Current	Icc		110	200	mA	

#### CAPACITANCE Ta = 25°C, VCC = GND = 0V

PARAMETER		LIMITS				TEST
	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
Input Capacitance	CI			10	pF	fc = 1 MHz All pins not under test at OV
Output Capacitance	CO			20	pF	
Input/Output Capacitance	CIO			20	pF	

 $-10 \text{ to } +70^{\circ}\text{C}, V_{CC} = +5.0\text{V} \pm 10\%$ 

#### **CLOCK TIMING**

		LIMITS		LIMITS		TEST
PARAMETER	SYMBOL	MIN	MAX	UNITS	CONDITIONS	
X1 Input Cycle Time	tCYX	227	1000	ns		
X1 Input Low Level Width	tXXL	106		ns	] .	
X1 Input High Level Width	txxH	106		ns		
φ _{OUT} Cycle Time	^t CY $\phi$	454	2000	ns	7	
<b>ΦOUT Low Level Width</b>	^t φφL	150		ns		
ΦΟUT High Level Width	^t φφΗ	150		ns	]	
ΦΟυΤ Rise/Fall Time	t _r ,tf		40	ns		

#### **READ/WRITE OPERATION**

		LIMITS			TEST
PARAMETER	SYMBOL	MIN	MAX	UNITS	CONDITIONS
RD L.E. → POUT L.E.	^t Rφ	100		ns	
Address (PE ₀₋₁₅ ) → Data	tAD1		550 + 500 x N	ns	
Input				L	
RD T.E. → Address	^t RA	200(T3); 700(T4)		ns	İ
RD L.E. → Data Input	^t RD		350 + 500 × N	ns	
RD T.E. → Data Hold	^t RDH	0		ns	]
Time					l
RD Low Level Width	^t RR	850 + 500 x N		ns	
RD L.E. → WAIT L.E.	tRWT		450	ns	
Address (PE ₀₋₁₅ ) →	tAWT1		650	ns	
WAIT L.E.					]
WAIT Set Up Time	twts	290		ns	
(Referenced from	· ·				
WAIT Hold Time	tramera	0		ns	1 1
(Referenced from	tWTH			115	
φουτ L.E.)				}	
M1 → RD L.E.	tMR	200		ns	
RD T.E. → M1	tRM	200		ns	t _{CY$\phi$} = 500 ns
IO/M → RD L.E.	tiR	200		ns	1 [
RD T.E. → IO/M	tRI	200		ns	
φ _{OUT} L.E. → WR L.E.	tφW	40	125	ns	
Address (PE ₀₋₁₅ ) →	tΑφ	100	300	ns	
φ _{OUT} T.E.					
Address (PE ₀₋₁₅ ) →	tAD2	450		ns	
Data Output					
Data Output → WR	tDW	600 + 500 × N		ns	
T.E.				<u> </u>	1
WR T.E. → Data	tWD	. 150		ns	
Stabilization Time				ļ	
Address (PE ₀₋₁₅ ) → WR L.E.	tAW	400	Ì	ns	
WR T.E. → Address		200			{
Stabilization Time	tWA	200		ns	
WR Low Level Width	tww	600 + 500 × N		ns	
IO/M → WR L.E.	tiw	500		ns	·
WR T.E. → IO/M	tWI	250		ns	1

#### SERIAL I/O OPERATION


PARAMETER	SYMBOL	MIN	мах	UNIT	CONDITION
SCK Cycle Time	tcyk -	800		ns	SCK Input
SCK Cycle Time		900	4000	ns	SCK Output
SCK Low Level Width	*****	350		ns	SCK Input
SCK LOW Level Width	tKKL	400	-	ns	SCK Output
SCK High Level Width	******	350		ns	SCK Input
SCK High Level Width	^t KKH	400		ns	SCK Output
SI Set-Up Time (referenced from SCK T.E.)	tsis	140		ns	
SI Hold Time (referenced from SCK T.E.)	tŚIH	260		ns	]
SCK L.E. → SO Delay Time	^t KO		180	ns	
SCS High → SCK L.E.	tCSK	100		ns	}
SCK T.E. → SCS Low	tKCS	100		ns	
SCK T.E. → SAK Low	^t KŚA		260	ns	·

#### **HOLD OPERATION**

PARAMETER	SYMBOL	MIN	MAX	UNIT	CONDITION
HOLD Set-Up Time (referenced from	tHDS ₁	200		ns	
ØOUT L.E.)	tHDS2	200		ns	
HOLD Hold Time (referenced from ØOUT L.E.)	tHDH	0		ns	t _{CYφ} = 500 ns
Ø _{OUT} L.E. → HLDA	^t DHA	110	100	ns	
HLDA High → Bus Floating (High Z State)	THABE	-150	150	ns	
HLDA Low → Bus Enable	tHABE		350	ns	

#### Notes:

1 AC Signal waveform (unless otherwise specified)



- ② Output Timing is measured with 1 TTL + 200 pF measuring points are V_{OH} = 2.0V V_{OL} = 0.8V
- 3 L.E. = Leading Edge, T.E. = Trailing Edge


 $t_{ extsf{CY}\phi}$  DEPENDENT AC PARAMETERS

AC CHARACTERISTICS (CONT.)

PARAMETER	EQUATION	MIN/MAX	UNIT
^t Rφ	(1/5) T	MIN	ns
^t AD ₁	(3/2 + N) T - 200	MAX	ns
t _{RA} (T ₃ )	(1/2) T - 50	MIN	ns
t _{RA} (T ₄ )	(3/2) T - 50	MIN	ns
^t RD	(1 + N) T - 150	MAX	ns
^t RR	(2 + N) T - 150	MIN	ns
^t RWT	(3/2) T - 300	MAX	ns
tAWT ₁	(2) T - 350	MAX	ns
^t MR	(1/2) T - 50	MIN	ns
^t RM	(1/2) T - 50	MIN	ns
^t IR	(1/2) T - 50	MIN .	ns
tRI	(1/2) T - 50	MIN	ns
t _φ W	(1/4) T	MAX	ns
tΑφ	(1/5) T	MIN	ns
^t AD ₂	T - 50	MIN	ns
^t DW	(3/2 + N) T - 150	MIN	ns
tWD	(1/2) T - 100	MIN	ns
^t AW	T - 100	MIN	ns
^t WA	(1/2) T - 50	MIN	ns
tww	(3/2 + N) T - 150	MIN	ns
t _{IW}	Т	MIN	ns
tWI	(1/2) T	MIN	ns
^t HABE	(1/2) T - 150	MAX	ns


Notes: 1 N = Number of Wait States

- ②  $T = t_{CY\phi}$
- When a crystal frequency other than 4 MHz is used (t_{CY_o} = 50) ns) the above equations can be used to calculate AC parameter values.




**TIMING WAVEFORMS** 


## TIMING WAVEFORMS (CONT.)



#### **READ OPERATION**




#### WRITE OPERATION




### μPD7802

#### SERIAL I/O OPERATION




#### HOLD OPERATION



## PACKAGE INFORMATION $\mu$ **PD7802G-XXX**

XXX denotes mask number assigned by factory at time of code verification. Use. I.C. Socket NP32-64075G4.



### **NOTES**

# NEC Electronics U.S.A. Inc. Microcomputer Division

#### μPD78C06 CMOS HIGH END 8-BIT SINGLE CHIP MICROCOMPUTER

#### Description


The NEC µPD78C06 is an advanced CMOS 8-bit general purpose single chip microcomputer intended for applications requiring 8-bit microprocessor control and extremely low power consumption; ideally suited for portable, battery-powered/backed-up products. A subset of the µPD7801, the µPD78C06 integrates an 8-bit ALU, 4K ROM, 128 bytes RAM, 46 I/O lines, an 8-bit timer, and a serial I/O port on a single die. Fully compatible with the 8080A bus structure, expanded system operation can easily be implemented using industry standard peripheral and memory components. Total memory space can be increased to 64K bytes.

The µPD78C06 lends itself well to low power, portable applications by featuring two power down modes to further conserve power when the processor is not active. The µPD78C06 is packaged in a 64-pin flat pack. The µPD78C05 is a ROM-less version packaged in a 64-pin QUIL, designed for prototype development and small volume production.

#### Features

- ☐ CMOS Silicon Gate Technology + 5V supply
- ☐ Complete Single Chip Microcomputer
  - 8-bit ALU
  - 4K ROM
- 256 Bytes RAM
- □ Low Power Consumption
- ☐ 46 I/O Lines
- □ Expansion Capabilities
  - 8080A Bus Compatible
  - 60K Bytes External Memory Address Range
- ☐ Serial I/O Port
- □ 101 Instruction Set
  - Multiple Address Modes
- □ Power Down Modes
  - Halt Mode
  - Stop Mode
- ☐ 8-Bit Timer
- ☐ Prioritized Interrupt Structure
  - 2 External
  - 1 Internal
- □ On Chip Clock Generator
- ☐ 64-Pin Flat Pack

#### **Pin Configuration**



#### Pin identification

PA7-0, PB7-0, PC5-0, PE15-0	I/O Ports
DB ₇₋₀	Data Bus
WAIT	Wait Request
INT ₀ , INT ₁	Interrupt Request
X ₂ , X ₁	Xtal
SCK	Serial Clock Input/Output
SI	Serial Input
so	Serial Output
RESET	Reset
RĎ	Read Strobe
WA .	Write Strobe
<b></b> out	Clock Output

### **μPD78C06**

#### **Block Diagram**





Table 4-1 HALT Mode and STOP Mode

Function	Hait Mode	Stop Mode	
Oscillator	Run	Stop	
Internal System Clock	Stop	_	
Timer	Run	-	
TIMER REG	Hold	Set	
UPCOUNTER, PRESCALER 0, 1	<b>D</b>	Cleared	
Serial Interface	- Run	Run ①	
Serial Clock	Hold	Hold	
Interrupt Control Circuit	Run	Stop	
Interrupt Enable Flag	Hold	Reset	
INT ₀ , INT ₁ Input		Inactive	
INTT	Active		
T ₈ (INTFS)	-		
MASK Register	- Hold	Set	
Pending Interrupts (INTFX)	- noia	Reset	
REL Input	Inactive		
RESET Input	Active	Active	

Function	Halt Mode	Stop Mode
On-Chip RAM		Hold
Output Latch in Port A, B, E		поіа
Program Counter (PC)		Cleared
Stack Pointer (SP)		
General Registers		Unknown
(A, B, C, D, E, F, L)		
Program Status Word (PSW)	Hold	Reset
Mode B-Register		Hold
Standby Control Register (SC ₀ -SC ₃ )		
Standby Control Register (SC ₄ )		Set
Timer Mode Register (TMM ₀₋₁ )		Hold
Timer Mode Register (TMM ₁ )		Set
Serial Mode Register (SM)		Hold
Data Bus (DB ₀₋₇ )	High-Z	High-Z
RD, WR Output	High	High

#### Note:


(1) Serial clock counter is running and T₈ is generated; however, there are no effects by it.



#### μPD78C06G-XXX-11

## μPD78C06G-XXX-12

XXX denotes mask number assigned by factory at time of code verification. Use. I.C. Socket IC-51-59S.



#### NATES

## NEC Electronics U.S.A. Inc. Microcomputer Division

# μPD7811G HIGH END SINGLE CHIP 8-BIT MICROCOMPUTER WITH A/D CONVERTER

#### Description


The NEC  $\mu$ PD7811G is a high performance single chipmicrocomputer integrating sophisticated on-chip peripheral functionality normally provided by external components. The device's internal 16-bit ALU and data paths, combined with a powerful instruction set and addressing, make the  $\mu$ PD7811G appropriate in data processing as well as control applications. The device integrates a 16-bit ALU, 4K ROM, 256 Bytes RAM with an 8-channel A/D converter, a multifunction 16-bit timer/event counter, two 8-bit timers, a USART and two zerocross detect inputs on a single die, to direct the device into fast, high-end processing applications involving analog signal interface and processing.

The µPD7811G is the mask-ROM high volume production device embedded with custom customer program. The µPD7810G is a ROM-less version for prototyping and small volume production. The µPD78PG11E is a piggy-back EPROM version for design development.

#### **Features**

- NMOS Silicon Gate Technology Requiring + 5V Supply
- □ Complete Single Chip Microcomputer
  - 16-Bit ALU
  - 4K ROM
  - 256 Bytes RAM
- ☐ 44 I/O lines
- □ Two Zero-Cross Detect Inputs
- □ Expansion Capabilities
- 8085A Bus Compatible
  - 60K Bytes External Memory Address Range
- □ 8-Channel, 8-Bit A/D Converter
  - Auto Scan
  - Channel Select
- □ Full Duplex USART
  - Synchronous and Asynchronous
- ☐ 153 Instruction Set
  - 16-Bit Arithmetic, Multiply and Divide
- 1 μs Instruction Cycle Time
- ☐ Prioritized Interrupt Structure
  - 2 External
  - 4 Internal
- ☐ Standby Function
- ☐ On-Chip Clock Generator
- 64-Quil Package

#### **Pin Configuration**




#### **Instruction Set**

In addition to the existing instruction set for  $\mu PD7801$ , the following new instructions are incorporated in the  $\mu PD7811$ .

- 16-Bit Data Transfer
  - 16-Bit Data Transfer Memory and Extended Accumulator
- 16-Bit Data Arithmetic and Logical Operation
  - 16-Bit Addition and Subtraction
  - 16-Bit Comparison
  - 16-Bit And, Or, Ex-or Operation
- 16-Bit Data Shift and Rotation
- Multiply
  - 8-Bit by 8-Bit
  - Less than 8 us Execution
- Divide
  - 16-Bit Divided by 8-Bit
  - Less than 14 µs Execution
- Index Operation
  - Register Pair HL and DE are used as Index Register

#### **uPD7811G**

#### **Block Diagram**



#### Input/Output

8 Analog Input Lines

44 Digital I/O Lines — Five 8-Bit ports (Port A, Port B, Port C, Port D, Port F) and 4 Input Lines (AN₄₋₇)

- 1. Analog Input Lines
  - AN₀₋₇ are configured as analog input lines for on chip A/D converter.
- 2. Port Operation
  - Port A, Port B, Port C, Port F
     Each line of these ports can be individually programmed as an input or as an output.
  - Port D
     Port D can be programmed as a byte input or a byte output.
  - AN4_7
     In addition to the analog input lines, AN4_7 can be used as digital input lines for falling edge detection.
- 3. Control Lines

Under software control, each line of Port C can be configured individually to provide control lines for serial interface, Timer and Timer/Counter.

4. Memory Expansion In addition to the single-chip operation mode μPD7811 has 4 memory expansion modes. Under software control, Port D can provide multiplexed low-order address and data bus and Port F can provide high-order address bus. The relation between memory expansion modes and the pin configurations of Port D and Port F is shown in the table that follows.

Memory Expansion	Port Configuration
Non	Port D — I/O Port Port F — I/O Port
256 Bytes	Port D — Multiplexed Address/Data Bus Port F — I/O Port
4K Bytes	Port D — Multiplexed Address/Data Bus Port F0-3 — Address Bus Port F4-7 — I/O Port
16K Bytes	Port D — Multiplexed Address/Data Bus Port F0-5 — Address Bus Port F6, 7 — I/O Port
60K Bytes	Port D — Multiplexed Address/Data Bus Port F — Address Bus

#### 8-Bit A/D Converter

- 8 Input Channels
- 4 Conversion Result Registers
- 2 Powerful Operation Modes Auto Scan Mode

Channel Select Mode

Successive Approximation Technique

Absolute Accuracy


± 1.5 LSB (± 0.6%)

Conversion Range Conversion Time  $\overline{0} \sim 5V$ 

Interrupt Generation

50 us


#### A/D Converter Block Diagram



#### **Universal Serial Interface**

- Full-Duplex, Double Buffering
- Synchronous Operation Mode Search Mode
- Receive Mode
  -- Asynchronous Operation Mode
- 7, 8-Bits/Character Start/Stop Bit Even/Odd Parity
  - Programmable Clock Rate x1, x16, x64
- I/O Expansion Mode (μPD7801 Serial Mode)
   Programmable Communication Rate
- 2 µs, 32 µs, Timer 1 and External
- Interrupt Generation


#### Universal Serial Interface Block Diagram



#### **Interrupt Structure**

- 11 Interrupt Sources
- 6 Priority Levels
- Non-maskable Interrupt Capability NMI
- Individual Request Mask Capability Except NMI


Interrupt Request	Interrupt	Type of Interrupt	in/Ext	
IRQ0	4	NMI (Non-maskable interrupt)	External	
IRQ1	8	INTT0 (Coincidence signal from timer 0) INTT1 (Coincidence signal from timer 1)	Internal	
IRQ2	INT1 (Maskable interrupt) 16 INT2 (Maskable interrupt)			
IRQ3	24	INTEO (Coincidence signal from timer/ event counter)	Internal	
inus		INTE1 (Coincidence signal from timer/ event counter)		
IRQ4	32	INTEIN (Falling signal of C1 and T0 counter)	In/Extern	
INU4	32	INTAD (A/D converter interrupt)	III/EX(ern	
IRQ5	40	INTSR (Serial receive interrupt)	Internal	
inus	40	INST (Serial send interrupt)	uncillai	



#### μPD7811G

## Package Information $\mu$ PD7811G-XXX

XXX denotes mask number assigned by factory at time of code verification. Use I.C. Socket NP32-64075G4.



## SINGLE CHIP 8-BIT MICROCOMPUTER


#### DESCRIPTION


The NEC  $\mu$ PD8021 is a stand alone 8-bit parallel microcomputer incorporating the following features usually found in external peripherals. The  $\mu$ PD8021 contains: 1K x 8 bits of mask ROM program memory, 64 x 8 bits of RAM data memory, 21 I/O lines, an 8-bit interval timer/event counter, and internal clock circuitry.

#### **FEATURES**

- 8-Bit Processor, ROM, RAM, I/O, Timer/Counter
- Single +5V Supply (+4.5V to +6.5V)
- NMOS Silicon Gate Technology
- 8.38 µs Instruction Cycle Time
- All Instructions 1 or 2 Cycles
- Instructions are Subset of μPD8048/8748/8035
- High Current Drive Capability 2 I/O Pins
- Clock Generation Using Crystal or Single Inductor
- Zero-Cross Detection Capability
- Expandable I/O Using μ8243's
- Available in 28-Pin Plastic Package

#### PIN CONFIGURATION





**BLOCK DIAGRAM** 

 Operating Temperature
 0°C to +70°C
 ABSOLUTE MAXIMUM RATINGS*

 Storage Temperature (Ceramic Package)
 -65°C to +150°C
 RATINGS*

 (Plastic Package)
 -65°C to +150°C
 Voltage on Any Pin
 -10.5 to +7 Volts ①

 Power Dissipation
 1 Watt

 Note: ① With Respect to Ground.
 1 Watt

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 0^{\circ}C$  to +70°C;  $V_{CC} = +5.5V \pm 1V$ ;  $V_{SS} = 0V$ 

DC CHARACTERISTICS

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Low Voltage	VIL	-0.5		+ 0.8	٧	
Input High Voltage, RESET, T1 (All Except XTAL 1, XTAL 2)	ViH	2.0	,	vcc	V	V _{CC} = 5.0V ± 10%
Input High Voltage (XTAL 1, XTAL 2)	ViH1	3.0		vcc	V	V _{CC} = 5.5V ± 1V
Output Low Voltage	VOL			0.45	٧	I _{OL} = 1.7 mA
Output Low Voltage (P10, P11)	VOL1			2.5	V	IOL = 7 mA
Output High Voltage (All Unless Open Drain)	Vон	2.4			v	Ι _{ΟΗ} = 40 μΑ
Output Leakage Current (Open Drain Option — Port 0)	IOL			±10	μΑ	V _{CC} ≥ V _{IN} ≥ V _{SS} +0.45V
V _{CC} Supply Current	Icc		40	75	mA	

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = 5.5 V \pm 1 V; V_{SS} = 0 V$ 

	<u> </u>	LIMITS				<del></del>
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	1 EST CONDITIONS
Cycle Time	TCY	8.38		50.0	μѕ	3.58 MHz XTAL for T _{CY} Min.

AC CHARACTERISTICS

#### PIN IDENTIFICATION

	PIN	•
NO.	SYMBOL	FUNCTION
1-2, 26-27	P ₂₀ -P ₂₃ (Port 2)	P ₂₀ -P ₂₃ comprise the 4-bit bi-directional I/O port which is also used as the expander bus for the $\mu$ PD8243.
3	PROG	PROG is the output strobe pin for the μPD8243.
4-11	P ₀₀ -P ₀₇ (Port 0)	One of the two 8-bit quasi bi-directional I/O ports.
12	ALE	Address Latch Enable output (active-high). Occurring once every 30 input clock periods, ALE can be used as an output clock.
13	T1	Testable input using transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction. T1 also provides zero-cross sensing for low-frequency AC input signals.
14	V _{SS}	Processor's ground potential.
15	XTAL 1	One side of frequency source input using resistor, inductor, crystal or external source. (non-TTL compatible VIH).
16	XTAL 2	The other side of frequency source input.
17	RESET	Active high input that initializes the processor and starts the program at location zero.
18-25	P ₁₀ -P ₁₇ (Port 1)	The second of two 8-bit quasi bi-directional I/O ports.
28	Vcc	+5V power supply input.

FUNCTIONAL DESCRIPTION The NEC µPD8021 is a single component, 8-bit, parallel microprocessor using N-channel silicon gate MOS technology. The self-contained 1K x 8-bit ROM, 64 x 8-bit RAM, 8-bit timer/counter, and clock circuitry allow the µPD8021 to operate as a single-chip microcomputer in applications ranging from controllers to arithmetic processors.

> The instruction set, a subset of the  $\mu$ PD8048/8748/8035, is optimum for high-volume, low cost applications where I/O flexibility and instruction set power are required. The  $\mu PD8021$  instruction set is comprised mostly of single-byte instructions with no instructions over two bytes.

#### μPD8021

		1					ION C						FL/
MNEMONIC	FUNCTION	DESCRIPTION	D7	D ₆	D ₆	D ₄	D ₃	D ₂	D ₁	D ₀	CYCLES	BYTES	C
		DATA MO	VES										
MOV A, ≃ data	(A) ← data	Move Immediate the specified data into	0	0	- 1	0	0	0	1	1	2	2	
1,		the Accumulator.	d7	d6	d ₅	d4	dз	d ₂	d ₁	ďΩ			
MOV A, Rr	(A) ← (Rr); r = 0 - 7	Move the contents of the designated registers into the Accumulator.	1	1	1	1	1	r	r	r	1	1	
MOV A, @ Rr	(A) + ((Rr)); r = 0 - 1	Move Indirect the contents of data memory location into the Accumulator.	1	1	1	1	. 0	0	0	r	1	1	
MOV Rr, = data	(Rr) ← data; r = 0 - 7	Move Immediate the specified data into the designated register.	1 : d7	0 d6	1 d ₅	1 d4	1 d3	r d2	r d1	r do	2	2	
MOV Rr, A	(Rr) ← (A); r = 0 - 7	Move Accumulator Contents into the designated register.	1	0	1	0	1	r	r	r	1	1	İ
MOV @ Rr, A	((Rr)) ← (A); r = 0 – 1	Move Indirect Accumulator Contents into data memory location.	1	0 .	1	0	0	0	0	r	1	1	
MOV @ Rr, = data	((Rr)) ← data; r = 0 - 1	Move Immediate the specified data into data memory.	1	0.	1	1	0	0	0	r	2	2	
MOVP A, @ A	(PC 0 - 7) ← (A)		d ₇	d6	d5 1	d4	d3	d2	d ₁	d ₀	2		i i
	(A) ← ((PC))	Move data in the current page into the Accumulator,	1	0	1	0	0	0	1	1	1	'	
XCH A, Rr	(A)   (Rr); r = 0 - 7	Exchange the Accumulator and designated register's contents.	0	0	1	0	1	r	r	r	1	1	ļ
XCH A, @ Rr	(A) <del>= ((Br)); r = 0 - 1</del>	Exchange Indirect contents of Accumulator and location in data memory.	0	0	1	0	0	0	0	r	1	1	
XCHD A, @ Rr	(A 0 - 3)	Exchange Indirect 4-bit contents of Accumulator and data memory.	0	0 '	1	1	0	0	0	r '	1	1	
		FLAG:	S										
CPL C	(C) ← NOT (C)	Complement Content of carry bit.	1.	0	1	0	0	1	1	1	1	1	
CLR C	(C) ← 0	Clear content of carry bit to 0.	1	0 -	0	1	0	1	1	1	1	1	
		INPUT/OU	TPUT										
ANLD Pp, A	$(P_p) \leftarrow (P_p) \text{ AND } (A 0 - 3)$ p = 4 - 7	Logical and contents of Accumulator with designated port (4 - 7).	1	0	0	1	1	1	р	р	2	1	
IN A, P _p	$(A) \leftarrow (P_p); p = 1 - 2$	Input data from designated port (1 - 2) into Accumulator.	0	0	0	0	1	0	р	р	2	1	
MOVD A, Pp	$(A \ 0 - 3) \leftarrow (P_p); p = 4 - 7$ $(A \ 4 - 7) \leftarrow 0$	Move contents of designated port (4 - 7) into Accumulator.	0	0	0	0	1	1	р	р	2	1	
MOVD P _p , A	(P _p ) - A 0 - 3; p = 4 - 7	Move contents of Accumulator to designated port (4 - 7).	0	0	1	1	1	1	р	p	1	1	
ORLD P _p , A	$(P_p) \leftarrow (P_p) \text{ OR } (A \ 0 - 3)$ p = 4 - 7	Logical or contents of Accumulator with designated port (4 - 7),	1	0	0	0	1	1	р	р	1	1	
OUTL P _p , A	$(P_p) \leftarrow (A); p = 1 - 2$	Output contents of Accumulator to designated port (1 – 2).	0	0	1	1	1	0	р	р	1	1	
		REGISTI	ERS								·		
INC Rr	(Rr) ← (Rr) + 1; r = 0 - 7	Increment by 1 contents of designated register.	0	0	0	1	1	r	r	· r	1	1	
INC @ Rr	((Rr)) ← ((Rr)) + 1; r = 0 - 1	Increment Indirect by 1 the contents of data memory location.	0	0	0	1	0	0	0	r	1	1	
		SUBROUT	INE								L		
CALL addr	((SP)) ← (PC), (PSW 4 - 7)	Call designated Subroutine.	810	ag	ag	1	0	1	0	0	2	2	
	(SP) ← (SP) + 1 (PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) ← DBF		87	a6	85	a4	аз	a ₂	81	a0	3		
RET	(SP) ← (SP) - 1 (PC) ← ((SP))	Return from Subroutine without restor- ing Program Status Word.	1	0	0	0	0	0	1	1	2	1	
		TIMER/COU	NTER										
MOV A, T	(A) ← (T)	Move contents of Timer/Counter into Accumulator.	0	1	0	0	0	0	1	0	1	1	
MOV T, A	(T) ← (A)	Move contents of Accumulator into Timer/Counter.	0	1	1	0	0	0	1	0	1	1	
STOP TONT		Stop Count for Event Counter.	0	1	1	0	0	1	0	1	1 1	1	1
				•				-			1		
STRT CNT		Start Count for Event Counter.	0	1	0	0	0	1	0	1	1	1	]
STRT CNT STRT T		Start Count for Event Counter.  Start Count for Timer.  MISCELLAN	0	11	0	1	0	1	0	1	1	1	<u> </u>

Notes: ① Instruction Code Designations r and p form the binary representation of the Registers and Ports involved.
② The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in.
③ References to the address and date are specified in bytes 2 and/or 1 of the instruction.
④ Numerical,Subscripts appearing in the FUNCTION column reference the specific bits affected.

#### Symbol Definitions


SYMBOL	DESCRIPTION
Α	The Accumulator
addr	Program Memory Address (12 bits)
С	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
Р	"In-Page" Operation Designator
Pp	Port Designator (p = 1, 2 or 4 - 7)
Rr	Register Designator (r = 0, 1 or 0 -

SYMBOL	DESCRIPTION
Т	Timer
• T1	Testable Flag 1
×	External RAM
-	Prefix for Immediate Data
@	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location
+	Replaced By

			Ι		40107								FLAG
MNEMONIC	FUNCTION	DESCRIPTION	.D7	D ₆	D ₅	D ₄	ION C	D ₂	D ₁	D ₀	CYCLES	BYTES	C
		ACCUMULA											
ADD A, = data	(A) ← (A) + data	Add immediate the specified Data to the Accumulator.	0 d7	0 dg	0 dg	0 d4	O d3	0 d2	1 d1	. 1 do	2	2 .	
Add A, Rr	(A) ← (A) + (Rr) for r = 0 - 7	Add contents of designated register to the Accumulator.	0	÷ 1.	.1	0	1	r	•	r	1	1	•
ADD A, @ Rr	(A) ← (A) + ((Rr)) for r = 0 - 1	Add indirect the contents the data memory location to the Accumulator.	0	1	1	0	0	0 ,	0	•	1	1	•
ADDC A, = date	(A) ← (A) + (C) + data	Add immediate with carry the specified dete to the Accumulator.	0 d7	. 0	0 dg	1 d4	0 d3	0 d2	1 d1	1 do	2	2	•
ADDC A, Rr	(A) ← (A) + (C) + (Rr) for r = 0 - 7	Add with carry the contents of the designated register to the Accumulator.	0	1	1	1	1	r	r	r	1	1	•
ADDC A, @ Rr	(A) ← (A) + (C) + ((Rr)) for r = 0 - 1	Add indirect with carry the contents of data memory location to the Accumulator.	0	1	1	1	0	0	0	r	1 .	1	•
ANL A, ≈ data	(A) ← (A) AND data	Logical and specified Immediate Data with Accumulator.	0 d7	1 de	0 dg	1 d4	0 d3	0 d2	1 d1	1 d0	2	2	
ANL A, Rr	(A) ← (A) AND (Rr) for r = 0 - 7	Logical and contents of designated register with Accumulator.	0	1	0	1	1	r	r	r	1	1	
ANL A, @ Rr	(A) ← (A) AND ((Rr)) for r = 0 - 1	Logical and indirect the contents of data memory with Accumulator.	0	1	0	1	0	0	0-	r	1 .	1	ĺ
CPL A	(A) ← NOT (A)	Complement the contents of the Accumulator.	0	0	1	1	Ο,	1	- 1	1	1	1	
CLR A	(A) ← 0	CLEAR the contents of the Accumulator.	0	0	1	0	0	1	1	1	1	1	
DA'A		DECIMAL ADJUST the contents of the Accumulator.	0	1	0	1	0	1	1	1	-1	1	•
DEC A	(A) ← (A) – 1	DECREMENT by 1 the Accumulator's contents.	0	0	0	0	0	1	1	1	1	1	
INC A	(A) ← (A) + 1	Increment by 1 the Accumulator's contents.	0	0	0	1	0	1	1	1	1	1	
ORL A, = data	(A) ← (A) OR data	Logical OR specified immediate data with Accumulator	0 d7	1 d6	0 dg	0 d4	0 dg	0 d2	1 da	1 do	2	2	1
ORL A, Rr	(A) ← (A) OR (Rr) for r = 0 - 7	Logical OR contents of designated register with Accumulator.	o	1	0	0	1	r	r	r	1	1	
ORL A @ Rr	(A) ← (A) OR ((Rr)) for r = 0 - 1	Logical OR Indirect the contents of data memory location with Accumulator.	0	1	0	c	0	0	0	r	1	1	}
RLA	(AN + 1) (AN) (A0) (A7) for N = 0 - 8	Rotate Accumulator left by 1-bit with- out carry.	1	, 1	1	0	0	1	1	1	1	1	
RLC A	(AN + 1) + (AN); N = 0 - 6 (A ₀ ) + (C) (C) + (A ₇ )	Rotate Accumulator left by 1-bit through carry.	1	1	1		0	1	1	1	1	1	•
RR A	(AN) ← (AN + 1); N = 0 - 6 (A ₇ ) ← (A ₀ )	Rotate Accumulator right by 1-bit without carry.	0	1	1	1	0	1	1	1	1	1	
RRC A	(AN) ← (AN+1); N=0-6 (A ₇ ) ← (C) (C) ← (A ₀ )	Rotate Accumulator right by 1-bit through carry.	0	1	1	0	0	1	1	1	1	1	•
SWAP A	(A4.7) <del>2</del> (A0 - 3)	Swap the 24-bit nibbles in the Accumulator.	0	1	0	0	0	1	1	1	1	1	
XRL A, = data	(A) ← (A) XOR data	Logical XOR specified immediate data with Accumulator.	1 d7	1 dg	0 dg	1 d4	0 d3	0 d2	1 d1	1 do	2	2	1
XRL A, Rr	(A) ← (A) XOR (Rr) for r = 0 - 7	Logical XOR contents of designated register with Accumulator.	1	1	0	1	1	r	r	r	1	1	
XRL A, @ Rr	(A) ← (A) XOR ((Rr)) for r = 0 - 1	Logical XOR Indirect the contents of data memory location with Accumulator.	,	1	0	1	0	0	0	r	1	1	ĺ
		BRANC	H								L	l	
DJNZ Rr, addr	(Rr) ← (Rr) – 1; r = 0 – 7 If (Rr) ≠ 0	Decrement the specified register and test contents.	1 87	1	1	0 84	1	, ,	81	r 80	2	2	
JC addr	(PC 0 - 7) ← addr (PC 0 - 7) ← addr if C = 1	Jump to specified address if carry flag	1	#6 1	85 1	1	a3 0	82 1	1	0	2	2	
JMP addr	(PC) ← (PC) + 2 if C = 0 (PC 8 - 10) ← addr 8 - 10	is set. Direct Jump to specified address within	87 810	96 99	ag ag	#4 0	a3 0	a2 1	a1 0	a0 0	2	2	
	(PC 0 - 7) ← addr 0 - 7 (PC 11) ← DBF	the 2K address block.	87	86	85	84	<b>a</b> 3	*2	ΒĴ	80	_		
JMPP @ A	(PC 0 - 7) ← ((A))	Jump indirect to specified address with address page.	1	0	1	. 1	0	0	1 *	1	2	1	
JNC addr	(PC 0 - 7) ← addr if C = 0 (PC) ← (PC) + 2 if C = 1	Jump to specified address if carry flag is low.	1 87	1 86	1 85	0 84	0 #3	1 #2	1	0 #0	2	2	
JNT1 addr	(PC 0 - 7) ← addr if T1 = 0 (PC) ← (PC) + 2 if T1 = 1	Jump to specified address if Test 1 is low.	0	1	0 85	0	0 a3	1 82	1 ¹	0 80	2	2	
JNZ addr	(PC 0 - 7) ← addr if A = 0 (PC) ← (PC) + 2 if A = 0	Jump to specified address if Accumulator is non-zero.	1 87	0	0	1 84	0 83	1 82	1 81	0	2	2	
JTF addr	(PC 0 - 7) ← addr if TF = 1	Jump to specified address if Timer Flag	0	ō	0	1	0	1	1	ō	2	2	1
JT1 addr	(PC) ← (PC) + 2 if TF = 0 (PC 0 - 7) ← addr if T1 = 1	is set to 1.  Jump to specified address if Test 1 is a 1.	87	<b>≈6</b> 1	*5 · 0	#4 1	<b>8</b> 3	82 1	81 1	<b>8</b> 0	2	2	
	(PC) ← (PC) + 2 if T1 = 0		97	86	ав	84	83	82	81	<b>a</b> 0	_		1
JZ addr	(PC 0 - 7) ← addr if A = 0 (PC) ← (PC) + 2 if A = 0	Jump to specified address if Accumulator is 0.	1 87	1 #6	0 #6	0 84	0 83	1 82	1 81	0 #0	2	2	
			<u></u> _	<u> </u>							L	L	1

## μPD8021

## PACKAGE OUTLINE µPD8021C



ITEM	MILLIMETERS	INCHES
Α	38.0 MAX	1.496 MAX
В	2.49	0.098
С	2.54	0.10
D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN	0.10 MIN
н	0.5 MIN :	0.02 MIN
ı	5.22 MAX	0.205 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.6
L	13.2	0.52
м	0.25 ⁺ 0.10 0.05	0.01 + 0.004



## SINGLE CHIP 8-BIT MICROCOMPUTER WITH ON-CHIP A/D CONVERTER


#### DESCRIPTION


The NEC  $\mu$ PD8022 is designed for low cost, high volume applications requiring large ROM space, analog to digital conversion capability, a capacitive touchpanel keyboard interface and/or a power line time base. The  $\mu$ PD8022 satisfies these requirements by integrating on one chip, an 8-bit  $\mu$ PD8021 type processor with 2K of ROM, a 2 channel 8-bit A/D converter, a high impedance comparator input port, and a zero crossing detector.

#### **FEATURES**

- 8-Bit Processor, ROM, RAM, I/O and Clock Generator
- Single +5V Supply (4.5V to 6.5V)
- NMOS Silicon Gate Technology
- 2K x 8 ROM, 64 x 8 RAM, 26 I/O Lines
- On Chip 8-Bit A/D Converter with 2 Input Channels
- 8.3 μs Instruction Cycle Timer
- Instructions are a Subset of μPD8048; Superset of μPD8021
- Internal Timer/Event Counter
- External and Timer/Counter Interrupts
- On-Chip Zero-Cross Detector
- High Impedance Comparator Port with Variable Threshold
- · Clock Generator Using a Crystal or Single Inductor
- High Current Drive Capability on 2 I/O Pins
- Expandable I/O Utilizing the μPD8243
- Available in 40-Pin Plastic Dual-In-Line Package

#### PIN CONFIGURATION





 Operating Temperature
 0°C to +70°C
 ABSOLUTE MAXIMUM

 Storage Temperature (Plastic Package)
 -65°C to +150°C
 RATINGS*

 Voltage on Any Pin
 -0.5 to +7 Volts
 1 Watt

Note: 1 With Respect to Ground.

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $\rm T_a$  = 0°C to 70°C,  $\rm V_{CC}$  = 5.5V ± 1V,  $\rm V_{SS}$  = 0V

PARAMETER	SYMBOL		LIMITS	3	UNIT	TEST
PARAMETER	STIVIBUL	MIN	TYP	MAX	UNII	CONDITIONS
Input Low Voltage	VIL	-0.5		8.0	V	V _{TH} Floating
Input Low Voltage (Port 0)	VIL1	-0.5		V _{TH} -0.1	٧	
Input High Voltage (All except XTAL 1, RESET)	ViH	2.0		Vcc	V	V _{CC} = 5.0V ± 10% V _{TH} Floating
Input High Voltage (All except XTAL 1, RESET)	V _{IH1}	3.0		Vcc	V	VCC = 5.5V ± 1V VTH Floating
Input High Voltage (Port 0)	V _{IH2}	V _{TH} +0.1		Vcc	V	
Input High Voltage (RESET, XTAL 1)	VIH3	3.0		Vсс	V	V _{CC} = 5.0V ± 10%
Port 0 Threshold Voltage	VTH	0		0.4 V _{CC}	v	
Output Low Voltage	VOL			0.45	V	IOL = 1.7 mA
Output Low Voltage (P ₁₀ , P ₁₁ )	V _{OL1}			2.5	V	IOL = 7 mA
Output High Voltage (All unless open drain option for Port 0)	∨он	2.4	:		V	¹ OH = 50 μA
Input Current (T1)	IL1.			±200	μΑ	V _{CC} > V _{IN} > V _{SS} + 0.45V
Output Leakage Current (Open drain option for Port 0)	¹ L0			±10	μА	V _{CC.} > V _{IN} > V _{SS} + 0.45V
V _{CC} Supply Current	¹cc		50	100	mιA	

DC CHARACTERISTICS

#### PIN IDENTIFICATION

<u> </u>	PIN	
NO.	SYMBOL	FUNCTION
8	т ₀	Active low interrupt input if enabled. Also testable using the conditional jump instructions JTO and JNTO.
19	Т1	Zero-cross detector input. After executing a STRT CNT instruction this becomes the event counter input. Also testable using the conditional jump instructions JT1 and JNT1. Optional ROM mask pull-up resistor available.
6	AN0	Analog input to the A/D converter after execution of the SEL ANO instruction.
5	AN1	Analog input to the A/D converter after execution of the SEL AN1 instruction.
22	XTAL 1	Input for internal oscillator connected to one side of a crystal or inductor. Serves as an external frequency input also (Non-TTL compatible $V_{\hbox{IH}}$ ).
23	XTAL 2	Input for internal oscillator connected to the other side of a crystal or inductor. This pin is not used when employing an external frequency source.
37	PROG	Strobe output for the µPD8243 I/O expander.
18	ALE	Active high address latch enable output occurring once every instruction cycle. Can be used as an output clock.
24	RESET	Active high input that initializes the processor to a defined state and starts the program at memory location zero.
40	v _{cc}	+5V power supply.
3	AV _{CC}	+5V A/D converter power supply.
20	V _{SS}	Power supply ground potential.
7	AV _{SS}	A/D converter power supply ground potential. Sets conversion range lower limit.
4	VA _{REF}	Reference voltage for A/D converter. Sets conversion range upper limit.
9	V _{TH}	Port 0 comparator threshold reference input.
21	SUBST (NC)	Substrate connection used with bypass capacitor to $V_{\mbox{SS}}$ for substrate voltage stabilization and improvement of A/D accuracy.
10-17	P00 ^{-P} 07	Port 0. 8-bit open drain I/O port with comparator inputs. The reference threshold is set via V _{TH} . Optional ROM mask pull-up resistors available.
25-32	P ₁₀ -P ₁₇	Port 1. 8-bit quasi-bidirectional port. TTL compatible.
1-2 33-36 38-39	P ₂₀ -P ₂₇	Port 2, 8-bit quasi-bidirectional port. TTL compatible. $P_{20}$ - $P_{23}$ also function as an I/O expander port for the $\mu$ PD8243.

#### $T_a = 0^{\circ} C \text{ to } 70^{\circ} C, V_{CC} = 5.5 V \pm 1 V, V_{SS} = 0 V$

PARAMETER	SYMBOL		LIMIT	S	UNIT	TEST
FANAMETER	STIVIBUL	MIN	TYP	MAX	UNIT	CONDITIONS
Cycle Time	tCY	8.38		50.0	μs	3.58 MHz XTAL for t _{CY} min.
Zero-Cross Detection Input (T1)	VT1	1		3	VAC _{pp}	AC coupled
Zero-Cross Accuracy	AZX			±135	mV	60 Hz Sine Wave
Zero-Cross Detection Input Frequency (T1)	FZX	0.05		1	kHz	
Port Control Setup Before Falling Edge of PROG	tCP	0.5			μs	t _{CY} = 8.38 μs, C _L = 80 pF
Port Control Hold After Falling Edge of PROG	^t PC	0.8			μs	t _{CY} = 8.38 μs, C _L = 80 pF
PROG to Time P2 Input Must be Valid	tPR			1.0	μs	t _{CY} = 8.38 μs, C _L = 80 pF
Output Data Setup Time	tpp	7.0			μs	tCY = 8.38 μs, C _L = 80 pF
Output Data Hold Time	tPD	8.3			μς	t _{CY} = 8.38 μs, C _L = 80 pF
Input Data Hold Time	tpF	0		150	ns	$t_{CY} = 8.38 \mu s$ , $C_L = 80 pF$
PROG Pulse Width	tpp	8.3			μs	$t_{CY} = 8.38 \mu s$ , $C_L = 80 pF$
ALE to Time P2 Input Must be Valid	tPRL			3.6	μs	t _{CY} = 8.38 μs, C _L = 80 pF
Output Data Setup Time	tPL	8.0			μs	t _{CY} = 8.38 μs, C _L = 80 pF
Output Data Hold Time	tLP	1.6			μs	t _{CY} = 8.38 μs, C _L = 80 pF
Input Data Hold Time	tpFL	0			μs	t _{CY} = 8.38 μs, C _L = 80 pF
ALE Pulse Width	tLL	3.9		23.0	μs	tCγ = 8.38.μs for min.

#### **PORT 2 TIMING**

# EXPANDER PORT OUTPUT EXPANDER PORT OUTPUT PORT 20.3 DATA **PPL PORT CONTROL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL **PPL

#### TIMING WAVEFORM

## A/D CONVERTER CHARACTERISTICS


 $\rm T_{8}$  = 0°C to 70°C,  $\rm V_{CC}$  = 5.5V  $\pm$  1V,  $\rm V_{SS}$  = 0V,  $\rm AV_{CC}$  = 5.5V  $\pm$  1V,  $\rm AV_{SS}$  = 0V  $\rm AV_{CC}/2 \le V_{AREF} \le AV_{CC}$ 

PARAMETER	SYMBOL		LIMITS		UNITS	TEST
PARAMETER	TANAMIC ICH STWOOL		TYP	MAX	UNITS	CONDITIONS
Resolution		8			BITS	
Absolute Accuracy				2	LSB	
Sample Setup Before Falling Edge of ALE	tss		0.20		tCY	0
Sample Hold After Falling Edge of ALE	^t SH		0.10		tCY	1
Input Capacitance (ANO, AN1)	C _{AD}		1		pF	
Conversion Time	tCNV	4		4	tCY	
Conversion Range		AVSS		VAREF	V	
Reference Voltage	VAREF	AVCC/2		AVCC	V	

Note: 1 The analog signal on AN0 and AN1 must remain constant during the sample time  ${}^{t}SS + {}^{t}SH'$ 

② .8% FSR ± 1/2 LSB

#### **TIMING WAVEFORM**




#### μPD8022

**INSTRUCTION SET** 

The instruction set of the  $\mu$ PD8022 is a subset of the  $\mu$ PD8048 instruction set except for three instructions, SEL AN0, SEL AN1, and RAD, which are unique to the  $\mu$ PD8022. The  $\mu$ PD8022 instruction set is also a superset of the  $\mu$ PD8021, meaning that the  $\mu$ PD8022 will execute ALL of the  $\mu$ PD8021 instructions PLUS some additional instructions which are listed below. For a summary of the  $\mu$ PD8021 instruction set, please refer to that section. Symbols used below are defined in the same manner as in that section. Also note that the instructions listed below do not affect any status flags.

	T T		1	ı	NST	RUCT	ION	COD	E			
MNEMONIC	FUNCTION	DESCRIPTION	D ₇	D ₆	D ₅	D ₄	D3	D ₂	D ₁	D ₀	CYCLES	BYTES
JTO addr	$(PC_{0-7}) \leftarrow addr \text{ if }$ $T0 = 1$ $(PC) \leftarrow (PC) + 2$ $\text{if } T0 = 0$	Jump to specified address if TO is high	0 a ₇	0 a6	1 a ₅	1 a4	0 a3	1 a ₂	1 a ₁	0 a ₀	2	2
JNTO addr	(PC ₀₋₇ ) ← addr if T0 = 0 (PC) ← (PC) + 2 if T0 = 1	Jump to specified address if TO is low	0 a ₇	0 a6	1 a ₅	0 a4	0 a3	1 a2	1 a ₁	0 a ₀	2	2
RAD	(A) ← (CRR)	Move to A the contents of the A/D conversion result register (CRR)	1	0	0	0	0	0	0	0	2	1
SEL ANO		Select ANO as the input for the A/D converter	1	0	0	0	0	1	0	1	. 1	1
SEL AN1		Select AN1 as the input for the A/D converter	1	0	0	1	0	1	0	1	1	1
EN I		Enable the external interrupt input T0	0	0	0	0	0	1	0	1	1	1
DISI		Disable the external interrupt input TO	0	0	0	1	0	1	0	1	1	1
EN TCNTI		Enable internal timer/ counter interrupt	0	0	1	0	0	1	0	1	1	1
DIS TCNTI		Disable internal timer/ counter interrupt	0	0	1	1	0	1	0	1	1	1
RETI	(SP) ← (SP) - 1 (PC) ← ((SP))	Return from interrupt and re-enable interrupt input logic	1	0	0	1	0	0	1	1	2	1



PACKAGE OUTLINE μPD8022C

ITEM	MILLIFAETERS	INCHES
A	51.5 MAX	2.028 MAX
В	1,62	0.064
c	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0,10 MIN
н	0.5 MIN	0.019 MIN
ī	5.22 MAX	0,206 MAX
J	5.72 MAX	0.225 MAX
K	15.24	0.600
L	13.2	0.520
м	0.25 ^{+ 0.1} - 0.05 ·	0.010 + 0.004 - 0.002

## UNIVERSAL PROGRAMMABLE PERIPHERAL INTERFACE — 8-BIT MICROCOMPUTER

#### DESCRIPTION

The  $\mu$ PD8041A/8741A is a programmable peripheral interface intended for use in a wide range of microprocessor systems. Functioning as a totally self-sufficient controller, the  $\mu$ PD8041A/8741A contains an 8-bit CPU, 1K x 8 program memory, 64 x 8 data memory, I/O lines, counter/timer, and clock generator in a 40-pin DIP. The bus structure, data registers, and status register enable easy interface to 8048, 8080A or 8085A based systems. The  $\mu$ PD8041A's program memory is factory mask programmed, while the  $\mu$ PD8741A's program memory is UV EPROM to enable user flexibility.

#### FEATURES

- Fully Compatible with 8048, 8080A, 8085A and 8086 Bus Structure
- 8-Bit CPU with 1K x 8 ROM, 64 x 8 RAM, 8-Bit Timer/Counter,
  18 I/O Lines
- 8-Bit Status and Two Data Registers for Asynchronous Slave-to-Master Interface
- Interchangeable EPROM and ROM Versions
- Interrupt, DMA or Polled Operation
- Expandable I/O
- 40-Pin Plastic or Ceramic Dip
- Single +5V Supply

#### PIN CONFIGURATION

#### μPD8041A/8741A

PIN IDENTIFICATION

	PIN	1.1
NO.	SYMBOL	FUNCTION
1,39	T ₀ , T ₁	Testable input pins using conditional transfer functions JT0, JNT0, JT1, JNT1. $T_1$ can be made the counter/timer input using the STRT CNT instruction. The PROM programming and verification on the $\mu$ PD8741A uses T ₀ .
2	X ₁	One side of the crystal input for external oscillator or frequency source.
3	X ₂	The other side of the crystal input.
4	RESET	Active-low input for processor initialization. RESET is also used for PROM programming, verification, and power down.
5	SS	Single Step input (active-low). SS together with SYNC output allows the μPD8741A to "single-step" through each instruction in program memory.
6	<u>cs</u>	Chip Select input (active-low). $\overline{\text{CS}}$ is used to select the appropriate $\mu\text{PD8041A/8741A}$ on a common data bus.
7	EA	External Access input (active-high). A logic "1" at this input commands the μPD8041A/8741A to perform all program memory fetches from external memory.
8	RD	Read strobe input (active-low). RD will pulse low when the master processor reads data and status words from the DATA BUS BUFFER or Status Register.
9	A ₀	Address input which the master processor uses to indicate if a byte transfer is a command or data.
10	WR	Write strobe input (active-low). WR will pulse low when the master processor writes data or status words to the DATA BUS BUFFER or Status Register.
11	SYNC	The SYNC output pulses once for each µPD8041A/8741A instruction cycle. It can function as a strobe for external circuitry. SYNC can also be used together with SS to "single-step" through each instruction in program memory.
12-19	D ₀ -D ₇ BUS	The 8-bit, bi-directional, tri-state DATA BUS BUFFER lines by which the µPD8041A/8741A interfaces to the 8-bit master system data bus.
20	V _{SS}	Processor's ground potential.
21-24, 35-38		PORT 2 is the second of two 8-bit, quasi-bi-directional I/O ports. P ₂₀ -P ₂₃ contain the four most significant bits of the program counter during external memory fetches. P ₂₀ -P ₂₃ also serve as a 4-bit I/O bus for the μPD8243, INPUT/OUTPUT EXPANDER. P ₂₄ -P ₂₇ can be used as port lines or can provide Interrupt Request (IBF and OBF) and DMA handshake lines (DRG and DACK).
25	PROG	Program Pulse. PROG is used in programming the $\mu$ PD8741A. It is also used as an output strobe for the $\mu$ FD8243.
26	V _{DD}	$V_{DD}$ is the programming supply voltage for programming the $\mu$ PD8741A. It is +5V for normal operation of the $\mu$ PD8041A/8741A. $V_{DD}$ is also the Low Power Standby input for the ROM version.
27-34	P ₁₀ -P ₁₇	PORT 1 is the first of two 8-bit quasi-bi-directional I/O ports.
40	Vcc	Primary power supply. $V_{CC}$ must be +5V for programming and operation of the $\mu PD8741A$ and for the operation of the $\mu PD8041A$ .


## **FUNCTIONAL DESCRIPTION**

The  $\mu$ PD8041A/8741A is a programmable peripheral controller intended for use in master/slave configurations with 8048, 8080A, 8085A, 8086 — as well as most other 8-bit and 16-bit microprocessors. The  $\mu$ PD8041A/8741A functions as a totally self-sufficient controller with its own program and data memory to effectively unburden the master CPU from I/O handling and peripheral control functions. The  $\mu$ PD8041A/8741A is an intelligent peripheral device which connects directly to the master processor bus to perform control tasks which off load main system processing and more efficiently distribute processing functions.


#### μPD8041A/8741A FUNCTIONAL ENHANCEMENTS

The  $\mu$ PD8041A/8741A features several functional enhancements to the earlier  $\mu$ PD8041 part. These enhancements enable easier master/slave interface and increased functionality.

 Two Data Bus Buffers. Separate Input and Output data bus buffers have been provided to enable smoother data flow to and from master processors.



8-Bit Status Register. Four user-definable status bits, ST₄-ST₇, have been added to the status register. ST₄-ST₇ bits are defined with the MOV STS, A instruction which moves accumulator bits 4-7 to bits 4-7 of the status register. ST₀-ST₃ bits are not affected.



MOV STS, A Instruction OP Code 90H

 RD and WR inputs are edge-sensitive. Status bits IBF, OBF, F1 and INT are affected on the trailing edge at RD or WR.



#### μPD8041A/8741A


4. P24 and P25 can be used as either port lines or Buffer Status Flag pins. This feature allows the user to make OBF and IBF status available externally to interrupt the master processor. Upon execution of the EN Flags instruction, P24 becomes the OBF pin. When a "1" is written to P24, the OBF pin is enabled and the status of OFB is output. A "0" written to P24 disables the OBF pin and the pin remains low. This pin indicates valid data is available from the μPD8041A/8741A. EN Flags instruction execution also enables P25 indicate that the μPD8041A/8741A is ready to accept data. A "1" written to P25 enables the IBF pin and the status of IBF is available on P25. A "()" written to P25 disables the IBF pin.

EN Flags Instruction Op code - F5H.

5. P26 and P27 can be used as either port lines or DMA handshake lines to allow DMA interface. The EN DMA instruction enables P26 and P27 to be used as DRQ (DMA Request) and DACK (DMA acknowledge) respectively. When a "1" is written to P26, DRQ is activated and a DMA request is issued. Deactivation of DRQ is accomplished by the execution of the EN DMA instruction, DACK anded with RD, or DACK anded with WR. When EM DMA has been executed, P27 (DACK) functions as a chip select input for the Data Bus Buffer registers during DMA transfers.

EN DMA Instruction Op Code - E5H.

μPD8041A/8741A FUNCTIONAL ENHANCEMENTS (CONT.)



## ABSOLUTE MAXIMUM RATINGS*

Operating Temperature0°C to +70°C
Storage Temperature (Ceramic Package)65°C to +150°C
Storage Temperature (Plastic Package)65°C to +150°C
Voltage on Any Pin
Power Dissipation

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1 With respect to ground.

 $T_a$  = 0°C to +70°C;  $V_{DD}$  =  $V_{CC}$  = +5V ± 10%;  $V_{SS}$  = 0V

#### DC CHARACTERISTICS

	,		LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Low Voltage (All except X ₁ and X ₂ )	VIL	-0.5		+0.8	V	1
Input Low Voltage (X ₁ and X ₂ , RESET)	V _{IL1}	-0.5		0.6	٧	
Input High Voltage (All except X ₁ , X ₂ , RESET)	VIH	2.0		Vcc	V	
Input High Voltage (X ₁ , X ₂ , RESET)	V _{IH1}	3.8		Vcc	٧	
Output Low Voltage (D ₀ -D ₇ , SYNC)	VOL			0.45	٧	IOL = 2,0 mA
Output Low Voltage (All other outputs except PROG)	V _{OL1}			0.45	V	IOL = 1.0 mA
Output Low Voltage (PROG)	V _{OL2}			0.45	V	IOL = 1.0 mA
Output High Voltage (D ₀ -D ₇ )	Voн	2.4			V	IOH = -400 μA
Output High Voltage (All other outputs)	Vон1	2.4			٧	IOH = -50 μA
Input Leakage Current (T ₀ , T ₁ , RD, WR, CS, EA, A ₀ )	IL			±10	μА	Vss < V _{IN} < Vcc
Output Leakage Current (D ₀ -D ₇ ; High Z State)	†OL	-		±10	μА	Vss + 0.45 < Vin < Vcc
VDD Supply Current	1DD			15	mΑ	
Total Supply Current	ICC + IDD			125	mA	
Low Input Source Current (P10-P17; P20-P27)	ינו			0,5	mA	V _{1L} = 0.8V
Low Input Source Current (SS; RESET)	¹ LI1			0,2	mA	V _{IL} = 0.8V

#### μPD8041A/8741A


 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{DD} = V_{CC} = +5V \pm 10\%; V_{SS} = 0V$ 

**AC CHARACTERISTICS** 


			L	MITS			
		μPD	8041A	μΡΙ	08741A		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
		DE	B READ				
CS, A ₀ Setup to RD ↓	†AR	0		60		ns .	
CS, A ₀ Hold after RD ↑	^t RA	0		30		ns	
RD Pulse Width	tRR	250		300	2 x tcY	ns	tCY = 2.5 μs
CS, A ₀ to Data Out Delay	tAD		225		370	ns	CL = 150 pF
RD ↓ to Data Out Delay	tRD		225		200	ns	CL = 150 pF
RD t to Data Float Delay	tDF		100		140	ns	
Cycle Time	tCY	2.5	15	2.5	15	μs	6 MHz Crystal
		DE	B WRITI				
CS, A ₀ Setup to WR ↓	tAW	0		60		ns	
CS, A ₀ Hold after WR ↑	tWA	0		30		ns	
WR Pulse Width	tww	250		300	2 x t _C Y	ns	tCY = 2.5 μs
Data Setup to WR ↑	tDW	150		250		ns	
Data Hold after WR ↑	tWD	0		30		ns	

#### **READ OPERATION - DATA BUS BUFFER REGISTER**

#### **TIMING WAVEFORMS**



### WRITE OPERATION - DATA BUS BUFFER REGISTER



NSTRUCT	ION SET															
	1011 021				- 1											
MNEMONIC	FUNCTION	DESCRIPTION	0,	D ₆	INS D5	TRUCT D4	D3	ODE D2	Dı	D ₀	CYCLES	BYTES	C AC		AGS 1 IBF ØBF	87,
ADD A, ⊭ d⁄ita	ADD A = data	ACCUM Add Immediate the specified Data to the Accumulator.	0 d7	0 d ₆	0 05	0 d4	0 d3	0 d2	1 d1	1 d0	2	2	•			T
ADD A. Rr	(A) - (A) + (Rr) for r ≃ 0 - 7	Add contents of designated register to	0	1	1	0	1	,	,	,	1	-1				1
ADD A, @ Rr	(A) - (A) + ((Rr))	the Accumulator. Add Indirect the contents the data	0	1	1	0	0	0	0	ř	1	١,				1
ADDC A, # data	forr=0-1 (A) - (A) + (C) - data	memory (location to the Accumulator.  Add Immediate with carry the specified	0	0	0	1	0	0	1	1	2	2				
ADDC A. Rr	(A) - (A) + (C) + (Rr)	data to the Accumulator.  Add with carry the contents of the	07 0	d ₆	d5 1	d4 1	d3 1	93	ø1 ,	d0	,	,				
ADNC A, @ Fir	for r = 0 - 7 (A) - (A) - (C) - ((Br)) for r = 0 - 1	designated register to the Accumulator Add Indirect with carry the contents of data memory location to the Accumulator.	0,	,	٠,	. 1	o o	0	0	,	,	,				
ANL A, indata	(A) - (A) AND data	Logical and specified Immediate Data	0	1	0	1.	0	0	1	1	2	2	İ			
ANL A, Rr	(A) - (A) AND (Rr)	with Accumulator.  Logical and contents of designated	0	d6 1	d5 0	1	d3 _1	q5.	d1 '	40	,	١,	1			1
ANL A, @ Ar	for r = 0 - 7 (A) - (A) AND ((Rr))	register with Accumulator. Logical and Indirect the contents of data	o	1	0	1	0	0	0	,	,	,	İ			- {
CPL A	for r = 0 - 1 (A) - NOT (A)	memory with Accumulator, Complement the contents of the	0	0	1	1	0	,	,	٠,	,	,				İ
CLR A	(A1 · 0	Accumulator.  CLEAR the contents of the Accumulator		ō		0	0	1	,	,	١,	١,	1			-
DA A		DECIMAL ADJUST the contents of the Accumulator	0	1	0	, 1	0	i	1	1 -	,	,	·			
DEC A	(A) - (A) - 1	DECREMENT by 1 the accumulator's	0	0	0	0	0	1.	1	1	1	1				
INC A	(A) · (A) + 1	contents. Increment by 1 the accumulator's	0	0	0	t	0	1	,	1	,	۱ ا				
ORLA, = data	(A) - (A) OR data	contents.  Logical OR or specified immediate data	0	t	0	0	0	o'	í	1	2	2				
DRL A, Rr	(A) - (A) OR (Rr)	with Accumulator, Logical OR contents of designated	d7 0	₫6 1	ds O	d4 0	d3 1	d2	d1	40	١,	,				
DRL'A. Ø Rr	for r = 0 - 7 (A) - (A) OR ((Rr))	register with Accumulator.  Logical OR Indirect the contents of data		,	0	0	0 .	0	0		١.	١,				
AL A	for r = 0 - 1	memory location with Accumulator.  Rotate Accumulator left by 1 bit without	ľ.			0	0		1	,		,	į			
	(A ₀ ) (A ₇ ) for N + 0 - 6	carry,	ľ	'	1	U	U	1.	'	,	'.	'	l			
RLC A	(AN + 1) ← (AN), N = 0 - 6 (A ₀ ) · (C) (C) · (A ₇ )	Rotate Accumulator left by 1-bit through carry.	,	1	1	1.	0	1 .	1	1	'	1	ŀ			
RR A	(AN) ← (AN + 1), N = 0 - 6 (A ₇ ) - (A ₀ )	Rotate Accumulator right by 1-bit without carry.	٥	1	1	1	Q.	1	1	1	1	١ ا				1
RRC A	(AN) ← (AN + 1), N ≠ 0 − 6 (A ₇ ) ← (C) (C) ← (A ₀ )	Rotate Accumulator right by 1-bit through carry.	°	1	1	0	0	1	1	1	'	1				
SWAP A	(A ₄₋₇ ) ← (A ₀ – 3)	Swap the 2.4-bit nibbles in the Accumulator.	0	1	0 ,	0	0	1	ŧ	1	1 '	'				
(RLA, # data	(A) · (A) XOR data	Logical XOR specified immediate data with Accumulator.	1 07	1 d6	O.	1	0 d3	0 d2	l d ₁	1 do	2	2				
KRL A, Ar	(A) + (A) XOR (Rr) for r = 0 = 7	Logical XOR contents of designated register with Accumulator.	ŀ	1	0	/ 1	ĭ	, č	i	·	1	1				
XRL A, @ RÎ	(A) - (A) XOR ((Rr)) for r = 0 = 1	Logical XOR Indirect the contents of data memory location with Accumulator.	1 -	1	0	1	0	0	0	,	١,	١,				
		BR	ANCH						_	_						
OJNZ Rr. addr	(Rr) ← (Rr) - 1, r = 0 - 7 If (Rr) ≠ 0 (PC 0 - 7) ← addr	Decrement the specified register and test contents	1 87	1 86	1 85	0 •4	1 #3	a ₂	a)	a0	2	2				
6b addr	(PC 0 - 7) ← addr if Bb = 1 (PC) ← (PC) +,2 if Bb = 0	Jump to specified address if Accumulator bit is set.	b2 ₽7	b1 ₽6	92. p0	24	0 a3	0	1 a1	0 •0	2	2	1	٠.		
C addr	(PC 0 - 7) ← addr if C = 1 (PC) ← (PC) + 2 if C = 0	Jump to specified address if carry flag is set.	1 a7	1: #6:	1 25	1 4	0 •3	1 a2	: 1 . a1	0 /. 0	2	2				
JFO addr	(PC 0 - 7) ← addrif FO = 1 (PC) ← (PC) + 2 if FO = 0	Jump to specified address if Flag F0 is set.	107	0 46	1 a5	1	0 •3	1	1 81	0 <del>2</del> 0	2	2	1			
F1 addr	(PC 0 = 7) addr if F1 = 1 (PC) + (PC) + 2 if F1 = 0	Jump to specified address if Flag F1 is set.	0	1	1	1 84	0	1 02	1	90	2	2	1			
IMP addr	(PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) ← DBF	Direct Jump to specified address within the 2K address block.	*10 *7	*9 *6	*8 *5	0	0 #3	•2	0	0 •0	2	2				
JAPP @ A	(PC 0 - 7) ← ((A))	Jump indirect to specified address with with address page.	١,	0	1	1	0	0	1	1	2	١ ا				
INC addr	(PC 0 = 7) ← addr if C = 0 •	Jump to specified address if carry flag is	1	1	1	0	0	1	1	0	2	2				
JNISF addr	(PC) ← (PC) + 2 if C = 1 (PC 0 - 7) ← addr if IBF =	low. Jump to specified address if input buffer	1	<b>≈6</b> 1	•5 0	1	#3 0	1	1	0	2	2				
JOB F	(PC) ← (PC) + 2 if (BF = 1 (PC 0 = 7) ← addr if OBF = 1	full flag is low.  Jump to specified address if output	17	<b>*6</b>	85 0	84 0	#3 0	•2 1	#1 1	*O	2	2				
	(PC) - (PC) + 2 if OBF = 0	buffer full flag is set.	97	*6	45	84	<b>83</b>	#2	81	40	1	l	1			- 1

#### INSTRUCTION SET (CONT.)

			_											_		~			
MNEMONIC	FUNCTION		D7	D ₆	D ₅	TRUC	FION C	D ₂	D ₁	Do	CYCLES	BYTES	c .	AC:	FLA		er '	ORE	8T4-7
	TORBITOR	BRAN								-0	******		<u> </u>					<del>,</del>	
JNT0 addr	(PC 0 - 7) ← addr if T0 = 0	Jump to specified address if Test 0 is low.		0		0	0	1		0	2	7							
	(PC) ← (PC) + 2 if T0 = 1	samp to specified address in Pest O 12 low.	97	a6	85	84	ag	82	81	a ₀									
JNT1 addr	(PC 0 - 7) ← addr if T1 = 0	Jump to specified address if Test 1 is low.	0	1	0	0	0	1	1	0	2	2							l
	(PC) ← (PC) + 2 if T 1 = 1		87	<b>a</b> 6	*5	*4	₽3	•2	81	•0									
JNZ addr	(PC 0 - 7) ← addr if A = 0	Jump to specified address if accumulator		0	0	34	0	1	1	0	2	2							
JTE addr	(PC) ← (PC) + 2 if A = 0 (PC 0 - 7) ← addr if TF = 1	is non-zero.	97 G	<b>≇</b> 6 0	#5 0	-:	аз О	a2 1	•1	•0 0	,	,							ı
Jir dadi	(PC) ← (PC) + 2 if TF = 0	Jump to specified address if Timer Flag is set to 1,	87	a6	85	*4	ag	92	91	<b>a</b> 0	ľ	ľ							
JTO addr	(PC 0 - 7) ← addr if T0 = 1	Jump to specified address if Test 0 is a 1.	0	ō	1	1	ō	Ţ,	1	ŏ	2 .	2							l
	(PC) ← (PC) + 2 if T0 = 0		87	₽6	<b>a</b> 5	84	•3	92	aı	•0									1
JT1 addr	(PC 0 7) ← addrif T1 = 1	Jump to specified address if Test 1 is a 1.	0	1	0	1	0	1	1	0	2	2							l
	(PC) ← (PC) + 2 if T1 × 0	•	87	*6	a5	94 0	•3	•2	81	*0		i .							l
JZ addr	(PC 0 - 7) + addr if A = 0	Jump to specified address if Accumulator is 0.	87	1 26	0 85	84	0 83	1 82	1 81	0 a0	2	2							l
	(PC) ← (PC) + 2 if A = 0		TROL								<u> </u>	Ь							
EN I		Enable the External Interrupt input.	0	0	0	0	0	- 1	0	1	1	1				_			
DISI		Disable the External Interrupt input.	ő	0	0	1	0		0	,	1 ;	1 ;							l
SEL RBO	(BS) + 0	Select Bank 0 (locations 0 = 7) of Data	1 .	1	0	o	0	•	0	i	1 :	1 ;	l						1
	1	Memory,	Ľ				-	•			1 :	ı							1
SEL RB1	(BS) ← 1	Select Bank 0 (locations 24 — 31) of Data Memory	1	1	0	1	0	1.	0	1	1	1							
EN DMA	i i	Enable DMA Handshake,	1	1	1	1	0	1	0	1	1	1							1
EN FLAGS	1	Enable Interrupt to Master Device.	1	1	1	0	0	1	0	1	1	1							1
	<u></u>	DATA	MOVE	s															
MOVA, ≠ data	(A) - data	Move Immediate the specified data into	0	0	<del></del> -	0	0	0		1	2	2	_			_			
MOV A, Rr		the Accumulator.  Move the contents of the designated	d7	d6 1	d5	d4 1	d3 1	d2	d1	d0	,	١,							
	(A) (Rr), r = 0 7	registers into the Accumulator.							,	•	'	,		t.					
MOV A, @ Rr	(A) ((Rr)), r = 0 t	Move indirect the contents of data memory location into the Accumulator.	'	1	1	'	0	0	0		!								
MOV A, PSW	(A) · (PSW)	Move contents of the Program Status Word into the Accumulator.	'	1	0	0	.0	'	'	1	'	'							
MOV Rr, # data	(Rr) data, r = 0 7	Move Immediate the specified data into the designated register.	d7	0 0	1 d5	1 d4	1 d3	ď2	ď	ď0	2	2							
MOV Rr. A	(Rr) ← (A), r = 0 7·	Move Accumulator Contents into the designated register.	'	,	1	0	1 .	•	r	,	'	'							
MOV @ Rr, A	((Rr)) (A); r = 0 1	Move Indirect Accumulator Contents into data memory location.	'	0	1	0	0	0	0	•	'	1							
MOV @ Rr, # data	((Ar)) - data; r = 0 1	Move Immediate the specified data into	1	0	1	1	0	0	0	r	2	2							1
		data memory.	d7	d6	d5	04	dЗ	d2	d١	<b>d</b> 0	l	1.							1
MOV PSW, A	(PSW) · (A)	<ul> <li>Move contents of Accumulator into the program status word.</li> </ul>	١'	1	0	1	0	1	1	1	'	1							
MOVPA, @ A	(PC 0 7) ← (A) (A) ← ((PC))	Move data in the current page into the Accumulator.	1	0	1	0	0	. 0	1	1.	2	'							
MOVP3 A, & A	(PC 0 - 7) ← (A) (PC 8 - 10) ← 011 (A) ← ((PC))	Move Program date in Page 3 into the Accumulator.	'	1	1 .	0	0	0	1	1	2	'							
XCH A, Rr	(A) ⊋ (Rr); r + 0 − 7	Exchange the Accumulator and designated register's contents.	0	0	1	0	1	•	,	•	١	'	1						
XCH A, ● Rr	(A) = ((Rr)); r = 0 - 1	Exchange Indirect contents of Accumu- lator and location in data memory.	0	0	1	0	0	0	0	!	١,	١,	1						1
XCHD A, # Rr	(A 0 - 3) = {(Ar) 0 - 3); r = 0 - 1	Exchange indirect 4-bit contents of Accumulator and data memory.	٥	0	1	1	0	٥	٥	i .	1	1							
	·	F	AGS										_						_
CPL C	(C) - NOT (C)	Complement Content of carry bit.	1	0	1	0	0	1	1	1	1 '	١,	١٠						1
CPL FO	(F0) - NOT (F0)	Complement Content of Flag FO.	١,	0	0	1	0	1	0	1	' '	١ '	1		•				1
CPL F1	(F1) - NOT (F1)	Complement Content of Flag F1.	١,	0	1	1	0	1	0	1	١,	١.	1			•			1
CLR C	(C) - C	Cleer content of carry bit to 0.	١,	0	0	1	0	1	1	1	1	1	١٠						1
CLR FO	(F0) 0	Ciser content of Flag 0 to 0.	1,	0	o	0	0	1	0	1	١,	,	1		•				1
		1		0	1	0	0		0	1	1 1	1,	1						1
CLR F1	(F1) ← 0	Clear content of Fing 1 to 0.	1 '	-	0	٠	0	Ö	0	,		l i	1			-			
MOV STS, A	ST4-ST7 ← A4-A7	Move high order 4 bits of Accum- ulator into status register bits 4-7.	1	0	U	'	٠.	U	U	U	<u> </u>	<u> </u>	1						لُـلــ

#### INSTRUCTION CODE FLAGS BYTES MNEMONIC FUNCTION DESCRIPTION D4 D3 D2 D1 00 CYCLES C AC FO F1 IBF OBF ST4.7 IMPLIT/OUTPUT ANL Pp. = date Logical and Immediate specified data (Pp) · (Pp) AND data p dj p d0 d₂ with designated port (1 or 2). (Pp) ← (Pp) AND (A 0 3) n = 4 7 ANLD Pp. A 2 Logical and contents of Accur with designated port (4 - 7). IN A, Pp (A) -- (Pp): p = 1 2 o 0 0 0 2 Input data from designated port (1 or 2) D IN A, DBB (A) ← (DBB) Input stroped DBB data into o 0 n Accumulator and clear IBF. MOVD A. Po (A 0 - 3) ← (Pp); p = 4 - 7 (A 4 7) ← 0 Move contents of designated port (4-7) into Accumulator. 0 ۸ n 2 MOVD Pp. A (Pp) - A 0 - 3; p = 4 7 Move contents of Accumulator to designated port (4 ~ 7). ORI D Po A (Pp) ← (Pp) OR (A 0 · 3) p = 4 7 Logical or contents of Accumulator with ۸ designated port (4 - 7). OR L Pp. = data (Pp) -- (Pp) OR data p + 1 2 2 2 Logical or Immediate specified data with ďı designated port (1 or 2). d7 d6 d5 d٨ dз do. d٥ OUT DRG A (OBB) (A) Output contents of Accumulator onto DBB and set OBF. 0 n ٥ Λ OUTL Pp, A (Pp) - (A); p = 1 2 Output contents of Accumulator to designated port (1 or 2), 0 REGISTERS DEC Rr (Rr (Rr) -- (Rr) 1; r = 0 Decrement by 1 contents of design (Rr) -- (Rr) +1; r = 0 7 0 ø INC Rr Increment by 1 contents of designated INC @ Rr ((Rr)) - ((Rr)) + 1; Increment Indirect by 1 the contents of data memory location. n n 0 . 0 a o SUBROUTINE CALL add ((SP)) · (PC) (PSW 4 7) Call designated Subroutine 910 (SP) + (SP) + 1 (PC 8 10) + addr 8 10 (PC 0 - 7) ← addr 0 7 (PC 11) - DBF a₂ a0 (SP) - (SP) - 1 (PC) - ((SP)) Return from Subroutine without restoring Program Status Word. RET ٥ 0 2 (SP) - (SP) 1 (PC) -- ((SP)) Return from Subroutine restoring 2 Program Status Word. (PSW 4 7) - ((SP)) TIMER/COUNTER EN TCNTI Enable Internal interrupt Flag for Timer/Counter output DIS TONTI Disable Internal interrupt Flag for Timer/Counter output. 0 ٠.0 n MOV A, T (A) - (T) Move contents of Timer/Counter into 0 MOV T. A (T) - (A) Move contents of Accumulator into o ۸ ٥ ٨ 0 Timer/Counter. STOP TONT Stop Count for Event Counter 0 STRT CNT Start Count for Event Counter. 0 0 0 0 0 STRT T Start Count for Times ٨ No Operation performed. NOP 0

- Notes (T) Instruction Code Designations range form the binary representation of the Registers and Ports involved.
  - 2 The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in.
  - 3 References to the address and data are specified in bytes 2 and or 1 of the instruction.
  - 4 Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.


#### Symbol Definitions:

INSTRUCTION SET (CONT.)

SYMBOL	DESCRIPTION
Α	The Accumulator
AC	The Auxiliary Carry Flag
addr	Program Memory Address (12 bits)
Bb	Bit Designator (b = 0 - 7)
BŠ	The Bank Switch
BUS	The BUS Port
С	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
DBF	Memory Bank Flip-Flop
F ₀ , F ₁	Flags 0, 1
	Interrupt
P	"In-Page" Operation Designator
IBF	Input Buffer Full Flag

SYMBOL	DESCRIPTION
Pp	Port Designator (p = 1, 2 or 4 - 7)
PSW	Program Status Word
Rr	Register Designator (r = 0, 1 or 0 - 7)
SP	Stack Pointer
T	Timer
TF	Timer Flag
T ₀ , T ₁	Testable Flags 0, 1
Х	External RAM
#	Prefix for Immediate Data
@	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.
+	Replaced By
OBF	Output Buffer Full
DBB	Data Bus Buffer


#### μPD8041A/8741A



PACKAGE OUTLINE μPD8041AC

Plastic


ITEM	MILLIMETERS	INCHES
Α	51,5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.0(14
E	48.26	1.9
F	1,2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
I	5.22 MAX	0,206 MAX
J	5.72 MAX	0.225 MAX
К	15.24	0.600
L	13,2	0,520
М	0.25 ^{,+} 0.1 - 0.05	0.010 ^{+ 0.0()4} - 0.002




Ceramic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.100 ± 0.004
D	0.50 ± 0.1	0.0197 ± 0.004
E	48.26 ± 0.2	1.900 ± 0.008
F	1.27	0.050
G	3,2 MIN	0.126 MIN
Н	1.0 MIN	0.04 MIN
i	4.2 MAX	0.17 MAX
J	5.2 MAX	0.205 MAX
K	15.24 ± 0.1	0.6 ± 0.004
L	13.5 ^{+ 0.2} - 0.25	0.531 + 0.008 - 0.010
М	0.30 ± 0.1	0.012 ± 0.0/)4

 $\mu$ PD8741AD Cerdip





#### μPD8048 FAMILY OF SINGLE CHIP **8-BIT MICROCOMPUTERS**

#### DESCRIPTION

The  $\mu$ PD8048 family of single chip 8-bit microcomputers is comprised of the  $\mu$ PD8048, μPD8748 and μPD8035L. The processors in this family differ only in their internal program memory options: The  $\mu$ PD8048 with 1K x 8 bytes of mask ROM, the  $\mu$ PD8748 with 1K x 8 bytes of UV erasable EPROM and the µPD8035L with external memory.

- FEATURES Fully Compatible With Industry Standard 8048/8748/8035
  - NMOS Silicon Gate Technology Requiring a Single +5V Supply
  - 2.5 μs Cycle Time, All Instruction 1 or 2 Bytes
  - Interval Timer/Event Counter
  - 64 x 8 Byte RAM Data Memory
  - Single Level Interrupt
  - 96 Instructions: 70% Single Byte
  - 27 I/O Lines
  - Internal Clock Generator
  - 8 Level Stack
  - Compatible With 8080A/8085A Peripherals
  - Available in Both Ceramic and Plastic 40 Pin Packages

#### PIN CONFIGURATION

#### μPD8048/8748/8035L

The NEC  $\mu$ PD8048,  $\mu$ PD8748 and  $\mu$ PD8035L are single component, 8 bit, parallel microprocessors using N-channel silicon gate MOS technology. The  $\mu$ PD8048/8748/8035L efficiently function in control as well as arithmetic applications. The flexibility of the instruction set allows for the direct set and reset of individual data bits within the accumulator and the I/O port structure. Standard logic function implementation is facilitated by the large variety of branch and table look-up instructions.

The µPD8048/8748/8035L instruction set is comprised of 1 and 2 byte instructions with over 70% single-byte and requiring only 1 or 2 cycles per instruction with over 50% single-cycle.


The  $\mu$ PD8048 series of microprocessors will function as stand alone microcomputers. Their functions can easily be expanded using standard 8080A/8085A peripherals and memories.

The  $\mu$ PD8048 contains the following functions usually found in external peripheral devices: 1024 x 8 bits of ROM program memory; 64 x 8 bits of RAM data memory; 27 I/O lines; an 8-bit interval timer/event counter; oscillator and clock circuitry.

The  $\mu$ PD8748 differs from the  $\mu$ PD8048 only in its 1024 x 8-bit UV erasable EPROM program memory instead of the 1024 x 8-bit ROM memory. It is useful in preproduction or prototype applications where the software design has not yet been finalized or in system designs whose quantities do not require a mask ROM.

The  $\mu$ PD8035L is intended for applications using external program memory only. It contains all the features of the  $\mu$ PD8048 except the 1024 x 8-bit internal ROM. The external program memory can be implemented using standard 8080A/8085A memory products.

## FUNCTIONAL DESCRIPTION



#### PIN IDENTIFICATION

		μΡυου4ο/6740/ου
	PIN	
NO.	SYMBOL	FUNCTION
1	т ₀	Testable input using conditional transfer functions JTO and JNTO. The internal State Clock (CLK) is available to To using the ENTO CLK instruction. To can also be used during programming as a testable flag.
2	XTAL 1	One side of the crystal input for external oscillator or frequency (non TTL compatible V _{IH} ).
3,	XTAL 2	The other side of the crystal input.
4	RESET	Active low input for processor initialization. RESET is also used for PROM programming verification and powerdown (non TTL compatible V _{IH} ).
	SS	Single Step input (active-low). \$\overline{\Sigma}\$ together with ALE allows the processor to "single-step" through each instruction in program memory.
6	ĪNT	Interrupt input (active-low). INT will start an interrupt if an enable interrupt instruction has been executed. A reset will disable the interrupt. INT can be tested by issuing a conditional jump instruction.
7	. EA	External Access input (active-high). A logic "1" at this input commands the processor to perform all program memory fetches from external memory.
8	RD	READ strobe output (active-low). RD will pulse low when the processor performs a BUS READ. RD will also enable data onto the processor BUS from a peripheral device and function as a READ STROBE for external DATA MEMORY.
9	PSEN	Program Store Enable output (active-low). PSEN becomes active only during an external memory fetch.
10	WR	WRITE strobe output (active-low). WR will pulse low when the processor performs a BUS WRITE. WR can also function as a WRITE STROBE for external DATA MEMORY.
11	ALE	Address Latch Enable output (active high). Occurring once each cycle, the falling edge of ALE latches the address for external memory or peripherals. ALE can also be used as a clock output.
12 19	D ₀ – D ₇ BUS	8-bit, bidirectional port. Synchronous reads and writes can be performed on this port using RD and WR strobes. The contents of the D ₀ – D ₇ BUS can be latched in a static mode.  During an external memory fetch, the D ₀ – D ₇ BUS holds the least significant bits of the program counter. PSEN controls the incoming addressed instruction. Also, for an external RAM data store instruction the D ₀ – D ₇ BUS, controlled by ALE, RD and WR, contains address and data information.
20	VSS	Processor's GROUND potential.
21 24, 35 38	P20 - P27: PORT 2	Port 2 is the second of two 8-bit quasi-bidirectional ports. For external data memory fetches, the four most significant bits of the program counter are contained in $P_{20} = P_{23}$ . Bits $P_{20} = P_{23}$ are also used as a 4-bit I/O bus for the $\mu PD8243$ , INPUT/OUTPUT EXPANDER.
25	PROG	Program Pulse. A +25V pulse applied to this input is used for programming the $\mu$ PD8748. PROG is also used as an output strobe for the $\mu$ PD8243.
26	V _{DD}	Programming Power Supply. V _{DD} must be set to +25V for programming the μPD8748, and to +5V for the ROM and PROM versions for normal operation. V _{DD} functions as the Low Power Standby input for the μPD8048.
27 – 34	P10 - P17: PORT 1	Port 1 is one of two 8-bit quasi-bidirectional ports.
39	T1	Testable input using conditional transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction.
40	Vcc	Primary Power Supply. V _{CC} must be +5V for programming and operation of the µPD8748, and for operation of the µPD8036L and µPD8048.

#### μPD8048/8748/8035L

Operating Temperature	RATINGS*
Voltage on Any Pin         - 0.5 to +7 Volts ①           Power Dissipation         1.5 W	

Note: (1) With respect to ground.

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = -0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = V_{DD} = +5V \pm 10\%; V_{SS} = 0V$ 

			LIMIT	S		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Low Voltage (All Except XTAL 1, XTAL 2)	VIL	-0.5		8.0	<b>v</b>	
Input High Voltage (All Except XTAL 1, XTAL 2, RESET)	VIH	2.0		Vcc	٧	
Input High Voltage (RESET, XTAL 1, XTAL 2)	V _{IH1}	3.8		vcc	٧	·
Output Low Voltage (BUS)	VOL			0.45	٧	IOL = 2.0 mA
Output Low Voltage (RD, WR, PSEN, ALE)	VOL1			0.45	٧	I _{OL} = 1.8 mA
Output Low Voltage (PROG)	VOL2			0.45	٧	IOL = 1.0 mA
Output Low Voltage (All Other Outputs)	V _{OL3}			0.45	V	I _{OL} = 1.6 mA
Output High Voltage (BUS)	Voн	2.4			٧	I _{OH} = -400 μA
Output High Voltage (RD, WR, PSEN, ALE)	V _{OH1}	2.4			٧	ΙΟΗ = -100 μΑ
Output High Voltage (All Other Outputs)	VOH2	2.4			v	1 _{OH} = -40 μA
Input Leakage Current (T ₁ , INT)	IIL.			±10	μА	VSS < VIN < VCC
Input Leakage Current (P10-P17, P20-P27, EA, SS)	IIL1			-500	μΑ	VCC ≥ VIN ≥ VSS + 0.45V
Output Leakage Current (BUS, T ₀ - High Impedance State)	lOL			±10	μΑ	V _C C ≥ V _{IN} ≥ V _{SS} + 0.45V
Power Down Supply Current	IDD		7	15	mA	T _a = 25°C
Total Supply Current	1DD + 1CC		60	135	mΑ	T _a = 25°C

 $T_a = 25^{\circ}C \pm 5^{\circ}C$ ;  $V_{CC} = +5V \pm 10\%$ ;  $V_{DD} = +25V \pm 1V$ 

			LIMIT	rs	1 1				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS			
VDD Program Voltage High-Level	∨рон	24.0		26.0	V				
VDD Voltage Low-Level	VDDL	4.75		5.25	V				
PROG Voltage High-Level	VPH	21.5		24.5	V				
PROG Voltage Low-Level	VPL			0.2	V				
EA Program or Verify Voltage High-Level	VEAH	21.5		24.5	V				
EA Voltage Low-Level	VEAL			5.25	V				
VDD High Voltage Supply Current	IDD			30.0	mA				
PROG High Voltage Supply Current	IPROG			16.0	mA				
EA High Voltage Supply Current	IEA			1.0	mA				

DC CHARACTERISTICS

DC CHARACTERISTICS PROGRAMMING THE μPD8748

#### **READ. WRITE AND INSTRUCTION FETCH - EXTERNAL** DATA AND PROGRAM MEMORY

AC CHARACTERISTICS  $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = V_{DD} = +5V \pm 10\%; V_{SS} = 0V$ 

		LIMITS			TEST ①	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
ALE Pulse Width	tLL_	400			ns	
Address Setup before ALE	^t AL	120			ns	
Address Hold from ALE	tLA	80			ns	
Control Pulse Width (PSEN, RD, WR)	tCC	700			ns	
Data Setup before WR	t _{DW}	500			ns	
Data Hold after WR	twD_	120			ns	C _L = 20 pF
Cycle Time	tCY_	2.5		15.0	μs	6 MHz XTAL
Data Hold	tDR	0		200	ns	
PSEN, RD to Data In	tRD			500	ns	
Address Setup before WR	tAW	230			ηs	
Address Setup before Data In	^t AD			950	ns	
Address Float to RD, PSEN	tAFC	0			ns	
Control Pulse to ALE	tCA	10			ns	

Notes: 1 For Control Outputs: CL = 80 pF For Bus Outputs: CL = 150 pF

tCY = 2.5 μs

#### **PORT 2 TIMING**

 $T_0 = 0^{\circ} C \text{ to } +70^{\circ} C$ :  $V_{CC} = +5V \pm 10\%$ 

			LIMIT	S		TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Port Control Setup before Falling Edge of PROG	tCP	110			ns		
Port Control Hold after Falling Edge of PROG	tPC	100			ns		
PROG to Time P2 Input must be Valid	tpR			810	ns		
Output Data Setup Time	tDP	250		T .	ns		
Output Data Hold Time	tPD	65			'ns		
Input Data Hold Time	tpF	0		150	ns		
PROG Pulse Width	tpp	1200		1	ns		
Port 2 I/O Data Setup	tpL	350			ns		
Port 2 I/O Data Hold	· tLP	150			ns		


#### PROGRAMMING SPECIFICATIONS - μPD8748

 $T_a = 25^{\circ}C \pm 5^{\circ}C$ :  $V_{CC} = \pm 5V \pm 10\%$ :  $V_{DD} = \pm 25V \pm 1V$ 


DADAMETED			LIMITS		ms	TEST
PARAMETER	SYMBOL	MIN	TYP	MAX		CONDITIONS
Address Setup Time before RESET 1	tAW	4 tcy				
Address Hold Time after RESET ↑	twA	4 tcy				
Data In Setup Time before PROG ↑	tow	4 tcy				
Data in Hold Time after PROG ↓	tWD	4 tcy				
RESET Hold Time to VERIFY	tPH	4 tcy				
V _{DD}	tVDDW	4 tcY				
V _{DD} Hold Time after PROG ↓	.tVDDH	0				
Program Pulse Width	'tpw-	50		60	ms	
Test 0 Setup Time before Program Mode	tTW	4 tcy				
Test 0 Hold Time after Program Mode	twr	4 tcy				-
Test 0 to Data Out Delay	tDO			4 tcy		
RESET Pulse Width to Latch Address	tww	4 tcy			·	
V _{DD} and PROG Rise and Fall Times	t _r ,t _f	0.5		2.0	μs	
Processor Operation Cycle Time	tCY	5.0			μs	
RESET Setup Time before EA ↑	tRE	4 tcy				

#### μPD8048/8748/8035L


#### **TIMING WAVEFORMS**




INSTRUCTION FETCH FROM EXTERNAL MEMORY




**READ FROM EXTERNAL DATA MEMORY** 




WRITE TO EXTERNAL MEMORY



#### **PORT 2 TIMING**



#### PROGRAM/VERIFY TIMING (µPD8748 ONLY)



#### **VERIFY MODE TIMING** (µPD8048/8748 ONLY)

#### Notes:

**TIMING WAVEFORMS** 

(CONT.)

- Conditions: CS TTL Logic "1"; Ao TTL Logic "0" must be met. (Use 10K resistor to VCC for CS, and 10K resistor to VSS for Ao)
   tCY 5µs can be achieved using a 3 MHz frequency source (LC, XTAL or external) at the XTAL 1 and XTAL 2 inputs.

ADDA A, data  ADDA A, false  (A) - (A) i data  Add immediate the specified Data to the Accountation.  ADDA B, fire (A) - (A) i data  Add content of dissignated register to 0 0 1 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0				ł				TION C		_			l	FLAGS
ADD A, Pir (A) = (A) = (A) = (B) = (B) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (A) = (	MNEMONIC	FUNCTION		_		D ₅	D ₄	D3	D ₂	D1	D ₀	CYCLES	BYTES	C AC FO F
Accomplation:  ADD A, P. II.  (A) = (A) = (R)  Add content of designated register to 0	ADD A, # data	(A) ← (A) + data		_		0	0	0	0	1	1	2	2	•
ADD A, 9 Rr. (A) – (A) + (Re)   for r 0 – 1   memory octation to the Accumulation of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Computer of the Compu	ADD A, Rr		Accumulator.									1	1	
ADDIC A, = data   (A) - (A) + (C) + data   Add immediate with carry the specified data to the Accumulation   40 of 1 of 1 of 2 of 3 of 9 of 1 of 0 of 1 of 1 of 1 of 1 of 1 of 1	ADD A, @ Rr	(A) ← (A) + ((Rr))	Add Indirect the contents the data	0	. 1	1	0	0	0	0	r	1	1	
ADDC A, PB (A) - (A) + (C) + (R) (PC) experiments of the design of the part of the serving of the part of the serving of the part of the serving of the part of the serving of the part of the serving of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part of the part	ADDC A, # data		Add Immediate with carry the specified		-	-		-				2	2	
ADDC A, 9 Rr (A) - (A) + (C) + ((Rr))   data memory location to the data memory location to the Accumulator.  ANL A, = dats   (A) - (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data   (A) AND (Rr)   data	ADDC A, Rr	(A) ← (A) + (C) + (Rr)	Add with carry the contents of the								r d0	1	1	
ANL A, = data    (A) - (A) AND data   Concision and specified Immediate Data   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Accumulation   with Ac	ADDC A, @ Rr	(A) (A) + (C) + ((Rr))	Add Indirect with carry the contents of data memory location to the	o	1	1 -	1	0	0	0	r	1	1	•
ABL A, Rr   (IA) – (IA) AND (Rr)   Logical and consists of designated   0   1   0   1   1   7   7   7   1   1   1   1   1	ANL A, = data	(A) • (A) AND data	Logical and specified Immediate Data			-				•		2	2	
ANL A, @ Rr	ANL A, Rr		Logical and contents of designated			-			r	r	r	1	1	
CPL A (A) - NOT (A) Complement the contents of the Accumulator.  CLR A (A) - 0 CLEAR the contents of the Accumulator.  DEC A (A) - (A) 1 CLEAR the contents of the Accumulator.  DEC A (A) - (A) 1 CLEAR the contents of the Accumulator.  DEC A (A) - (A) 1 CLEAR the contents of the Accumulator's contents.  INC A (A) - (A) 1 CLEAR the contents of the Accumulator's contents.  INC A (A) - (A) 1 CLEAR the contents of the Accumulator's contents.  INC A (A) - (A) 1 CLEAR the contents of the Accumulator's contents.  INC A (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) - (A) -	ANL A, @ Rr		Logical and Indirect the contents of data	0	1	0	1	0	0	0	r	1	1	
DECIMAL ADJUST the contents of the Accumulator's contents of the Accumulator's contents.	CPL A		Complement the contents of the	٥	0 .	1	1	0	1	1 '	1	1	1	
DEC A   (A) - (A) 1   DECREMENT by 1 the accumulator's contents.   Contents of contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of the contents of t	CLR A	(A) ← 0	CLEAR the contents of the Accumulator.	0	0	1	0	0	1	1	1	1	1	
DECA   (A) - (A) 1	DA A			0	1	0	1	0	1	1	1	1	1	•
Contents	DEC A	(A) ⊷ (A) 1	DECREMENT by 1 the accumulator's	0	0	0	0	0	1	1	1	1	1	
ORLA, Rr  (A) (A) OR (Rr) for r = 0 - 7  (A) (A) OR (Rr) for r = 0 - 7  (A) (A) OR (Rr) for r = 0 - 7  (A) (A) OR (Rr) for r = 0 - 7  (A) (A) OR (Rr) for r = 0 - 7  (A) (A) OR (Rr) for r = 0 - 7  (A) (A) OR (Rr) for r = 0 - 1  (A) (A) OR (Rr) for r = 0 - 1  (A) (A) OR (Rr) for r = 0 - 1  (A) (A) OR (Rr) for r = 0 - 1  (A) (A) OR (Rr) for r = 0 - 1  (A) (A) OR (Rr) for r = 0 - 6  Rotate Accumulator left by 1-bit without carry.  C(C) (An)  RR A  (AN) (AN) (AN) (AN) (An) (AN) (AN) (An) (AN) (AN) (An) (AN) (AN) (An) (AN) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (An) (AN) (AN) (AN) (AN) (AN) (AN) (AN) (AN)	INC A	(A) (A) + 1	Increment by 1 the accumulator's	0	0	0	1	0	1	1	1	1	1	
ORLA, ® Rr	ORLA, = data	(A) (A) OR data										2	2	
ORL A, PR   (A) - (A) OR ((Rr))	ORL A, Rr		Logical OR contents of designated	1						r	-	1	1	
Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carry   Carr	ORLA, @ Rr		Logical OR Indirect the contents of data	0	1	0	0	0	0	0	r	1	1	
(A ₀ )  = (C)   (C)   (C)   (C)   (C)   (C)   (C)   (C)   (C)   (C)   (C)   (C)   (C)   (C)   (C)   (C)   (C)   (C)   (A)   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN + 1); N = 0 - 6   (AN +	RL A	(A ₀ ) ← (A ₇ ) for N = 0 - 6		1	1	1	0	0	1 .	1	1	1	1	
RRC A	RLC A	(A ₀ ) ← (C)	Rotate Accumulator left by 1-bit through carry.	1	1	1	1	0	1	1	1	1	1	•
(A ₇ ) = (C)   (C) - (A ₀ )   (A ₄ -7) :: (A ₀ - 3)   Swap the 24-bit nibbles in the Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumulator.   Accumula	RR A			0	1	1	1	0	1	1	1	1	1	
SWAP A   (A ₄ -7) := (A ₀ - 3)   Swap the 2 4-bit nibbles in the Accumulator.   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Accumulator   Acc	RRC A	(A ₇ ) ← (C)			1	1	0	0	1	1	1	1	1	•
With Accumulator.   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Section   Sec	SWAP A	ľ		0	1	0	0	0	1	1	1	1	1	
XRL A, 8r	XRLA, #data	(A) (A) XOR data		•	1 ada	•	•			1 d1	•	2	2	
XRL A, @ Rr	XRL A, Rr			1	-	-		-	ŗ			1	1	
DJNZ Rr, addr    (Rr) ← (Rr) − 1; r = 0 − 7   H (Rr) ≠ 0;   (Rr) ← (Rr) − 1; r = 0 − 7   H (Rr) ≠ 0;   (Rr) ← (Rr) − 1; r = 0 − 7   H (Rr) ≠ 0;   (Rr) ← (Rr) ← 1; r = 0 − 7   H (Rr) ≠ 0;   (Rr) ← (Rr) ← 1; r = 0 − 7   H (Rr) ≠ 0;   (Rr) ← 1; r = 0 − 7   H (Rr) ≠ 0;   (Rr) ← 1; r = 0 − 7   H (Rr) ≠ 0;   (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r = 0 − 7   H (Rr) ← 1; r =	XRL A, @ Rr	(A) (A) XOR ((Rr))	Logical XOR Indirect the contents of data	1	1	0	1	0	0	0	r	1	1	
Hf (Rr) \( \infty \)				ANCH										
JBb addr   (PC 0 - 7) - addr if Bb = 1   Jump to specified address if   60   1   0   0   1   0   0   1   0   0	DJNZ Rr, addr	If (Rr) ≠ 0:		1 a7	1 83	1 85	_	1 a3	г а2	r a1	a0	2	2	
JC addr (PC 0 - 7) addr if C - 1 (PC) - (PC) + 2 if C = 0  JF 0 addr (PC) - (PC) + 2 if C = 0  JF 0 addr (PC) - 7) addr if F 0 - 1 (PC) - (PC) + 2 if F 0 - 0  JF 1 addr (PC) - (PC) + 2 if F 0 - 0  JF 1 addr (PC) - 7) addr if F 1 - 1 (PC) - (PC) + 2 if F 0 - 0  JF 1 addr (PC) - 7) addr if F 1 - 1 (PC) - (PC) + 2 if F 0 - 0  JMP addr (PC 0 - 7) addr if F 1 - 1 (PC) - (PC) + 2 if F 0 - 0  JMP B A (PC 0 - 7) addr if F 1 - 1 (PC) - (PC) + 2 if F 0 - 0  JMP ⊕ A (PC 0 - 7) addr if C - 0  JMP P ⊕ A (PC 0 - 7) addr if C - 0  Jump to specified address if Flag F 0 is at a part if F 1 addr if C - 0  Jump to specified address if Flag F 0 is at a part if F 1 addr if C - 0  Jump to specified address if Flag F 0 is at a part if F 1 addr if C - 0  Jump to specified address if Flag F 0 is at a part if F 1 addr if C - 0  Jump to specified address if Flag F 0 is at a part if C - 0  Jump to specified address if Flag F 0 is at a part if F 1 addr if C - 0  Jump to specified address if Flag F 0 is at a part if F 1 addr if C - 0  Jump to specified address if Flag F 0 is at a part if F 1 addr if C - 0  Jump to specified address if Flag F 0 is at a part if F 1 addr if C - 0  Jump to specified address if Flag F 0 is at a part if F 1 addr if C - 0  Jump to specified address if Flag F 0 is at a part if F 1 addr if C - 0  Jump to specified address if Flag F 0 is at a part if F 1 addr if C - 0  Jump to specified address if Flag F 0 is at a part if F 1 addr if C - 0  Jump to specified address if Flag F 0 is at a part if F 1 addr if C - 0  Jump to specified address if Flag F 0 is at a part if F 1 addr if C - 0  Jump to specified address if Flag F 0 is at a part if F 1 addr if C - 0  Jump to specified address if Flag F 0 is at a part if F 1 addr if C - 0  Jump to specified address if Flag F 0 is at a part if F 1 addr if C - 0  Jump to specified address if Flag F 0 is at a part if F 1 addr if C - 0  Jump to specified address if Flag F 0 is at a part if T 1 addr if T 1 addr if T 1 addr if T 1 addr if T 1 addr if T 1 addr i	JBb addr	(PC 0 - 7) ← addr if Bb = 1							-		-	2	2	
JF0 addr	JC addr	(PC 0 - 7) ← addrif C = 1	Jump to specified address if carry flag	l i	•	1	1	0	1	1	0	2	2	
## Def 1 addr   (PC 0 - 7) addr if F1 - 1   Jump to specified address if Flag F1 is   0	JF0 addr	(PC 0 - 7) ← addr if FO = 1	Jump to specified address if Flag F0 is	j i	0	1	1	0	1	1	0	2	2	
IMPP @ A   (PC 0 - 7) - addr if C = 0	JF1 addr	(PC 0 - 7) ← addr if F1 = 1	Jump to specified address if Flag F1 is	o	· í	1	1	ō	1	1	ō	2	2	
JMPP ⊕ A (PC 0 - 7) ← ((A))	JMP addr	(PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7	Direct Jump to specified address within	810	83	ag	0	o	1	0	0	2	2	
JNC addr   (PC 0 - 7) addr if C = 0   Jump to specified address if carry fleg is   1   1   0   0   1   1   0   2   2	JMPP @ A	·		1	()	1	1	0	0	1	1	2•	١ ١	
	JNC addr	(PC 0 - 7) ← addr if C = 0 (PC) ← (PC) + 2 if C = 1		1 87	86	1 85	0 84	0 83	1 82	1	0 a _O	2	2	
JNI addr	JNI addr	(PC 0 - 7) ← addrif 1 = 0	Jump to specified address if interrupt	1	6	ō	0	ō	1	1	0	2	2	

			INSTRUCTION CODE						ł	1	F	LAGS			
MNEMONIC	FUNCTION	DESCRIPTION	D7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	CYCLES	BYTES	C AC	FO	F
		BRANC	H (CO	NT.)	_										_
JN T0 addr	(PC 0 - 7) ← addr if T0 = 0	Jump to specified address if Test 0 is low.	0	0	1	0	0	í	1	0	2	2			_
	(PC) ← (PC) + 2 if T0 = 1		97	^a 6	as	84	ag	a2	a 1	aO	1	l			
JNT1 addr	(PC 0 - 7) ← addr if T1 = 0 (PC) ← (PC) + 2 if T1 = 1	Jump to specified address if Test 1 is low.	0 a7	1 86	0 a5	0 84	0 a3	1 a ₂	1 81	0 a0	2	2	1		
JNZ addr	(PC 0 - 7) ← addr if A = 0	Jump to specified address if accumulator	1	o	0	- 1	0	1	1	0	2	2			
	(PC) ← (PC) + 2 if A = 0	is non-zero.	a 7	aG	a5	a4	аз	a2	аŋ	aO	1	-			
JTF addr	(PC 0 - 7) ← addr if TF = 1	Jump to specified address if Timer Flag	0	0	0	1	0	1,	, 1 aı	0	2	2			
JT0 addr	(PC) ← (PC) + 2 if TF = 0 (PC 0 - 7) ← addr if T0 = 1	is set to 1.	a7 0	a6 ·	a5 1	84 1	а <u>з</u> О	a2 1	1	9() 0	2	2			
310 8007	(PC) ← (PC) + 2 if T0 = 0	Jump to specified address if Test 0 is a :	a7	a ₆	a ₅	84	аз	a ₂	a ₁	aO.	1	1	l		
JT1 addr	(PC 0 7) ← addr if T1 = 1	Jump to specified address if Test 1 is a 1.	0	i	0	1	0	1	1	0	2	2			
	(PC) ← (PC) + 2 if T1 = 0		a7	a6	a ₅	a4	ag	9.2	aı	a0		١	l		
JZ addr	(PC 0 - 7) ← addr if A = 0 (PC) ← (PC) + 2 if A = 0	Jump to specified address if Accumulator is 0.	1 a7	1 a ₆	0 a5	0 a4	0 შვ	1 a2	1 81	0 a0	2	2			
المستسبب السائد		CON	TROL		Ť	<u></u>				<u> </u>		<b></b>			_
NI		Enable the External Interrupt input.	0	0	0	0	0	1	0	1	1	1			-
DIST		Disable the External Interrupt input.	0	0	0	1	0	1	0	1	1	1	1		
ENTO CLK		Enable the Clock Output pin T0.	0	t	1	1	0	1	0	1	,	1	ĺ		
SEL MBO	(DBF) ← 0	Select Bank 0 (locations 0 2047) of	1	1	1	0	0	1	0	1	1	1	Į		
	()	Program Memory.										1 .	l		
SEL MB1	(DBF) ← 1	Select Bank 1 (locations 2048 4095) of Program Memory.	١,	. 1	1	. 1	0	1	0	1	'	'	ŀ		
SEL RBO	(BS) ← 0	Select Bank 0 (locations 0 - 7) of Data	1	1	0	0	0	1	0	1	1	1	Ì		
İ		Memory.										l	1		
SEL RB1	(BS) ← 1	Select Bank 1 (locations 24 · 31) of Data Memory.	1	1	0	1	0	1	0	1	1 1	'	ł		
		DATA DATA	1401//	e ·							<del></del>	<u> </u>	ــــــــــــــــــــــــــــــــــــــ		-
MOV A, ∞ data	7.1	Move Immediate the specified data into	0	0	<del></del>	0	0	ő	1		2	2			-
nov A, n data	(A) ← date	the Accumulator.	d ₇	d ₆	d ₅	d ₄	d3	d2	d ₁	q0	1 '	1 1	1		
MOV A, Rr	(A) ← (Rr); r = 0 - 7	Move the contents of the designated	1	1	1	1	1	1	r		1	,	1		
		registers into the Accumulator.									1	1	1		
MOV A, @ Rr	(A) ← ((Rr)); r = 0 – 1	Move Indirect the contents of data memory location into the Accumulator.	1	1	1	1	0	0	0	r	1	1 1	ł		
MOV A, PSW	(A) ← (PSW)	Move contents of the Program Status	١,	,	0	0	0	1	1	1	1 , .	١,	<b>\</b>		
	(2) 1. 000	Word into the Accumulator.			•	•	-					1			
MOV Rr, :: data	(Rr) ← data; r = 0 – 7	Move Immediate the specified data into	1	0	1	1	1	r	r	r	2	2	1		
		the designated register.	d7	q6	d ₅	d4	d3	d2	d١	q0	Ι.	1.	1		
MOV Ri, A	(Rr) ← (A); r = 0 – 7 ,	Move Accumulator Contents into the designated register.	1.	0	1	0	1	r	,	r	'	1.			
MOV @ Rr, A	((Rr)) ← (A); r = 0 - 1	Move Indirect Accumulator Contents	1	0	1	0	0	0	0	r	1	1	ì		
		into data memory location.										1	ĺ		
MOV @ Rr, # data	((Rr)) ← data; r = 0 ~ 1	Move Immediate the specified data into data memory.	1 d7	0	1	1 da	0 d3	0 d2	0 : d1	ďo	2	2	ļ		
MOV PSW, A	(PSW) ← (A)	Move contents of Accumulator into the	1 1	d6	d5 0	1	0	1	1	1	1	١,	l		
WOV 13W, A	(P\$W) ← (A)	program status word.	ļ '	'	U		U		,	'	1 '	1 '	ļ		
MOVPA, @ A	(PC 0 - 7) ← (A)	Move data in the current page into the	1	0	1	0	0	0	1	1	2	1			
	(A) ← ((PC))	Accumulator.											l		
MOVP3 A, @ A	(PC 0 = 7) ← (A) (PC 8 = 10) ← 011	Move Program data in Page 3 into the Accumulator.	1	1	1	0	0	0	1	1	2	'			
	(A) ← ((PC))										ĺ				
MOVX A, @ R	(A) ((Rr)); r = 0 - 1	Move Indirect the contents of external data memory into the Accumulator.	1	0	0	0	0	0	. 0	r	2	1	1		
MOVX@R,A	//D 13 / (4) = 0 4	Move Indirect the contents of the	1	0	0	1	0	0	0		2	1			
MOVA e N. A	((Rr)) ← (A); r = 0 - 1	Accumulator into external data memory.	l '	·	U	•	٠	U	Ü	•	1 '	l '	l		
XCH A, Rr	(A) ⊋ (Rr); r = 0 - 7	Exchange the Accumulator and	0	0	1	0	1	r	r	r	1	1			
		designated register's contents.	١.	_		_	_	_	_		1.	١.			
XCH A, @ Rr	(A)   ((Rr)); r = 0 − 1	Exchange Indirect contents of Accumulator and location in data memory.	٥	0	1	0	0	0	0	r	1	1 '	İ		
XCHD A, @ Rr	(A 0 - 3) = ((Rr)) 0 - 3));	Exchange Indirect 4-bit contents of	0	0	1	-1	10	0	0	r	1	] 1	1		
	r = 0 - 1	Accumulator and data memory.	Ĺ									<u> </u>			
		FL	AGS												_
CPL C	(C) · NOT (C) .	Complement Content of carry bit,	.1	0	1	0	0	1	1	1	1	1	•		
CPL FO	(F0) - NOT (F0)	Complement Content of Flag F0.	1	0	0	1	0	1	0	1	1	1	1	•	
CPL F1	(F1) · NOT (F1)	Complement Content of Flag F1.	1	0	1	1	0	1	0	1	1	1	ļ		
CLR C	(C) 0 .	Clear content of carry bit to 0.	1	0	0	1	0	1	1	1	1	1	•		
CLR FO	(FO) · O	. Clear content of Flag 0 to 0.	۱ ا	0	0	0	0	1	0	1	1	1		•	
						0	0		0	1	1 1	1,			

	1	1		INSTRUCTION CODE D7 D6 D5 D4 D3 D2 D1							•		FLA	AGS
MNEMONIC FUNCTION		DESCRIPTION		D6	D5	D4	D3	D2	D1	D0	CYCLES	BYTES	C AC	FO
		INPUT/	OU TP	υT										
ANL BUS, # data	(BUS) ← (BUS) AND data	Logical and Immediate-specified data	1	0	0	1	1	0	0	0	2	2		
		with contents of BUS.	d7	d6	d5	d4	dз	d2	d1	d0		1	1	
ANL Pp, ≃ data	(Pp) (Pp) AND data	Logical and Immediate specified data	1 d7	0	0	1	1	0	p	ρ	2	2	{	
	p = 1 2	with designated port (1 or 2)		d6	d5	d4	d3	d2	d ₁	q0				
ANLD Pp. A	(Pp) ← (Pp) AND (A 0 ~ 3) p = 4 - 7	Logical and contents of Accumulator with designated port (4 - 7).	1	0	0	1	1	1	P	p	2	1	i	
IN A, Pp	(A) ← (Pp); p = 1 - 2	Input data from designated port (1 – 2) into Accumulator,	0	0	0	0	.1	0	р	р	2	. 1		
INS A, BUS	(A) ← (BUS)	Input strobed BUS data into Accumulator.	0	0	0	0	1	0	0	0	2	1	1	
MOVD A, Pp	(A 0 - 3) ← (Pp); p = 4 - 7 (A 4 - 7) ← 0	Move contents of designated port (4 – 7) into Accumulator.	0	0	0	0	1	1	p	p	2	1	1	
MOVD Pp, A	(Pp) ← A 0 = 3; p = 4 - 7	Move contents of Accumulator to designated port (4 - 7),	0	0	1	1	1	1	ρ	р	2	1		
ORLBUS, :: data	(BUS) ← (BUS) OR data	Logical or Immediate specified data with contents of BUS.	1 d7	0 d6	0 d5	0 d <b>4</b>	1 d3	0 d2	0 d1	0 0	2	2	1	
ORLD Pp, A	(Pp) ← (Pp) OR (A 0 - 3) p = 4 - 7	Logical or contents of Accumulator with designated port (4 - 7).	1	0	0	0	1	1	р	. a	2	1		
ORLPp, data	(Pp) ← (Pp) OR data	Logical or Immediate specified data with	١,		0	0	1	0	р		2	2	(	
STILL P, " Gate	p = 1 - 2	designated port (1 - 2),	d ₇	d ₆	d5	d4	d3	d ₂	d ₁	ďΩ	1 1	1	)	
DUTL BUS, A	(BUS) ← (A)	Output contents of Accumulator onto BUS.	0	0	. 0	0	0	0	1	0	2	1		
DUTL Pp, A	(Pp) ← (A); p ± 1 − 2	Output contents of Accumulator to designated port (1 - 2).	0	0	1	1	1	0	р	ρ	2 .	1	,	
		REGI	STER	<u> </u>										
DEC Rr (Rr)	(Rr) ← (Rr) + 1; r = 0 ~ 7	Decrement by 1 contents of designated	1	1	0	0	1	r	- 1	,	) 1	1		
NC Rr	(Rr) ← (Rr) + 1; r = 0 – 7	register. Increment by 1 contents of designated	0	0	0	1	1	r	r	r	1	1		
NC @ Ri	((Rr)) ← ((Rr)) + 1;	register. Increment Indirect by 1 the contents of	0	0	0	1	0	0	0	r	1	1		
	r = 0 - 1	data memory location.									<u> </u>			
ALL and		SUBRO	_			<del></del>				_		T 2	<del></del>	
CALL addr	((SP)) ← (PC), (PSW 4 – 7) (SP) ← (SP) + 1	Call designated Subroutine.	810	ag	ag	1	0	1	0	0	2	2	1	
	(PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) ← DBF		a7	ª6	<b>a</b> 5	a4	аЗ	³ 2	aı	a0				
RET	(SP) ← (SP) = 1 (PC) ← ((SP))	Return from Subroutine without restoring Program Status Word.	1	0	0	0	0	0	1	1	2	1	l	
RETR	(SP) ← (SP) = 1 (PC) ← ((SP)) (PSW 4 - 7) ← ((SP))	Return from Subroutine restoring Program Status Word.	'	0	0	1	0	0	1	1	2	1		
		TIMER/	COUN	TER										
N TCNTI		Enable Internal interrupt Flag for Timer/Counter output.	0	0	1	0	0	1	0	1	1	1		
DIS TONTI		Disable Internal interrupt Flag for Timer/Counter output.	0	0	1	1	0	1	0	1	1	1		
MOV A, T	(A) - (T)	Move contents of Timer/Counter into Accumulator.	0	1	0	0	0	0	1	0	1	1		
/O∨ T, A	(T) · (A)	Move contents of Accumulator into Timer/Counter.	0	1	1	0	0	0	1	0	1	1		
TOP TONT		Stop Count for Event Counter.	١,	1	1	0	0	1	0	1	1	1		
		Start Count for Event Counter.	0	1	0	0	0	1	0	1	l i		[	
TRT CNT														
			ı	1	Λ	1	0	1	n	1	1 1	1	l	
STRT CNT STRT T		Start Count for Timer.	0	1	0	1	0	1	0	1	1	1		

- Notes: 1 Instruction Code Designations r and p form the binary representation of the Registers and Ports involved
  - The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in.
    References to the address and data are specified in bytes 2 and/or 1 of the instruction.


    Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.


#### Symbol Definitions:

SYMBOL	DESCRIPTION
Α	The Accumulator
AC	The Auxiliary Carry Flag
addr	Program Memory Address (12 bits)
Bb	Bit Designator (b = 0 - 7)
BS	The Bank Switch
BUS	The BUS Port
С	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
DBF	Memory Bank Flip-Flop
F ₀ , F ₁	Flags 0, 1
_ '	Interrupt
Р	"In-Page" Operation Designator


SYMBOL	DESCRIPTION
Pp	Port Designator (p = 1, 2 or 4 - 7)
PSW	Program Status Word
Rr	Register Designator (r = 0, 1 or 0 - 7)
SP	Stack Pointer
T	Timer
TF	Timer Flag
T ₀ , T ₁	Testable Flags 0, 1
X	External RAM
=	Prefix for Immediate Data
@	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.
-	Replaced By








# PACKAGE OUTLINES $\mu$ PD8048C $\mu$ PD8035LC



#### Plastic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2,028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1,9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0,019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
K	15.24	0.600
L	13,2	0.520
М	0.25 ^{+ 0.1} 0.05	0.010 ^{+ 0.004} 0.002

# μPD8048D μPD8035LD





#### Ceramic

ITEM	MILLIMETERS	INCHES
Α	51.5	2.03
В	1.62	0.06
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
Е	48.26	1.9
F	1.02	0.04
G	3.2	0.13
Н	1.0	0.04
	3.5	0.14
J	4.5	0.18
K	15.24	0.6
L	14.93	0.59
М	0.25 ± 0.05	0.01 ± 0.0019

# μPD8048/8748/8035L

PACKAGE OUTLINE μPD8748D Cerdip





# **NEC**NEC Electronics U.S.A. Inc.

**Microcomputer Division** 

# $\mu$ PD80C48/ $\mu$ PD80C35 CMOS 8-BIT SINGLE-CHIP MICROCOMPUTER

### Description

The NEC  $\mu$ PD80C48 is a true stand-alone 8-bit microcomputer fabricated with CMOS technology. The  $\mu$ PD80C48 contains all the functional blocks — 1K bytes ROM, 64 bytes RAM, 28 I/O lines, on-chip 8-bit Timer/ Event counter, on-chip clock generator — to enable its use in stand-alone applications. For designs requiring extra capability the  $\mu$ PD80C48 can be expanded using industry standard  $\mu$ PD8080A/ $\mu$ PD8085A peripherals and memory products. The  $\mu$ PD80C35 differs from the  $\mu$ PD80C48 only in that the  $\mu$ PD80C35 contains no internal program memory (ROM).

Compatible with the industry-standard 8048, 8748, and 8035, the CMOS-fabricated  $\mu$ PD80C48 provides significant power consumption savings in applications requiring low power and portability. In addition to the power savings gained through CMOS technology, the NEC  $\mu$ PD80C48 features Halt and Stop modes to further minimize power drain.

#### **Features**

- 8-bit CPU, ROM, RAM, I/O in a single package
   Hardware/Software-compatible with industry standard 8048, 8748, 8035 products
   1K x 8 ROM
- ☐ 64 x 8 RAM
- ☐ 27 I/O lines
- 2.5 μs cycle time (6 MHz crystal)
- ☐ All instructions 1 or 2 cycles
- ☐ 97 instructions: 70% single-byte
- Internal Timer/Event Counter
- ☐ Two Interrupts (External and Timer)
- □ Easily expandable memory and I/O
   □ Bus-compatible with 8080A/8085A peripherals
- □ CMOS technology
- ☐ Operational over a 2.5 to 6.0V range
- ☐ Available in 40-pin DIP or 52-pin flat pack
- □ Low-power Standby modes
- ☐ Halt Mode
  - 1 mA typical supply current

Maintains internal logic values and control status Initiated by HALT instruction

Released by External Interrupt or Reset

☐ Stop Mode

1 μA typical supply current

Disables internal clock generation and internal logic

Maintains RAM

Initiated via Hardware (Vpp)

Released via Reset

#### Pin Identification


	Pin	Function
No.	Symbol	
1	Т0	Testable input using conditional transfer functions JT0 and JNT0. The internal State Clock (CLK) is available to T, using the ENTO CLK instruction. T, can also be used during programming as a testable flag.
2	XTAL 1	One side of the crystal input for external oscillator or fre- quency (non-TTL-compatible V _{ir} ).

Pin		Function
No.	Symbol	
3	XTAL 2	The other side of the crystal input.
4	RESET	Active low input for processor initialization. RESET is also used for Halt/Stop Mode release (non-TTL-compatible V _{II} ).
5	55	Single step input (active-low). SS with ALE allows the processor to "single-step" through each instruction in program memory.
6	ÎNT	Interrupt input (active-low). INT starts an interrupt if an enable instruction has been executed. A reset disables the interrupt. INT can be teeted by issuing a conditional jump instruction.
7	EA	External Access input (active-high). A logic "1" at this inpu commands the processor to perform all program memory fetches from external memory.
8	RD	Read strobe output (active-low). RD pulses low when the processor performs a Bus Read. RD also enables data onto the processor Bus from a peripheral device and functions as a Read Strobe for external Data Memory.
9	PSEN	Program Store Enable output (active-low). PSEN becomes active only during an external memory fetch.
10	WR	Write strobe output (active-low). WR pulses low when the processor performs a Bus Write. WR can also function as a Write Strobe for external Data Memory.
11	ALE	Address Latch Enable output (active high). Occuring once each cycle, the falling edge of ALE latches the address for external memory or peripherals. ALE can also be used as a clock output.
12 19	D _o — D ₇ BUS	8-bit, bidirectional port, Synchronous reads and writes can be performed on this port using $\overrightarrow{RD}$ and $\overrightarrow{WR}$ strobes. The contents of the $D_o-D_r$ Bus can be latched in a static mode
and the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of t		During an external memory fetch, the D,—D, Bus holds the least significant bits of the program counter, PSEM control the incoming addressed instruction. Also, for an external RAM data store instruction the D,—D, Bus, controlled NALE, RD and WR, contains address and data information.
20	V _{ss}	Processor's Ground potential.
21 — 24, 35 — 38	P ₂₀ — P ₂₇ : PORT 2	Port 2 is the second of two 8-bit quasi-bidirectional porta. For external data memory fetches, the four most significant bits of the program counter are contained in $P_{20} - P_{22}$ . Bits $P_{20} - P_{23}$ are also used as a 4-bit I/O bus for the $\mu$ PD8243, input/Output Expander.
25	PROG	PROG is used as an output strobe for the µPD8243.
26	V _{DD}	$\pm5V$ during normal operation. $V_{\rm Dp}$ is used in Stop Mode. By forcing $V_{\rm DD}$ low during a reset, the processor enters Stop Mode.
27 — 34	P ₁₀ — P ₁₇ : PORT 1	Port 1 la one of two 8-bit quasi-bidirectional ports.
39	T1	Testable input using conditional transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction.
40	V _{cc}	Primary Power Supply.

#### **Pin Configuration**



# μPD80C48/μPD80C35



# **Absolute Maximum Ratings***

Ta = 25°C	
Operating Temperature	-40°C to +85°C
Storage Temperature (Ceramic Package)	-65°C to +150°C
Storage Temperature (Plastic Package)	-65°C to +125°C
Voltage on Any Pin	V _{ss} -0.3V to V _{cc} +0.3V
Supply Voltage	V _{ss} -0.3 to +10V

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **DC Characteristics**

 $T_a = -40$ °C to +85°C;  $V_{CC} = 2.5$  to 6.0V,  $V_{SS} = 0$ V

			Limits					
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions		
Input Low Voltage (All Except XTAL 1, XTAL 2)	VIL	- 0.3		0.18 V _{CC}	٧			
Input High Voltage (All Except XTAL 1, XTAL 2, RESET)	V _{IH}	0.7 V _{CC}		V _{CC}	٧			
Input High Voltage (RESET, XTAL 1, XTAL 2)	V _{IH1}	0.8 V _{CC}		Vcc	٧			
Output Low Voltage	V _{OL}			0.45	٧	I _{OL} = 1.0 mA		
Output High Voltage (BUS, RD, WR, PSEN, ALE)	V _{OH}	0.75 V _{CC}			٧	I _{OH} = -100μA		
Output High Voltage (All Other Outputs)	V _{OH1}	0.75 V _{CC}			٧	I _{OH} = - 1μA		
Input Current (Port 1, Port 2)	I _{ILP}			- 30	μΑ	VIN' VIL		
Input Current (SS, RESET)	IILC			- 40	μA	VIN < VIL		

			Limits	3		
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input Leakage Current: (T1, INT)	l _{ic}			±1	μΑ	$ m V_{SS} < V_{IN} < V_{CC}$
Input Leakage Current (EA)	4 _{L1}			±3	μΑ	$V_{\rm SS} < V_{\rm IN} < V_{\rm CC}$
Output Leakage Current (BUS, T _o — High Impedance State)	lo.			±1	μΑ	$ m V_{ss} < V_{iN} < V_{CC}$
Total Supply Current	loo + lcc		5	10	mA	T _a = 25°C 6 MHz
Halt Power Supply Current	l _{cc}		1	3	mA	6 MHz
Stop Mode Supply Current	l _{cc}		1	20	μΑ	6 MHz
RAM Data Retention Voltage	V _{cc} DR	2.0			٧	Stop Mode (V ₀₀ , RESET ≤ .4V) or RESET ≤ 0.4V

#### **AC Characteristics**

Read, Write and Instruction Fetch—External Data and Program Memory

Ta = -40°C to +85°C

		Lim	its ②		Lim	its ③		Test
Parameter	Symbol	Min	Max	Unit	Min	Max	Unit	Conditions 1
ALE Pulse Width	t _{LL}	400		ns	2.16		μ8	
Address Setup before ALE	tAL	120		ns	1620		ns	
Address Hold from ALE	t _{LA}	80		ns	330		ns	
Control Pulse Width (PSEN, RD, WR)	t _{CC}	700		ns	3.7		με	
Data Setup before WR	t _{DW}	500		ns	3.5		με	
Data <u>Hol</u> d after WR	t _{WD} .	120		ns	370		ns	C _L = 20 pF, t _{CY} = 2.5 μs
Cycle Time	t _{CY}	2.5	150	με	10	150	ns	
Data Hold	t _{DB}	0	200	ns	0	950	ns	

#### **AC Characteristics (Cont.)** Limits (3) Limits ③ Test Min Max Unit Conditions ① PSEN, RD to 500 2.75 ^tRD Data In Address Setup 230 3.23 taw ns Address Setup 950 ns 5.45 **t**AD **μ**\$ before Data In Address Float to 0 500 ^tAFC ns Control Pulse to 10 10 ALE


### Port 2 Timing Ta = -40°C to +85°C

		Limi	ts ②		Lim	its ③		
Parameter	Symbol	Min	Max	Unit	Min	Max	Unit	Test Conditions ①
Port Control Setup before Falling Edge of PROG	t _{CP}	110		ns	860		ns	
Port Control Hold after Falling Edge of PROG	^t PC	-	80	ns	0	200	ns	
PROG to Time P2 input must be Valid	t _{PR}		810	ns		5.31	μs	
Output Data Setup Time	tDP	250		ns	0	3250	ns	
Output Data Hold Time	t _{PD}	65		ns	820		ns	
Input Data Hold Time	tpF	0	150	ns	0	900	ns	
PROG Pulse Width	tpp	1200		ns	6450		ns	
Port 2 I/O Data Setup	tpL	350		ns	2.1		μ <b>8</b>	
Port 2 I/O Data Hold	t _{LP}	150		ns	1400		ns	


#### Notes:

- For Control Outputs: C_L = 80 pF For Bus Outputs: C₁ = 150 pF
- $V_{CC} = +5V \pm 10\%$ .
- 3  $V_{CC} = +2.5V \text{ to } +5.5V$


# **Timing Waveforms**




## Instruction Fetch From External Memory




Read From External Data Memory




Write to External Memory





Low Power Standby Operation



Port 2 Timing

#### **Features**

The NEC  $\mu$ PD80C48/ $\mu$ PD80C35 contains all the functional features of the industry standard 8048/8035. The power down mode of the  $\mu$ PD8048 is replaced with two additional power standby features for added power savings. Depending on desired power consumption savings and internal logic status maintenance, Halt mode or Stop mode may be used.

# иPD80C48/иPD80C35

#### **Halt Mode**

The  $\mu$ PD80C48/80C35 includes a Halt instruction (01H) — an addition to the standard 8048 instruction set. Upon execution of the Halt instruction, the  $\mu$ PD80C48 enters a Halt mode where the internal clocks and internal logic are disabled. The oscillator, however, continues its operation. The state of all internal logic values and control status prior to the halt state is maintained. Under Halt mode, power consumption is less than 30% of normal  $\mu$ PD80C48 operation, and 2% of 8048 operation.

Halt mode is released through either of two methods: an active input on the  $\overline{\text{INT}}$  line or a reset operation. Under the Interrupt Release mode, if interrupts are enabled (EI Mode), the  $\overline{\text{INT}}$  input restarts the internal clocks to the internal logic. The  $\mu\text{PD80C48}$  then executes the instruction immediately following the Halt instruction, before branching to the interrupt service routine.

If interrupts are disabled (DI Mode), an INT active signal causes the program operation to resume, beginning from the next sequential address after the Halt instruction.

A RESET input causes the normal reset function which starts the program at address 0H.


**Note:** The  $V_{CC}$  range under Halt mode must be maintained at normal operation voltage.

#### Stop Mode


Stop mode provides additional power consumption savings over the Halt mode of operation. Stop mode is initiated by forcing  $V_{\text{DD}}$  to the low state during a RESET low. While in Stop mode, oscillator operation is discontinued and only the contents of RAM are maintained.

The  $\mu$ PD80C48 is released from Stop mode when V_{DD} is forced high during a  $\overline{RESET}$  low. Clock generation is then restarted. When oscillator stabilization is achieved,  $\overline{RESET}$  is pulled high and the program is restarted from location 0.

To ensure reliable Stop mode operation,  $V_{DD}$  must be brought back up before releasing the RESET pin. The  $V_{DD}$  pin must be protected against noise conditions since it controls oscillator operation. In the Stop mode,  $V_{CC}$  must be dropped as low as 2.0 volts to ensure RAM data retention ( $V_{CC}DR$ ). RESET must be held low after oscillation stops until the oscillator is restarted.



#### **Logic Symbol**



### **Symbol Definitions:**

Symbol	Description
A	Accumulator
AC	Auxiliary Carry Flag
addr	Program Memory Address (12 bits)
Bb	Bit Designator (b = 0 7)
BS	Bank Switch
Bus	Bus Port
С	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
DBF	Memory Bank Filp-Flop
F ₀ , F ₁	Flags 0, 1
1	Interrupt
Р	"In-Page" Operation Designator
P,	Port Designator (p = 1, 2 or 4 7)
PSW	Program Status Word
Rr	Register Designator (r = 0, 1 or 0 — 7)
SP	Stack Pointer
T	Timer
TF	Timer Flag
T0, T1	Testable Flags 0, 1
Х	External RAM
=	Prefix for Immediate Data
@	Prefix for Indirect Address
S	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.
_	Replaced By

# **Instruction Set**

M-ar!-	Erm - Al	De					ion Cod				Oueles Pri		Flags
Mnemonic	Function	Description	D,	D,	D,	D,	D ₃	D ₂	D,	D _o	Cycles Byt	98 C	AC FU F
ADD. A = data	(A) ← (A) + data	Add immediate the specified Data to the	Accumulator 0	0	0	0	0	0	1	1	2 2		
		Accumulator.	d,	d,	d₅	d,	d ₃	d₂	d,	d₀			
Add A, Rr	(A) ← (A) + (Rr) for r = 0 - 7	Add contents of designated register to the Accumulator.	0	1		0.	1	r	<u> </u>	r	1 1	•	····
ADD A, @ Rr	(A) ← (A) + ((Rr)) for r = 0 - 1	Add Indirect the contents of the data memory location to the Accumulator.	0	1	1	0	-0	0	0		1 1	•	
ADDC A, = data	(A) ← (A) + (C) + data	Add immediate with carry the specified data to the Accumulator.	O d ₇	Q. d _s	. 0 d₅	1 d,	o d₃	O d₂ ·	1 d ₁	1 d₀	2 2	•	
ADDC A, Rr	(A) ← (A) + (C) + (Rr) for r = 0 - 7	Add with carry the contents of the designated register to the Accumulator.	0	1	1	1	1	۲.	r	r	1 1	•	
ADDC A, @ Rr	(A) ← (A) + (C) + ((Rr)) for r = 0 - 1	Add indirect with carry the contents of data memory location to the Accumulator.	0	1	1	1	0	. 0	0	r	1 1	•	
ANL A, = data	(A) ← (A) AND data	Logical AND specified immediate Data with Accumulator.	0 d,	1 d ₆	0 d _s	1 d,	0 d,	O d,	1 d,	1 d _o	2 2		
ANL A, Rr	(A) ← (A) AND (Rr) for r = 0 - 7	Logical AND contents of designated register with Accumulator.	0	1	0	1	1	r	r	r	1 1		
ANL A, @ Rr	(A) ← (A) AND ((Rr)) for r = 0 - 1	Logical AND indirect the contents of data memory with Accumulator.	0	1	0	1	0	0	0	r	1 1		
CPL A	(A) ← NOT (A)	Complement the contents of the Accumulator.	0	0	1.	1	. 0	1	1	1	1 1		
CLR A	(A) ← 0	Clear the contents of the Accumulator.	0	0	1 ,	0	0	1	1	1	1 1		
DA A		Decimal Adjust the contents of the Accumulator.	0	1	0	1	0	1	1	1	1 1	•	
DEC A	(A) ← (A) 1	Decrement by 1 the Accumulator's contents.	0	0	0	0	0	1	1	1	1 1		···
INC A	(A) ← (A) + 1	Increment by 1 the Accumulator's contents.	0	0	0	1	0	1	1	1	1 1		
ORL A, = data	(A) ← (A) OR data	Logical OR specified immediate data with Accumulator.	O d _r	1 d _e	0 d₅	0	0 d ₃	O d ₂	1 d.	1 d.	2 2		
ORL A, Rr	(A) ← (A) OR (Rr) for r = 0 - 7	Logical OR contents of designated register with Accumulator.	0	1	0	0	1	r	r	r	1 1	· · ·	
ORL A, @ Rr	(A) ← (A) OR ((Rr)) for r = 0 - 1	Logical OR Indirect the contents of data memory location with Accumulator.	0	1	0	0	, 0	0	0	r	1 1		
RLA	$(AN + 1) \leftarrow (AN)$ $(A_0) \leftarrow (A_7)$ for N = 0 - 6	Rotate Accumulator left by 1 bit without carry.	1	1	1	0	0	. 1	1	1	1 1		
RLC A		Rotate Accumulator left by 1 bit through carry.	1	1	1	1	0	1	1	1	1 1	•	
RR A		Rotate Accumulator right by 1 bit without carry.	0	1	1	1	0	1	1	1	1 1		
RRC A		Rotate Accumulator right by 1 bit through carry.	. 0	1	1	0	0	1	1	1	1 1	•	
SWAP A	$(A_{4\cdot7})\rightleftarrows(A_0-3)$	Swap the two 4-bit nibbles in the Accumulator.	0	1	0	0	0	1	1	1	1 1		·
XRL A, = data	(A) ← (A) XOR data	Logical XOR specified immediate data with Accumulator.	1 d ₇	1 d _s	0 d ₅	1 d,	. 0 d₃	0 d ₂	1 d,	1 d _o	2 2		
XRL A, Rr	(A) ← (A) XOR (Rr) for r = 0 - 7	Logical XOR contents of designated register with Accumulator.	1	1	0	1	1	7	r	r	1 1		
XRL A, @ Rr	(A) ← (A) XOR ((Rr)) for r = 0 - 1	Logical XOR indirect the contents of data memory location with Accumulator.	1	1	0	1	0	0	0	r	1 1		
	1011 - 0-1	memory location with Accumulator.	Branch										
DJNZ Rr, addr	(Rr) ← (Rr) - 1; r = 0 - 7 If (Rr) ≠ 0 (PC 0 - 7) ← addr	Decrement the specified register and test contents.	1 a,	1 a ₆	1 a,	0 a,	1 a,	r a ₂	r a,	r <b>a</b> ₀	2 2		
JBb addr		Jump to specified address if Accumulator bit is set.	b ₂ a ₇	b ₁	b _o	1 a,	0 a ₃	0 a ₂	1 a,	0 a,	2 2		
JC addr	(PC 0 - 7) ← addr If C = 1	Jump to specified address if carry flag	1	1 a.	1	1 a.	0	1 A.	1	0	2 2		
JF 0 addr	(PC) ← (PC) + 2 if C = 0 (PC 0 - 7) ← addr if FO = 1 (PC) ← (PC) + 2 if FO = 0	Jump to specified address if Flag F 0 is	1	0	1	1	0	1	1 9	0	2 2		
JF 1 addr	(PC 0 - 7) ← addr If F 1 = 1	Jump to specified address if Flag F 1 is	0 0	1 1	a _s	1 1	8, 0	1 n	1	0 0	2 2		
JMP addr	(PC) ← (PC) + 2 if F 1 = 0 (PC 8 - 10) ← addr 8 = 10 (PC 0 - 7) ← addr 0 - 7	set.  Direct Jump to specified address within the 2K address block.	8 ₇ 8 ₁₀ 8 ₇	8, 8,	а ₅ а ₆ а ₅	а, О а,	0 a ₃	1 a ₂	0 a,	0 8 ₀	2 2	<u> </u>	
JMPP@A	(PC 11) ← DBF (PC 0 7) ← ((A))	Jump indirect to specified address	1	0	1	1	0	0	1	1	2 1		
JNC addr	(PC 0 7) ← addr if C = 0	with address page.  Jump to specified address if carry flag is	1	1	1	0	0	1	1	0	2 2		
JNI addr	$(PC) \leftarrow (PC) + 2 \text{ if } C = 1$ $(PC \circ 7) \leftarrow \text{addr if } I = 0$	Jump to specified address if interrupt	a, 1	а ₆ 0	a ₅	a, 0	<b>a</b> ₃	a ₂	.1	<b>a</b> ₀	2 2		
	(PC) ← (PC) + 2 If =1	is low.	<b>a</b> ₇	a,	<b>a</b> ₅	a,	a,	<b>a</b> ₂	a,	a _o			

# $\mu$ PD80C48/ $\mu$ PD80C35

# Instruction Set (Cont.)

Manage	Function	Panadation	D,			structi			D,	D,	Cycles B	C	Flag:	
Mnemonic	runction	Description Branc	h (Cont.	D _e	D,	D,	<b>D</b> ,	D ₂	- D ₁		Cycles D	,,,,,,		
JNT0 addr	(PC 0 - 7) ← addr if T0 = 0 (PC) ← (PC) + 2 if T0 = 1		0	0	1	0	0	1	1	0	2	2		
JNT1 addr	$(PC) \leftarrow (PC) + 2 \text{ if } T0 = 1$ $(PC \ 0 - 7) \leftarrow \text{addr if } T1 = 0$ $(PC) \leftarrow (PC) + 2 \text{ if } T1 = 1$	Jump to specified address if Test 1 is low.	0 8,	1	_ <b>a</b> ,	84 0 84	0	1 8,	1 a,	0 a ₀	2	2		
JNZ addr	(PC 0 - 7) ←addr if A = 0 (PC) ← (PC) + 2 if A = 0	Jump to specified addres if Accumulator is non-zero.	1 8,	0 a,	0 a,	1 8,	0 a ₃	1 8 ₂	1 8,	0 a ₀	2	2		
JTF addr	(PC 0 - 7) ←addr if TF = 1 (PC) ← (PC) + 2 if TF = 0	Jump to specified address if Timer Flag is set to 1.	0 8,	0	0 a,	1 8,	0	1 8 ₂	1 8,	0 a,	2	2		
JT0 addr	(PC 0 - 7) ← addr if T0 = 1 (PC) ← (PC) + 2 if T0 = 0	Jump to specified address if Test 0 is a 1.	0	0 8,	1 a _s	1 8,	0 8 ₃	1 8,	1 8,	0 a ₀	2	2		
JT1 addr	(PC 0 - 7) ← addr if T1 = 1 (PC) ← (PC) - 2 if T1 = 0	Jump to specified address if Test 1 is a 1.	0 a,	1	0	1 8,	0 &	1 8,	1 a,	0 8 ₀	2	2		
JZ addr	(PC 0 - 7) ← addr if A = 0 (PC) ← (PC) + 2 if A = 0	Jump to specified address if Accumulator is 0.	1 8,	1	0	0	0	1 82	1 8,	0 a,	2	2		
	(, 0, , (, 0, , 0, , 1, , 1, , 1, , 1, ,		ntrol											
EN I		Enable the External Interrupt Input.	0	0	0	0	0	1	0	1	1 .	1		
DISI		Disable the External interrupt input.	0	0	0	1	0	1	0	1	1	1		
ENTO CLK		Enable the Clock Output pin T0.	0	1	1	1	0	1	0	1	1	1		
SEL MBO	(DBF) ← 0	Select Bank 0 (locations 0 - 2047) of Program Memory.	1	1	1	0	0	1	0	1	1	1		
SEL MB1	(DBF) ← 1	Select Bank 1 (locations 2048 - 4095) of Program Memory.	1	1	1	1	0	1	0	1	1	1		
SEL RBO	(BS) ← 0	Select Bank 0 (locations 0 - 7) of Data Memory.	1	1	0	0	0	1	0	1	1	1		
SEL RB1	(BS) ← 1	Select Bank 1 (locations 24 - 31) of Data Memory.	1	1	0	1	0	1	0	1	1	1		
HALT		Initiate Heit State.	0	0	0	0	0	0	0	1	11	1		
		Data	Moves											
MOV A, = data	(A) ← data	Move immediate the specified data into the Accumulator.	O d,	O d _e	1 d _s	O d,	O d ₃	0 d₂	1 d _i	1 d _o	2	2		
MOV A, Rr	(A) ← (Rr); r = 0 - 7	Move the contents of the designated registers into the Accumulator.	1	1	1	1	1	r	r	r	1	1		
MOV A, @ Rr	(A) ← ((Rr)); r = 0 - 1	Move indirect the contents of data memory location into the Accumulator.	1	1	1	1	0	0	0	r	1	1		
MOV A, PSW	(A) ← (PSW)	Move contents of the Program Status Word into the Accumulator.	1	1	0	0	0	1	1	1	1	1		
MOV Rr, = data	(Rr) ← data; r = 0 - 7	Move immediate the specified data into the designated register.	1 d,	0 d,	1 d₅	1 d,	1 d₃	r d _z	r d,	r d _o	2	2		
MOV Fir, A	(Rr) ← (A); r = 0 - 7	Move Accumulator Contents Into the designated register.	1	0	1	0	1	r	r	г	1	1		
MOV @ Rr, A	((Rr)) ← (A), r = 0 - 1	Move Indirect Accumulator Contents Into data memory location.	1	0	1	0	0	0 .	0	r	1	1		
MOV @ Rr, = data	((Rr)) ← data; r = 0 - 1	Move immediate the specified data into	1	0	1	1	0	0	0		2	2		
MOV PSW, A	(PSW) ← (A)	data memory.  Move contents of Accumulator into the	d, 1	1	0 0	1	d₃ 0	d ₂	1	1	1	1		
MOVP A, @ A	(PC 0 - 7) ← (A)	program status word.  Move data in the current page into the	1	0	1	0	0	0	1	1	2	1		
MOVP3 A,	(A) ← ((PC)) (PC 0 - 7) ← (A)	Accumulator.  Move Program data in Page 3 into the	1	1	1	0	0	0	1	1	2	1		
@ A	(PC 8 - 10) ← 011 (A) ← ((PC))	Accumulator.										<u> </u>		
MOVX A, @ R	(A) ←((Rr)); r = 0 - 1	Move Indirect the contents of external data memory into the Accumulator.	1	0	0	0	0	0	0	r	2	1		
MOVX@R,A	((Ar)) ← (A), r = 0 - 1	Move indirect the contents of the Accumulator into external data memory.	1	0	0	1	0	0	0		2	1		
XCH A, Rr	(A) ≠ (Rr); r = 0 - 7	Exchange the Accumulator and designated register's contents.	0	0	1	0	1	r 	r 	,	1	1		
	(A) ← ((Rr)); r = 0 - 1	Exchange Indirect contents of Accumulator and location in data memory.		0	1	0	0	0	0		1	1		
ACHD A, @ Rr	(A 0 - 3) ⇄ ((Rr)) 0 - 3)); r = 0 - 1	Exchange Indirect 4 bit contents of Accumulator and data memory.	0	0	1	1		0	0	r	1	1		
		F	ags											
CPL C	(C) ← NOT (C)	Complement carry bit.	1	0	1	0	0	1	1	1	1	1 •		
CPL F0	(F0) ← NOT (F0)	Complement Flag F0.	1	0	0	1	0	1	0	1	1	1		•
CPL F1	(F1) ← NOT (F1)	Complement of Flag F 1.	1	0	1	1	0	1	0	1	1	1		•
CLR C	(C) ← 0	Clear carry bit to 0.	1	0	0	1	0	1	1	1		1 .		
CLR F0	(F0) ← 0	Clear Flag 0 to 0.	1	0	0	0	0	1	0	1	11	1		•
CLR F1	(F1) ← 0	Clear Flag 1 to 0.	1	0	1	0	0	1	0	1	1	1		•

# **Instruction Set (Cont.)**

						nstruct							Flags	
Mnemonic	Function	Description	D,	D,	D,	D,	D ₃	D ₂	D,	D _o	Cycles E	ytes C	AC FO F	
		Inpi	ut/Output											
ANL BUS, = data	(BUS) ← (BUS) AND data	Logical AND immediate specified data with contents of Bus.	1 d,	O d _s	0 d₅	. 1 d₄	1 d₃	0 d ₂	0 d,	0 d _o	2	2		
ANL P _p , = data	(P _p ) ← (P _p ) AND data p = 1 • 2	Logical AND immediate specified data with designated port (1 or 2).	1 d,	0 d ₆	0 d _s	1 d,	1 d ₃	0 d,	p d,	p d	2	2		
ANLD Pp, A	(P _p ) ← (P _p ) AND (A0 - 3) p = 4 - 7	Logical AND contents of Accumulator with designated port (4 - 7).	1	0	0	1	1	1	P	P	2	1		
N A, P,	(A) ← (P _p ), p = 1 - 2	Input data from designated port (1 - 2) into Accumulator.	0	0	. 0	0	1	0	. р	P	2	1		
INS A, BUS	(A) ← (BUS)	Input strobed Bus data into Accumulator.	0	0	0	0	1	0	0	0	2	1		
MOVD A, P,	$(A \ 0 \ - 3) \leftarrow (P_p); p = 4 \ - 7$ $(A \ 4 \ - 7) \leftarrow 0$	Move contents of designated port (4 - 7) into Accumulator.	0	0	0	0	1	1	р	P	2	1		
MOVD P., A	(P _p ) ← A 0 - 3; p = 4 - 7	Move contents of Accumulator designated port (4 - 7).	0	1	1	1	1	р	р	1	1			
ORL BUS, = data	(BUS) ← (BUS) OR data	Logical OR immediate specified data with contents of Bus.	. 1 d ₇	O dų	0 d _s	,0 d,	1 d ₃	0 d ₂	O d ₁	O d	2	2		
ORLD P,, A	(P _p ) ← (P _p ) OR (A0 - 3) P = 4 - 7	Logical OR contents of Accumulator with designated port (4 - 7).	1	0	0	0	1	1	р	P	1	1		
ORL P,, = data	(P _p ) ← (P _p ) OR data p = 1 - 2	Logical OR immediate specified data with designated port (1 - 2).	1 d,	0 d,	O d _s	0 d,	1 d ₃	0 d ₂	p d,	p d₀	2	2		
OUTL BUS, A	(BUS) ← (A)	Output contents of Accumulator onto Bus.	0	0	0	0	0	0	1	0	1	1		
OUTL P,, A	(P _p ) ← (A); p = 1 - 2	Output contents of Accumulator to designated port (1 - 2).	0	0	. 1	. 1	1	0	P	p	1	1		
		Re	gisters											
DEC Rr (Rr)	(Rr) ← (Rr) 1; r = 0 - 7	Decrement by 1 contents of designated register.	1	1	0	0	1	r	г	г	1	1		
INC Rr	(Rr) ← (Rr) + 1, r = 0 - 7	increment by 1 contents of designated register.	0	0	0	1	1	r	r	r	1	1		
INC @ R	((Rr)) ← ((Rr)) + 1; r = 0 - 1	Increment indirect by 1 the contents of data memory location.	0	0	0	1	0	0	0	r	1	1		
		Sul	broutine											
Call addr	((SP)) ← (PC), (PSW 4 - 7)	Call designated Subroutine.	<b>a</b> ₁₀	a,	<b>a</b> ,	1	0	1	Ō	0	2	2		
	(SP) ← (SP) + 1 (PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) ← DBF		a,	8,	<b>a</b> ₆	8,	<b>a</b> ₃	<b>a</b> ₂	aı	<b>a</b> ₀				
RET	(SP) ← (SP) 1 (PC) ← ((SP))	Return from Subroutine without restoring Program Status Word.	1	0	0	0	0	0	1	1	2	1		
RETR	(SP) ← (SP) 1 (PC) ← ((SP)) (PSW 4 - 7) ← ((SP))	Return from Subroutine restoring Program Status Word.	1	0	0	1	0	0	1	1	2	1		
		Time	r/Counte	r										
EN TCNTI		Enable Internal Interrupt Flag for Timer/Counter output.	0	0	1	0	0	1	0	1	1	1		
DIS TCNTI		Disable Internal interrupt Flag for Timer/Counter output.	0	0	1	1	0	1	0	1	1	1		
MOV A, T	(A) ← (T)	Move contents of Timer/Counter Into Accumulator.	0	1	0	0	0	0	1 .	0	1	1		
MOV T, A	(T) ← (A)	Move contents of Accumulator Into Timer/Counter.	0	1	1	0	0	0	1	0	1	1		
STOP TONT		Stop Count for Event Counter.	0	1	1	0	0	1	0	1	11	1		
STRT CNT		Start Count for Event Counter.	0	1	0	0	0	1	0	1	1	1		
STRTT		Start Counter for Timer.	0	1	0	1	0	_1_	0	1_	1	1		
		····	ellaneou											
NOP		No Operation performed.	0	0	0	0	0	0	0	0	1	1		

## Notes:

- Instruction Code Designations r and p form the binary representation of the Registers and Ports involved.

  The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in. References to the address and data are specified in bytes 2 and/or 1 of the instruction.
- Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.

# $\mu$ PD80C48/ $\mu$ PD80C35


# Package Outlines μPD80C48C μPD80C35C


#### Diest

# $_{\mu \text{PD80C48D}}^{\mu \text{PD80C35D}}$

	Plastic	
Item	Millimeters	Inches
A	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.5 MIN	0.059 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
ı	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
K	15.24	0.600 MAX
L	13.2 MAX	0.520 MAX
	+ 0.1	+ 0.004
M	0.25 0.05	0.010

	Geramic	
tem	Millimeters	Inches
A	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.100 ± 0.004
D	0.50 ± 0.1	0.0197 ± 0.004
E	48.26 ± 0.2	1.900 ± 0.008
F	1.27	0.050
G	3.2 MIN	0.126 MIN
H	1.0 MIN	0.04 MIN
1	4.2 MAX	0.17 MAX
J	5.2 MAX	0.205 MAX
K	15.24 ± 0.1	0.6 ± 0.004
	+ 0.2	+ 0.008
L	13.5 0.25	0.531 0.010
М	0.30 ± 0.1	0.012 ± 0.004





# HIGH PERFORMANCE SINGLE CHIP 8-BIT MICROCOMPUTERS


### DESCRIPTION

The NEC  $\mu$ PD8049 and  $\mu$ PD8039L are single chip 8-bit microcomputers. The processors differ only in their internal program memory options: the  $\mu$ PD8049 has 2K x 8 bytes of mask ROM and the  $\mu$ PD8039L has external program memory. Both of these devices feature new, high performance 11 MHz operation.

### **FEATURES**

- High Performance 11 MHz Operation
- Fully Compatible with Industry Standard 8049/8039
- Pin Compatible with the μPD8048/8748/8035
- NMOS Silicon Gate Technology Requiring a Single +5V ±10% Supply
- 1.36 µs Cycle Time, All Instructions 1 or 2 Bytes
- Programmable Interval Timer/Event Counter
- 2K x 8 Bytes of ROM, 128 x 8 Bytes of RAM
- 96 Instructions: 70 Percent Single Byte
- 27 I/O Lines
- Internal Clock Generator
- Expandable with 8080A/8085A Peripherals
- Available in Both Ceramic and Plastic 40-Pin Packages

### PIN CONFIGURATION



# µPD8049/8039L

The NEC  $\mu$ PD8049 and  $\mu$ PD8039L are high performance, single component, 8-bit parallel microcomputers using N-channel silicon gate MOS technology. The  $\mu$ PD8049 and  $\mu$ PD8039L function efficiently in control as well as arithmetic applications. The powerful instruction set eases bit handling applications and provides facilities for binary and BCD arithmetic. Standard logic functions implementation is facilitated by the large variety of branch and table look-up instructions.


FUNCTIONAL DESCRIPTION

The  $\mu$ PD8049 and  $\mu$ PD8039L instruction set is comprised of 1 and 2 byte instructions with over 70 percent single-byte. The instruction set requires only 1 or 2 cycles per instruction with over 50 percent single-cycle.

The  $\mu$ PD8049 and  $\mu$ PD8039L microprocessors will function as stand-alone microcomputers. Their functions can easily be expanded using standard 8080A/8085A peripherals and memories.

The  $\mu$ PD8049 contains the following functions usually found in external peripheral devices: 2048 x 8 bits of mask ROM program memory; 128 x 8 bits of RAM data memory; 27 I/O lines; an 8-bit interval timer/event counter; and oscillator and clock circuitry.

The  $\mu$ PD8039L is intended for applications using external program memory only. It contains all the features of the  $\mu$ PD8049 except the 2048 x 8-bit internal ROM. The external program memory can be implemented using standard 8080A/8085A memory products.



# **PINIDENTIFICATION**

	PIN	FUNCTION
NO.	SYMBOL	
. 1	то	Testable input using conditional transfer functions JTO and JNTO. The internal State Clock (CLK) is available to T $_{0}$ using the ENTO CLK instruction. T $_{0}$ can also be used during programming as a testable flag.
2	XTAL 1	One side of the crystal, LC, or external frequency source. (Non-TTL compatible $V_{\mbox{\scriptsize IH}}$ )
3	XTAL 2	The other side of the crystal or LC frequency source. For external sources, XTAL 2 must be driven with the logical complement of the XTAL 1 input.
4	RESET	Active low input from processor initialization. RESET is also used for PROM programming verification and power-down (non-TTL compatible VIH).
5	ริริ	Single Step input (active-low), $\overline{SS}$ together with ALE allows the processor to "single-step" through each instruction in program memory.
6	INT	Interrupt input (active-low). INT will start an interrupt if an enable interrupt instruction has been executed. A reset will disable the interrupt. INT can be tested by issuing a conditional jump instruction.
7	EA	External Access input (active-high). A logic "1" at this input commands the processor to perform all program memory fetches from external memory.
8	ŘŌ	READ strobe outputs (active-low). RD will pulse low when the processor performs a BUS READ. RD will also enable data onto the processor BUS from a peripheral device and function as a READ STROBE for external DATA MEMORY.
9	PSEN	Program Store Enable output (active-low). PSEN becomes active only during an external memory fetch.
10	WR	WRITE strobe output (active-low). $\overline{WR}$ will pulse low when the processor performs a BUS WRITE. $\overline{WR}$ can also function as a WRITE STROBE for external DATA MEMORY.
11	ALE	Address Latch Enable output (active-high). Occurring once each cycle, the falling edge of ALE latches the address for external memory or peripherals. ALE can also be used as a clock output.
12-19	D ₀ -D ₇ BUS	8-bit, bidirectional port. Synchronous reads and writes can be performed on this port using $\overline{RD}$ and $\overline{WR}$ strobes. The contents of the D ₀ -D ₇ BUS can be latched in a static mode.
		During an external memory fetch, the Do-D7 BUS holds the least significant bits of the program counter. PSEN controls the incoming addressed instruction. Also, for an external RAM data store instruction the Do-D7 BUS, controlled by ALE, RD and WR, contains address and data information.
20	V _{SS}	Processor's GROUND potential.
21-24, 35-38	P ₂₀ -P ₂₇ : PORT 2	Port 2 is the second of two 8-bit quasi-bidirectional ports. For external data memory fetches, the four most significant bits of the program counter are contained in $P_{20}$ - $P_{23}$ . Bits $P_{20}$ - $P_{23}$ are also used as a 4-bit I/O bus for the $\mu$ PD8243, INPUT/OUTPUT EXPANDER.
25	PROG	PROG is used as an output strobe for $\mu$ PD8243's during I/O expansion. When the $\mu$ PD8049 is used in a stand-alone mode the PROG pancan be allowed to float.
26	V _{DD}	$V_{DD}$ is used to provide +5V to the 128 x 8 bit RAM section. During normal operation $V_{CC}$ must also be +5V to provide power to the other functions in the device. During stand-by operation $V_{DD}$ must remain at +5V while $V_{CC}$ is at ground potential.
27-34	P ₁₀ -P ₁₇ : PORT 1	Port 1 is one of two 8-bit quasi-bidirectional ports.
39	Т1	Testable input using conditional transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction.
40	Vcc	Primary Power supply. VCC is +5V during normal operation.

# μPD8049/8039L

Operating Temperature 0°C to +70°C	
Storage Temperature (Ceramic Package)65°C to +150°C	RATINGS*
Storage Temperature (Plastic Package)65°C to +150°C	
Voltage on Any Pin 0.5 to +7 Volts ①	
Power Dissipation	

Note: 1 With respect to ground.


 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_8 = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = V_{DD} = +5 V \pm 10\%; V_{SS} = 0 V$ 

		<u> </u>	LIMIT	s		TEST CONDITIONS	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT		
Input Low Voltage (All Except XTAL 1, XTAL 2)	VIL	-0.5		0.8	٧		
Input High Voltage (All Except XTAL 1, XTAL 2, RESET)	ViH	2.0		Vcc	٧		
Input High Voltage (RESET, XTAL 1, XTAL 2)	VIH1	3.8		vcc	٧		
Output Low Voltage (BUS, RD, WR, PSEN, ALE)	VoL			0.45	٧	IOL = 2.0 mA	
Output Low Voltage (All Other Outputs Except PROG)	V _{OL1}			0.45	٧	IOL = 1.6 mA	
Output Low Voltage (PROG)	VOL2			0.45	٧	IOL = 1.0 mA	
Output High Voltage (BUS, RD, WR, PSEN, ALE)	Vон	2.4			٧	I _{OH} = -100 μA	
Output High Voltage (All Other Outputs)	V _{OH1}	2.4			٧	i _{OH} = -50 μA	
Input Leakage Current (T1, EA, INT)	IIL			±10	μΑ	VSS < VIN < VCC	
Output Leakage Current (BUS, T ₀ – High Impedance State)	lor			±10	μА	VCC > VIN > VSS + 0.4	
Power Down Supply Current	IDD		25	50	mA	T _a = 25°C	
Total Supply Current	IDD + ICC		100	170	mA	T _a = 25°C	

DC CHARACTERISTICS



LOGIC SYMBOL

# AC CHARACTERISTICS

# READ, WRITE AND INSTRUCTION FETCH – EXTERNAL DATA AND PROGRAM MEMORY

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = V_{DD} = +5V \pm 10\%; V_{SS} = 0V$ 

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
ALE Pulse Width	tLL	150			ns	
Address Setup before ALE	^t AL	70			ns	
Address Hold from ALE	tLA	50			ns	
Control Pulse Width (PSEN, RD, WR)	†CC	300			ns	
Data Setup before WR	t _{DW}	250			ns	
Data Hold after WR	twD	40			ns	C _L = 20 pF ③
Cycle Time	tCY	1.36		15.0	μs	
Data Hold	^t DR	0		100	ns	
PSEN, RD to Data In	^t RD			200	ns	
Address Setup before WR	^t AW	200			ns	
Address Setup before Data In	^t AD			400	ns	
Address Float to RD, PSEN	tAFC	-40			ns	

Notes: 1 For Control Outputs: C_L = 80 pF

② For Bus Outputs: CL = 150 pF


③ t_{CY} = 1.36 μs

### **PORT 2 TIMING**

 $T_a = 0^{\circ} C$  to +70° C;  $V_{CC} = +5V \pm 10\%$ ;  $V_{SS} = 0V$ 

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Port Control Setup before Falling Edge of PROG	tCP	100			ns	
Port Control Hold after Falling Edge of PROG	^t PC	60			ns	
PROG to Time P2 Input must be Valid	tPR			650	ns	
Output Data Setup Time	t _{DP}	200			ns	
Output Data Hold Time	tP.D	20			ns	
Input Data Hold Time	tPF	10		150	ns	
PROG Pulse Width	tpp	700			ns	
Port 2 I/O Data Setup	tpL	150			ns	
Port 2 I/O Data Hold	tLP	20			ns-	


# **TIMING WAVEFORMS**




INSTRUCTION FETCH FROM EXTERNAL MEMORY

7


# μPD8049/8039L



**READ FROM EXTERNAL DATA MEMORY** 



WRITE TO EXTERNAL MEMORY



														FLACC				
MNEMONIC	FUNCTION	DESCRIPTION	_	n-		TRUCT		ODE D ₂	D ₁	Do	CYCLES	BYTES		FLAG	-			
MINEMONIC	PONCTION	DESCRIPTION	D ₇	D ₆	D ₅	D ₄	D ₃	UŽ	- 01	00	CICLES	BTTES	٠,	AC F	0			
ADD A, ≖ data	(A) · (A) + data	Add Immediate the specified Data to the Accumulator.	0 d7	0 d6	0 d5	0 d4	0 d3	0 d2	1 d1	1 do	2	2	·					
ADD A, Rr	(A) - (A) + (Rr) for r = 0 - 7	Add contents of designated register to the Accumulator.	0 -	1	1	0	1	ī	į.	ï	1	,	•					
ADD A, @ Rr	(A) (A) + ((Rr)) for r = 0 1	Add Indirect the contents the data memory location to the Accumulator.	0	1	1	0	0	0	0	•	1	1						
ADDC A, = data	(A) · (A) + (C) + data	Add Immediate with carry the specified data to the Accumulator.	0 d7	0	0	1	0 d3	0 d2	1 d1	1	?	2						
ADDC A, Rr	(A) · (A) + (C) + (Br) for r = 0 7	Add with carry the contents of the	0	d6 1	d5 1	d4 1	1	r	,	q0	1	1						
ADDC A, @ Rr	(A) + (A) + (C) + ((Rr)) for r = 0 1	designated register to the Accumulator.  Add Indirect with carry the contents of data memory location to the Accumulator.	0	1	1	1	0	0	0	r	,	1	•					
ANL A, ≃ data	(A) (A) AND data	Logical and specified Immediate Data with Accumulator.	Δ d7	1 d6	0 d5	1 d4	0 d3	0 d2	1 d1	1 d ₀	2	2						
ANL A, Rr	(A) (A) AND (Rr) for r = 0 7	Logical and contents of designated register with Accumulator.	0	1	0	1	1	r	r	. r	1	1						
ANL A, @ Rr	(A) (A) AND ((Rr)) for r = 0 1	Logical and Indirect the contents of data memory with Accumulator.	0	1	0	1	0	0	0	r	,	1						
CPL A	(A) - NOT (A)	Complement the contents of the Accumulator.	0	0	1	1	0	1	1	1	1	۱ ا						
CLR A	(A) · 0	CLEAR the contents of the Accumulator.	0	0 -	1	0	0	1	1	1	1	1						
DA A		DECIMAL ADJUST the contents of the	0	1	0	1	0	1	1	1	1	1						
DEC A	(A) · (A) 1	Accumulator.  DECREMENT by 1 the accumulator's	0	0	0	0	0	1	1	1	1	1						
INC A	(A) · (A) + 1	contents. Increment by 1 the accumulator's	0	0	0	1	0	1	1	1	,	1						
ORLA, = data	(A) · (A) OR data	contents Logical OR specified immediate data	0	1	0	0	0	0	1	1	2	2						
ORL A, Br	(A) - (A) OR (Rr)	with Accumulator Logical OR contents of designated	d7 0	d6 1	d5 0	04 0	d3 1	ď2	d1 r	d ₀	1	1						
DRLA, @ Rr	for r ≈ 0 7 (A) - (A) OR ((Rr))	register with Accumulator.  Logical OR Indirect the contents of data	0	1	0	0	0	0	0	r	,	1						
RL A	for r = 0 · 1 (AN + 1) · (AN) (A ₀ ) · · (A ₇ )	memory location with Accumulator. Rotate Accumulator left by 1-bit without carry.	1	1	1	0	0	1	1	1	1	,						
R LC A	for N = 0 - 6 (AN + 1) (AN); N = 0 6 (A ₀ ) (C) (C) (A ₇ )	Rotate Accumulator left by 1-bit through carry.	1	1	1	1	0	1	1	1	1	1						
RR A	(AN) - (AN + 1); N = 0 - 6 (A ₇ ) (A ₀ )	Rotate Accumulator right by 1-bit without carry.	0	1	1	1	0	1	1	1	١ ١	1	ŀ					
RRC A	$(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) \cdot (C)$ $(C) \cdot (A_0)$	Rotate Accumulator right by 1-bit through carry.	0	1	1	0	0	1	1	1	1	1	•					
SWAP A	(A ₄₋₇ ) - (A ₀ - 3)	Swap the 2 4-bit nibbles in the Accumulator.	0	1	0	0	0	1	1	1	'	1						
XRL A, = data	(A) · (A) XOR data	Logical XOR specified immediate data	1	1	0	1	0	0	1	1	2	2	l					
XRL A, Rr	(A) ·· (A) XOR (Rr)	with Accumulator.  Logical XOR contents of designated register with Accumulator.	d7 1	d6 1	d <u>5</u> 0	d4 1	d3 1	d2 r	d1 r	r d0	1	1						
XRL A, @ Rr	(A) · (A) XOR ((Rr)) for r = 0 - 1	Logical XOR Indirect the contents of data memory location with Accumulator.	١,	1	0	1	0	0	0	r	1	1						
	1 1011-0-1		ANCH									.L	_					
DJNZ Rr, addr	(Rr) ← (Rr) − 1;r = 0 − 7 If (Rr) ≠ 0: (PC 0 − 7) ← addr	Decrement the specified register and test contents.	1 a7	1 36	1 a5	0 a4	1 a3	r a2	a ₁	a0 L	2	2						
JBb addr	(PC 0 - 7) ← addr (PC 0 - 7) ← addr if Bb = 1 (PC) ← (PC) + 2 if Bb = 0	Jump to specified address if Accumulator bit is set.	b2 a7	b ₁ .	. p0	1 84	0 a3	0 a ₂	1 a ₁	90 0	2	2						
JC addr	(PC 0 - 7) ← addr if C = 1 (PC) ← (PC) + 2 if C = 0	Jump to specified address if carry flag	a / a 7	a6 1 a6	a5 1 a5	1 84	0 93	1 a ₂	1 81	0 a0	2	2						
JF0 addr	(PC 0 7) addr if FO = 1 (PC) - )(PC) + 2 if FO = 0	Jump to specified address if Flag F0 is set.	1 a7	0 a6	1 a ₅	1 84	0 ag	1 a ₂	91 1 a1	0 a0	2	2						
		Jump to specified address if Flag F1 is	0	1 a ₆	1 a5	1 a ₄	0 83	1 a ₂	1 81	0 a0	2	2						
JF1 addr	(PC 0 · 7) ← addr if F1 = 1 (PC) · (PC) + 2 if F1 = 0	set.		~0	-5	-4	-5	2	~ 1	-0	1	1	1					
	(PC) (PC) + 2 if F1 = 0 (PC 8 10) addr 8 10 (PC 0 7) addr 0 7		a10 a7	ag a6	a8 a5	0 a4	0 a3	1 a2	0 a ₁	0 a ₀	2	2						
JF1 addr JMP addr JMPP @ A	(PC) (PC) + 2 if F1 = 0 (PC 8 10) addr 8 10	set. Direct Jump to specified address within the 2K address block. Jump indirect to specified address with	a10							-	2	1						
JMP addr	(PC) + (PC) + 2 if F1 = 0 (PC 8	set.  Direct Jump to specified address within the 2K address block.	a10 a7	46	⁸ 5	a4 	ag	a2	a ₁	a ₀								

# INSTRUCTION SET (CONT.)

					INS	TRUC	TION C	ODE					FLAGS
MNEMONIC	FUNCTION	DESCRIPTION	D7	D ₆	05	D4	D ₃	D ₂	D ₁	D ₀	CYCLES	BYTES	C AC F0 F1
		BRANC	H (CC	NT.)									
JNT0 addr	(PC 0 - 7) - addr if T0 = 0 (PC) - (PC) + 2 if T0 = 1	Jump to specified address if Test 0 is low.	0 a7	0	1 a ₅	0	0 a3	1 82	1 81	0 a ₀	2	2	
JNT1 addr	(PC) - (PC) + 2 if T0 = 1 (PC) - (PC) + 2 if T1 = 1	Jump to specified address if Test 1 is low.	0 a7	a6 1	0 85	0	0	1 a2	1 a ₁	0	2	2	
JNZ addr	(PC 0 7) - addr if A = 0 (PC) - (PC) + 2 if A = 0	Jump to specified address if accumulator	1 37	a6 0	0 as	1	0 a3	1 a ₂	1 81	0 a0	2	2	
JTF addr	(PC 0 7) - addr if TF - 1	is non-zero.  Jump to specified address if Timer Flag	0	96 0	0	a4 1	0	1	1	0	2	2	
JT0 addr	(PC) - (PC) + 2 if TF 0 (PC 0 - 7) - addr if T0 - 1	ump to specified address if Test 0 is a	a7 0	a6 0	a5 1	94 1	a3 0	⁹ 2	91 1	0	2	2	
JT1 addr	(PC) - (PC) + 2 if TO - 0 (PC 0 7) - addr if T1 - 1	Jump to specified address if Test 1 is a 1.	0 a7	a6 1	a5 0	1	a3 0	a2 1	a ₁ 1 a ₁	0 90	2	2	
JZ addr	(PC) - (PC) + 2 if T1 = 0 (PC 0 = 7) - addr if A = 0 (PC) - (PC) + 2 if A = 0	Jump to specified address if Accumulator is 0.	1 37	а6 1 а6	a5 0 a5	a4 0 a4	аз 0 аз	a2 1 a2	1 21	a0 0 a0	2	2	
	(FC) (FC) F 211 A · U		TROL	46	05		03	02	0	00	<del></del>	L	
ENI		Enable the External Interrupt input.	0	0	0	Ô	0	1	0	1	1	1	
DIST		Disable the External Interrupt input.	0	0	0	1	0	1	0	1	1	1	
ENTO CLK		Enable the Clock Output pin T0.	0	1	1	1	0	1	0	1	1	1	
SEL MB0	(DBF) ← 0	Select Bank 0 (locations 0 2047) of Program Memory,	1	1	1	0	0	1	0	1	1	1	
SEL MB1	(DBF) ← 1	Select Bank 1 (locations 2048 4095) of Program Memory.	1	1	1	1	0	1	0	1	1	1	
SEL RBO	(BS) ← 0	Select Bank 0 (locations 0 - 7) of Data Memory.	1	1	0	0	0	1	0	1	1	1	
SEL RB1	(8S) 1	Select Bank 1 (locations 24 31) of Data Memory.	1	1	0	1	0	1	0	1	1	1	
		DATA	MOV	ES									
MOV A, = data	(A) ← data	Move Immediate the specified data into the Accumulator.	0 d7	0 d6	1 d ₅	0 da	0 d3	0 d ₂	1 d ₁	1 d ₀	2	2	
MOV A, Rr	(A) ← (Rr); r = 0 − 7	Move the contents of the designated registers into the Accumulator.	1	1	1	1	1	r	r	r	1	1	
MOV A, @ Rr	(A) ← ((Rr)); r = 0 - 1	Move Indirect the contents of data memory location into the Accumulator.	۱ ا	1	1	1	0	0	0	r	-1	1	
MOV A, PSW	(A) ← (PSW)	Move contents of the Program Status Word into the Accumulator.	1	1	0	0	0	1	1	1	1	1	
MOV Rr, ≃ data	(Rr) data; r = 0 - 7	Move Immediate the specified data into the designated register.	1 d7	0 d6	1 d5	1 d4	1 d3	ď ₂	r d ₁	ďn	2	2	
MOV Řr, A	(Rr) ← (A); r = 0 - 7	Move Accumulator Contents into the designated register.	1	0	1	0	1	r	Ċ	r	1	1	
MOV @ Rr, A	({Rr)} ← (A); r = 0 − 1	Move Indirect Accumulator Contents into data memory location.	1	0	1	0	0	0	0	r	1	1	
MOV @ Rr, = data	((Rr)) ← data; r = 0 - 1	Move Immediate the specified data into data memory.	1 d7	0 d6	1 d5	1 d <b>4</b>	0 d3	0 d2	0 d ₁	ď0	2	2	
MOV PSW, A	(PSW) ~ (A)	Move contents of Accumulator into the program status word.	1	1	0	1	0	1	1	1	1	1	
MOVP A, @ A	(PC 0 - 7) ← (A) (A) ← ((PC))	Move data in the current page into the Accumulator.	1	0	1	0	0	0	1	1	2	1	
MOVP3 A, @ A	(PC 0 7) ← (A) (PC 8 10) ← 011 (A) ← ((PC))	Move Program data in Page 3 into the Accumulator.	1	1	1	0	0	0	1	1	2	1	
MOVX A, @ R	(A) ← ((Rr)); r × 0 − 1	Move Indirect the contents of external data memory into the Accumulator.	1	0	0	0	0	0	0	r	2	1	
MOVX @ R, A	((Rr)) ← (A); r ≈ 0 − 1	Move Indirect the contents of the Accumulator into external data memory.	1	0	0	1	0	0	0	r	2	1	
XCH A, Rr	(A)   (Br); r = 0 − 7	Exchange the Accumulator and designated register's contents.	0	0	1	0	1	r	r	r	1	1	•
XCH A, @ Rr	(A) <del>2</del> ((Rr)); r = 0 − 1	Exchange Indirect contents of Accumus later and location in data memory.	0	0	1	0	0	0	0	r	1	1	
XCHD A, @ Rr	$(A \ 0 - 3) \stackrel{\leftarrow}{=} ((Rr)) \ 0 - 3));$ r = 0 - 1	Exchange Indirect 4-bit contents of Accumulator and data memory.	0	0	1	1	0	0	0	r	1	1	
		FL	AGS										
CPL C	(C) · NOT (C)	Complement Content of carry bit.	1	0	1	0	0	1	1	1	1	1	•
CPL F0	(F0) ← NOT (F0)	Complement Content of Flag F0.	1	0	0	1	0	1	0	1	1	1	•
CPL F1	(F1) · NOT (F1)	Complement Content of Flag F1	1	0	. 1	1	0	1	0	1	1	1	•
CLR C	(C) · 0	Clear content of carry bit to 0.	1	0	0	1	0	1	1	1	1	1	•
	(F0) •- 0	Clear content of Flag 0 to 0.	1	0	0	0	0	1	0	1	1 1	1 1	•
CLR F0	(FO) *- 0	Crear Content or Flag o to 0.		_							1		

:		1	l _		INS	TRUC	FION C	ODE				I	FL	AGS	
MNEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	00	CYCLES	BYTES	C AC	FO	F
		INPUT/	OUTP	UΤ											_
ANL BUS, ≈ data	(BUS) (BUS) AND data	Logical and Immediate-specified data with contents of BUS.	1 d ₇	0 d6	0 dg	1. d4	1 d3	0 dź	0 d1	0 d ₀	, 2	2			_
ANL Pp, = data	(Pp) ← (Pp) AND data p = 1 - 2	Logical and Immediate specified data with designated port (1 or 2)	1 d7	0 d6	0 dg	1 d4	1 d3	0 ·	p d ₁	p d ₀	2	2			
ANLD Pp, A	(Pp) ← (Pp) AND (A 0 - 3) p = 4 - 7	Logical and contents of Accumulator with designated port (4 - 7).		0	0	1	1	1	p	Р	2	1			
IN A, Pp	(A) ← (Pp); p = 1 - 2	Input data from designated port (1 - 2) into Accumulator.	0	0	0	0	1	0	р	р	2	1			
INS A, BUS	(A) ← (BUS)	Input strobed BUS data into Accumulator.	0	0	0	0	-1	0	0	0	2	1			
MOVD A, Pp	(A 0 - 3) ← (Pp); p = 4 - 7 (A 4 - 7) ← 0	Move contents of designated port (4 - 7) into Accumulator.	0	0	0	0	1	1	р	р	2	1			
MOVD Pp, A	(Pp) ← A 0 – 3; p = 4 – 7	Move contents of Accumulator to designated port (4 - 7).	0	. 0	1	1	1	1 .	р	р	1	1			
ORLBUS,≕ data	(BUS) • (BUS) OR data	Logical or Immediate specified data with contents of BUS.	1 d7	0 d6	0 d5	.0 d4	1 dg	0 d ₂	0 d1	0 d0	2	2			
ORLD Pp, A	(Pp) ← (Pp) OR (A 0 – 3) p = 4 – 7	Logical or contents of Accumulator with designated port (4 - 7).	1	0	0	0	1	1	p	р	1	1			
OR L Pp, = data	(Pp) ← (Pp) OR data	Logical or Immediate specified data with	-1	0.	0	0	1	0	ρ	ρ	2	2			
	p=1-2	designated port (1 - 2).	d7	d6	d5	d4	d3	d ₂	d ₁	d0					
OUTL BUS, A	(BUS) •- (A)	Output contents of Accumulator onto BUS.	0	. 0	0	0	0 .	0	1	0	1	1			
OUTL Pp, A	(Pp) ← (A); p = 1 - 2	Output contents of Accumulator to designated port (1 - 2).	0	0	1	1	1	0	р	Р	. 1	1			
		REGI	STERS	3											_
DEC Rr (Rr)	(Rr) ← (Rr) 1; r = 0 7	Decrement by 1 contents of designated register.	1	1	0	0	1	r	r	r	1	1			
INC Ar	(Rr) ← (Rr) +1; r = 0 - 7	Increment by 1 contents of designated register.	0	0	0	1	1	r	r	r	1	1			
INC @ Rr	((Rr)) + ((Rr)) + 1; r = 0 - 1	Increment Indirect by 1 the contents of data memory location.	0	0	0	1	0	0	0	r	1	1			
		SUBRO	NITUC	E											_
CALL eddr	((SP)) (PC), (PSW 4 7)	Call designated Subroutine.	a10	ag	ag	1	0	1	0	. 0	2	2			_
	(SP) ← (SP) + 1 (PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) ← DBF		a7	^a 6	a ₅	a4	a3 .	⁹ 2	aı	a0					
RET	(SP) (SP) - 1 (PC) ((SP))	Return from Subroutine without restoring Program Status Word.	1.	0	0	0	. 0	0	1	1	2	1			
RETR	(SP) (SP) 1 (PC) ((SP))	Return from Subroutine restoring Program Status Word.	1	0	0	1	0	0	1	i ·	2	1			
	(PSW 4 - 7) ((SP))	THEOL									<u> </u>	<u> </u>			_
N TONTI	<del> </del>	TIMER/C	_	_			0	<del></del>		<del></del>					-
		Enable Internal interrupt Flag for Timer/Counter output.	0	0	1	0	0	1	0	1	1	1			
DIS TONTI		Disable Internal interrupt Flag for Timer/Counter output.	0	0	1	1	0	1	0	1	'	1			
MOV A, T	(A) ·· (T)	Move contents of Timer/Counter into Accumulator.	0	1	0	,0	0	0	1	0	1	1			
MOV T, A	(T) (A)	Move contents of Accumulator into Timer/Counter.	0	1	1	0	0	0	1	0	1	1			
TOP TONT		Stop Count for Event Counter.	0	1	1	0	0	1	0	1	1	1	1		
TRT CNT		Start Count for Event Counter.	0	1	0	0	0 -	1	0	1	1	1	1		
TRTT		Start Count for Timer.	0	1	0	1	0	1	0	1	1	1	ĺ		
		MISCELI	ANE	ous											_
															_

- Notes: 1 Instruction Code Designations r and p form the binary representation of the Registers and Ports involved.
  - The dot under the appropriate flag bit indicates that its content is subject to change by the inst

    References to the address and data are specified in bytes 2 and/or 1 of the instruction.


    Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected. The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in.

# Symbol Definitions:

SYMBOL	DESCRIPTION
A	The Accumulator
AC	The Auxiliary Carry Flag
addr	Program Memory Address (12 bits)
Bb	Bit Designator (b = 0 - 7)
BS	The Bank Switch
BUS	The BUS Port
C	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
DBF	Memory Bank Flip-Flop
F ₀ , F ₁	Flags 0, 1
	Interrupt
P	"In-Page" Operation Designator

SYMBOL	DESCRIPTION
Pp	Port Designator (p = 1, 2 or 4 - 7)
PSW	Program Status Word
Rr	Register Designator (r = 0, 1 or 0 - 7)
SP	Stack Pointer
Ť	Timer
TF	Timer Flag
T ₀ , T ₁	Testable Flags 0, 1
X	External RAM
=	Prefix for Immediate Data
@	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.
-	Replaced By


# μPD8049/8039L



PACKAGE OUTLINES μPD8049C μPD8039LC

PLASTIC

ITEM	MILLIMETERS	INCHES
Α	51,5 MAX	2.028 MAX
В	1.62 MAX	0.064 MAX
С	2.54 ± 0.1	0.10 ± 0.004
a	0.5 ± 0.1	0.019 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
K	15.24 TYP	0.600 TYP
L	13.2 TYP	0.520 TYP
М	0.25 ^{+0.1} -0.05	0.010 +0.004 -0.002



# CERAMIC

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.03 MAX
В	1.62 MAX	0.06 MAX
С	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN	0.04 MIN
G	3.2 MIN	0.13 MIN
Н	1.0 MIN	0.04 MIN
Í	3.5 MAX	0.14 MAX
J	4,5 MAX	0.18 MAX
K	15.24 TYP	0.6 TYP
L.	14.93 TYP	0.59 TYP
М	0.25 ± 0.05	0.01 ± 0.0019



# μPD80C49/μPD80C39 CMOS 8-BIT SINGLE-CHIP MICROCOMPUTER

### **Description**

The NEC  $\mu$ PD80C49 is a true stand-alone 8-bit microcomputer fabricated with CMOS technology. The  $\mu$ PD80C49 contains all the functional blocks — 1K bytes ROM, 64 bytes RAM, 28 I/O lines, on-chip 8-bit Timer/ Event counter, on-chip clock generator — to enable its use in stand-alone applications. For designs requiring extra capability the  $\mu$ PD80C49 can be expanded using industry standard  $\mu$ PD808A/ $\mu$ PD8085A peripherals and memory products. The  $\mu$ PD80C39 differs from the  $\mu$ PD80C49 only in that the  $\mu$ PD80C39 contains no internal program memory (ROM).

Compatible with the industry-standard 8049 and 8039, the CMOS-fabricated  $\mu$ PD80C49 provides significant power consumption savings in applications requiring low power and portability. In addition to the power savings gained through CMOS technology, the NEC  $\mu$ PD80C49 features Halt and Stop modes to further minimize power drain.

#### **Features**

 atures
8-bit CPU, ROM, RAM, I/O in a single package
Hardware/Software-compatible with industry standard
8049, 8039 products
2K x 8 ROM
128 x 8 RAM
27 I/O lines
2.5 μs cycle time (6 MHz crystal)
All instructions 1 or 2 cycles
97 instructions: 70% single-byte
Internal Timer/Event Counter
Two Interrupts (External and Timer)
Easily expandable memory and I/O
Bus-compatible with 8080A/8085A peripherals
Single 2.5 ~ 6.0V supply
Available in 40-pin DIP and 52-pin flat pack
Low-power Standby modes
Halt Mode
1 mA typical supply current
Maintains internal logic values and control status
Initiated by HALT instruction
Released by External Interrupt or Reset
Stop Mode
1 μA typical supply current

# Pin Identification

Maintains RAM


Initiated via Hardware (V_{DD}) Released via Reset


Pin		- Function
No.	Symbol	
1	то	Testable input using conditional transfer functions JT0 and JNT0. The internal State Clock (CLK) is available to T, using the ENTO CLK instruction. T, can also be used during programming as a testable flag.
2	XTAL 1	One side of the crystal input for external oscillator or fre- quency (non-TTL-compatible V _w ).

Disables internal clock generation and internal logic

	Pin	Function
No.	Symbol	
3	XTAL 2	The other side of the crystal input.
4	RESET	Active low input for processor initialization. RESET signal should be 5 machine cycles or longer.
5	SS	Single step input (active-low). SS with ALE allows the pro- cessor to "single-step" through each instruction in program memory.
6	INT	Interrupt input (active-low). INT starts an interrupt if an enable instruction has been executed. A reset disables the interrupt. INT can be tested by issuing a conditional jump instruction.
7	EA	External Access input (active-high). A logic "1" at this input commands the processor to perform all program memory fetches from external memory.
8	RD	Read strobe output (active-low). RD pulses low when the processor performs a Bus Read. RD also enables data onto the processor Bus from a peripheral device and functions as a Read Strobe for external Data Memory.
9	PSEN	Program Store Enable output (active-low). PSEN becomes active only during an external memory fetch.
10	WA	Write strobe output (active-low), WR pulses low when the processor performs a Bus Write, WR can also function as a Write Strobe for external Data Memory.
11	ALE	Address Latch Enable output (active high). Occuring once each cycle, the failing edge of ALE latches the address for external memory or peripherals. ALE can also be used as a clock output.
12 — 19	D _o — D ₇ BUS	8-bit, bidirectional port. Synchronous reads and writes can be performed on this port using RD and WR strobes. The contents of the $D_0 - D_7$ Bus can be latched in a static mode.
		During an external memory fetch, the $D_c-D_c$ Bus holds the least significant bits of the program counter. PSEN control the incoming addressed instruction. Also, for an external RAM data store instruction the $D_c-D_c$ Bus, controlled by ALE, RD and WR, contains address and data information.
20	V _{ss}	Processor's Ground potential.
21 — 24, 35 — 38	P ₂₀ — P ₂₇ : PORT 2	Port 2 is the second of two 8-bit quasi-bidirectional ports. For external data memory fetches, the four most significant bits of the program counter are contained in $P_{20}-P_{23}$ . Bits $P_{20}-P_{23}$ are also used as 4-bit i/O bus for the $\mu$ PD8243, input/Output Expander.
25	PROG	PROG is used as an output strobe for the $\mu$ PD8243.
26	V _{op}	$+5V$ during normal operation. $V_{\rm DD}$ is used in Stop Mode. By forcing $V_{\rm DD}$ low during a reset, the processor enters Stop Mode.
27 — 34	P ₁₀ — P ₁₇ : PORT 1	Port 1 is one of two 8-bit quasi-bidirectional ports.
39	T1	Testable input using conditional transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction.
40	V _{cc}	Primary Power Supply. $V_{CC} = +2.5 \sim 6.0 \text{ Volt.}$

### **Pin Configuration**





<b>Absolute</b>	Maximum	Ratings	*
-----------------	---------	---------	---

-40°C to +85°C
-65°C to +150°C
-65°C to +150°C
V _{ss} -0.3V to V _{cc} +0.3V
V _{ss} -0.3 to +10V

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC Characteristics**

 $T_a = -40^{\circ}C \text{ to } +85^{\circ}C; V_{CC} = V_{DD} = +5V \pm 10\%, V_{SS} = 0V$ 

		-				
Parameter	Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Input Low Voltage (All Except XTAL 1, XTAL 2)	V _{IL}	-0.3		0.8	٧	
Input High Voltage (All Except XTAL 1, XTAL 2, RESET)	<b>V</b> _{tH}	V _{cc} -2		V _{cc}	٧	
Input High Voltage (RESET, XTAL 1, XTAL 2)	V _{IH1}	V _{cc} -1		V _{cc}	٧	
Output Low Voltage	<b>V</b> _{OL}			0.45	٧	l _{oL} = 2.0 mA
Output High Voltage (BUS, RD, WR, PSEN, ALE)	<b>V</b> _{OH}	2.4			٧	$I_{OH} = -100 \mu A$
Output High Voltage (All Other Outputs) ②	V _{OH1}	2.4			٧	$I_{OH} = -5 \mu A$
Output High Voltage (All Outputs)	V _{OH2}	V _{cc} -0.5	;		٧	$I_{OH} = -0.2 \mu A$
Input Current (Port 1, Port 2)	I _{ILP}		-15	-40	μA	V _{IN} V _{IL}
Input Current (SS, RESET)	l _{ic}			-40	μ <b>Α</b>	V _{IN} $\leqslant$ V _{IL}
Input Leakage Current: (T1, INT)	l _L			±1	μΑ	$ m V_{ss} < V_{in} < V_{cc}$

	Limits					
Parameter	Symbol	Min Typ		Max	Unit	Test Conditions
Input Leakage Current (EA)	l _{14,1}			±3	μΑ	$\mathbf{V}_{\mathrm{SS}} < \mathbf{V}_{\mathrm{IN}} < \mathbf{V}_{\mathrm{CC}}$
Output Leakage Current (BUS, T _o — High Impedance State)	l _o ,		٠.	±1	μΑ	$\mathbf{V}_{\mathrm{SS}} < \mathbf{V}_{\mathrm{IN}} < \mathbf{V}_{\mathrm{CC}}$
Total Supply Current	Icc		4	8	mA	T, = 25°C 6 MHz
Halt Power Supply Current	l _{cc1}		0.4	0.8	mA	6 MHz
Stop Mode Supply Current	l _{cc2}		1	20	μΑ	6 MHz
RAM Data Retention Voltage	VccDR	2.0			٧	Stop Mode (V _{DD} , RESET ≤ .4V) or RESET ≤ 0.4V

# **AC Characteristics**

Read, Write and Instruction Fetch -- External Data and **Program Memory** 

 $T_a = -40^{\circ}C$  to +85°C;  $V_{CC} = V_{DD} = +5V \pm 10\%$ ;  $V_{SS} = 0V$  ②

			Limits	•		Test		
Parameter	Symbol	Min	Тур	Max	Unit	Conditions(1)		
ALE Pulse Width	<b>t</b> u	400			ns			
Address Setup before ALE	t _{il}	120			ns			
Address Hold from ALE	tLA	80			ns			
Control Pulse Width (PSEN, RD, WR)	t _{cc}	700			ns			
Data Setup before WR	tow	500			ns			
Data Hold after WR	two	120			ns	C _L = 20 pF		
Cycle Time	t _{CY}	2.5		150	μ8			
Data Hold	t _{on}	0		200	ns			
PSEN, RD to Data In	<b>t</b> _{RD}			500	ns			
Address Setup before WR	t _{AW}	230			ns			
Address Setup before Data in	t _{so}			950	ns			
Address Float to RD, PSEN	t _{AFC}	0			ns			
Control Pulse to ALE	t _{cA}	10			ns			

#### Notes:

- ① For Control Outputs: C_L = 80 pF
   For Bus Outputs: C_L = 150 pF.
   ② For V_{CC} = +2.5V ~6.0V refer to 80C48 data sheet page 364.


# **AC Characteristics (Cont.)**

Port 2 Timing


 $T_{\rm a} = -40^{\circ}$ C to 85°C;  $V_{\rm cc} = +5$ V  $\pm$  10%

			,	Test		
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Port Control Setup before Falling Edge of PROG	t _{CP}	110	-		ns	****
Port Control Hold after Falling Edge of PROG	t _{PC}			80	ns	
PFIOG to Time P2 input must be Valid	t _{PB}		•	810	ns	
Output Data Setup Time	top	250			ns	
Output Data Hold Time	t _{PD}	65			ns	
Input Data Hold Time	t _{PF}	0		150	ns	
PROG Pulse Width	t _{PP}	1200			ns	
Port 2 I/O Data Setup	<b>t</b> _{PL}	350			ns	
Port 2 I/O Data Hold	t _{LP}	150			ns	


# **Timing Waveforms**




#### Instruction Fetch From External Memory




Read From External Data Memory



Write to External Memory



**Low Power Standby Operation** 



Port 2 Timing

#### Features

The NEC µPD80C49/µPD80C39 contains all the functional features of the industry standard 8049/8039. The power down mode of the µPD8048 is replaced with two additional power standby features for added power savings. Depending on desired power consumption savings and internal logic status maintenance, Halt mode or Stop mode may be used.

#### **Halt Mode**

The  $\mu$ PD80C49/80C39 includes a Halt instruction (01H) — an addition to the standard 8049 instruction set. Upon execution of the Halt instruction, the  $\mu$ PD80C49 enters a Halt mode where the internal clocks and internal logic are disabled. The oscillator, however, continues its operation. The state of all internal logic values and control status prior to the halt state is maintained. Under Halt mode, power consumption is less than 10% of normal  $\mu$ PD80C49 operation, and 1% of 8049 operation.

# μPD80C49/80C39

Halt mode is released through either of two methods: an active input on the  $\overline{INT}$  line or a reset operation. Under the Interrupt Release mode, if interrupts are enabled (EI Mode), the  $\overline{INT}$  input restarts the internal clocks to the internal logic. The  $\mu PD80C49$  then executes the instruction immediately following the Halt instruction, before branching to the interrupt service routine.

If interrupts are disabled (DI Mode), an INT active signal causes the program operation to resume, beginning from the next sequential address after the Halt instruction.

A RESET input causes the normal reset function which starts the program at address 0H.


Note: The  $V_{\rm CC}$  range under Halt mode must be maintained at normal operation voltage.

#### Stop Mode


Stop mode provides additional power consumption savings over the Halt mode of operation. Stop mode is initiated by forcing  $V_{\rm DD}$  to the low state during a RESET low. While in Stop mode, oscillator operation is discontinued and only the contents of RAM are maintained.

The  $\mu$ PD80C49 is released from Stop mode when  $V_{DD}$  is forced high during a  $\overline{RESET}$  low. Clock generation is then restarted. When oscillator stabilization is achieved,  $\overline{RESET}$  is pulled high and the program is restarted from location 0.

To ensure reliable Stop mode operation,  $V_{DD}$  must be brought back up before releasing the RESET pin. The  $V_{DD}$  pin must be protected against noise conditions since it controls oscillator operation. In the Stop mode,  $V_{CC}$  may be dropped as  $\underline{low}$  as 2.0 volts to ensure RAM data retention ( $V_{CC}DR$ ).  $\underline{RESET}$  must be held low after oscillation stops until the oscillator is restarted.



## **Logic Symbol**



#### **Symbol Definitions:**

A Accumulator AC Auxiliary Carry Flag addr Program Memory Address (12 bits) Bb Bit Designator (b = 0 7) BS Bank Switch Bus Bus Port C Carry Flag CLK Clock Signal CNT Event Counter D Nibble Designator (4 bits) data Number or Expression (6 bits) DBF Memory Bank Flip-Flop Fo, F, Flags 0, 1 Interrupt P "In-Page" Operation Designator
addr Program Memory Address (12 bits)  Bb Bit Designator (b = 0 - 7)  BS Bank Switch  Bus Bus Port  C Carry Flag  CLK Clock Signal  CNT Event Counter  D Nibble Designator (4 bits)  data Number or Expression (8 bits)  DBF Memory Bank Flip-Flop  Fo, F, Figs 0, 1  i Interrupt
Bb Bit Designator (b = 0 — 7)  BS Bank Switch  Bus Bus Port  C Carry Flag  CLK Clock Signal  CNT Event Counter  D Nibble Designator (4 bits)  data Number or Expression (8 bits)  DBF Memory Bank Flip-Flop  Fo, F, Fiage 0, 1  i Interrupt
BS Bank Switch  Bus Bus Port  C Carry Flag  CLK Clock Signal  CNT Event Counter  D Nibble Designator (4 bits)  data Number or Expression (8 bits)  DBF Memory Bank Filip-Flop  Fo, F, Flags 0, 1  I Interrupt
Bus Bus Port C Carry Flag CLK Clock Signal CNT Event Counter D Nibble Designator (4 bits) data Number or Expression (8 bits) DBF Memory Bank Filip-Flop Fo, F, Flags 0, 1 I Interrupt
C Carry Flag  CLK Clock Signal  CNT Event Counter  D Nilbble Designator (4 bits)  data Number or Expression (8 bits)  DBF Memory Bank Filip-Flop  Fo, F, Flags 0, 1  I Interrupt
CLK Clock Signal CNT Event Counter  D Nilbble Designator (4 bits)  data Number or Expression (8 bits)  DBF Memory Bank Filp-Fiop  Fo, F, Flags 0, 1  I Interrupt
CNT Event Counter  D Nibble Designator (4 bits)  data Number or Expression (8 bits)  DBF Memory Bank Filip-Flop  For Fi Flags 0, 1  I Interrupt
D Nibble Designator (4 bits)  data Number or Expression (8 bits)  DBF Memory Bank Filip-Flop  For F1 Flags 0, 1  I Interrupt
data Number or Expression (8 bits)  DBF Memory Bank Flip-Flop  For F, Flags 0, 1  Interrupt
DBF Memory Bank Filip-Flop Fo, F, Flage 0, 1 I Interrupt
Fo, F, Flags 0, 1 I Interrupt
I Interrupt
·
9 "In Page" Operation Presented
r in-rage Operation Designator
P _p Port Designator (p = 1, 2 or 4 — 7)
PSW Program Status Word
Rr Register Designator (r = 0, 1 or 0 7)
SP Stack Pointer
T Timer
TF Timer Flag
T0, T1 Testable Flags 0, 1
X External RAM
= Prefix for immediate Data
@ Prefix for Indirect Address
S Program Counter's Current Value
(x) Contents of External RAM Location
((x)) Contents of Memory Location Addressed by the Contents of External RAM Location.
- Replaced By

# **Instruction Set**

Mnemonic .	Function	Description	Ď,	D,		nstruct D	ion Cod D ₃	D,	D,	D,	Cuele	Ruter	C AC FO F
Mnemonic	Punction	Description	<del></del>		D ₅	D,	D,	D ₂	<b>D</b> ,	<b>D</b> ₀	Cycles	Bytes	C AC FO P
ADD, A = data	(A) ← (A) + data	Add immediate the specified Data to the	Accumulat 0	0	. 0	0	0 .	0	1	1	2	2	•
Add A, Rr	(A) ← (A) + (Rr) for r = 0 - 7	Accumulator.  Add contents of designated register to the Accumulator.	d, 0		d _s	<u>d,</u> О	d ₃	d ₂	d,	d _o	1	1	•
ADD A, @ Rr	(A) ← (A) + ((Rr)) for r = 0 - 1	Add indirect the contents of the data memory location to the Accumulator.	0	1	1	0	0	0	0	r	1	1	•
ADDC A, =	(A) ← (A) + (C) + data	Add immediate with carry the specified data to the Accumulator.	0 d ₇	O.	O d _s	1 d,	Q d _a	0 d ₂	1 d,	1	2	2	•
ADDC A, Rr	(A) ← (A) + (C) + (Rr) for r = 0 - 7	Add with carry the contents of the designated register to the Accumulator.	0	1	1	1	1	ľ	r	r	1	1	•
ADDC A, @ Rr	(A) ← (A) + (C) + ((Rr)) for r = 0 - 1	Add indirect with carry the contents of data memory location to the Accumulator.	0	1	1	1	0	0	0	г	1	1	•
ANL A, = data	(A) ← (A) AND data	Logical AND specified immediate Data with Accumulator.	0 d,	1 d,	0 d _s	1 d,	0 d ₃	0 d ₂	1 d,	1 d _o	2	2	
ANL A, Rr	(A) ← (A) AND (Rr) for r = 0 - 7	Logical AND contents of designated register with Accumulator.	0	1	0	1	1	r	, r	r	1	1	***
ANL A, @ Rr	(A) ← (A) AND ((Rr)) for r = 0 - 1	Logical AND indirect the contents of data memory with Accumulator.	0	1	0	1	. 0	0	0	r	1	1	
CPL A	(A) ← NOT (A)	Complement the contents of the Accumulator.	0	0	1	1	. 0	1	1	1	1	1	
CLRA	(A) ←0	Clear the contents of the Accumulator.	0	0	. 1	O	0	1	1	1	1	1	
DA A		Decimal Adjust the contents of the Accumulator.	0	1	0	1	0	1′	1	1	1	1	•
DEC A	(A) ← (A) 1	Decrement by 1 the Accumulator's contents.	0	0	0	0	0	1	1	1	1.	1	
NC A	(A) ← (A) + 1	Increment by 1 the Accumulator's contents.	0	0	. 0	1	0	1	1	1	1	1	
ORL A, = data	(A) ← (A) OR data	Logical OR specified immediate data with Accumulator.	0 d,	1 d,	0 d,	ď,	0 d ₃	O d ₂	1 d,	1 d _o	2	2	
ORL A, Rr	(A) ← (A) OR (Rr) for r = 0 - 7	Logical OR contents of designated register with Accumulator.	0	1	0	0	1	r	r	r	1	1	
ORL A, @ Ar	(A) ← (A) OR ((Rr)) for r = 0 - 1	Logical OR indirect the contents of data memory location with Accumulator.	0	1	0	0	0	-0	0	r	1	1	
RL A	$(AN + 1) \leftarrow (AN)$ $(A_0) \leftarrow (A_7)$ for N = 0 - 6	Rotate Accumulator left by 1 bit without carry.	1	1	1	0	0	1	1	1	1	1	
RLC A	$(AN + 1) \leftarrow (AN); N = 0 - 6$ $(A_0) \leftarrow (C)$ $(C) \leftarrow (A_7)$	Rotate Accumulator left by 1 bit through carry.	1	1	1	1	0	1	1	1	1	1	•
RR A	$(AN) \leftarrow (AN + 1), N = 0 - 6$ $(A_1) \leftarrow (A_0)$	Rotate Accumulator right by 1 bit without carry.	0	1	1	1	0	1	1	1	1	1	
RRC A	$(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) \leftarrow (C)$ $(C) \leftarrow (A_0)$	Rotate Accumulator right by 1 bit through carry.	0	1	1	0	0	1	1	1	1	1	•
SWAP A	(A ₁₋₇ ) ⇄ (A ₀ -3)	Swap the two 4-bit nibbles in the Accumulator.	0	1	0	0	Ó	1	1	1	1	1	
KRL A, - data	(A) ← (A) XOR data	Logical XOR specified immediate data with Accumulator.	1 d ₇	1 d _s	0 d,	1 d,	0 d ₃	O d ₂	1 d,	1 d _o	2	2	
KRL A, Rr	(A) ← (A) XOR (Rr) for r = 0 - 7	Logical XOR contents of designated register with Accumulator.	1	1	0	1	1	r	,	•	1	1	
XRL A, @ Rr	(A) ← (A) XOR ((Rr)) for r = 0 - 1	Logical XOR indirect the contents of data memory location with Accumulator.	1	1	0	1	0	0	0	r	1	1	
			Branch										
	(Rr) ← (Rr) - 1; r = 0 - 7 If (Rr) ≠ 0 (PC 0 - 7) ← addr	Decrement the specified register and test contents.	1 8,	1 8,	1 <b>a</b> ,	0. 84	1 <b>a</b> ₃	r a ₂	F 8,	4	2	. 2	
JBb addr	(PC 0 - 7) ← addr if Bb = 1 (PC) - (PC) + 2 if Bb = 0	Jump to specified address if Accumulator bit is set.	b ₂ 8 ₇	b,	b,	1 8,	0 a,	0 a,	1 a,	0 a,	2	2	
IC addr	(PC 0 - 7) ← addr if C = 1 (PC) ← (PC) + 2 if C = 0	Jump to specified address if carry flag is set.	1 8,	1 a,	1 <b>a</b> ,	1 a,	0 <b>a</b> ₃	1 8 ₂	1	0	2	2	
JF 0 addr		Jump to specified address if Flag F 0 is set.	1 a,	0	1 a,	1.	0 <b>a</b> ₃	1 8 ₂	1 a,	0	2	2	
IF 1 addr		Jump to specified address if Flag F 1 is	0 a,	1 a,	1 <b>a</b> s	1 0,	0	1	1	0	2	2	·······················
JMP addr	(PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) ← DBF	Direct Jump to specified address within the 2K address block.	8 ₁₀	A ₀ A ₀	a, a,	0 a,	0 <b>a</b> ,	1 a ₂	0 a,	0	2	2	
	(PC 0 7) ← ((A))	Jump indirect to specified address with address page.	1	0	1	1	0	0	-1	1	2	1	
INC addr	(PC 0 7) ← addr if C = 0 (PC) ← (PC) + 2 if C = 1	Jump to specified address if carry flag is low.	1 a,	1 a,	1 <b>a</b> _s	0	0 8 ₃	1 <b>a</b> ₂	1	0	2	2	
Mi addr	(PC 0 7) ← addr if I = 0 (PC) ← (PC) + 2 if I=1	Jump to specified address if interrupt is low.	1 8,	0	0	0	0 8 ₃	1 .	1	0	2	2	
		<del></del>	-7										

# μPD80C49/80C39

# Instruction Set (Cont.)

Section   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Process   Proc							struct							Flage	
MITHORS   (PC) = 71 moder   17 0   Jump to appealmed addrese if Test 1 is 10   0   0   1   1   0   0   2   2   2   2   2   3   3   3   3   3	Mnemonic	Function	Description	D,	D,	D,	D,	D,	D ₂	D,	D ₀	Cycles	Bytes C	AC F	) F1
JUST 1460   CPC 0-71 - add rift 1 - 0   Jump to appellind address if Yes 1 is low   0   0   0   0   1   1   0   0   2   2	JNT0 addr	(PC 0 - 7) ← addr if T0 = 0	<del></del>	0	0	1		-				2	2		
Mile   Geo   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed   Primed	JNT1 addr	(PC 0 - 7) ←addr if T1 = 0	Jump to specified address if Test 1 is low.	0	1	0	0	0	1	1	. 0	2	2		
Jiff add   (PC 0 - 7) - add   HTF = 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1   Jump to 1	JNZ addr	(PC 0 - 7) ←addr if A = 0		1	0	0	1	0	1	1	0	2	2		
JTD add   CPC 0-7) - add   ITD - 1   Jump to specified address if Next 0 is a 1   0   0   1   1   0   1   0   0   2   2	JTF addr	(PC 0 - 7) ←addr if TF = 1	Jump to specified address if Timer Flag	0	0	0	1	0	1	1	0	2	2	<u> </u>	
United   CPC - 7   - add   IT 1 - 1   Jump to specified address   IT est 1 is 1   0   1   0   1   0   1   0   1   0   0	JT0 addr	(PC 0 - 7) ← addr if T0 = 1	<del></del>		0	1		0			0	2	2		_
Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care   Care	JT1 addr	(PC 0 - 7) ← addr if T1 = 1	Jump to specified address if Test 1 is a 1.	0	1	0		0	1	1	0	2	2	-\$	
EMI	JZ addr											2	2		
Display				Control											
ENTO CLK  Enable the Clock Output pin 70.  Sell MBO (DBF) - 0  Select Bank ( (locations 0 - 2047) of	EN I		Enable the External Interrupt input.	0	0	0	0	0	1	0	1	1	1		
SEL MBD   (DBF) - 0   Select Benk (0 (location 0 - 2047) of   1   1   1   0   0   0   1   0   1   1	DISI		Disable the External Interrupt Input.	0	0	0	11	0	1	0	1	1 .	1		
Program Memory.   Select Bank (Locations 2046 - 4098) of			Enable the Clock Output pin T0.						1	0	1_				
Program Memory.   Select Bank (I)coations 0 - 7) of Data	SEL MBO	(DBF) ← 0		1	1	1	0	0	1	0	1	1	1		
Memory.   Select Bank I (locations 24-31) of   1			Program Memory.						1		1		1		
Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Data Memory.   Dat			Memory.					0	1	0	1				<u>-</u>
MOV A, = data (A) data   Move immediate the specified data into the Accumulator.   d, d, d, d, d, d, d, d, d, d, d, d, d,		(BS) ← 1	Data Memory.												
MOV A, = data (A) — data    Move immediate the specified data into   0,   0,   1,   0,   0,   0,   0,   0,	HALT				0	0		0	0	0	1_		1		
MOV A, Rr         (A) — (Rr); r = 0 - 7         Move the contents of the designated register.         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1	MOV A, = data	(A) ← data	Move immediate the specified data into	0								2	2		
MOV A, @ Rr         (A) ← ((Rr)); r = 0 - 1         Move Indirect the contents of data memory location into the Accumulator.         1         1         1         1         0         0         0         r         1         1           MOV A, PSW         (A) ← (PSW)         Move contents of the Program Status         1         1         0         0         0         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <td>MOV A, Rr</td> <td>(A) ← (Rr); r = 0 - 7</td> <td>Move the contents of the designated</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td>1</td> <td></td> <td></td>	MOV A, Rr	(A) ← (Rr); r = 0 - 7	Move the contents of the designated									1	1		
MOV A, PSW         (A) ← (PSW)         Move contents of the Program Status word into the Accumulator.         1         1         0         0         0         1         1         1         1           MOV Rr, = data         (Rr) ← data; r = 0 - 7         Move Immediate the specified data into the designated register.         d, d, d, d, d, d, d, d, d, d, d, d, d, d	MOV A, @ Rr	(A) ← ((Rr)); r = 0 - 1	Move Indirect the contents of data	1	1	1	1	0	0	0	r	1	1		
MOV Rr, = data         (Rr) ← data; r = 0 - 7         Move immediate the specified data into the designated register.         1         0         1         1         r         r         r         2         2           MOV Rr, A (Rr) ← (A); r = 0 - 7         Move Accumulator Contents into the designated register.         1         0         1         0         1         r         r         r         1         1           MOV @ Rr, A (Rr) ← (A), r = 0 - 1         Move indirect Accumulator Contents into data memory location.         1         0         1         0         0         0         0         r         1         1           MOV @ Rr, a data         ((Rr)) ← data; r = 0 - 1         Move indirect Accumulator Contents into data memory location.         1         0         1         0         0         0         0         r         2         2           MOV @ Rr, a data         ((Rr)) ← data; r = 0 - 1         Move immediate the specified data into data memory.         1         0         1         1         0         0         0         0         r         2         2         2           MOV PSW, A (PSW) ← (A)         Move indirect the contents of the contents of the program status word.         1         1         0         0         0         1         1	MOV A, PSW	(A) ← (PSW)	Move contents of the Program Status	1	1	0	0	0	1	1	1	1	1		
MOV Rr, A (Rr) ← (A); r = 0 - 7 designated register.         Move Accumulator Contents Into the designated register.         1 0 1 0 1 r r r r 1 1 1           MOV @ Rr, A ((Rr)) ← (A), r = 0 - 1 into data memory location.         Move Indirect Accumulator Contents into data memory.         1 0 1 0 0 0 0 0 r 2 2 2 data memory.           MOV PSW, A (PSW) ← (A)         Move immediate the specified data into data memory.         1 0 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1		(Rr) ← data; r = 0 - 7	Move Immediate the specified data into						-			2	2		
MOV @ Rr, A         ((Rr)) ← (A), r = 0 - 1         Move Indirect Accumulator Contents into data memory location.         1         0         1         0         0         0         r         1         1           MOV @ Rr, a data         ((Rr)) ← dats; r = 0 - 1         Move immediate the specified data into data memory.         1         0         1         1         0         0         0         r         2         2         2           MOV PSW, A         (PSW) ← (A)         Move contents of Accumulator into the program status word.         1         1         0         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <td< td=""><td>MOV Rr, A</td><td>(Rr) ← (A); r = 0 - 7</td><td>Move Accumulator Contents Into the</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>1</td><td>1</td><td></td><td></td></td<>	MOV Rr, A	(Rr) ← (A); r = 0 - 7	Move Accumulator Contents Into the									1	1		
MOV® Rr, = data         ((Rr)) ← data; r = 0 - 1         Move immediate the specified data into data memory.         1         0         1         1         0         0         0         r         2         2           MOVP SW, A (PSW) ← (A)         Move contents of Accumulator into the program status word.         1         1         0         1         0         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         0         0         0         0         0         0         0         0         0	MOV @ Rr, A	((Rr)) ← (A), r = 0 - 1	Move Indirect Accumulator Contents	1	0	1	0	0	0	0	r	1	1		
MOV PSW, A   PSW) ← (A)   Move contents of Accumulator into the program status word.   1		((Br)) - date: r = 0 - 1		•			-			•			•		
MOVP A, @ A   (PC 0 - 7) ← (A)   Move data in the current page into the Accumulator.		· · · · · · · · · · · · · · · · · · ·	data memory.	d,	d,	d,	d,	d₃	ď	d,	d _o				
(A) ← ((PC)) Accumulator.  MOVP3 A, (PC 0 - 7) ← (A) (PC 8 - 10) ← (11			program status word.												
@ A         (PC 8 - 10) ← 011 (A) ← ((PC))         Accumulator.           MOVX A, ⊕ R (A) ← ((Rr)); r = 0 - 1         Move indirect the contents of external data memory into the Accumulator.         1         0         0         0         0         0         0         r         2         1           MOVX @ R, A ((Rr)) ← (A), r = 0 - 1         Move indirect the contents of the Accumulator into external data memory.         1         0         0         1         0         0         r         2         1           XCH A, Rr (A) ← ((Rr)); r = 0 - 7         Exchange the Accumulator and designated register's contents.         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0		(A) ← ((PC))	Accumulator.												
MOVX A, @ R         (A) → ((Rr)); r = 0 - 1         Move indirect the contents of external data memory into the Accumulator.         1         0         0         0         0         0         0         0         0         r         2         1           MOVX @ R, A         ((Rr)) ← (A), r = 0 - 1         Move indirect the contents of the Accumulator and designated register's contents.         1         0         0         1         0         0         1         r         r         r         1         1         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0<		(PC 8 - 10) ← 011		1	1	1	0	0	0	1	1	2	1		
Accumulator into external data memory.   XCH A, Rr   (A) ≠ (Rr); r = 0-7   Exchange the Accumulator and designated register's contents.   0	MOVX A, @ R			1	0	0	0	0	0	0	r	2	1		
Complement carry bit.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F0.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag F1.   Complement of Flag	MOVX @ R, A	((Rr)) ← (A), r = 0 - 1	Move Indirect the contents of the	1	0	0	1	0	0	0	r	2	1		
State and location in data memory.   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State   State	XCH A, Rr	(A) ≈ (Rr); r = 0 - 7		0	0	1	0	1	r	r	r	1	1		
Flags           Flags           CPL C         (C) — NOT (C)         Complement carry bit.         1         0         0         1         1         0         1         1         0         1         0         1         0         1         0         1         0         1         1         0         1         1         1         1         0         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1	XCH A, @ Rr	(A) ← ((Rr)); r = 0 - 1		0	0	1	0	0	0	0	r	1	1		-
CPL C         (C) ← NOT (C)         Complement carry bit.         1         0         1         0         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1	XCHD A, @ Rr			0	0	1	1	0	0	0	r	1	1		
CPL F0         (F0) ← NOT (F0)         Complement Flag F0.         1         0         0         1         0         1         0         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1				Flags											
CPL F1         (F1) ← NOT (F1)         Complement of Flag F1.         1         0         1         1         0         1         0         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1	CPL C	(C) ← NOT (C)	Complement carry bit.	1	0	1	0	0	1	1	1	1	1 •		
CLR C         (C) ← 0         Clear carry bit to 0.         1         0         1         0         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         2         2         2         2         <		(F0) ← NOT (F0)		1	0	0	1	0	1	0	1	1	1		
CLR F0 (F0) ← 0 Clear Flag 0 to 0. 1 0 0 0 1 0 1 1 1				1	0	1	1_	0	1	0	1	1	1		•
								0	1	1	1	1	1 •		
CLR F1 (F1) ← 0 Clear Flag 1 to 0. 1 0 1 0 0 1 0 1 1 1															
, , , , , , , , , , , , , , , , , , , ,	CLR F1	(F1) ← 0	Clear Flag 1 to 0.	1	0	1	0	0	1	0	1	1	1		•

# **Instruction Set (Cont.)**

Mnemonic	Euration	Descritation					ion Co		_		Ouet-	Out	C AC FO F
mnemonic	Function	Description	D,	D,	D,	D,	D ₃	D ₂	D,	D _o	Cycles	Bytes	C AC FO F
ANII 10110		Inpu	t/Output										
ANL BUS, = data	(BUS) ← (BUS) AND data	Logical AND immediate specified data with contents of Bus.	1 d,	0 d,	0 d,	1 d,	1 d₃	0 d ₂	đ,	0. d _e	2	2	
ANL P _p , = data	(P _p ) ← (P _p ) AND data p = 1 - 2	Logical AND immediate specified data with designated port (1 or 2).	1 d,	0	0 d,	1 d,	1 d ₃	0 d,	p d,	P d	2	2	
ANLD P,, A	(P _p ) ← (P _p ) AND (A0 - 3) p = 4 - 7	Logical AND contents of Accumulator with designated port (4 - 7).	1	0	0	1	1	1	р	P	2	1	
IN A, P,	(A) ← (P _p ), p = 1 - 2	Input data from designated port (1 - 2) into Accumulator.	0	0	0	0	1	0	р	P	2	1	
INS A, BUS	(A) ← (BUS)	Input strobed Bus data into Accumulator.	0		0	0	1	0	0	0	2	1	
MOVD A, P,	$(A \ 0 - 3) \leftarrow (P_p); p = 4 - 7$ $(A \ 4 - 7) \leftarrow 0$	Move contents of designated port (4 - 7) into Accumulator.	0	0	0	0	1	1	р	р	2	1	
MOVD P., A	(P _p ) ← A 0 - 3; p = 4 - 7	Move contents of Accumulator designated port (4 - 7).	0	1	1	1	1	Р	р	1	1		
ORL BUS, = data	(BUS) ← (BUS) OR data	Logical OR immediate specified data with contents of Bus.	1 d,	O d _e	0 d,	0	1 d ₃	0 d ₂	O d,	O d _o	2	2	
ORLD P,, A	(P _p ) ← (P _p ) OR (A0 - 3) P = 4 - 7	Logical OR contents of Accumulator with designated port (4 - 7).	1	0	0	0	1	1	p	p	1	1	
ORL P _p , = data	(P _p ) ← (P _p ) OR data p = 1 - 2	Logical OR immediate specified data with designated port (1 - 2).	1 d ₇	0 d,	0 d,	0 d,	1 d,	O d	p d,	p d _o	2	2	
OUTL BUS, A	(BUS) ← (A)	Output contents of Accumulator onto Bus.	0	0	0	0	0	0	1	0	1	1	
OUTL P,, A	(P _p ) ← (A); p = 1 - 2	Output contents of Accumulator to designated port (1 - 2).	0	0	1	1	1	0	P	Р	1	1	
	······································	Re	gisters					-					
DEC Rr (Rr)	(Rr) ← (Rr) 1; r = 0 - 7	Decrement by 1 contents of designated register.	1	1	0	0	1	г	r	r	1	1	
INC Rr	(Rr) ← (Rr) + 1, r = 0 - 7	Increment by 1 contents of designated register.	0	0	0	1	1	r	r	r	1	1	
INC @ R	((Rr)) ← ((Rr)) + 1; r = 0 - 1	increment indirect by 1 the contents of data memory location.	0	0	0	1	0	0	0	r	1	. 1	
			routine										
Call addr	((SP)) ← (PC), (PSW 4 - 7)	Call designated Subroutine.	810	8,	a,	1	0	1	0	-	2	2	
	(SP) ← (SP) + 1 (PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) ← DBF	-25	8,	a,	a,	8,	<b>8</b> 3	a ₂	8,	<b>a</b> ₀			
RET	(SP) ← (SP) 1 (PC) ← ((SP))	Return from Subroutine without restoring Program Status Word.	1	0	0	0	0	0	1	1	2	1	
RETR	(\$P) ← (\$P) 1 (PC) ← ((\$P)) (PSW 4 - 7) ← ((\$P))	Return from Subroutine restoring Program Status Word.	1	0	0	1	0	0	1	1	2	1	
		Time	/Counte	r									
EN TCNTI		Enable Internal Interrupt Flag for Timer/Counter output.	0	0	1	0	0	1	0	1	1	1	
DIS TCNTI		Disable Internal Interrupt Flag for Timer/Counter output.	0	0	1	1	0	1	0	1	1	1	
MOV A, T	(A) ← (T)	Move contents of Timer/Counter into Accumulator.	0	1	0	0	0	0	1	0	1	1	
MOV T, A	(T) ← (A)	Move contents of Accumulator Into Timer/Counter.	0	1	1	0	0	0	1	0	1	1	
STOP TONT		Stop Count for Event Counter.	0	1	1	0	0	1	0	1	1	1	
STRT CNT		Start Count for Event Counter.	0	1	0	0	0	1	0	1	1	1	
STRTT		Start Counter for Timer.	0	1	0	1_	0	1	0	1	1	1	
		Man	lianeous										
		MISCI	maneous										

## Notes:

- Instruction Code Designations r and p form the binary representation of the Registers and Ports involved.

  The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in.
- References to the address and data are specified in bytes 2 and/or 1 of the instruction.

  Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.

# μPD80C49/80C39

# Package Outlines μPD80C49C μPD80C39C


#### Plastic


item	Millimeters	Inches				
A	51.5 MAX	2.028 MAX				
В	1.62	0.064				
С	2.54 ± 0.1	0.10 ± 0.004				
D 0.5 ± 0.1		0.019 ± 0.004				
E 48.26		1.9				
F 1.5 MIN		0.059 MIN				
G	2.54 MIN	0.10 MIN				
Н	0.5 MIN	0.019 MIN				
ı	5.22 MAX	0.206 MAX				
J	5.72 MAX	0.225 MAX				
K	15.24	0.800 MAX				
L	13.2 MAX	0.520 MAX				
	+ 0.1	+ 0.004				
M	0.25 0.05	0.010 -0.002				

# μ**PD80C49D** μ**PD80C39D**

#### Ceramic

Item	Millimeters	Inches				
A	51.5 MAX	2.028 MAX				
В	1.62	0.064				
С	2.54 ± 0.1	0.100 ± 0.004				
D	0.50 ± 0.1	0.0197 ± 0.004				
E	48.26 ± 0.2	1.900 ± 0.008				
F	1.27	0.050				
G	3.2 MIN	0.126 MIN				
Н	1.0 MIN	0.04 MIN				
1	4.2 MAX	0.17 MAX				
J	5.2 MAX	0.205 MAX				
K	15.24 ± 0.1	0.6 ± 0.004				
	+ 0.2	+ 0.008				
L	13.5 - 0.25	0.531 0.010				
M	- 0.25 0.30 ± 0.1	0.012 ± 0.004				







# **MICROCOMPUTERS**



# 8-BIT N-CHANNEL MICROPROCESSOR COMPLETELY Z80™ COMPATIBLE

## DESCRIPTION

The  $\mu$ PD780 and  $\mu$ PD780-1 processors are single-chipmicroprocessors developed from third-generation technology. Their increased computational power produces higher system through-put and more efficient memory utilization, surpassing that of any second-generation microprocessor. The single voltage requirement of the  $\mu$ PD780 and  $\mu$ PD780-1 processors makes it easy to implement them into a system. All output signals are fully decoded and timed to either standard memory or peripheral circuits. An N-channel, ion-implanted, silicon gate MOS process is utilized in implementing the circuit.

The block diagram shows the functions of the processor and details the internal register structure. The structure contains 26 bytes of Read/Write (R/W) memory available to the programmer. Included in the registers are two sets of six general purpose registers, which may be used individually as 8-bit registers, or as 16-bit register pairs. Also included are two sets of accumulator and flag registers.


Through a group of exchange instructions the programmer has access to either set of main or alternate registers. The alternate register permits foreground/background mode of operation, or may be used for fast interrupt response. A 16-bit stack pointer is also included in each processor, simplifying implementation of multiple level interrupts, permitting unlimited subroutine nesting, and simplifying many types of data handling.


The two 16-bit index registers simplify implementation of relocatable code and manipulation of tabular data. The refresh register automatically refreshes external dynamic memories. A powerful interrupt response mode uses the I register to form the upper 8 bits of a pointer to an interrupt service address table, while the interrupting apparatus supplies the lower 8 bits of the pointer. An indirect call will then be made to service this address.

#### **FEATURES**

- Single Chip, N-Channel Silicon Gate Processor
- 158 Instructions Including all 78 of the 8080A Instructions, Permitting Total Software Compatibility
- New 4-, 8-, and 16-Bit Operations Featuring Useful Addressing Modes such as Indexed, Bit and Relative
- 17 Internal Registers
- Three Modes of Rapid Interrupt Response, and One Non-Maskable Interrupt
- Directly Connects Standard Speed Dynamic or Static Memories, with Minimum Support Circuitry
- Single-Phase +5 Volt Clock and 5 VDC Supply
- TTL Compatibility
- Automatic Dynamic RAM Refresh Circuitry
- Available in Plastic Package

#### PIN CONFIGURATION





	PIN		
NO.	SYMBOL	NAME	FUNCTION
1-5, 30-40	A ₀ -A ₁₅	Address Bus	3-State Output, active high. Pins A ₀ -A ₁₅ constitute a 16-bit address bus, which provides the address for memory and I/O device data exchanges. Memory capacity 65,636 bytes. A ₀ -A ₆ is also needed as refresh cycle.
7-10, 12-15	D ₀ -D ₇	Data Bus	3-State input/output, active high. Pins D ₀ -D ₇ compose an 8-bit, bidirectional data bus, used for data exchanges with memory and I/O devices.
27	M ₁	Machine Cycle One	Output, active low. $\overline{M}_1$ indicates that the machine cycle in operation is the op code fetch cycle of an instruction execution.
19	MREQ	Memory Request	3-State output, active low. MREQ indicates that a valid address for a memory read or write operation is held in the address.
20	IORQ	Input/Output Request	3-State output, active low. The I/O request signal indicates that the lower half of the address bus holds a valid address for an I/O read or write operation. The IORQ signal is also used to acknowledge an interrupt command, indicating that an interrupt response vector can be placed on the data bus.
21	RD	Read	3-State output, active low. RD indicates that the processor is requesting data from memory or an I/O device. The memory or I/O device being addressed should use this signal to gate data onto the data bus.

# PIN IDENTIFICATION

# PIN IDENTIFICATION (CONT.)

·			μΡΟ/80
NO.	PIN SYMBOL	NAME	FUNCTION
22	WR	Write	3-State output, active low. The memory write signal indicates that the processor data bus is holding valid data to be stored in the addressed, memory or I/O device.
28	RFSH	Refresh	Output, active low. RFSH indicates that a refresh address for dynamic memories is being held in the lower 7-bits of the address bus. The MREQ signal should be used to implement a refresh read to all dynamic memories.
18	HALT	Halt State	Output, active low. HALT indicates that the processor has executed a HALT software instruction, and will not resume operation until either a non-maskable or a maskable (with mask enabled) interrupt has been implemented. The processor will execute NOP's while halted, to maintain memory refresh activity.
24	WAIT	Wait	Input, active low. WAIT indicates to the processor that the memory or I/O devices being addressed are not ready for a data transfer. As long as this signal is active, the processor will reenter wait states.
16	INT	Interrupt Request	Input, active low. The INT signal is produced by I/O devices. The request will be honored upon completion of the current instruction, if the interrupt enable flip-flop (IFF) is enabled by the internal software. There are three modes of interrupt response.
		:	Mode 0 is identical to 8080 interrupt response mode. The Mode 1 response is a restart location at 0038 _H . Mode 2 is for simple vectoring to an interrupt service routine anywhere in memory.
17	NMI	Non-Maskable Interrupt	Input, active low. The non-maskable interrupt has a higher priority than $\overline{\text{INT}}$ . It is always acknowledged at the end of the current instruction, regardless of the status of the interrupt enable flip-flop. When the $\overline{\text{NMI}}$ signal is given, the $\mu\text{PD780}$ processor automatically restarts to location 0066 $\mu$ .
26	RESET	Reset	Input, active low. The RESET signal causes the processor to reset the interrupt enable flip-flop (IFF), clear PC and I and R registers, and set interrupt to 8080A mode. During the reset time, the address bus and data bus go to a state of high impedance, and all control output signals become inactive, after which processing continues at 0000H.
25	BUSRQ	Bus Request	Input, active low. BUSRQ has a higher priority than NMI, and is always honored at the end of the current machine cycle. It is used to allow other devices to take control over the processor address bus, data bus signals; by requesting that they go to a state of high impedance.
23	BUSAK	Bus Acknowledge	Output, active low. BUSAK is used to inform the requesting device that the processor address bus, data bus and 3-state control bus signals have entered a state of high impedance, and the external device can now take control of these signals.

# μPD780

Operating Temperature 0°C to +70°C	ABSOLUTE MAXIMUM
Storage Temperature65° C to +150° C	RATINGS*
Voltage on any Pin0.3 to +7 Volts ①	
Power Dissipation 1.5W	

Note: (1) With Respect to Ground.

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 0^{\circ}$  C to +70° C;  $V_{CC} = +5V \pm 5\%$  unless otherwise specified

#### LIMITS TEST PARAMETER SYMBOL MIN TYP MAX UNIT CONDITIONS Clock Input Low Voltage VILC -0.3 0.45 VIHC V_{CC}-0.6 Clock Input High Voltage V_{CC}+0.3 Input Low Voltage VIL -0.3 8.0 v Input High Voltage ٧щ 2.0 Vcc Output Low Voltage VOL v 0.4 IOL = 1.8 mA Output High Voltage 2.4 Vон IOH = -250 μA μPD780 150 t_c = 400 ns ICC mΑ Power Supply Current μPD780-1 200 t_C = 250 ns Icc 90 mΑ VIN = 0 to VCC Input Leakage Current ILI 10 μΑ Tri-State Output Leakage Current in Float LOH 10 Vour = 2.4 to Vcc μΑ Tri-State Output Leakage Current in Float LOL -10 V_{OUT} = 0.4 V Data Bus Leakage Current in Input Mode ±10 0 < VIN < VCC ILD μΑ

DC CHARACTERISTICS

 $T_a = 25^{\circ}C$ 


		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Clock Capacitance	$c_{\phi}$	1		35	pF	f _C = 1 MHz
Input Capacitance	CIN			5	pF	Unmeasured Pins
Output Capacitance	COUT			10	pF	Returned to Ground

CAPACITANCE

# AC CHARACTERISTICS

 $T_a = 0^{\circ} C$  to +70° C;  $V_{CC} = +5V \pm 5\%$ , unless otherwise specified.

	· ·	L		II TS		l	l
	1	μP	D780	μPD	780-1	l	TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Clock Period	1 _C	0.4	(2)	0.25	(2)	μs	
Clock Pulse Width, Clock High	(w (deH)	180	0	110	0	ns	1
Clock Pulse Width, Clock Low	tw (⊕L)	180	2000	110	2000	ns	1
Clock Rise and Fall Time	1,1		30		30	ns	1
Address Output Delay	(DIAD)		145		110	ns	
Delay to Float	tF(AD)		110		90	ns	1
Address Stable Prior to MREQ (Memory Cycle)	tecm	0		0	<del> </del>	ns	1
Address Stable Prior to IORQ, RD or WR (I/O Cycle)	tacı	2		2		ns	C _L 50 pF
Address Stable from RD or WR	¹ca	3		3		ns	İ
Address Stable from RD or WR During Float	tcaf	<u>a</u>		<u>(4)</u>		ns	1
Data Output Delay	(D(D)	-	230	-	150	ns	
Delay to Float During Write Cycle		-	90	<del> </del>	90	ns	1
Data Setup Time to Rising Edge of Clock During M1 Cycle	(F(D)	50	- 50	35	<del>  ~</del>	ns	†
Data Setup Time to Fishing Edge of Clock During M2 to M5 Cycles	IS-(D)	60		50		ns	CL ~ 200 pF
Data Stable Prior to WR (Memory Cycle)	tsir(D)	<u>60</u>		<u>5</u>	<del> </del>	ns	CL - 200 pr
Data Stable Prior to WR (I/O Cycle)	tdcm	-6		6	<del> </del>	ns	1
Data Stable From WR	¹dci	0		0	<u> </u>		1
	tcdf			w		ns	}
Any Hold Time for Setup Time	th _	0		<u> </u>	0	ns	
MREQ Delay from Falling Edge of Clock to MREQ Low	IDLII (MR)	<b>.</b>	100	ļ	85	ns	1
MREQ Delay from Rising Edge of Clock to MREQ High	tDH++(MR)		100		85	ns	
MREQ Delay from Falling Edge of Clock to MREQ High	[†] DH中(MR)	_	100		85	nş	1
Pulse Width, MREQ Low	(MRL)	8		8		ns	
Pulse Width, MREQ High	tw(MRH)	9	-	9		ns	<u> </u>
IORQ Delay from Rising Edge of Clock to IORQ Low	IDLII (IR)	L	90	ļ	75	ns	
IORQ Delay from Falling Edge of Clock to IORQ Low	(DLT(IR)		110		85	ns	l .
IORO Delay from Rising Edge of Clock to IORO High	1DH+((R)		100		85	ns	ĺ
IORQ Delay from Falling Edge of Clock to IORQ High	1DHΦ(IR)	L	110		85	ns	CL = 50 pF
RD Delay from Rising Edge of Clock to RD Low	¹DL⊕(RD)		100		85	115	4
RD Delay from Falling Edge of Clock to RD Low	IDL#(RD)		130		95	ns	
RD Delay from Rising Edge of Clock to RD High	*DH++(RD)		100		85	ns	1
RD Detay from Falling Edge of Clock to RD High	(DH#(RD)		110		85	ns	
WR Delay from Rising Edge of Clock to WR Low	¹DL4(WR)		80		65	ns	j
WR Delay from Falling Edge of Clock to WR Low	1DL+(WR)		90		80	ns	[
WR Delay from Falling Edge of Clock to WR High	(DH4-(WR)		100		80	ns	!
Pulse Width to WR Low	tw(WRL)	100		100		ns	
MI Delay from Rising Edge of Clock to MI Low	(DL(MI)		130		100	ns	CL - 30 pF
MI Delay from Rising Edge of Clock to MI High	(IM)HD		130		100	ns	1 00 000
RFSH Delay from Rising Edge of Clock to RFSH Low	(DL(RF)		180		130	ns	
RFSH Delay from Rising Edge of Clock to RFSH High	tDH(RF)		150		120	ns	
WAIT Setup Time to Falling Edge of Clock	ts(WT)	70		70		ns	
HALT Delay Time from Falling Edge of Clock	(D(HT)		300		300	ns	CL 50 pF
INT Setup Time to Rising Edge of Clock	t _S (IT)	80		80		ns	
Pulse Width, NMI Low	Tw(NML)	80		80		ns	
BUSRQ Setup Time to Rising Edge of Clock	(ts(BQ)	80		50		ns	
BUSAK Delay from Rising Edge of Clock to BUSAK Low	(DL(BA)		120		100	riş	C _L 50 pF
BUSAK Delay from Falling Edge of Clock to BUSAK High	IDH(BA)		110		100	ns	] S[ 30 pr
RESET Setup Time to Rising Edge of Clock	¹s(RS)	90	T	60		ns	1
Delay to Float (MREQ, IORQ, RD and WR)	¹F(C)		100		80	ns	
MI Stable Prior to TORQ (Interrupt Ack.)	1mr	10		0		ns	




^{*}These values apply to the  $\mu PD780$ .

LOAD CIRCUIT FOR OUTPUT


### Instruction Op Code Fetch

The contents of the program counter (PC) are placed on the address bus at the start of the cycle.  $\overline{\text{MREO}}$  goes active one-half clock cycle later, and the falling edge of this signal can be used directly as a chip enable to dynamic memories. The memory data should be enabled onto the processor data bus when  $\overline{\text{RD}}$  goes active. The processor takes data with the rising edge of the clock state T3. The processor internally decodes and executes the instruction, while clock states T3 and T4 of the fetch cycle are used to refresh dynamic memories. The refresh control signal  $\overline{\text{RFSH}}$  indicates that a refresh read should be done to all dynamic memories.



# Memory Read or Write Cycles


This diagram illustrates the timing of memory read or write cycles other than an op code fetch (M₁ cycle). The function of the  $\overline{MREQ}$  and  $\overline{RD}$  signals is exactly the same as in the op code fetch cycle. When a memory write cycle is implemented, the  $\overline{MREQ}$  becomes active and is used directly as a chip enable for dynamic memories, when the address bus is stable. The  $\overline{WR}$  line is used directly as a R/W pulse to any type of semi-conductor memory, and is active when data on the data bus is stable.



# TIMING WAVEFORMS (CONT.)


# **Input or Output Cycles**

This illustrates the timing for an I/O read or I/O write operation. A single wait-state (Tw) is automatically inserted in I/O operations to allow sufficient time for an I/O port to decode its address and activate the WAIT line, if necessary.



# Interrupt Request/Acknowledge Cycle

The processor samples the interrupt signal with the rising edge of the last clock at the end of any instruction. A special M₁ cycle is started when an interrupt is accepted. During the M₁ cycle, the  $\overline{\text{IORQ}}$  (instead of  $\overline{\text{MREQ}}$ ) signal becomes active, indicating that the interrupting device can put an 8-bit vector on the data bus. Two wait states (T_W) are automatically added to this cycle. This makes it easy to implement a ripple priority interrupt scheme.



# **INSTRUCTION SET**

The following summary shows the assembly language mnemonic and the symbolic operation performed by the instructions of the  $\mu$ PD780 and  $\mu$ PD780-1 processors. The instructions are divided into 16 categories:

Miscellaneous Group

8-Bit Loads

Rotates and Shifts Bit Set, Reset and Test 16-Bit Loads Exchanges

Input and Output

Memory Block Moves

Jumps Calls Memory Block Searches 8-Bit Arithmetic and Logic

Restarts

16-Bit Arithmetic

Returns

General Purpose Accumulator and Flag Operations

The addressing Modes include combinations of the following:

Indexed

Immediate

Register

Immediate Extended

Implied


Modified Page Zero

Register Indirect

Relative Extended

Bit

397



# INSTRUCTION SET TABLE

MNEMONIC	SYMBOLIC OPERATION	DESCRIPTION	NO. BYTES	NO. T STATES	С	z	FLA P/V	GS S	N	Н	OP -76	COI	
ADC HL, ss	HL ← HL + ss + CY	Add with carry reg, pair ss to HL	1	15	‡	1	٧	1	0	х		101 s s 1	101® 010
ADC A, r ADC A,n	A ← A + r + CY A ← A + n + CY	Add with carry Reg. r to ACC Add with carry value n to ACC	1	4 7	‡	‡ ‡	v v	‡ ‡	0	‡ ‡	10 ( 11 (	001 001	rrr® 110
ADC A, (HL) ADC A, (IX + d)	A ← A + (HL) + CY A ← A + (IX + d) + CY	Add with carry loc. (HL) to ACC Add with carry loc. (IX + d) to ACC		7 19	‡	‡	v	‡ ‡	0	‡ ‡	10 ( 11 (	001 011	nnn 110 101
ADC A, (IY + d)	A ← A + (IY + d) + CY	Add with carry loc. (IY + d) to ACC	-	19	‡	‡	v	‡	0	t	dd ( 11 10 (	001 ddd 111 001 ddd	110 ddd 101 110 ddd
ADD A, n	A ← A + n	Add value n to ACC	2	7	1	ŧ.	v	1	0	ı	11 (	000	110
ADD A, r	A←A+r	Add Reg. r to ACC	1	4	1	1	V	1	0	1	10 (	000	,,,®
ADD A, (HL)	A ← A + (HL)	Add location (HL) to ACC	1	7	1	1	V	<b>‡</b>	0	ţ	10 (		110
ADD A, (IX + d)	A ← A + (†X + d)	Add location (IX + d) to ACC	3	19	ı	1	٧	t	0	1	10 (	000	101 110 ddd
ADD A, (IY+d)	A ← A + (IY + d)	Add location (IY + d) to ACC	3	19	ı	‡	٧	1	0	1	11 1 10 0	111	101 110 ddd
ADD HL, ss	HL ← HL + ss	Add Reg. pair ss to HL	1	11	1	•	•		0	×	ı	ss 1	001®
ADD IX, pp	IX ← IX + pp	Add Reg, pair pp to IX	2	15	:	•	•	•	0	x	11 (	011 op1	101© 001
ADD IY, ir	IY ← IY + m	Add Reg. pair rr to IY	2	15	1	•	•	•	0	X		111 rr1	101 [©]
AND r AND n	A ← AΛr A ← AΛn	Logical 'AND' of Reg. r A ACC Logical 'AND' of value n A ACC		7	0	‡ ‡	P P	‡ ‡	0	‡	11 1		110
AND (IX + d)	A ← AΛ(HL) A ←AΛ(IX + d)	Logical 'AND' of loc. (HL) A ACC Logical 'AND' of loc. (IX + d) A ACC		7 19	0	‡ ‡	P P	1	0	‡	10 11 (		110 101 110
AND (IY + d)	AA∧(IY + d)	Logical 'AND' of loc. (IY + d) A ACC		19	0	t	Р	1	0	ı	11 10	111	ddd 101 110
BIT 6, (HL)	z ← (HL) _b	Test BIT b of location (HL)	2	12	•	1	x	×	0	1	11 (	001	011© 110
BIT b, (IX + d)	$Z \leftarrow (\overline{(X+d)})_b$	Test BIT b at location (IX + d)	4	20	•	1	×	x	0	1	11 ( 11 ( dd (	01 1 001 ddd	101 (E) 011 ddd
BIT b, (IY + d)	$Z \leftarrow (\overline{ Y+d })_b$	Test BIT b at location (IY + d)	4	20	•	1	×	x	0	1	11 1 11 0 dd d	)O1 idd	110 101© 011 ddd
BIT b, r	$Z \leftarrow \overline{r}_b$	Test BIT of Reg. r	2	. 8		į	x	x	0	1	11 (	001	110 011 ((()
CALL cc, nn	If condition cc false continue, else same as CALL nn	Call subroutine at location nn if condition cc is true	3	10	•	•	o	•	•	•	11 ← nn r	nn	100 ^(H)
CALL nn	(SP - 1) ← PC _H (SP - 2) ← PC _L PC ← nn	Unconditional call subroutine at location nn	3	17	•	•	•	•	•	• '	11 (	001 nnn	101 nnn nnn
CCF	CY - CY	Complement carry flag	1	4	1		•		0	х	ı		111
CP r	A - r	Compare Reg. r with ACC		4	1	‡	٧	ţ	1	‡	10 1	11	,,,B
CP n	A - n	Compare value n with ACC		7	1	‡	V	1	1	‡		111	110 nnn
CP (HL) CP (IX + d)	A - (HL) A - (IX + d)	Compare loc. (HL) with ACC Compare loc. (IX + d) with ACC		7 19	:	‡	<b>v</b>	1	1	‡	10 1 11 0 10 1	11 11 11	110 101 110 ddd
CP (IY + d)		Compare loc. (IY + d) with ACC		19	1	‡	v	1	1	ŧ	11 1 10 1	11 11	101 110 ddd
CPD	A ·· (HL) HL ← HL −1 BC ← BC ← 1	Compare location (HL) and ACC, decrement HL and BC	2	16	•	į2	t①	1	1	ī	11 1	01	101 001
CPDR	A - (HL)  HL ← HL - 1  BC ← BC - 1  until A = (HL) or BC = 0	Compare location (HL) and ACC, decrement HL and BC, repeat until BC = 0	2	21 if BC = 0 and A ≠ (HL) 16 if BC = 0 or A = (HL)	•	₁ ②	t)	į	1	;	11 1 10 1		101 001

MNEMONIC	SYMBOLIC OPERATION	DESCRIPTION	NO. BYTES	NO. T STATES	С	z	FL. P/V	AGS S	N	н		P CO 543	
CPI	A - (HL) HL ← HL + 1 BC ← BC - 1	Compare location (HL) and ACC, increment HL and decrement BC	2	16	•	ţ2	) ; (	) 1	1	t		101 100	
CPIR	A - (HL) HL ← HL + 1 BC ← BC - 1 until A = (HL) or BC = 0	Compare location (HL) and ACC, increment HL, decrement BC Repeat until BC = C	2	21 if BC = 0 and A ≠ (HL) 16 if BC = 0 or A = (HL)	•	į@	) ;(I	) ;	1 .	ı		101 110	
CPL	A←A	Complement ACC (1's comp.)	1	4	•	•	•	•	1	1	00	101	111
DAA		Decimal adjust ACC	1	4	1	1	P	1	•	ţ	00	100	111 _
DEC (HL) DEC (IX + d)	r ← r - 1 (HL) ← (HL) - 1 (IX + d) ← (IX + d) - 1	Decrement Reg. r Decrement loc. (HL) Decrement loc. (IX + d)		4 11 23	:	‡ ‡	<b>V V V</b>	‡ ‡	1 1 1	‡ ‡	11 00	777 110 011 110	101 [®] 101 101 101
DEC (IY + d)	(IY + d) ← (IY + d) − 1	Decrement loc. (IY + d)		23	•	‡	٧	‡	1	<b>‡</b>		111 110 ddd	ddd 101 101 ddd
DEC IX	IX ← IX − 1	Decrement 1X	2	10	•	•	•	•	•	•	11 00	011 101	101 011
DEC IY	IY ← IY = 1	Decrement IY	2	10	•	•	•	•	•	•		111 101	101 011
DEC ss	ss ← ss – 1	Decrement Reg. pair ss	1	6	•	•	•	•	•	•	00	s s 1	011®
DI	IFF ← 0	Disable interrupts	1 .	4	•	•	•	•	•	•	11	110	011
DJNZ, e	B ← B − 1 if B = 0 continue if B ≠ 0 PC ← PC + e	Decrement B and jump relative if B = 0	2	8	•	•	•	•	•	•		010 -e-2	000
EI	IFF ← 1	Enable interrupts	1	4	•	•	•	•	•	•	11	111	011
EX (SP), HL	H ↔ (SP + 1) L ↔ (SP)	Exchange the location (SP) and HL	1	19	•	•	•	•	•	•	11	100	011
EX (SP), IX	IX _H (SP + 1) IX _L (SP)	Exchange the location (SP) and IX	2	23	•	•	•	•	•	•	11 11	011 100	101 011
EX (SP), IY	IY _H ↔ (SP + 1) IY _L ↔ (SP)	Exchange the location (SP) and IY	2	23	•	•	•	•	•	•		111 100	101 011
EX AF, AF	AF AF'	Exchange the contents of AF, AF	1	4	•	•	•	٠	٠	•	1		600
EX DE, HL	DE HL	Exchange the contents of DE and HL	1	4	•	•	•	•	•	•			011
EXX	BC → BC'   DE → DE'   HL → HL'	Exchange the contents of BC, DE, HL with contents of BC', DE', HL', respectively	1	4	•	•	•	•	•	•	11	011	001
HALT	Processor Halted	HALT (wait for interrupt or reset)	1	4	•	•	•	•	•	•	01	110	110
IM 0		Set Interrupt mode 0	2	8	•	•	•	•	•	•	11 01	101 000	101 110
IM 1		Set interrupt mode 1	2	8	•	•	•	•	•	•		101 010	101 110
IM 2		Set Interrupt mode 2	2	8	•	•	•	•	•	•	11 01	101 011	101 110
IN A, (n)	A ← (n)	Load ACC with input from device n	2	11	•	•	•	•	•	•		011 nnn	nnn
IN r, (C)	r ← (C)	Load Reg. r with input from device (C)	2	12	•	1	Р	1	0	<b>1</b>	11 01	101 rrr	101 ① 000
INC (HL)	(HL) ← (HL) + 1	Increment location (HL)	1	11	•	1	٧	ţ	0	1	1	110	100
INC IX	IX ← IX + 1	Increment IX	2	10	•	•	•	•	•	•	11 00	011 100	101 011
INC (IX + d)	(IX + d) ← (IX + d) + 1	Increment location (IX + d)	3	23	•	<b>‡</b>	٧	<b>:</b>	0	t	11	011 110 ddd	101 100 ddd
INC IY	IY ← IY + 1	Increment IY	2	10	•	•	•	•	•	•	11	111	101 011
INC (IY + d)	$(IY + d) \leftarrow (IY + d) + 1$	Increment location (IY + d)	3	23	•	:	٧	‡	0	:	11 00	111 110	101 100 ddd
INC r	r ← r + 1	Increment Reg. r	1	4		1	v	t	0	t	ı	rrr	100®
INC ss	ss ← ss + 1	Increment Reg. pair ss	1	6		•	•	•	•	•	•		011®
IND	(HL) ← (C) B ← B − 1 HL ← HL − 1	Load location (HL) with input from port (C), decrement HL and B	2	16	•	;3	×	Χ.	1	x	11		101

MNEMONIC	SYMBOLIC OPERATION	DESCRIPTION	NO. BYTES	NO. T STATES	С	z	FL/ P/V	AGS S	N	н	OP COE 76 543	
INDR	(HL) ← (C) B ← B − 1 HL ← HL − 1 until B = 0	Load location (HL) with input from port (C), decrement HL and decrement B, repeat until B = 0	2 .	21	•	1	×	х	1	x	11 101 10 111	
INI	(HL) ← (C) B ← B – 1 HL ← HL + 1	Load location (HL) with input from port (C); and increment HL and decrement B	2	16	•	:@	×	×	1	X	11 101 10 100	101 010
INIR	(HL) ← (C) B +- B – 1 HL ← HL + 1 until B = 0	Load location (HL) with input from port (C), increment HL and decrement B, repeat until B = 0	2	21	•	1	Х	х	1	X	11 101 10 110	101 010
JP (HL)	PC HL	Unconditional jump to (HL)	1	4	•	•	•	•	•	•	11 101	001
JP (IX)	PC IX	Unconditional jump to (IX)	2	8	•	•	•	•	•	•		101 001
JP (IY)	PC IY	Unconditional jump to (IY)	2	8	•	•	•	•	•	•		101 001
IP cc, nn	If co true PC - nn else continue	Jump to location nn if condition co is true	3	10	•	•	•	•	•	•	11 ←cc→ nn nnn	
JP nn	PC nn	Unconditional jump to location nn	3	10	•	•	•	•	•	•	11 000 nn nnn	011 nnn
IR C, e	If C = 0 continue If C = 1 PC + PC + e	Jump relative to PC + e, if carry > 1	2	7 if condition met. 12, if	•	•	•	•	•	•	00 111 e-2-	
IR e	PC · PC + e	Unconditional jump relative to PC + e	2	12	•	•	•	•	•	•	00 011	000
R NC, e	If C = 1 continue If C = 0 PC + PC + e	Jump relative to PC + e if carry = 0	. 2	7	•	•	٠	•	•	•	00 110	
R NZ, e	If Z = 1 continue	Jump relative to PC + e if non-zero (Z = 0)	2	7	•	•	•	•	•	•	00 100 -e-2-	
R Z, e	If Z = 0 continue	Jump relative to PC + e if zero (Z = 1)	2	7	•	•	•	•	•	•	00 101	000
D A, (BC)	A (BC)	Load ACC with location (BC)	1	7							00 001	010
D A, (DE)	A (DE)	Load ACC with location (DE)	1	7							1	010
.D A, I	AI	Load ACC with I	2	9	•	1	IFF	1	0	0	11 101	101 111
.D A, (nn)	A (nn)	Load ACC with location nn	3	13	•	•	•	•	•	•	00 111 nn nnn	010 nnn
DA, R	A R	Load ACC with Reg. R	2	9	•	!	IFF	1	0	0	11 101	101
.D (BC), A	(BC) - A	Load location (BC) with ACC	1	7			•		•			010
.D (DE), A	(DE) ← A	Load location (DE) with ACC	1	7					•		00 010	010
.D (HL), n	(HL) ·· n	Load location (HL) with value n	2	10	•	•	•	•	•	•	00 110	110
.D ss, nn	ss · nn	Load Reg. pair ss with value nn	4	20	•	•	•	•	•	•	00 ss0	001 @
D HL, (nn)	H + (nn + 1) L + (nn)	Load HL with location (nn)	3	16	•	•	•	•	•	•	00 101 nn nnn	010 nnn
-D (HL), r	(HL) + r	Load location (HL) with Reg. r	1	7	١.		_					uuu uuu
.D I, A	I. A	Load I with ACC	2	9	•	•	•	•	•	•	11 101	101
D IX, nn	IX ← nn	Load IX with value nn	4	19	•	•	•	•	•	•	11 011 00 100	101 001
.D IX, (nn)		Load 1X with focation (nn)		20	•	•	•	•	•	•	11 011 00 101 nn nnn	101 010 nnn
D (IX + d), n	([X + d) ← n	Load location (IX + d) with value n	4	19	•	•	•	•	•	•	11 011 00 110 dd ddd	101 110 ddd
.D (IX + d), r	(IX + d) ← r	Load location (IX + d) with Reg. r	3	19		•	•	•	•	•	11 011 01 110	101®

MNEMONIC	SYMBOLIC OPERATION	DESCRIPTION	NO. BYTES	NO. T STATES	С	z	FL. P/V	AGS S	N	н		P CO 543	
LD IY, nn	IY ← nn	Load IY with value nn	4	14	•	•	•	•	•	•	11	111	101
			1	ŀ	1						00	100	001
					1						nn nn	nnn nnn	non
LD IY, (nn)	IY _H ← (nn + 1) IY _L ← (nn)	Load IY with location (nn)	4	20	•	•	•	•	•	•	11	111	101
	IY - (nn)	1		]							00	101	010 nnn
											nn	nnn	nnn
LD ss, (nn)	ss _H ← (nn + 1) ss _L ← (nn)	Load Reg. pair dd with location (nn)	4	20	•	•	•	•	•	•	11	101	
	ss _L ← (nn)										01 nn	s s 1	011 nnn
				ĺ	(			,			nn	nnn	nnn
LD (IY + d), n	(IY + d) ← n	Load (IY + d) with value n	4	19	•	•	•	•	•	•	00	111	101 110
							. ,				dd	ddd	ddd
10 (1)( 1.4)	(IV)	100			1			_	_	_	nn.	nnn	101®
LD (IY + d), r	(IY + d) ← r	Load location (IY + d) with Reg. r	3	19		•	•	. •	•	•	01	111 110	1.01
		1	(	i	1						dd	ddd	ddd
LD (nn), A	(nn) ← A '	Load location (nn) with ACC	3	13	•	•	•	•	•	•	00	110 nnn	010 nnn
	·										nn	nnn	nnn
LD (nn), ss	(nn + 1) ss _H	Load location (nn) with Reg. pair dd	4	20	•	•	•	•	٠	•	11	101	
	(nn) ← ss_										01 nn	s s O	011 . nnn
		ĺ			İ						nn	กกก	nnn
LD (nn), HŁ	(nn + 1) ← H (nn) ← L	Load location (nn) with HL	3	16	•	•	•	•	•	•	00	100	010
	(ma) & L			·	٠.							nnn nnn	nnn nnn
LD (nn), IX	(nn + 1) ← IX _H	Load location (nn) with IX	4	20		•	•	•	•	•	11	011	101
	(nn) ~ 1XL	†									00 nn	100 nnn	010 nnn
		[		Ì							nn	nnn	nnn
LD (nn), IY	(nn + 1) IY _H	Load location (nn) with IY	4	20	•	•	•	•	•	•	11	111	101
	(nn) ← IY L				1						00	100	010
		1		}							nn	nnn	nnn
LD R, A	R A	Load R with ACC	2	y	•	•	•	•	•	•	11 01	101 001	101 111
LD r, (HL)	r ← (HL)	Load Reg. r with location (HL)	1	7	١.						01	,001	110®
LD r, (IX + d)	r ← (!X + d)	Load Reg. r with location (IX + d)	3	19		•	•			•	11	011	101®
	·										01	rrr	110
LD r, (IY + d)	r ← (IY + d)	Load Reg. r with location (IY + d)	3	19			_		_	_		ddd 111	ddd 101®
201, (11 10)	11. (11.) (1)	Load Reg. 1 With location (11 + 4)	3	19		•	•	•	•	•		rrr	110
				ì	1						1	ddd	ddd
LD r, n	r←n	Load Reg. r with value n	2	7	•	•	•	•	•	٠		rrr nnn	110®
LD, r, r'	r ← r′	Load Reg. r with Reg. r	1	4							l	rrr	ririr ®
LD SP, HL	SP ← HL	Load SP with HL	1	6			•	•		•		111	001
LD SP, IX	SP ← IX	Load SP with 1X	2	10		•	•	•	•	•	11	011	101
1.D.CD 11/		[ <u>-</u>	_	1	1							111	001
LD SP, IY	SP ← IY	Load SP with IY	2	10	•	•	•	•	•	•	11	111	101 001
LOD	(DE) ← (HL)	Load location (DE) with location	2	16			:		0	0	11	101	101
	DE ← DE 1 HL ← HL 1	(HL), decrement DE, HL and BC			1							101	000
	BC ← BC ~ 1												
LDDR	(DE) (HL)	Load location (DE) with location	2	21	•	•	٥	•	0	ο.		101	
	DE ← DE 1 HL ← HL 1	(HL)									10	111	000
	BC BC - 1 until BC = 0						_						
LDI	(DE) ← (HL) DE ← DE + 1	Load location (DE) with location	2	16	•	•	10	•	0	0		101	
	HL ← HL + 1	(HL), increment DE, HL; decrement BC									10	100	000
	BC ← BC − 1				l								
LDIR	(DE) ← (HL) DE ← DE + 1	Load location (DE) with location (HL), increment DE, HL; decrement	2	21 if BC # 0 16 if BC = 0	•	•	0	•	0	0		101-	
	HL ← HL + 1	BC and repeat until BC = 0	'	1011 80 - 0							10	110	w
	BC ← BC - 1 until BC = 0			_									
NEG	A ← 0 - A	Negate ACC (2's complement)	2	8	1	1	V	1	1	1		101	101 100

MNEMONIC	SYMBOLIC OPERATION	DESCRIPTION	NO. BYTES	NO. T STATES	С	z	FLA P/V	GS S	N	н	OP CODE 76 543 210
NOP		No operation	1	- 4	•	•	•	•	•	•	00 000 000
OR r OR n	A AV r A AV n	Logical 'OR' of Reg. r and ACC Logical 'OR' of value n and ACC		4 7	0	1	P P	1	0 0	1	10 110 rrr® 11 110 110
OR (HL) OR (IX + d)	A AV (HL) A (IX + d)	Logical 'OR' of loc. (HL) and ACC Logical 'OR' of loc. (IX + d) A ACC		7 19	:	1	P P	1	0	1	10 110 110 11 011 101 10 110 110
OR (IY + d)	A · AV (IY + d)	Logical 'OR' of loc. (IY + d) A ACC		19	•	1	Р	1	0	1	dd ddd ddd 11 111 101 10 110 110 dd ddd ddd
OTDR	(C) · (HL) B · B 1 HL · HL 1 until B = 0	Load output port (C) with contents of location (HL), decrement HL and B, repeat until B - 0	2	21 if B / 0 16 if B C	•	1	×	×	1	×	11 101 101 10 111 011
OTIR	(C) - (HL) B - B - 1 HL - HL + 1 until B - 0	Load output port (C) with location (HL), increment HL, decrement B, repeat until B = 0	2	21 if B # 0 16 if B C	•	1	X	×	1	×	11 101 101 10 110 011
OUT (C), 1	(C) ⋅ r	Load output port (C) with Reg. r	2	12	•	•	•	•	•	•	11 101 101 [®] 01 111 001
OUT (n), A :	(n) -, A	Load output port (n) with ACC	2	11	•	•	•	•	•	•	11 010 011
ОТО	(C) (HL) B - B - 1 HL - HL 1	Load output port (C) with location (HL), increment HL and decrement B	2	16	•	:3	) ×	×	1	×	11 101 101 10 101 011
Ουτι	(C) - (HL) B - B - 1 HL - HL + 1	Load output port (C) with location (HL), increment HL and decrement B	2	16	•	:3	x	×	1	×	11 101 101 10 100 011
POP IX	(X _H (SP + 1) (X _L (SP)	Load IX with top of stack	2	14	•	•	•	•	•	•	11 011 101 11 100 001
POPIY	IY _H · (SP + 1) IY _L · (SP)	Load IY with top of stack	2	14	•	•	•	•	•	•	11 111 101 11 100 001
POP qq	qq _H (SP + 1) qq _L (SP)	Load Reg. pair qq with top of stack	1	10	•	•	•	•	•	•	11 qq0 001©
PUSH IX	(SP 2) IX (SP 1) IX _H	Load fX onto stack	2	15	•	•	•	•	•	•	11 011 101 11 100 101
PUSH IY	(SP 2) IY (SP 1) IYH	Load IY onto stack	2	15	•	•	•	•	•	•	11 111 101 11 100 101
PUSH qq	(SP 2) - qq _L (SP - 1) - qq _H	Load Reg. pair qq onto stack	1 1	11	•	•	•	•.	•	•	11 qq0 101©
RES b, r	S _b · 0	Reset Bit b of Reg. r		8	•	•	•	•	•	•	11 001 011® 10 bbb rrr
RES b, (HL)	Sb · 0, (HL)	Reset Bit b of loc. (HL)		15	•	•	•	•	•	•	11 001 011 10 bbb 110
RES b, (IX + d)	S _b · 0, (IX + d)	Reset Bit b of loc. (IX + d)		23	•	•	•	•	•	•	11 011 101 11 001 011 dd ddd ddd
RES b, (IY + d)	S _b · 0, (IY + d)	Reset Bit b of loc. (IY + d)		23	•	•	•	•	•	•	10 bbb 110 11 111 101 11 001 011 dd ddd ddd 10 bbb 110
RET	PC _L (SP) PC _H ·· (SP + 1)	Return from subroutine	1	10	•	•	•	•	•	•	11 001 001
RET cc	If condition cc is false cont. else (PCL · (SP) PCH · (SP + 1)	Return from subroutine if condition cc is true	1	5 if CC false 11 if CC true	•	•	•	•	•	•	11 ···cc · 000⊕
RETI		Return from interrupt	2	14	•	•	•	•	•	•	11 101 101 01 001 101
RETN		Return from non-maskable interrupt	2	14	•	•	•	•	•	•	.11 101 101 01 000 101
RLr		Rotate left through carry Reg. r		2	1	:	Ρ	:	0	0	11 001 011 [®]
RL (HL)		Rotate left through carry loc. (HL)		4	1	1	Р	:	0	0	11 001 011
RL (IX + d)	CY 7. 0	Rotate left through carry loc. (IX + d)		6	:	ï	P	1	0	0	11 011 101 11 001 011 dd ddd ddd
RL (IY + d)	m r, (HL), (IX + ḍ), (IY + d), A	Rotate left through carry loc. (IÝ + d)		6	1	ı	Р	:	0	0	00 010 110 11 111 101 11 001 011 dd ddd ddd
RLA		Rotate left ACC through carry	1	. 4		•	•	•	0	0	00 010 110

MNEMONIC	SYMBOLIC OPERATION	DESCRIPTION	NO. BYTES	NO. T STATES	С	z	FL/ P/V	AGS S	N	н		CODE 43 210
RLC (HL)		Rotate location (HL) left circular	2	15	1	;	₽	i	0	0	11 O	01 011 00 110
RLC (IX + d)		Rotate location (IX + d) left circular	4	23	1	:	Р	1	0	0	dd de	11 101 01 011 id ddd 00 110
RLC (IY + d)	CY 7 · 0 m = r, (HL), (IX + d), (IY + d), A	Rotate location (IY + d) left circular	4	23	1	:	Ρ	1	0	0	11 1: 11 0:	11 101 01 011
RLCr		Rotate Reg. r left circular	2	. 8	:	i	Р	:	0	0	11 0 00 0	01 011® 00 rrr
RLCA		Rotate left circular ACC	1	4	:	•	•	•	0	0	00 0	00 111
RLD	A 7 43 0 7 43 0 (HL)	Rotate digit left and right between ACC and location (HL)	2	18	•	1	Р	1	0	0		01 101 01 111
RR r		Rotate right through carry Reg. r	ļ	2	1	1	Р	1	0	0	11 0	01 011®
RR (HL)		Rotate right through carry loc. (HL)		-4	1	1	Р	1	0	0 :	11 0	01 011
RR (IX + d)		Rotate right through carry loc. (IX + d)	,	6	i	1	P	İ	0	0	11 0 11 0	11 101
RR (IY + d)	7 · 0 CY m r, (HL), (IX + d), (IY + d), A	Rotate right through carry loc. (IY + d)		6	1	1	Р	t	0	0	00 0 11 1 11 0 dd dd	11 110 11 101 01 011 dd ddd
RRA		Rotate right ACC through carry	1	4	!	•	•	•	0	0	00 0	
RRCr		Rotate Reg. r right circular		2	1	î	Р	1	0	0	11 0 00 0	01 011® 01 rrr
RRC-(HL)		Rotate loc. (HL) right circular		4	1	1	P	1	0	0	11 00	01 011
RRC (IX + d)	7 · 0 CY	Rotate loc. (IX + d) right circular		6	:	i	Р	1	0	0	11 00 11 00 dd dd	11 101 01 011
RRC (IY + d)	m - r, (HL), (IX + d), (IY + d), A	Rotate loc. (IY + d) right circular		6	,	1	Ρ	1	0	0	00 00 11 1 11 00 dd dd	11 101 01 011 dd ddd
RRCA		Rotate right circular ACC	1	4	:	•	•	•	0	0	00 00	01 , 111
RRD	A 7 43 0 7 43 0 (HL)	Rotate digit right and left between ACC and location (HL)	2	18	•	:	Р	i	0	0		01 101 00 111
RST _t	(SP 1) - PC _H (SP 2) - PC _L PC _H - 0, PC _L - T	Restart to location T	1	11	•	•	•	•	•	•	11 t	111
SBC A, r SBC A, n	A A - r CY A A - n - CY	Subtract Reg. r from ACC w/carry Subtract value n from ACC with carry	1	4 7	1	1	<b>v</b>	† ‡	1	1	10 0°	11 110
SBC A, (HL) SBC A, (IX + d)	A · A (HL) · CY A · · A · (IX + d) · · CY	Sub. loc. (HL) from ACC w/carry Subtract loc. (IX + d) from ACC with carry		7 19	1	1	<b>v</b>	1.	1	1	10 0	11 110 11 101
SBC A, (IY + d)	A A - (IY + d) CY	Subtract loc. (IY + d) from ACC with carry		19	ı	1	٧	1	1	1	11 1 10 0	
SBC HL, ss	HL· HL ss CY	Subtract Reg. pair ss from HL with carry	2	15	1	ī	V	1	1	×	11 1	dd ddd 01 101® 50 010
SCF	CY 1	Set carry flag (C = 1)	1	4	1	•	•	•	0	0	00 1	0 111
SET b, (HL)	(HL) _b 1	Set Bit b of location (HL)	2	15	•	•	•	•	•	•	11 00 11 bi	b 110
SET b, (IX + d)	(IX + d) _b 1	Set Bit b of location (IX + d)	4	23	•	•	•	•	•	•		

MNEMONIC	SYMBOLIC OPERATION	DESCRIPTION	NO. BYTES	NO. T STATES	С	z	FL/ P/V		N	н	OP CODE 76 543 210
SET b, (IY + d)	(IY + d) _b 1	Set Bit b of location (IY + d)	4	23	•	•	•	•	•	•	11 111 101 [©] 11 001 011 dd ddd ddd 11 bbb 110
SET b, r	r _b 1	Set Bit b of Reg. r	2	8	•	•	•	•	•	•	11 001 011®
SLA r		Shift Reg. r left arithmetic		8	1	1	Р	1	0	0	11 001 011 [®]
SLA (HL)	CY 7 0 0.	Shift loc. (HL) left arithmetic		15	1	1	Р	1	0	0	11 001 011 00 100 110
SLA (IX + d)	$m \equiv r$ , (HL), (IX + d), (IY + d)	Shift loc. (IX + d) left arithmetic		23	1	1	P	ı	0	0	11 011 101 11 001 011 dd ddd ddd
SLA (IY + d)		Shift loc, (IY + d) left arithmetic		23	1	1	Р	1	0	0	00 100 110 11 111 101 11 001 011 dd ddd ddd 00 100 110
SRA r		Shift Reg, r right arithmetic		8	1	1	Ρ	1	0	0	11 001 011®
SRA (HL)	7-0 -CY	Shift loc. (HL) right arithmetic		15	1	1	Ρ	1	0	0	00 101 rrr 11 001 011
SRA (IX + d)	m ≅ r, (HL), (IX + d), (IY + d)	Shift loc. (IX + d) right arithmetic		23	1	ı	Ρ	1	0	0	00 101 110 11 011 101 11 001 011
SRA (IY + d)		Shift loc. (IY + d) right arithmetic		23		1	Р	1	0	0	00 101 110 11 111 101 11 001 011 dd ddd ddd 00 101 110
SRLr		Shift Reg. r rìght logical		8	1	1	Ρ	1	0	0	11 001 011®
SRL (HL)	0 - 7 - 0 - CY	Shift loc. (HL) right logical		15	1	1	P	1	0	0	00 111 rrr 11 001 011
SRL (IX + d)	m - r, (HL), (IX + d), (IY + d)	Shift loc. (IX + d) right logical	İ	23	1	1	P	1	0	0	00 111 110 11 011 101 11 001 011 dd ddd ddd
SRL (IY + d)		Shift loc. (IY + d) right logical		23	ı	1	Ρ	1.	0	0	00 111 110 11 111 101 11 001 011 dd ddd ddd 00 111 110
SUB r SUB n	A ← A r A ←- A n	Subtract Reg. r from ACC Subtract value n from ACC		4 7	1	1	<b>v</b>	1	1	1	10 010 rrr® 11 010 110
SUB (HL) SUB (IX + d)	A ← A ~ (HL) A ← A ~ (IX + d)	Subtract loc. (HL) from ACC Subtract loc. (IX + d) from ACC		7 19	1	1	v v	1	1	1	10 010 110 11 011 101 10 010 110
SUB (IY + d)	A ← A ~ {IY + d}	Subtract loc. (IY + d) from ACC		19	1	1	V	ı	1	1	dd ddd ddd 11 111 101 10 010 110 dd ddd ddd
XOR r XOR n	A ← A <del>V</del> r A ← A <del>V</del> n	Exclusive 'OR' Reg. r and ACC Exclusive 'OR' value n and ACC		4 7	1	t t	P P	1	1	1	10 101 rrr®
XOR (HL) XOR (IX + d)	A ← A♥ (IX + d)	Exclusive 'OR' loc. (HL) and ACC Exclusive 'OR' loc. (IX + d) and ACC		7 19	1	1	P	1	1	1	10 101 110 11 011 101 10 101 110
XOR (IY + d)	A A <del>V</del> (IY + d)	Exclusive 'OR' loc. (IY + d) and ACC		19	1	1	Р	1	1	1	dd ddd ddd 11 111 101 10 101 110 dd ddd ddd

FLAG NOTES:	Q	Ø	(	3)	0	٥	1	9		(E)		Đ	0	G)	ĺ		Θ			Œ
1 P/V flag is 0 if B-1=0, else P/V=1	Reg	SS	Reg	r	Reg	pp	Reg	rr	Bit	b	Reg	r,r'	Reg	qq	CC	Cond	ition	Relevant Flag	Reg	g r
② Z=1 if A=(HL), else Z=0	BC	00	Α	111	вс	00	BC	00	0	000	Α	111	вс	00	000	NZ	Non Zero	Z	В	000
(3) If B-1=0, Z flag set, else reset		01			DE	01	DE		1	001	В		DE	01	001	Z	Zero	Z	С	001
FLAG DEFINITIONS:	HL	10	C	001		10		10	2	010	¢	001	HL	10	010	NC	Non Carry	C 1	D	010
	SP	11	D	010	SP	11	SP	11	3	011	D	010	AF	11	011	С	Carry	С	E	011
<ul> <li>= Flag not affected</li> </ul>			E	011			ŀ		4.	100	E	011			100	PO	Parity Odd	P/V	н	100
0 = Flag reset			H	100			l		5	101		100			101	PE	Parity Even	P/V	L	101
1 = Flag set			L	101	1		i		6	110	L	101	ļ.		110	P	Sign Positive	S	F	110
i - riag set		- 1	ı		ı				7	111			ŀ		111	M	Sign Negative	s s	Α	111

[.] X = Flag unknown


X = Flag unknown:

‡ = Flag affected according to result of operation
FLAG DESCRIPTION:

P = Parity set IFF = Interrupt flip-flop set

C ≃ Carry/Link Z = Zero P/V = Parity/Overflow

S = Sign N = Add/Subtract H = Half Carry



PACKAGE OUTLINE  $\mu$  PD780C  $\mu$  PD780C-1

(Plastic)

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2,028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1,2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0,206 MAX
j	5.72 MAX	0.225 MAX
K	15.24	0,600
L	13.2	0.520
М	0.25 ^{+ 0.1} - 0.05	0.010 ⁺ 0.004 - 0.002

# μPD8080AF 8-BIT N-CHANNEL MICROPROCESSOR FAMILY


# **DESCRIPTION**

The  $\mu$ PD8080AF is a complete 8-bit parallel processor for use in general purpose digital computer systems. It is fabricated on a single LSI chip using N-channel silicon gate MOS process, which offers much higher performance than conventional microprocessors (1.28  $\mu$ s minimum instruction cycle). A complete microcomputer system is formed when the  $\mu$ PD8080AF is interfaced with I/O ports (up to 256 input and 256 output ports) and any type or speed of semiconductor memory. It is available in a 40 pin ceramic or plastic package.

### **FEATURES**

- 78 Powerful Instructions
- Three Devices Three Clock Frequencies
  - μPD8080AF 2.0 MHz μPD8080AF-2 – 2.5 MHz
- $\mu$ PD8080AF-1 3.0 MHz
- Direct Access to 64K Bytes of Memory with 16-Bit Program Counter
- 256 8-Bit Input Ports and 256 8-Bit Output Ports
- Double Length Operations Including Addition
- Automatic Stack Memory Operation with 16-Bit Stack Pointer
- TTL Compatible (Except Clocks)
- Multi-byte Interrupt Capability
- Fully Compatible with Industry Standard 8080A
- Available in either Plastic or Ceramic Package

### PIN CONFIGURATION



# µPD8080AF

The  $\mu$ PD8080AF contains six 8-bit data registers, an 8-bit accumulator, four testable flag bits, and an 8-bit parallel binary arithmetic unit. The  $\mu$ PD8080AF also provides decimal arithmetic capability and it includes 16-bit arithmetic and immediate operators which greatly simplify memory address calculations, and high speed arithmetic operations.

FUNCTIONAL DESCRIPTION

The µPD8080AF utilizes a 16-bit address bus to directly address 64K bytes of memory, is TTL compatible (1.9 mA), and utilizes the following addressing modes: Direct; Register; Register Indirect; and Immediate.

The  $\mu$ PD8080AF has a stack architecture wherein any portion of the external memory can be used as a last in/first out (LIFO) stack to store/retrieve the contents of the accumulator, the flags, or any of the data registers.


The  $\mu$ PD8080AF also contains a 16-bit stack pointer to control the addressing of this external stack. One of the major advantages of the stack is that multiple level interrupts can easily be handled since complete system status can be saved when an interrupt occurs and then restored after the interrupt is complete. Another major advantage is that almost unlimited subroutine nesting is possible.

This processor is designed to greatly simplify system design. Separate 16-line address and 8-line bidirectional data buses are employed to allow direct interface to memories and I/O ports. Control signals, requiring no decoding, are provided directly by the processor. All buses, including the control bus, are TTL compatible.

Communication on both the address lines and the data lines can be interlocked by using the HOLD input. When the Hold Acknowledge (HLDA) signal is issued by the processor, its operation is suspended and the address and data lines are forced to be in the FLOATING state. This permits other devices, such as direct memory access channels (DMA), to be connected to the address and data buses.

The µPD8080AF has the capability to accept a multiple byte instruction upon an interrupt. This means that a CALL instruction can be inserted so that any address in the memory can be the starting location for an interrupt program. This allows the assignment of a separate location for each interrupt operation, and as a result no polling is required to determine which operation is to be performed.

NEC offers three versions of the  $\mu$ PD8080AF. These processors have all the features of the  $\mu$ PD8080AF except the clock frequency ranges from 2.0 MHz to 3.0 MHz. These units meet the performance requirements of a variety of systems while maintaining software and hardware compatibility with other 8080A devices.



**BLOCK DIAGRAM** 

# PIN IDENTIFICATION

_		PIN	μι Booodai
NO.	SYMBOL	NAME	FUNCTION
1, 25-27, 29-40	A15 - A0	Address Bus (output three- state)	The address bus is used to address memory (up to 64K 8-bit words) or specify the $I/O$ device number (up to 256 input and 256 output devices). A $_0$ is the least significant bit.
2	Vss	Ground (input)	Ground
3-10	D ₇ – D ₀	Data Bus (input/ output three-state)	The bidirectional data bus communicates between the processor, memory, and I/O devices for instructions and data transfers. During each sync time, the data bus contains a status word that describes the current machine cycle. Do is the least significant bit.
11	VBB	VBB Supply Voltage (input)	-5V ± 5%
12	RESET	Reset (input)	If the RESET signal is activated, the program counter is cleared.  After RESET, the program starts at location 0 in memory. The INTE and HLDA flip-flops are also reset. The flags, accumulator, stack pointer, and registers are not cleared. (Note: External syn- chronization is not required for the RESET input signal which must be active for a minimum of 3 clock periods.)
13	HOLD	Hold (input)	HOLD requests the processor to enter the HOLD state. The HOLD state allows an external device to gain control of the #PD8080AF address and data buses as soon as the #PD8080AF has completed its use of these buses for the current machine cycle. It is recognized under the following conditions:  • The processor is in the HALT state.  • The processor is in the T2 or TW stage and the READY signal is active, As a result of entering the HOLD state, the ADDRESS BUS (A15 – AQ) and DATA BUS (D7 – DQ) are in their high impedance state. The processor indicates its state on the HOLD ACKNOWLEDGE (HLDA) pin.
14	INT	Interrupt Request (input)	The $\mu$ PD8080AF recognizes an interrupt request on this line at the end of the current instruction or while halted. If the $\mu$ PD8080AF is in the HOLD state, or if the Interrupt Enable flip-flop is reset, it will not honor the request.
15	φ2	Phase Two (input)	Phase two of processor clock.
16	INTE ①	Interrupt Enable (output)	INTE indicates the content of the internal interrupt enable flip- flop. This flip-flop is set by the Enable (EI) or reset by the Disable (DI) interrupt instructions and inhibits interrupts from being accepted by the processor when it is reset. INTE is auto- matically reset (disabling further interrupts) during T ₁ of the instruction fetch cycle (M ₁ ) when an interrupt is accepted and is also reset by the RESET signal.
17	DBIN	Data Bus In (output)	DBIN indicates that the data bus is in the input mode. This signal is used to enable the gating of data onto the µPD8080AF data bus from memory or input ports.
18	WR	Write (output)	$\overline{WR}$ is used for memory WRITE or I/O output control. The data on the data bus is valid while the $\overline{WR}$ signal is active ( $\overline{WR}$ = 0).
19	SYNC	Synchronizing Signal (output)	The SYNC signal indicates the beginning of each machine cycle.
20	Vcc	VCC Supply Voltage (input)	+5V ± 5%
21	HLDA	Hold Acknowledge (output)	HLDA is in response to the HOLD signal and indicates that the data and address bus will go to the high impedance state. The HLDA signal begins at:  • T3 for READ memory or input operations,  • The clock period following T3 for WRITE memory or OUTPUT operations.  In either case, the HLDA appears after the rising edge of \$\phi_1\$ and high impedance occurs after the rising edge of \$\phi_2\$.
22	φ1	Phase One (input)	Phase one of processor clock.
23	READY	Ready (input)	The READY signal indicates to the $\mu$ PD8080AF that valid memory or input data is available on the $\mu$ PD8080AF data bus. READY is used to synchronize the processor with slower memory or I/O devices. If after sending an address out, the $\mu$ PD8080AF does not receive a high on the READY pin, the $\mu$ PD8080AF enters a WAIT state for as long as the READY pin is low. (READY can also be used to single step the processor.)
24	WAIT	Wait (output)	The WAIT signal indicates that the processor is in a WAIT state.
28	VDD	VDD Supply Voltage (input)	+12V ± 5%
Nana G	After the CL	PD0000A E	ccepts interrupts on the second instruction following the Et. This

Note: ① After the El instruction, the µPD8080AF accepts interrupts on the second instruction following the El. This allows proper execution of the RET instruction if an interrupt operation is pending after the service routine.

# μPD8080AF

Operating Temperature	
Storage Temperature	
All Output Voltages ①0.3 to +20 Vo	İts
All Input Voltages 10.3 to +20 Vo	
Supply Voltages VCC, VDD and VSS ①0.3 to +20 Vo	lts
Power Dissipation	SW .
Note: ① Relative to VBB.	

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device

 $T_a$  = 0°C to +70°C,  $V_{DD}$  = +12V  $\pm$  5%,  $V_{CC}$  = +5V  $\pm$  5%,  $V_{BB}$  = -5V  $\pm$  5%,  $V_{SS}$  = 0V,

DC CHARACTERISTICS

			LIMI	TS					
PARAMETER	PARAMETER SYMBOL MIN TYP		MAX	UNIT	TEST CONDITIONS				
Clock Input Low Voltage	Airc	V _{SS} - 1		8.0 + 22V	v				
Clock Input High Voltage	VIHC	9.0		V _{DD} + 1	٧				
Input Low Voltage	VIL	V _{SS} - 1		V _{SS} + 0.8	V				
Input High Voltage	ViH	3.3		V _{CC} + 1	V				
Output Low Voltage	VOL			0.45	V	IOL = 1.9 mA on all outputs			
Output High Voltage	Voн	3.7			V	IOH = - 150 μΑ ②			
Avg. Power Supply Current (VDD)	IDD(AV)		40	70	mA				
Avg. Power Supply Current (VCC)	ICC(AV)		60	80	mA	tCY min			
Avg. Power Supply Current (VBB)	IBB(AV)		0.01	1	mA				
Input Leakage	ΠL			±10 ②	μА	V _{SS} ≤ V _{IN} ≤ V _{CC}			
Clock Leakage	ICL			±10 ②	μΑ	VSS  VCLOCK  VDD			
Data Bus Leakage in Input Mode	IDL ①			-100 -2 ②	μA mA	V _{SS} ≤ V _{IN} ≤ V _{SS} + 0.8V V _{SS} + 0.8V ≤ V _{IN} ≤ V _{CC}			
Address and Data Bus Leakage During HOLD	IFL			+10 -100 ②	μΑ	VADDR/DATA = VCC VADDR/DATA = VSS + 0.45			

# TEMPERATURE, NORMALIZED (3) 1,5

+50

TYPICAL SUPPLY CURRENT VS.

AMBIENT TEMPERATURE (°C)

Notes: 1 When DBIN is high and VIN > VIH internal active pull-up resistors will be switched onto the data bus.

② Minus (-) designates current flow out of the device, ③  $\Delta I$  supply/ $\Delta T_a = -0.45\%$ /°C,

+25

0.5 o

SUPPLY CURRENT

 $T_a = 25^{\circ}C$ ,  $V_{CC} = V_{DQ} = V_{SS} = 0V$ ,  $V_{BB} = -5V$ .

			LIMIT	S		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Capacitance	Сф		17	25	ρF	f _c = 1 MHz
Input Capacitance	CIN		6	10	ρF	Unmeasured Pins
Output Capacitance	COUT		10	20	рF	Returned to VSS

CAPACITANCE


# AC CHARACTERISTICS μPD8080AF

 $T_a = 0^{\circ}C$  to +70°C,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , unless otherwise specified.


		1	LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Period	tcy ③	0,48		2,0	μsec	
Clock Rise and Fall Time	t _r , t _f	0		50	nsec	
φ1 Pulse Width	t _Ø 1	- 60			nsec	
φ2 Pulse Width	t _Ø 2	220			nsec	
Delay φ1 to φ2	^t D1	0			nsec	
Delay φ2 to φ1	tD2	70			nsec	
Delay $\phi$ 1 to $\phi$ 2 Leading Edges	tD3	80			nsec	
Address Output Delay From φ2	tDA ②			200	nsec	C _I = 100 pF
Data Output Delay From φ2	tDD ②			220	nsec	C[ - 100 pr
Signal Output Delay From φ1, or φ2 (SYNC, WR, WAIT,						
HLDA)	tDC ②			120	nsec	C _L = 50 pF
DBIN Delay From φ2	tDF ②	25		140	nsec	1
Delay for Input Bus to Enter Input Mode	t _{DI} ①			^t DF	nsec	
Data Setup Time During φ1 and DBIN	tDS1	30			nsec	
Data Setup Time to φ2 During DBIN	tDS2	150			nsec	
Data Hold Time From φ2 During DBIN	tрн ①	①			nsec	
INTE Output Delay From $\phi2$	tie ②			200	nsec	C _L = 50 pF
READY Setup Time During $\phi 2$	tRS	120			nsec	
HOLD Setup Time to φ2	tHS	140			nsec	
INT Setup Time During $\phi2$ (During $\phi1$ in Halt Mode)	tis	120			nsec	
Hold Time from φ2 (READY, INT, HOLD)	tH	0			nsec	
Delay to Float During Hold (Address and Data Bus)	tFD			120	nsec	
Address Stable Prior to WR	taw ②	<b>⑤</b>		-	nsec	
Output Data Stable Prior to WA	tow ②	6			nsec	i
Output Data Stable From WR	twp ②	<del>ठ</del>			nsec	C ₁ = 100 pF: Address,
Address Stable from WR	twa ②	Ŏ			nsec	Data
HLDA to Float Delay	tHF ②	8			nsec	C _L = 50 pF: WR,
WR to Float Delay	twr ②	<u> </u>			nsec	HLDA, DBIN
Address Hold Time after DBIN during HLDA	tan ②	-20			nsec	

Notes: ① Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured, t_{DH} = 50 ns or t_{DF}, whichever is less,

2 Load Circuit.



3 Actual  $t_{CY} = t_{D3} + t_{r\phi2} + t_{\phi2} + t_{f\phi2} + t_{D2} + t_{r\phi1} > t_{CY}$  Min.



# μPD8080AF

 $T_a = 0^{\circ} C$  to +70° C,  $V_{DD} = +12 V \pm 5\%$ ,  $V_{CC} = +5 V \pm 5\%$ ,  $V_{BB} = -5 V \pm 5\%$ ,  $V_{SS} = 0 V$ , unless otherwise specified.

# **AC CHARACTERISTICS** μPD8080AF-1

			LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Period	tCY ③	0,32		2.0	μsec	
Clock Rise and Fall Time	t _r , t _f	0		25	nsec	
φ1 Pulse Width	t _Ø 1	50			nsec	
φ2 Pulse Width	t _Ø 2	145			nsec	
Delay φ1 to φ2	t _{D1}	0			nsec	
Delay φ2 to φ1	tD2	60			nsec	
Delay $\phi$ 1 to $\phi$ 2 Leading Edges	t _{D3}	60			nsec	
Address Output Delay From $\phi2$	tDA ②			150	nsec	C ₁ = 100 pF
Data Output Delay From φ2	tDD ②			180	nsec	C[ - 100 pr
Signal Output Delay From ¢1, or ¢2 (SYNC, WR, WAIT, HLDA)	tDC ②			110	nsec	C _L = 50 pF
DBIN Delay From φ2	tDF ②	25		130	nsec	
Delay for Input Bus to Enter Input Mode	tDI ①			^t DF	nsec	
Data Setup Time During $\phi 1$ and DBIN	^t DS1	10			nsec	-
Data Setup Time to φ2 During DBIN	tDS2	120			nsec	
Data Hold Time From φ2 During DBIN	tрн ①	0			nsec	
INTE Output Delay From $\phi2$	tIE ②			200	nsec	CL = 50 pF
READY Setup Time During $\phi2$	tRS	90			nsec	
HOLD Setup Time to φ2	tHS	120			nsec	
INT Setup Time During φ2 (for all modes)	tis	100			nsec	
Hold Time from φ2 (READY, INT, HOLD)	t _H	0			nsec	
Delay to Float During Hold (Address and Data Bus)	tFD			120	nsec	
Address Stable Prior to WR	tAW ②	<u> </u>			nsec	
Output Data Stable Prior to WR	t _{DW} ②	6			nsec	
Output Data Stable From WR	two ②	0			nsec	CL = 100 pF: Address,
Address Stable from WR	twa ②	0			nsec	Data
HLDA to Float Delay	the ②	8			nsec	Cլ≈ 50 pF։ WR,
WR to Float Delay	twr ②	9			nsec	HLDA, DBIN
Address Hold Time after DBIN during HLDA	tan ②	-20			nsec	

### Notes Continued:

- 4 The following are relevant when interfacing the  $\mu$ PD8080AF to devices having V_{IH} = 3.3V.
  - a. Maximum output rise time from 0.8V to 3.3V = 100 ns at CL = SPEC. b. Output delay when measured to 3.0V = SPEC +60 ns at CL = SPEC.

  - If CL > SPEC, add 0.6 ns/pF if CL > CspEC, subtract 0.3 ns/pF (from modified delay) if CL < CspEC.</li>

# **AC CHARACTERISTICS** μPD8080AF-2

 $T_a = 0^{\circ} C$  to +70°C,  $V_{DD} = +12 V \pm 5\%$ ,  $V_{CC} = +5 V \pm 5\%$ ,  $V_{BB} = -5 V \pm 5\%$ ,  $V_{SS} = 0 V$ , unless otherwise specified.

			IMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Period	tcy ③	0.38		2.0	μsec	
Clock Rise and Fall Time	t _r , t _f	0		50	nsec	
φ1 Pulse Width	t _Ø 1	60			nsec	
φ2 Pulse Width	tφ2	175			nsec	
Delay φ1 to φ2	tD1	0			nsec	
Delay φ2 to φ1	tD2	70	-		nsec	
Delay φ1 to φ2 Leading Edges	t _{D3}	70			nsec	
Address Output Delay From φ2	tDA ②			175	nsec	0 100 5
Data Output Delay From φ2	tDD ②	<u> </u>		200	nsec	C _L = 100 pF
Signal Output Delay From $\phi$ 1, or $\phi$ 2 (SYNC, $\overline{WR}$ , WAIT, HLDA)	tDC ②			120	nsec	C _L = 50 pF
DBIN Delay From φ2	tDF ②	25		140	nsec	
Delay for Input Bus to Enter Input Mode	tDI ①			tDF	nsec	
Data Setup Time During φ1 and DBIN	^t DS1	20			nsec	·
Data Setup Time to φ2 During DBIN	tDS2	130			nsec	
Data Hold Time From φ2 During DBIN	tDH ①	0			nsec	
INTE Output Delay From φ2	tIE ②			200	nsec	CL = 50 pF
READY Setup Time During φ2	^t RS	90			nsec	
HOLD Setup Time to φ2	tHS	120			nsec	
INT Setup Time During $\phi$ 2 (for all modes)	tis	100			nsec	
Hold Time from $\phi2$ (READY, INT, HOLD)	tH	0			nsec	
Delay to Float During Hold (Address and Data Bus)	tFD			120	nsec	
Address Stable Prior to WR	tAW ②	⑤			nsec	-
Output Data Stable Prior to WR	tow ②	<b>6</b>			nsec	
Output Data Stable From WR	two ②	0			nsec	CL = 100 pF: Address,
Address Stable from WR	twa ②	0			nsec	Data
HLDA to Float Delay	the ②	18			nsec	C _L = 50 pF: WR,
WR to Float Delay	twr ②	9			nsec	HLDA, DBIN
Address Hold Time after DBIN during HLDA	¹AH ②	-20	·		nsec	


Notes Continued: (5

9,	Device	tAW
	μPD8080AF	2 tcy - tp3 - tro2 - 140
	μPD8080AF-2	2 tCY - tD3 - tro2 - 130
	μPD8080AF-1	2 t _{CY} - t _{D3} - t _{r\phi2} - 110

6	Device	t _{DW}
	μPD8080AF	t _{CY} - t _{D3} - t _{rø2} - 170
	μPD8080AF-2	t _{CY} - t _{D3} - t _{rφ2} - 170
	μPD8080AF-1	t _{CY} - t _{D3} - t _{rφ2} - 150

- ⑦ If not HLDA,  $t_{WD} = t_{WA} = t_{D3} + t_{r\phi2} + 10$  ns, If HLDA,  $t_{WD} = t_{WA} = t_{WF}$ . ③  $t_{HF} = t_{D3} + t_{r\phi2} 50$  ns. ④  $t_{WF} = t_{D3} + t_{r\phi2} 10$  ns,

# μPD8080AF




PROCESSOR STATE

414

1 INTE F/F is reset if internal INT F/F is set.
 2 Internal INT F/F is reset if INTE F/F is reset.
 3 If required, T₄ and T₅ are completed simultaneously with entering

Notes:

hold state.



- Notes: 1 Data in must be stable for this period during DBIN T3. Both tDS1 and tDS2 must be satisfied.
  - ② Ready signal must be stable for this period during T₂ or T_W. (Must be externally synchronized.)
  - 3 Hold signal must be stable for this period during T₂ or T_W when entering hold mode, and during T₃, T₄, T₅ and T_{WH} when in hold mode. (External synchronization is not required.)
  - 4 Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized in the following instruction. (External synchronization is not required.)
  - (5) This timing diagram shows timing relationships only; it does not represent any specific machine cycle.
  - (a) Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V, "0" = 1.0V; INPUTS "1" = 3.3V; "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V,

# uPD8080AF

The instruction set includes arithmetic and logical operators with direct, register. indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, register, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with direct. conditional, or computed jumps, Also the ability to call and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Conditional jumps, calls and returns execute based on the state of the four testable flags (Sign, Zero, Parity and Carry), The state of each flag is determined by the result of the last instruction executed that affected flags. (See Instruction Set Table.)

The Sign flag is set (High) if bit 7 of the result is a "1"; otherwise it is reset (Low). The Zero flag is set if the result is "0"; otherwise it is reset. The Parity flag is set if the modulo 2 sum of the bits of the result is "0" (Even Parity); otherwise (Odd Parity) it is reset. The Carry flag is set if the last instruction resulted in a carry or a borrow out of the most significant bit (bit 7) of the result; otherwise it is reset.

In addition to the four testable flags, the "PD8080AF has another flag (ACY) that is not directly testable. It is used for multiple precision arithmetic operations with the DAA instruction. The Auxiliary Carry flag is set if the last instruction resulted in a carry or a borrow from bit 3 into bit 4; otherwise it is reset.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the µPD8080AF. The ability to increment and decrement memory, the six general registers and the accumulator are provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the µPD8080AF instruction set.

The special instruction group completes the µPD8080AF instruction set: NOP, HALT stop processor execution; DAA provides decimal arithmetic capability; STC sets the carry flag; CMC complements it; CMA complements the contents of the accumulator; and XCHG exchanges the contents of two 16-bit register pairs directly.

Data in the µPD8080AF is stored as 8-bit binary integers. All data/instruction transfers to the system data bus are in the following format:

D7 D6 D5 D4 D3 D2 D1 D0 MSB DATA WORD LSB

Instructions are one, two, or three bytes long. Multiple byte instructions must be stored in successive locations of program memory. The address of the first byte is used as the address of the instruction.

One Byte Instructions

D7 D6 D5 D4 D3 OP CODE

Two Byte Instructions

D ₇	D ₆	D ₅	D4	D3	D ₂	D ₁	D ₀	OP CODE
D ₇	D ₆	D ₅	D ₄	Dз	D ₂	D ₁	D ₀	OPERAND

Three Byte Instructions

	-,						
D ₇	D ₆	D ₅	D4.	D3	D ₂	D ₁	D ₀
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Dz	De	Ds	DΛ	D3	Do	Dı	Do

Jump, call or direct load and OP CODE store instructions LOW ADDRESS OR OPERAND 1

HIGH ADDRESS OR OPERAND 2

tions

INSTRUCTION SET

DATA AND INSTRUCTION **FORMATS** 

TYPICAL INSTRUCTIONS

Register to register, memory reference, arithmetic or logical rotate, return, push, pop, enable, or disable interrupt instructions

Immediate mode or I/O instruc-

Norne	CHON SET	' ~	\D		_																						μ	PD	DU	0	UF	41
MNEMONIC ¹	DESCRIPTION	D;	De							D ₀	Clack Cycles ³	SIGN	_	ARIT Y	CARRY	T T	MNEMONIC ¹	DESCRIPTION	-	_		D ₅	D4				D	Clock Cycles ³	NO ST	_	PARITY	
MOV d,s MOV M,s MOV d,M MVI d,D8 MVI M,D8	Move register to register Move register to memory Move memory to register Move immediate to register Move immediate to memory		1 1 0 0	0 0	1 d		0 q q	5 5 1 1	s s 1 1	s s 0 0	5 7 7 7 10				-		LXI B,D16 LXI D,D16 LXI H,D16	Load immediate register pair BC Load immediate register pair DE Load immediate register pair HL		0	0	0	0 1 0	0	0	0	1 1	10				-
INR d	Increment register	NCRI 0	MEN	VT/C		_		,	0	0	5	-		•	-	┨	LXI SP,D16	Load immediate Stack Pointer	,	0	0	1	1	0	0	0	1	10				
DCR d INR M	Decrement register	0	0	0	l d		d 0	1	0	1	5 10	•	•	:							PL	JSH										_
DCR M	Decrement memory ALU -	0 REG	0 STE	3 10			0 AUL	1 ATO	0 R	1	10	<u>·</u>	•	•		-	PUSH B	Push register pair BC on stack Push register pair DE		1	1	0	0	0	1	0	,	11				
ADD s ADC s	Add register to A Add register to A with	1	0	0		_		s	,	s	4	•	•	•	•	1	PUSH H	on stack Push register pair HL		1	1	0	1	0	1	0	1	11				
SUB s	carry Subtract register from A	1	0	0			0	\$ 5:	s s	s s	4 .	:	:	:	:	Ļ	PUSH PSW	on stack Push A and flags on stack		1	1	<u>;</u>	1	ő	1	0	<u>'</u>	11				
SBB s	Subtract register from A with borrow AND register with A	1	0	0	1 0	,	1	\$ \$	\$	s s	4	:	:	:	•	$\vdash$	РОР В	Pop register pair BC off			P	-			_		-				_	
ORAs	Exclusive OR Register with A OR register with A	1	0	1	0		1	\$ \$	s	5 2	. 4	:		:	0		POP D, .	stack Pop register pair DE off stack		1		o o	0	0	0	0	1	10				
CMP s	Compare register with A	1	0	1	1		1	s.	3	8	4	•	·	•	<u>:</u>	4	POP H	Pop register pair HL off stack		1	1	1	0	0	0	0	1	10				
ADD M	Add memory to A	1	0	0				1	1	0	7	-	-	-	-	╁	POP PSW	Pop A and flags off stack		1	OÚB	I F	1	0	0	0		10	•	•	÷	-
ADC M SUB M	Add memory to A with carry Subtract memory from A	1	0	0	0		1	1	1	0	7	•	•	:	:	1	DAD B	Add BC to HL Add DE to HL			0	0	. 0	1	0	0	1	10 10				-:
SBB M ANA M	Subtract memory from A with borrow AND memory with A	1	0	0	1		1	1	1	0	7	•	:	:	•		DAD H DAD SP	Add HL to HL Add Stack Pointer to HL			-	1.	1	1	0	0	1	10 10	_			:
XRA M	Exclusive OR memory with A	1	0	1	0		1	1	1	0	7				0	F	INX B	Increment BC	INCR	_		eeG	0				_					_
ORA M CMP M	OR memory with A Compare memory with A	1	0	1	1			1	1	0	7	:	:	<u>:</u>	•	]	INX D	Increment DE		)	0	0	1	0	0	1	1	5 5 5				
	ALU I	MME	DIAT	_		_		ATO	OR							╀	INX SP	Increment Stack Pointer	. (		0	1	1	0	0			5				
ADI D8 ACI D8	Add immediate to A Add immediate to A with carry	1	1	0	0		,	,	1 .	0	7	•	•	•	•	H	DCX B	Decrement BC	DECR	,	0	0	0	1 ER P	0	1	-	5				_
SUI D8 SBI D8	Subtract immediate from A Subtract immediate from A	i	i	ŏ	1		Ď	i -	i	ŏ	. 7	•	•	•	•	П	DCX D DCX H DCX SP	Decrement DE Decrement HL Decrement Stack Pointer	0	)	0 0	0	0	1 1	0	1	1	5 5 5				
ANI D8 XRI D8	with borrow AND immediate with A Exclusive OR immediate	i	1	1	0		,	1	ì	0	7	:	:	:	ò	L				_	STEF	IN	DIR		_							_
ORI D8 CPI D8	with A OR immediate with A Compare immediate with A	1	1	1	1			1	1	0	7	:	:	:	0		STAX D	Store A at ADDR in BC Store A at ADDR in DE Load A at ADDR in BC		)	0	0	1	0	0	1	0	7				
		-	LU -	- Ri	DTAT	ΓE		_	<u> </u>			÷	Ť	_		L	LDAX D	Load A at ADDR in DE		<u> </u>	0	0	.1	i	ŏ	i	ŏ	'n				
RLC	Rotate A left, MSB to carry (8-bit)	0	0	-0	0	_	,		1							1	STA ADDR		_		DIR		_				_					_
	Rotate A right, LSB to carry (8-bit)	0	0	0	0		,	1.	1	,	4				•	П	LDA ADDR	Store A direct Load A direct Store HL direct	0	)	0	1	1 0	1 0	0	1	0	13 13 16				
RAL	Rotate A left through carry (9-bit) Rotate A right through	0	0	0	1		)	1	1	- 1	4				•	L	LHLD ADDR	Load HL direct			REC	1	Ó	1	0	1	ō	16				_
нан	carry (9-bit)	0	0	0	1			1	1	1	4				•	╁	XCHG	Exchange DE and HL	. м			_					_					
JMP ADDR	Jump unconditional	1		UM 0	P	_	, ,		,		10			_		۱	XTHL	register pairs Exchange top of stack and HL	1	1	1		0	0	0	1		18				
JNZ ADDR JZ ADDR	Jump on not zero Jump on zero	1	1	0	0		) (	0	1	0	10 10							HL to Stack Pointer HL to Program Counter	1		1	1	1	1	0	0	1	. 5				
JC ADDR	Jump on carry Jump on carry	1	1	0	1			0	1	0	10 10					L				INP	UT/C	UTI	PUT									_
JPE ADDR	Jump on parity odd Jump on parity even Jump on positive	1	1	1	0	,		5	1	0	10 10 10							Input Output	1		1 (	0	1	1 0	0	1	1	10				
JM ADDR	Jump on minus	1	1	1 AL	1		_		1	ō	10	_				4	DI	Enable interrupts Disable interrupts Restart	. 1		1	1	1	0	0	1	1	4				
CALL ADDR	Call unconditional		1	0	0	_		-	0	1	17			_		+	HSTA	Hestart		AISC	ELL		A OU	A	-			11				
CNZ ADDR CZ ADDR	Cell on not zero Cell on zero	1	1	0	0	1	)	1	0	0	11/17						СМА	Complement A	- 0	_		_	0	1	1	1	1	4				
CC ADDR	Call on no carry Call on carry	1	1	0	1				0	0	11/17 11/17					] (	CMC	Set carry Complement carry	0				1	1	1	1	1	4				Cy
CPE ADDR	Call on parity odd Call on parity even	1	1	1	0			1	0	0	11/17					1	NOP	Decimal adjust A No operation Halt	0		) (	)	0	0	0	0	0	4	•	•	•	•
	Call on positive Call on minus	1	1	;	1				0	0	11/17 11/17				_	-	Notes:	11011				_	<u>.</u>			1	-0	7				_
			RE	_		_		_				_		Ξ	_	7	Operand Symbu	uls used s address or expression			2 _{dd}	l or	555 -	000	В –	001	C - 0	010 D - 01	1 E	100	н ~	
ANZ	Return Return on not zero	1	1	0	0			)	0	0	10 5/11						s = sour	s address or expression rce register ination register										indicate				
RNC	Return on zero Return on no carry	1	1	0	1	i		,	0	0	5/11					1	PSW * Proc	essor Status Word				ruct						condition				
RPO	Return on carry Return on parity odd	1	1	1	0	Ġ		)		0	5/11 5/11						D8 = 8-bit	t data quantity, expression	ion		4.		affe	cted								
RP	Return on parity even Return on positive Return on minus	1	1	1	1			)		0	5/11 5/11 5/11					l	D16 = 16-b cons	nit data quantity, expression stant, always B3B3 of instr	s, or action		0 -	flag	not	affer	ted							
	- vestra un minus							_	J	U	9/11	- /				L	ADDR = 16-b	oit Memory address express	on		1 -	flag	seí									

# μPD8080AF

INSTRUCTION CYCLE TIMES

One to five machine cycles (M₁ -- M₅) are required to execute an instruction. Each machine cycle involves the transfer of an instruction or data byte into the processor or a transfer of a data byte out of the processor (the sole exception being the double add instruction). The first one, two or three machine cycles obtain the instruction from the memory or an interrupting I/O controller. The remaining cycles are used to execute the instruction. Each machine cycle requires from three to five clock times (T₁ - T₅). During  $\phi_1$  • SYNC of each machine cycle, a status word that identifies the type of machine cycle is available on the data bus.

Execution times and machine cycles used for each type of instruction are shown below.

INSTRUCTION	MACHINE CYCLES EXECUTED	CLOCK TIMES (MIN/MAX)
RST X and PUSH RP	PCR5 ① SPW3 ⑤ SPW3 ⑥	11
All CALL Instructions	PCR5 ① PCR3 ② PCR3 ② SPW3 ⑤ SPW3 ⑥	11/17
Conditional TURN Instructions	PCR5 ① SPR3 ④ SPR3 ④	5/11
RET Instruction	PCR4 ① SPR3 ④ SPR3 ④	10
XTHL	PCR4 ① SPR3 ④ SPR3 ④ SPW3 ⑤ SPW5 ⑤	18
DAD RP	PCR4 ① PCX3 ⊗ PCX3 ⊗	10
INR R; INX RP, DCR R; DCX RP; PCHL; MOV R, R; SPHL	PCR5 ①	5
All JUMP Instructions and LXI RP	PCR4 ① PCR3 ② PCR3 ②	10
POP RP	PCR4 ① SPR3 ④ SPR3 ④	10
LDA	PCR4 ① PCR3 ② PCR3 ② BBR3 ②	13
STA	PCR4 ① PCR3 ② PCR3 ② BBW3 ③	13
LHLD	PCR4 ① PCR3 ② PCR3 ② BBR3 ② BBR3 ②	16
SHLD	PCR4 ① PCR3 ② PCR3 ② BBW3 ③ BBW3 ③	16
STAX B	PCR4 ① BCW3 ③	7
STAX D	PCR4 ① DEW3 ③	7
LDAX B	PCR4 ① BCR3 ②	7
LDAX D	PCR4 ① DER3 ②	7
MOV R, M; ADD M; ADC M; SUB M; SB B M; ANA M; XRA M; ORA M; CMP M	PCR4 (1) HLR3 (2)	7
INR M and DCR M	PCR4 ① HLR3 ② HLW3 ③	10
MVIM	PCR4 ① PCR3 ② HLW3 ③	10
MVI R; ADI; ACI; SUI; SBI; ANI; XRI; ORI; CPI	PCR4 ① PCR3 ②	7
MOV M, R	PCR4 ① HLW3 ③	7
EI; DI ADD R; ADC R; SUB R; SBB R; ANA R; XRA R; ORA R; CMP R; RLC; RRC; RAL; RAR; DAA; CMA; STC; CMC; NOP; XCHG	PCR4 ①	4.
OUT	PCR4 ① PCR3 ② ABW3 ⑦	10
IN	PCR4 1 PCR3 2 ABR3 6	10
HLT	PCR4 ① PCX3 ⑨	7

### Machine Cycle Symbol Definition




Underlined (XXYZN) indicates machine cycle is executed if condition is True.

# STATUS INFORMATION DEFINITION


SYMBOLS	DATA BUS BIT	DEFINITION
INTA ①	D ₀	Acknowledge signal for INTERRUPT request. Signal should be used to gate a restart or CALL instruction onto the data bus when DBIN is active.
WO	D ₁	Indicates that the operation in the current machine cycle will be a WRITE memory or OUTPUT function (WO = 0). Otherwise, a READ memory or INPUT operation will be executed.
STACK	D ₂	Indicates that the address bus holds the pushdown stack address from the Stack Pointer.
HLTA	D ₃	Acknowledge signal for HALT instruction.
OUT	D4	Indicates that the address bus contains the address of an output device and the data bus will contain the output data when $\overline{\text{WR}}$ is active.
M ₁	D ₅	Provides a signal to indicate that the CPU is in the fetch cycle for the first byte of an instruction.
INP ①	D ₆	Indicates that the address bus contains the address of an input device and the input data should be placed on the data bus when DBIN is active.
MEMR ①	D ₇	Designates that the data bus will be used for memory read data.

Note: 
① These three status bits can be used to control the flow of data onto the μPD8080AF data bus.

# STATUS WORD CHART




# μPD8080AF



# (PLASTIC)

	<del></del>	<del>,</del>
ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62 MAX	0.064 MAX
С	2.54 ± 0.1	0.10 ± 0.004
D ·	0.5 ± 0.1	0.019 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
1	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
K	15.24 TYP	0.600 TYP
L	13.2 TYP	0.520 TYP
М	0.25 ^{+0.1} -0.05	0.010 +0.004



# (CERAMIC)

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.03 MAX
В	1.62 MAX	0.06 MAX
С	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN	0.04 MIN
G	3.2 MIN	0.13 MIN
Н	1.0 MIN	0.04 MIN
1	3.5 MAX	0.14 MAX
J	4.5 MAX	0.18 MAX
K	15.24 TYP	0.6 TYP
L	14.93 TYP	0.59 TYP.
М	0.25 ± 0.05	0.01 ± 0.0019

# μPD8085A SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR

# DESCRIPTION

The  $\mu$ PD8085A is a single chip 8-bit microprocessor which is 100 percent software compatible with the industry standard 8080A. It has the ability of increasing system performance of the industry standard 8080A by operating at a higher speed. Using the  $\mu$ PD8085A in conjunction with its family of ICs allows the designer complete flexibility with minimum chip count.

# **FEATURES**

- Single Power Supply: +5 Volt, ±10%
- Internal Clock Generation and System Control
- Internal Serial In/Out Port.
- Fully TTL Compatible
- Internal 4-Level Interrupt Structure
- Multiplexed Address/Data Bus for Increased System Performance
- Complete Family of Components for Design Flexibility
- Software Compatible with Industry Standard 8080A
- Higher Throughput:  $\mu$ PD8085A 3 MHz  $\mu$ PD8085A-2 5 MHz
- Available in Either Plastic or Ceramic Package

# PIN CONFIGURATION

×1 🗖	1		40	b vcc
×2 □	2		39	HOLD
RO 🗖	3		38	HLDA ,
SOD [	4		37	CLK (OUT)
SID 🗖	5		36	RESET IN
TRAP	6		35	READY
RST 7.5	7		34	<b>□</b> 10/M ·
RST 6.5	8		33	□ <u>s₁</u>
RST 5.5 🗀	9		32	□ 配
INTR 🗀	10	μPD	31	D WR
INTA 🗆	1.1.	8085A	30	□ ALE
AD ₀ □	12.		29	<b>□</b> s₀
AD1 □	13		28	A15
AD ₂	14		27	□ A14
AD3	15		26	A13
AD ₄	16 "		25	A12
AD ₅	17		24	□ A ₁₁
AD6	18		23	A10
AD7	19		22	<b>□</b> A9 .
∨ss ⊏	20		21	<b>P</b> ^8

Rev/3

# **uPD8085A**

The  $\mu$ PD8085A contains six 8-bit data registers, an 8-bit accumulator, four testable flag bits, and an 8-bit parallel binary arithmetic unit. The  $\mu$ PD8085A also provides decimal arithmetic capability and it includes 16-bit arithmetic and immediate operators which greatly simplify memory address calculations, and high speed arithmetic operations.

The  $\mu$ PD8085A has a stack architecture wherein any portion of the external memory can be used as a last in/first out (LIFO) stack to store/retrieve the contents of the accumulator, the flags, or any of the data registers.

The  $\mu$ PD8085A also contains a 16-bit stack pointer to control the addressing of this external stack. One of the major advantages of the stack is that multiple level interrupts can easily be handled since complete system status can be saved when an interrupt occurs and then restored after the interrupt is complete. Another major advantage is that almost unlimited subroutine nesting is possible.


The  $\mu$ PD8085A was designed with speed and simplicity of the overall system in mind. The multiplexed address/data bus increases available pins for advanced functions in the processor and peripheral chips while providing increased system speed and less critical timing functions. All signals to and from the  $\mu$ PD8085A are fully TTL compatible.

The internal interrupt structure of the  $\mu$ PD8085A features 4 levels of prioritized interrupt with three levels internally maskable.

Communication on both the address lines and the data lines can be interlocked by using the HOLD input. When the Hold Acknowledge (HLDA) signal is issued by the processor, its operation is suspended and the address, data and control lines are forced to be in the FLOATING state. This permits other devices, such as direct memory access channels (DMA), to be connected to the address and data busses.

The µPD8085A features internal clock generation with status outputs available for advanced read/write timing and memory/IO instruction indications. The clock may be crystal controlled, RC controlled, or driven by an external signal.

On chip serial in/out port is available and controlled by the newly added RIM and SIM instructions.



FUNCTIONAL DESCRIPTION

**BLOCK DIAGRAM** 

# PIN IDENTIFICATION

	PIN		
NO.	SYMBOL	NAME	FUNCTION
1, 2	X ₁ , X ₂	Crystal In	Crystal, RC, or external clock input
3	RO	Reset Out	Acknowledge that the processor is being reset to be used as a system reset
4	SOD	Serial Out Data	1-bit data out by the SIM instruction
5	SID	Serial In Data	1-bit data into ACC bit 7 by the RIM instruction
6	Trap	Trap Interrupt Input	Highest priority nonmaskable restart interrupt
7 8 9	RST 7.5 RST 6.5 RST 5.5	Restart Interrupts	Priority restart interrupt inputs, of which 7.5 is the highest and 5.5 the lowest priority
10	INTR	Interrupt Request In	A general interrupt input which stops the PC from incrementing, generates INTA, and samples the data bus for a restart or call instruction
11	INTÁ	Interrupt Acknowledge	An output which indicates that the processor has responded to INTR
12-19	AD ₀ – AD ₇	Low Address/Data Bus	Multiplexed low address and data bus
20	∨ _{SS}	Ground	Ground Reference
21-28	A8 - A15	High Address Bus	Nonmultiplexed high 8-bits of the address bus
29, 33	S ₀ , S ₁	Status Outputs	Outputs which indicate data bus status: Halt, Write, Read, Fetch
30	ALE	Address Latch Enable Out	A signal which indicates that the lower 8-bits of address are valid on the AD lines
31, 32	WA, RD	Write/Read Strobes Out	Signals out which are used as write and read strobes for memory and I/O devices
34	IO/M	I/O or Memory Indicator	A signal out which indicates whether RD or WR strobes are for I/O or memory devices
35	Ready	Ready Input	An input which is used to increase the data and address bus access times (can be used for slow memory)
36	Reset In	Reset Input	An input which is used to start the processor activity at address 0, resetting IE and HLDA flip-flops
37	CLK	Clock Out	System Clock Output
38, 39	HLDA, HOLD	Hold Acknowledge Out and Hold Input Request	Used to request and indicate that the processor should relinquish the bus for DMA activity. When hold is acknowledged, RD, WR, 10/M, Address and Data busses are all 3-stated.
40	VCC	5V Supply	Power Supply Input

# ABSOLUTE MAXIMUM RATINGS*

Operating Temperature		0°C to +70°C
Storage Temperature		5°C to +150°C
All Output Voltages	0	).3 to +7 Volts
All Input Voltages	0	).3 to +7 Volts
Supply Voltage VCC	c	1.3 to +7 Volts
Power Dissipation		1.5W

 $T_a = 25^{\circ}C$ ;  $V_{CC} = \pm 5V \pm 5\%$ , 8085A-2.

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# DC CHARACTERISTICS

 $T_a$  = 0°C to +70°C,  $V_{CC}$  = +5V ± 10%,  $V_{SS}$  = GND, unless otherwise specified

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Low Voltage	VIL	V _{SS} - 0.5		V _{SS} + 0.8	٧	
Input High Voltage	VIH	2.0		V _{CC} + 0.5	٧	
Output Low Voltage	VOL			0.45	V	IOL = 2 mA on all outputs
Output High Voltage	Voн	2.4			٧	IOH = -400 μs ①
Power Supply Current (VCC)	ICC (AV)			170	mA	tCY min
Input Leakage	1			±10 ·①	μА	V _{IN} ≠ V _{CC}
Output Leakage	^I LO			±10 ①	μΑ	0.45V < VOUT < VCC
Input Low Level, Reset	VILR	-0.5		+0.8	٧	
Input High Level, Reset	VIHR	2.4		V _{CC} + 0.5	٧	
Hysteresis, Reset	VHY	0.25			٧	

Note: 1 Minus (-) designates current flow out of the device.

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = 5V \pm 5\%, 8085A-2$ 

			LIA	MITS		T			
		μPD8065A μPD8085A					TEST		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS		
CLK Cycle Period	TCYC	320	2000	200	2000	ns			
CLK Low Time	t ₁	80		40		ns.			
CLK High Time	12	120		70		ns			
CLK Rise and Fall Time	tr. tr		30		30	ns.	TCYC = 320 ns		
Address Hold Time After ALE	†LA	100		50		ns.	CL = 150 pF		
ALE Width	†LL	140		80		ns	_		
ALE Low During CLK High	LCK	100		50		ns			
Training Edge of ALE to Leading Edge of Control	ırc	130		60		ns	Output Voltages VL = 0.8 Voits		
Address Float After Leading Edge of READ (INTA)	TAFR		0		0	ns	VH = 2.0 Volts		
Valid Address to Valid Data In	^t AD		575		350	ns	}		
READ (or INTA) to Valid Data	¹AD		300		160	ns	Input Voltages		
Data Hold Time After READ (INTA)	^t RDH	0		0		ns	VL = 0.8 Volts		
Training Edge of READ to Re-Enabling of Address	TRAE	150		90		ns	V _H = 1.5 Volts at 20 ns rise and fall		
Address (Ag-A15) Valid After Control ①	¹CA	120	1	60		ns ns	times		
Data Valid to Training Edge of WRITE	tow	420		230		ns.	For outputs where		
Data Valid After Training Edge of WAITE	twp	100	<del> </del>	60		ns	CL = 150 pf, correct		
Width of Control Low (RD, WA, INTA)	tcc	400		230		ns	as follows: 25 pf ≤ CL < 150 pf		
Training Edge of Control to Leading Edge of ALE	'CL	50		25		ns	-0.10 ns/pf		
READY Valid from Address Valid	¹ARY		220		100	n\$			
READY Setup Time to Leading Edge of CLK	1RYS	· 110		100		ns	150 pf < CL s		
READY Hold Time	^t RYH	0	T	0		ns	300 pt + 0.30 ns/pt		
HLDA Valid to Training Edge of CLK	HACK	110		40		ns	1		
Bus Float After HLDA	THABE		210		150	ns	Outputs measured		
HLDA to Bus Enable	HABE		210		150	ns	with only capacitive load		
ALE to Valid Data In	1LDR		460		270	ns	Capacitive load		
Control Training Edge to Leading Edge of Next Control	¹RV	400		220		ns			
Address Valid to Leading Edge of Control	†AC	270		115	]	ns			
HOLD Setup Time to Training Edge of CLK	1HDS	170		120		. ns	]		
HOLD Hold Time	tHDH	0		0		ns	3		
INTR Setup Time to Leading Edge of CLK (M1, T1 only). Also RST and TRAP	INS	160		150		ns ,			
INTR Hold Time	UNH	0		0		ns			
X Falling to CLK Rising	1XKR	30	120	30	100	ns	7		
X ₁ Falling to CLK Falling	¹XKF .	30	150	30	110	ns	1		
Leading Edge of Write to Date Valid	¹WDL		40		20		}		
Ag-15 Valid Before Trailing Edge of ALE	¹AL.	115		50		ns	1		
A _{0.7} Valid Before Trailing Edge of ALE	IALL	90		50		ns	1		
ALE to Valid Data During Write	1LDW	T	200		120	ns	1		
ALE to READY Stable	LBY		110	$\vdash$	30	ns	1		
A _{0.7} Valid to Leading Edge of Control	¹ACL	240	t	115	1	ns	1		
Minimum Clock in Low-High Time	13, 14	64	<del> </del> -	40	<del>                                     </del>	ns	1		
Ness: (1) 10/M so si	1 .37 .4	<u> </u>	4	Ь—	٠	<del></del>	1		

Note: 10/M, so, si


# CLOCK TIMING X1 INPUT TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE

# AC CHARACTERISTICS


TIMING WAVEFORMS

TIMING WAVEFORMS (CONT.)






Note: READY must remain stable during setup and hold time.




### INTERRUPT TIMING



Note: 110/M is also floating during this time.

PROCESSOR STATE
TRANSITION DIAGRAM




Notes:

- 1 BI indicates that the bus is idle during this machine cycle.
- 2 CK indicates the number of clock cycles in this machine cycle.

# CLOCK INPUTS 10

As stated, the timing for the  $\mu$ PD8085A may be generated in one of three ways; crystal, RC, or external clock. Recommendations for these methods are shown below.



Note: 1 Input frequency must be twice the internal operating frequency.

# STATUS OUTPUTS The Status Outputs are valid during ALE time and have the following meaning:

	S1 ·	S0
Halt	0	0
Write	0	1
Read	1	0
Fetch	1	1

These pins may be decoded to portray the processor's data bus status.

The  $\mu$ PD8085A has five interrupt pins available to the user. INTR is operationally the same as the 8080 interrupt request, three (3) internally maskable restart interrupts: RESTART 5.5, 6.5 and 7.5, and TRAP, a non-maskable restart.

INTERRUPTS


PRIORITY	INTERRUPT	RESTART ADDRESS
Highest	TRAP	2416
1 .	RST 7.5	3C ₁₆
	RST 6.5	3416
1	RST 5.5	2C ₁₆
Lowest	INTR	

INTR, RST 5.5 and RST 6.5 are all level sensing inputs while RST 7.5 is set on a rising edge. TRAP, the highest priority interrupt, is non-maskable and is set on the rising edge or positive level. It must make a low to high transition and remain high to be seen, but it will not be generated again until it makes another low to high transition.

Serial input and output is accomplished with two new instructions not included in the 8080: RIM and SIM. These instructions serve several purposes: serial I/O, and reading or setting the interrupt mask.


SERIAL I/O

The RIM (Read Interrupt Mask) instruction is used for reading the interrupt mask and for reading serial data. After execution of the RIM instruction the ACC content is as follows:



Note: After the TRAP interrupt, the RIM instruction must be executed to preserve the status of IE.

The SIM (Set Interrupt Mask) instruction is used to program the interrupt mask and to output serial data. Presetting the ACC for the SIM instruction has the following meaning:



### **INSTRUCTION SET**

The instruction set includes arithmetic and logical operators with direct, register, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, register, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with direct, conditional, or computed jumps. Also, the ability to call and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Conditional jumps, calls and returns execute based on the state of the four testable flags (Sign, Zero, Parity and Carry). The state of each flag is determined by the result of the last instruction executed that affected flags. (See Instruction Set Table.)

The Sign flag is set (High) if bit 7 of the result is a "1"; otherwise it is reset (Low). The Zero flag is set if the result is "0"; otherwise it is reset. The Parity flag is set if the modulo 2 sum of the bits of the result is "0" (Even Parity); otherwise (Odd Parity) it is reset. The Carry flag is set if the last instruction resulted in a carry or a borrow out of the most significant bit (bit 7) of the result; otherwise it is reset.

In addition to the four testable flags, the  $\mu$ PD8085A has another flag (ACY) that is not directly testable. It is used for multiple precision arithmetic operations with the DAA instruction. The Auxiliary Carry flag is set if the last instruction resulted in a carry or a borrow from bit 3 into bit 4; otherwise it is reset.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the  $\mu$ PD8085A. The ability to increment and decrement memory, the six general registers and the accumulator are provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the µPD8085A instruction set.

Two instructions, RIM and SIM, are used for reading and setting the internal interrupt mask as well as input and output to the serial I/O port.

The special instruction group completes the  $\mu$ PD8085A instruction set: NOP, HALT stop processor execution; DAA provides decimal arithmetic capability; STC sets the carry flag; CMC complements it; CMA complements the contents of the accumulator; and XCHG exchanges the contents of two 16-bit register pairs directly.

# DATA AND INSTRUCTION FORMATS

Data in the µPD8085A is stored as 8-bit binary integers. All data/instruction transfers to the system data bus are in the following format:

Instructions are one, two, or three bytes long. Multiple byte instructions must be stored in successive locations of program memory. The address of the first byte is used as the address of the instruction.

One	Byte	Instr	uctio	ns					TYPICAL INSTRUCTIONS
D7	D ₆	D ₅	D4	D3	D ₂	D ₁	D ₀	OP CODE	Register to register, memory reference, arithmetic or logical
Two	Byte	Inst	ructio	ons					rotate, return, push, pop, enable, or disable interrupt instructions
D7	D ₆	D ₅	D4	D ₃	D ₂	D ₁	D ₀	OP CODE	Immediate mode or I/O instruc-
D7	D ₆	D ₅	D4	D ₃	D ₂	D ₁	D ₀	OPERAND	tions
Thre	e Byt	e Ins	truct	ions					
D7	D ₆	D ₅	D ₄	Dз	D ₂	D ₁	D ₀	OP CODE	Jump, call or direct load and store instructions
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	LOW ADDR	ESS OR OPERAND 1
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	HIGH ADDI	RESS OR OPERAND 2

# INSTRUCTION SET TABLE

MNEMONIC ¹	DESCRIPTION	D-			rauc'				n-	Clack Cycles ³	SIGN	ZERO P	PARITYS	CARRY	MNEMONIC ¹	DESCRIPTION	n-					ION :					ilock ycles ³		PARITY	CARRY
MNEMONIC.	DESCRIPTION			MOV	D4			01	υ0	Cycles				<u> </u>	MNEMONIC.	DESCRIPTION	LOA		_	_	_				1 -		,			_
MOV d,s	Move register to register	0	1:	_		d	1	,	•	4					LXI 8,D16	Load immediate register		_			_	_								_
MOV M,s MOV d,M	Move register to memory Move memory to register	0	1	1	1 d	0 d	1	1	5	7					LXI D,D16	pair BC Load immediate register	0	0	0	•	0	0	0	C	) 1	1	10			
MVI d.D8	Move immediate to register	0	0	d 1	ď	d	1	1	0	7						pair DE	0	0	0		1	0	0	0	) 1		10			
MVI M,D8	Move immediate to memory		0		_	0		<u> </u>	<u> </u>			<u> </u>			LXI H,D16	Load immediate register pair HL	0	0	1		0	0	0	C	) 1		10			
		NCREN	_	_				_	_			_			LXI SP D16	Load immediate Stack Pointer.	0	0	1		1	0	0	c	) 1		10			
DCR 4	Increment register Decrement register	0	0	q	q	d	1	0	1	4	:	:	:						PUS	н	_									
DCR M	Increment memory Decrement memory	0	0	1	1	0	1	0	0	10	:	:	:		PUSH 8	Push register pair BC		_	_	_			_	_						
	ALU -	REGIS	TER	- TO	ACC	UMU	LATC	B	_					_	PUSH D	on stack Push register pair DE	1	1	0	•	0	0	1	. 0	1		12			
ADD s	Add register to A		0	0	0	0	,	,	5	4		-	·	-	PUSH H	on stack	1	1	0		1	0	1	0	1		12			
ADC s	Add register to A with		, 0	0	0				5				_		ľ	Push register pair HL on stack	1	1	1			0	1	0			12			
SUB s	Carry Subtract register from A	i.	Ö,	0	1	0	1	:	,	4		:	:	:	PUSH PSW	Push A and flags on stack	1	1	1	_	1	0	1	0			12			
S88 s	Subtract register from A with borrow	1	0	0	,	1	5	,		4									PO	_										
ANA s	AND register with A Exclusive OR Register	1	0	1	0	0	8	s	1	4	•	•	٠	٥	POP B	Pop register pair BC off stack	1	1	٥		n	0	0	a	, ,		10			
	with A	1	0	1	0	- 1	•	5	5	4	•	• .		0	POP D	Pop register pair DE off			0			0					10			
ORA s CMP s	OR register with A Compare register with A	. 1	0	1	1	0		5	s	4	. :	:	:	•	POP H	stack Pop register pair Ht. off	'	1	U				0							
	ALU -	- MEM	ORY	/ TO	ACC	UMU	LATO	B	_					-	POP PSW	stack Pop A and flags off stack	1	1	1			0	0	0			10 10			
ADD M	Add memory to A		0	0	0	0		1	0	7	·	•	. •	-				DOL	_	_	_	_		_						
ADC M	Add memory to A with carry		0	0	0	,	1	1	0	,					DAD B	Add BC to HL	0	0	0			1	.0	_	_		10			•
SUB M SBB M	Subtract memory from A Subtract memory from A	1	ŏ	o	1	ò	i	i	ŏ	'n	•	٠	•	•	DAD D DAD H	Add DE to HL Add HL to HL	0	0	0	٠.		1	0	C	) 1	1	10			•
	with borrow	1.1	0	0	1	1	1	1	0	. 7	•	•	•	•	DAD SP	Add Stack Pointer to HL	0	0	i			ì	0				10			:
ANA M XRA M	AND memory with A Exclusive OR memory	1	0	1	0	0	1	1	0	7	•	•	•	٥		1	NCREA	1EN1	RE	GIS	TE	R PA	UR.							_
ORA M	with A OR Memory with A	1	0	1	0	1		1	0	7	:	:	:	0	INX B	Increment BC	0	0	0			0	0	1			6			
CMP M	Compare memory with A	i	ŏ	í	i	ĭ		1	ŏ	7	•	:	:	•	INX D INX H	Increment DE Increment HL	0	0	0			0	0	1			6			
	ALU I	MMED	TAIC	E TO	) ACC	UML	LAT	OFI					_		INX SP	Increment Stack Pointer	ő	ō	1			ō	ō				6			
ADI D8	Add immediate to A	1	1	0	0	0	1	1	0	7	•	•	•	•			ECRE	VEN.	TR	EGIS	STE	R PA	AIR							
ACI D8	Add immediate to A with carry	1	1	0	0	. 1	1	1	0	7		•			DCX B	Decrement BC	0	0	0			.1	0	1	1		6			
SUI D8 SBI D8	Subtract immediate from A Subtract immediate from A	1	1	0	1	0	1	1	0	7	•	•	٠	•1	DCX H	Decrement DE Decrement HL	0	0	1	(	0	1	0		1		6			
	with borrow	1	1	0	1	1	1	1	0	7	٠	٠	•	•	DCX SP	Decrement Stack Pointer	0	٥	1	_	_	1	0	1	1		6			
ANI D8	Exclusive OR immediate	1	1		. 0	0		١.	0	7	•	•	•	°		···		SIST	_	_	_			_						
ORI D8	with A OR immediate with A	1	1	1	- 0	0	1	1	0.	7	:	:	:	0	STAX B STAX D	Store A at ADDR in BC Store A at ADDR in DE	0	0	0			0	0	1			7			
Chi D8	Compare immediate with A	1	1	1		1	1	1	0	7	•	•	٠	ك	LDAX B	Load A at ADDR in BC Load A at ADDR in DE	0	0	0	(	0	1	0	1	0	)	7			
		Al	LU -	- RO	TATE	E								╝	EUAN D	COSO A ST ACCH III DE			IRE	_	_	÷	<u> </u>		<u> </u>		<u> </u>			
RLC	Rotate A left, MSB to carry (8-bit)	0	0	0	0	0	1	1	1	4				_	STA ADDR	Store A direct	0	0	1	_	1 .	_	0	_			13		_	_
RRC	Rotate A right, LSB to													Ī	LDA ADDR	Load A direct:	0	0	1	1	1	1	0	1	0		13			
RAL	carry (8-bit) Rotate A left through		0		0	1		1	1	4				•	SHLD ADDR	Store HL direct Load HL direct	0	0	- 1			1	0	1			16 16			
RAR	carry (9-bit) Rotate A right through	0	0	0	1	0	1	1	1	4				•			мо	VE F	EG	ISTE	RF	AIR								
	carry (9-bit)	0	0	0	1	1	1	1_	1	4				∸	XCHG	Exchange DE and HL				_	_									
			J	UMP						•				لـــ	XTHL	register pairs	1	1	1	(	0	1	0	1	1		4			
																Exchange ton of stack					٠.	0	0	1			16			
IMP ADDR	Jump unconditional	1	1	0	0	0	0	1	1	10				- 1	COLLI	Exchange top of stack and HL	1	1	1								6			
JNZ ADDR JZ ADDR	Jump on not zero Jump on zero	1	1	0	0	0	0	1	0	7/10 7/10					SPHL PCHL	Exchange top of stack and HL HL to Stack Pointer HL to Program Counter	1 1	1 1	1 1	1	1	1	0	. 0						
JNZ ADDR JZ ADDR JNC ADDR JC ADDR	Jump on not zero Jump on zero Jump on no carry Jump on carry	1 1 1 1 1	1 1 1 1 1	0	0 1 1	0 1 0 1	0 0 0	1 1 1 1	0 0	7/10 7/10 7/10 7/10						and HL HL to Stack Pointer	1 1 1	1	1		1	1	0							
JNZ ADDR JZ ADDR JNC ADDR	Jump on not zero Jump on zero Jump on no carry		1 1 1 1 1 1	0	0	0 1 0	0 0 0	1 1 1	0	7/10 7/10 7/10 7/10 7/10					PCHL IN A	and HL HL to Stack Pointer HL to Program Counter	1 1 1	1	1 1 7/00	JTPI	UT	1	0				10			
JNZ ADDR JZ ADDR JNC ADDR JC ADDR JC ADDR JPO ADDR JPE ADDR JP ADDR	Jump on not zero Jump on zero Jump on no carry Jump on carry Jump on parity odd Jump on parity even Jump on positive		1	0 0 0 0	0 0 1 0 0 1	0 1 0 1 0	0 0 0 0	1 1 1 1 1 1 1 1 1	0 0 0 0 0 0	7/10 7/10 7/10 7/10 7/10 7/10 7/10					PCHL	and HL HL to Stack Pointer HL to Program Counter Input Output	1 1 1 1 1	1	1	JTPI	UT	1	0	. 0	1		10 10 4			
JNZ ADDR JZ ADDR JNC ADDR JC ADDR JC ADDR JPO ADDR JPE ADDR JP ADDR	Jump on not zero Jump on zero Jump on no carry Jump on carry Jump on parity odd Jump on parity even		1	0 0 0 1 1 1 1	0 0 1 1 0 0	0 1 0 1 0	0 0 0 0	1 1 1 1 1 1 .	0 0 0 0	7/10 7/10 7/10 7/10 7/10 7/10					PCHL IN A OUT A EI DI	and HL HL to Stack Pointer HL to Program Counter  Input Output Enable interrupts Disable interrupts.	1 1 1	1 1 1 1 1	0 0 1 1	JTPI	UT	1 0 1 0	0 0 0 0	1 1 1	1 1 1		10 4 4			
JNZ ADDR JZ ADDR JNC ADDR JNC ADDR JC ADDR JPO ADDR JPO ADDR JPE ADDR JP ADDR JM ADDR	Jump on not zero Jump on no carry Jump on no carry Jump on garry Jump on garry Jump on parity odd Jump on parity even Jump on positive Jump on on minus		1	0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1	0 0 0 0 0 0 0	1 1 1 1 1 1 1 1	0 0 0 0 0 0	7/10 7/10 7/10 7/10 7/10 7/10 7/10 7/10					IN A OUT A EI DI RIM SIM	and HL HL to Stack Pointer HL to Program Counter  Input Output Enable interrupts Disable interrupt Mask Set Interrupt Mask	1 1 1 1 0	1 1 1 1 1 0 0	0 0 1 1 1	)TPI	UT	1 0 1 0 0 0	0 0 0	1 1 1 0 0	1 1 1 0	1	10 4 4 4 4			
JNZ ADDR JZ ADDR JZ ADDR JNC ADDR JC ADDR JC ADDR JPO ADDR JPO ADDR JPE ADDR JM ADDR JM ADDR CALL ADDR CNZ ADDR	Jump on not zero Jump on zero Jump on carry Jump on carry Jump on parity odd Jump on parity even Jump on positive Jump on on minus  Call unconditional Call on not zero		1 1 1 C	0 0 0 1 1 1 1 0 0	0 0 1 1 0 0 1 1 1 0 0 0	0 1 0 1 0 1	0 0 0 0 0 0 0 0 0 1 1	1 1 1 1 1 1 1 1 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	7/10 7/10 7/10 7/10 7/10 7/10 7/10 7/10					PCHL IN A OUT A EI OI RIM	and HL HL to Stack Pointer HL to Program Counter  Input Output Enable interrupts Disable interrupt Mask	1 1 1 1 0 0	1 1 1 1 1 0 0	0 0 1 1 1 1 A	JTPI	UT	1 0 1 0 0 0 0 A	0 0 0 0 0	1 1 1 0	1 1 1 0	1	10 4 4 4			
JNZ ADDR JZ ADDR JZ ADDR JNC ADDR JNC ADDR JC ADDR JPO ADDR JPE ADDR JPE ADDR JM ADDR CALL ADDR CNZ ADDR CZ ADDR CNC ADDR	Jump on not zero Jump on zero Jump on no carry Jump on on carry Jump on oparity odd Jump on parity wen Jump on positive Jump on positive Jump on minus  Call unconditional Call on not zero Call on carry Call on carry		1 1 1	0 0 0 1 1 1 1 1 0 0 0	0 0 1 1 0 0 0 0 0 1	0 1 0 1 0 1 0 1	0 0 0 0 0 0 0 1 1 1 1 1 1	1 1 1 1 1 1 1 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	7/10 7/10 7/10 7/10 7/10 7/10 7/10 7/10					IN A OUT A EI DI RIM SIM RST A	and HL.  HL to Stack Pointer HL to Program Counter  Input Output Enable interrupts Disable interrupts Read Interrupt Mask Restart  Restart	1 1 1 1 0 0 1	1 1 1 1 0 0 1	0 0 1 1 1 1 A	UTPI	UT I I I I I D D D D D D D	1 1 0 1 0 0 0 A	0 0 0 0 0 0 1	1 1 1 0 0 1	1 1 1 0 0 0 1	)	10 4 4 4 4 12			
JNZ ADDR JZ ADDR JZ ADDR JZ ADDR JNC ADDR JNC ADDR JC ADDR JC ADDR JPO ADDR JPO ADDR JP ADDR JP ADDR JP ADDR CALL ADDR CNZ ADDR CZ ADDR CNC ADDR CC ADDR	Jump on not zero Jump on zero Jump on no carry Jump on on carry Jump on oparity add Jump on parity add Jump on positive Jump on minus  Call unconditional Call on not zero Call on no carry Call on no carry Call on no carry	1 1 1 1 1 1 1 1 1	1 1 1 C.	0 0 0 1 1 1 1 1 0 0 0	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	0 0 0 0 0 0 0 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 0 0 0 0	0 0 0 0 0 0 0 0	7/10 7/10 7/10 7/10 7/10 7/10 7/10 7/10					IN A OUT A EI DI RIM SIM	and HL IL to Stack Pointer HL to Program Counter HL to Program Counter Input Output Finable interrupts Disable interrupts Disable interrupt Read Interrupt Mask Set Interrupt Mask Complement A	1 1 1 1 0 0	1 1 1 1 1 0 0	1 1 0 0 1 1 1 1 A	UTPI	UT I I I I I I I I I	1 0 1 0 0 0 A	0 0 0 0 0 1	11 11 11 11 11 11 11 11 11 11 11 11 11	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		10 4 4 4 4			1
JNZ ADDR JZ ADDR JZ ADDR JZ ADDR JNC ADDR JC ADDR JC ADDR JP ADDR JP ADDR JP ADDR CNZ ADDR CNZ ADDR CN ADDR CC ADDR CC ADDR CPO ADDR CPO ADDR	Jump on not zero Jump on not zero Jump on no cerry Jump on no cerry Jump on perity odd Jump on perity odd Jump on perity been Jump on positive Jump on minus  Call unconditional Call on not zero Call on not zero Call on no cerry Call on perity odd	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1	0 0 0 1 1 1 1 1 0 0 0 0	0 0 1 1 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0 0	0 1 0 1 0 1 0 1	0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 0 0 0 0 0	0 0 0 0 0 0 0 0	7/10 7/10 7/10 7/10 7/10 7/10 7/10 7/10					PCHL  IN A OUT A EI DI RIM RST A  CMA STC CMC	and HL.  HL to Stack Pointer HL to Program Counter  Input Output Finable interrupts Disable interrupts Disable interrupt Read Interrupt Mask Set Interrupt Mask Complement A Set carry Complement A Set carry	1 1 1 1 0 0 1 Mi	1 1 1 1 1 0 0 1 SCEI	1 1 0 0 1 1 1 1 A LA	UTPP	UT I I I I I I I I I	1 1 0 1 0 0 0 A	0 0 0 0 0 0 1 1 1 1	1 1 1 0 0 1	1 1 1 0 0 0 1		10 4 4 4 4 12			
JNZ ADDR JZ ADDR JZ ADDR JNC ADDR JC ADDR JPO ADDR JPO ADDR JPA ADDR JPA ADDR JPA ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CCC ADDR CPO ADDR CPE ADDR CPE ADDR	Jump on not zero Jump on not zero Jump on no cerry Jump on no cerry Jump on nerry Jump on perity even Jump on perity even Jump on positive Jump on notitive Jump on notitive Jump on notitive Call unconditional Call on not zero Call on zero Call on cerry Call on cerry Call on cerry Call on cerry Call on cerry Call on cerry Call on cerry Call on cerry	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1	0 0 1 1 0 0 1 1 1	0 1 0 1 0 1 0 1 0 1	0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 0 0 0 0 0	0 0 0 0 0 0 0 0	7/10 7/10 7/10 7/10 7/10 7/10 7/10 7/10		-			PCHL  IN A OUT A EI DI RIM SIM RST A  CMA STC CMC DAA NOP	and HL IL to Stack Pointer HL to Program Counter HL to Program Counter Input Output Enable interrupts Disable interrupts Disable interrupts Sed Interrupt Mask Set Interrupt Mask Set Interrupt Mask Set Carry Complement A Set carry Decimal adjust A No operation	1 1 1 1 0 0 1 1 MI	1 1 1 1 1 1 0 0 1 SCEI	1 1 0 0 1 1 1 1 A LA	DTPP	UT IIII	1 1 0 1 0 0 0 A	0 0 0 0 0 0 1 1 1 1 0	11 11 11 11 11 11 10 00	11 11 11 11 11 11 11 11 11 11 11 11 11	-	10 4 4 4 4 12			
JNZ ADDR JZ ADDR JZ ADDR JNC ADDR JC ADDR JPO ADDR JPO ADDR JPA ADDR JPA ADDR JPA ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CCC ADDR CPO ADDR CPE ADDR CPE ADDR	Jump on not zero Jump on not zero Jump on no cerry Jump on no cerry Jump on perity odd Jump on perity even Jump on perity even Jump on positive Jump on notive Jump on notive Jump on continue Call uncontinue Call on not zero Call on not zero Call on not zero Call on not zero Call on perity even Call on perity even Call on perity even Call on perity even Call on perity even	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1	0 0 1 1 0 0 1 1 1	0 1 0 1 0 1 0 1 0 1	0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0	7/10 7/10 7/10 7/10 7/10 7/10 7/10 7/10					PCHL  IN A OUT A EI DI RIM SIM RST A  CMA STC CMC DAA NOP HLT	and HL IL to Stack Pointer HL to Program Counter HL to Program Counter Input Output Enable interrupts Disable interrupts Read Interrupt Mask Set Interrupt Mask Restart Complement A Set carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Complement Carry Carry Complement Carry Carry Complement Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry Carry	1 1 1 1 0 0 1 MI	1 1 1 1 1 0 0 0 1 SCEI	1 1 1 0 0 0 1 1 1 1 1 1 A 1 1 1 1 1 1 1	DTPP	UT IIII	1 1 0 1 0 0 0 A	0 0 0 0 0 1 1 1 1 1	111111111111111111111111111111111111111	11 11 11 11 11 11 11 11 11 11 11 11 11	-	10 4 4 4 12	•		
JNZ ADDR JZ ADDR JZ ADDR JNC ADDR JNC ADDR JNC ADDR JNC ADDR JNC ADDR JNC ADDR JNC ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNG ADDR CC ADDR CC ADDR CC ADDR CC ADDR CC ADDR CC ADDR CC ADDR CC ADDR CC ADDR CC ADDR CM ADDR	Jump on not zero Jump on not zero Jump on not zero Jump on not zery Jump on not zerry Jump on parity even Jump on parity even Jump on positive Jump on motive Jump on not zero Call on not zero Call on not zero Call on parity Call on parity Call on parity Call on parity Call on parity Call on parity Call on privity Call on minus	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1	0 0 1 1 0 0 1 1 1	0 1 0 1 0 1 0 1 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0	7/10 7/10 7/10 7/10 7/10 7/10 7/10 7/10					PCHL  IN A OUT A EI DI RIM SIM RST A  CMA STC CMC DAA NOP HLT Notes:	and HL IL to Stack Pointer HL to Program Counter HL to Program Counter Imput Output Enable interrupts Disable interrupts Disable interrupt Mask Set Interrupt Mask Set Interrupt Mask Complement A Secretify Complement A December A No operation Halt	1 1 1 1 0 0 1 1 MI	1 1 1 1 1 0 0 1 SCEI	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DTPP	UT IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	1 1 0 1 0 0 0 0 A	0 0 0 0 0 1 1 1 1 0 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	11 11 11 11 11 11 11 11 11 11 11 11 11		10 4 4 4 12 4 4 4 4 4 5	• •	• OH-	1 Cy
JNZ ADDR JZ ADDR JZ ADDR JNC ADDR JNC ADDR JNC ADDR JNC ADDR JNC ADDR JNC ADDR JNC ADDR CNZ ADDR CNZ ADDR CNZ ADDR CC ADDR CC ADDR CC ADDR CC ADDR CC ADDR CC ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR	Jump on not zero Jump on not zero Jump on not zero Jump on not zerry Jump on not zerry Jump on parity even Jump on parity even Jump on positive Jump on not zero Call unconditional Call on not zero Call on zero Call on zero Call on zero Call on zero Call on zero Call on zero Call on zero Call on zero Call on zero Call on parity even Call on parity even Call on parity even Call on milus Return Return	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1	0 0 1 1 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	7/10 7/10 7/10 7/10 7/10 7/10 7/10 7/10					PCHL  IN A OUT A EI DI RIM SIM RST A  CMA STC CMC DAA NOP HLT Notes: 1 Operand Symt	and HL IL to Stack Pointer HL to Program Counter HL to Program Counter Input Output Enable interrupts Pread Interrupt Mask Set Interrupt Mask Set Interrupt Mask Set Interrupt Mask Complement A Set carrier Output Decinal adjust A No operation Holt It address or expression	1 1 1 1 0 0 1 1 MI	1 1 1 1 1 0 0 1 1 SCEI	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DTPP	UT	1 1 0 1 0 0 A 1 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 1 1 1 1 0 1	111111111111111111111111111111111111111	11 11 11 11 11 11 11 11 11 11 11 11 11	010	10 4 4 4 12 4 4 4 4 4 5	• (I E = 10	• OH-	100
JNZ ADDR 12 ADDR 12 ADDR 1NC ADDR 1NC ADDR 1NC ADDR 1PO ADDR 1PO ADDR 1PO ADDR 1P ADDR 1P ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR 1M ADDR	Jump on not zero Jump on not zero Jump on no cerry Jump on no cerry Jump on no cerry Jump on perity ode Jump on perity wen Jump on perity wen Jump on positive Jump on perity wen Jump on minus  Call on not zero Call on zero Call on zero Call on zero Call on zero Call on perity wen Call on perity wen Call on perity wen Call on perity wen Call on perity wen Call on perity wen Call on perity wen Call on perity of Return on not zero Return on not zero Return on zero Return on zero Return on zero Return on zero	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1	0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	7/10 7/10 7/10 7/10 7/10 7/10 7/10 7/10					PCHL  IN A OUT A EI DI BIM SIM RST A  CMA STC CMC DAA NOP HLT Notes:  1 Operand Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1 Symt 1	and HL IL to Stack Pointer HL to Program Counter HL to Program Counter Input Output Enable interrupts Disable interrupts Disable interrupt Mask Set Interrupt Mask Set Interrupt Mask Restart Complement A Set carry Decimal adjust A No operation Halt In address or expression Iccr register Interesting register	1 1 1 1 0 0 1 1 MI	1 1 1 1 1 1 0 0 0 0 0 0 0 0 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NECC ()	11 00 UT	1 0 1 0 0 0 A 1 0 0 0 0 Mem	0 0 0 0 0 0 0 1 1 1 1 1 1 0 1 1 8	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- 010 l	10 4 4 4 4 4 4 4 5 D = 01	• 10 E = 10	• H -	T Cv
JNZ ADDR JZ ADDR JZ ADDR JNC ADDR JNC ADDR JNC ADDR JPC ADDR JPC ADDR JPC ADDR JPC ADDR JPC ADDR JM ADDR JM ADDR JM ADDR JM ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNZ ADDR	Jump on not zero Jump on not zero Jump on no carry Jump on no carry Jump on no carry Jump on parity wed Jump on parity wed Jump on positive Jump on not zero Call on not zero Call on not zero Call on carry Call on carry Call on carry Call on parity wed Call on parity wed Call on parity wed Call on parity wed Call on parity wed Call on parity wed Call on minus	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1	0 0 1 1 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000000000000000000000000000000000000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	7/10 7/10 7/10 7/10 7/10 7/10 7/10 7/10					IN A OUT A EI OUT A EI RIM SIM RIST A  CMC CMC DAA NOP HLT TOPERAD Symt 1 FSW - Prc SP - SS - SS - SS - SS - SS - SS - SS -	and HL  HL to Stack Pointer  HL to Program Counter  HL to Program Counter  Input  Output  Enable interrupts  Disable interrupts  Disable interrupts  Set Interrupt Mask  Set Interrupt Mask  Set Interrupt Musk  Set carry  Complement A  Set carry  Complement carry  Described adjust A  No operation  Holt  output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output  Output	1 1 1 1 1 0 0 1 1 MI	1 1 1 1 0 0 1 1 SCEI 0 0 0 1 1 24 3 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NECCO 11	11 00 UT	1 0 1 0 0 0 A 1 0 0 0 0 Mem	0 0 0 0 0 0 0 1 1 1 1 1 1 0 1 1 8	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- 010 l	10 4 4 4 12 4 4 4 4 5 D - 01	• 10 E - 10	• OH-	1 Cy
JNZ ADDR 12 ADDR 12 ADDR 1NC ADDR 1NC ADDR 1NC ADDR 1PO ADDR 1PO ADDR 1PO ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR 1P ADDR	Jump on not zero Jump on not zero Jump on no carry Jump on no carry Jump on no carry Jump on parity wed Jump on parity wed Jump on positive Jump on notive Jump on notive Jump on notive Jump on notive Call on not zero Call on zero Call on zero Call on zero Call on parity wed Call on parity wed Call on parity even Call on parity even Call on minus	1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1	0 0 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	7/10 7/10 7/10 7/10 7/10 7/10 7/10 7/10		-			IN A OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A EI OUT A E	and HL  HL to Stack Pointer  HL to Program Counter  HL to Program Counter  Input  Curput  Curput  Curput  Curput  Canable interrupts  Disable interrupts  Read Interrupt Mask  Set Interrupt Mask  Set Interrupt Mask  Restart  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Complement Carry  Comp	1 1 1 1 1 1 0 0 0 1 1 0 0 0 0 0 0 0 0	1 1 1 1 0 0 1 1 SCEI 0 0 0 1 1 2 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NECCO ()	UT  IIII IIII IIIII IIIII IIIII IIIII IIII	1 0 1 0 0 0 A 1 0 0 0 0 Mem	0 0 0 0 0 0 0 1 1 1 1 1 0 1 1 8	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- 010 l	10 4 4 4 4 4 4 4 5 D = 01	• (	• OH-	- <del></del>

## INSTRUCTION CYCLE TIMES

One to five machine cycles  $(M_1-M_5)$  are required to execute an instruction. Each machine cycle involves the transfer of an instruction or data byte into the processor or a transfer of a data byte out of the processor (the sole exception being the double add instruction). The first one, two or three machine cycles obtain the instruction from the memory or an interrupting I/O controller. The remaining cycles are used to execute the instruction. Each machine cycle requires from three to five clock times  $(T_1-T_5)$ .


Machine cycles and clock states used for each type of instruction are shown below.

INSTRUCTION TYPE	MACHINE CYCLES EXECUTED MIN/MAX	CLOCK STATUS MIN/MAX
ALU R	1	4
CMC	1 ,	4
CMA	1	4
DAA	1	4
DCR R	1	4
DI	<b>i</b>	4
EI	i	4
INR R	4	4
MOV R, R		4
NOP	i	4
ROTATE	1	4
RIM	1	4
SIM	1	4
STC	1	4
	· · · · · · · · · · · · · · · · · · ·	4
XCHG HLT	1	5
DCX	1	6
INX	. 1	6
PCHL		6
RET COND.	1/3	6/12
SPHL	1/3	· ·
		6
ALUI	2	7
ALU M	2	7
JNC	2/3	7/10
LDAX	2	7
MVI	2	7
MOV M, R	2	7
MOV R, M	2	7
STAX	2	77
CALL COND.	2/5	9/18
DAD	3	10 10
DCR M	3	10
IN	3	10
INR M	3	10
JMP	3	10
LOAD PAIR	3	10
MVIM	3	10
OUT	3	10
POP	3	10
RET	3	10
PUSH RST	3 3	12 12
LDA	4	13
STA	4	13
LHLD	5	16
SHLD	5	16
	5 5	
XTHL	5	16
CALL	<u> </u>	18

## μPD8085A


A minimum computer system consisting of a processor, ROM, RAM, and I/O can be built with only 3-40 pin packs. This system is shown below with its address, data, control busses and I/O ports.

 $\mu\text{PD}8085\text{A}$  FAMILY MINIMUM SYSTEM CONFIGURATION



## μPD8085A


PACKAGE OUTLINE μPD8085AC



Plastic

I.TEM	MILLIMETERS	INCHES
Α	51.5 MAX	2,028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
I	5.22 MAX	0,206 MAX
J	5.72 MAX	0,225 MAX
К	15,24	0,600
٦	13.2	0.520
М	0.25 ^{+ 0.1} 0.05	0.010 ^{+ 0.004} 0.002

μPD8085AD



#### Ceramic

ITEM	MILLIMETERS	INCHES
A	51.5 MAX	2.03 MAX
В	1.62 MAX	0.06 MAX
С	2.54 ± 0.1	0.1 ± 0,004
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN	0.04 MIN
G	3.2 MIN	0.13 MIN
Н	1.0 MIN	0.04 MIN
I	3.5 MAX	0.14 MAX
J	4.5 MAX	0.18 MAX
К	15.24 TYP	0.6 TYP
L	14.93 TYP	0.59 TYP
M	0.25 ± 0.05	0.01 ± 0.0019

8085ADS-REV3-1-82-CAT

#### **NOTES**



#### **16-BIT MICROPROCESSOR**

#### DESCRIPTION

The µPD8086 is a 16-bit microprocessor that has both 8-bit and 16-bit attributes. It has a 16-bit wide physical path to memory for high performance. Its architecture allows higher throughput than the 5 MHz µPD8085A-2.


- FEATURES Can Directly Address 1 Megabyte of Memory
  - Fourteen 16-Bit Registers with Symmetrical Operations
  - . Bit, Byte, Word, and Block Operations
  - 8- and 16-Bit Signed and Unsigned Arithmetic Operations in Binary or Decimal
  - Multiply and Divide Instructions
  - 24 Operand Addressing Modes
  - Assembly Language Compatible with the μPD8080/8085
  - Complete Family of Components for Design Flexibility

#### PIN CONFIGURATION

GND	<b>d</b> 1		40	J Vác	
AD14	2		39	AD15	
AD13	<b>3</b>		38	A16/S3	
AD12	<b>d</b> 4		37	A17/S4	
AD11	<b>ਰ</b> 5		36	A18/S5	
AD10	<b>d</b> 6		35	A19/S6	
AD9	<b>a</b> ,		34	BHE/S7	
AD8	<b>3</b> 8		33	MN/MX	•
AD7	d 9	, .	32	J RD	
AD6	<b>d</b> 10	₽PD8086	31	HOLD	(RO/GTO)
AD5	<b>1</b> 11	CPU	30	1 HLDA	(RQ/GT1)
AD4	12		29	J WR	(LOCK)
AD3	<b>1</b> 3		28	M/IO	( <u>\$2</u> )
AD2	<b>1</b> 4		27	DT/R	( <del>S1</del> )
AD1	<b>1</b> 5		26	J-DEN	( <u>80</u> )
AD0	<b>1</b> 6		25	] ALE	(OSO)
NMI	<b>1</b> 7		24	ATMI T	(QS1)
INTR	<b>1</b> 8		23	TEST	•
CLK	19		22	READY	
GND	20		21	RESET	•

#### PIN IDENTIFICATION

NO.	SYMBOL	NAME	FUNCTION
2-16, 39	AD0-AD15	Address/Data Bus	Multiplexed address (T ₁ ) and date (T ₂ , T ₃ , T _W , T ₄ ) bus. 8-bit peripherals tied to the lower 8 bits, use A0 to condition chip select functions. These lines are tri-state during interrupt acknowledge and hold states.
17	NMI	Non-Maskeble Interrupt	This is an edge triggered input causing a type 2 interrupt. I look-up table is used by the processor for vectoring information.
18	INTR	Interrupt Request	A level triggered input sampled on the last clock cycle of each instruction. Vectoring is via an interrupt look-up table. INTR can mask in software by resetting the interrupt enable bit.
19	CLK	Clock	The clock input is a $1/3$ duty cycle input basic timing for the processor and bus controller.
21	RESET	Reset	This active high signal must be high for 4 clock cycles. When it returns low, the processor restarts execution.
22	READY	Ready	An acknowledgement from memory or I/O that data will be transferred. Synchronization is done by the µPD8284 clock generator.
23	TEST	Test	This input is exemined by the "WAIT" instruction, and if low, execution continues. Otherwise the processor waits in an "Idle" state. Synchronized by the processor on the leading edge of CLK.
24	INTA	Interrupt Acknowledge	This is a read strobe for reading vectoring information.  During T ₂ , T ₃ , and T _W of each interrupt acknowledge cycle it is low.
25	ALE	Address Latch Enable	This is used in conjunction with the $\mu$ PD8282/8283 latches to latch the address, during T ₁ of any bus cycle.
26	DEN	Data Enable	This is the output enable for the µPD8282/8287 transcelvers. It is active low during each memory and I/O access and INTA cycles.
27	DT/Ř	Data Transmit/Receive	Used to control the direction of data flow through the transceivers.
28	M/IO	Memory/IO Status	This is used to separate memory access from I/O access.
29	WR	Write	Depending on the state of the $M/\overline{O}$ line, the processor is either writing to $I/O$ or memory.
30	HLDA	Hold Acknowledge	A response to the HOLD input, causing the processor to tri-state the local bus. The bus return active one cycle after HOLD goes back low.
31	HOLD	Hold	When another device requests the local bus, driving HOLD high, will cause the µPD8086 to issue a HLDA.
32	RĎ	Read	Depending on the state of the M/IO line, the processor is reading from either memory or I/O.
33	MN/MX	Minimum/Maximum .	This input is to tell the processor which mode it is to be used in. This effects some of the pin descriptions.
34	BHE/S7	Bus/High Enable	This is used in conjunction with the most significant half of the data bus. Peripheral devices on this half of the bus use 8HE to condition chip select functions.
35-38	A16-A19	Most Significant Address Bits	The four most significant address bits for memory opera- tions. Low during I/O operations.
26, 27, 28 34-38	S ₀ -S ₇	Status Outputs	These are the status outputs from the processor. They are used by the µPD8288 to generate bus control signals.
24, 25	QS ₁ , QS ₀	Que Status	Used to track the internal µPD8086 instruction que.
29	LOCK	Lock	This output is set by the "LOCK" instruction to prevent other system bus masters from gaining control.
30, 31	RO/GTo RO/GT1	Request/Grant	Other local bus masters can force the processor to rebase the local bus at the end of the current bus cycle.



#### μPD8086

Operating Temperature         0°C to 70°C           Storage Temperature         -65°C to +150°C           Voltage on Any Pin with Respect to Ground         -1.0 to +7V	ABSOLUTE MAXIMUM RATINGS*
Power Dissipation	

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5V \pm 10\%$ 

#### LIMITS TEST **PARAMETER** SYMBOL MIN UNITS CONDITIONS MAX Input Low Voltage VIL -0.5 +0.8 ν Input High Voltage VIH. 2.0 VCC + 0.5 ٧ Output Low Voltage Vol 0.45 ν IOL = 2.5 mA Output High Voltage Vон 2.4 ν $IOH = -400 \mu A$ **Power Supply Current** Icc μPD8086/ 340 mΑ $T_a = 25^{\circ}C$ μPD8086-2 350 mΑ Input Leakage Current ILI ±10 0V < VIN < VCC μΑ ±10 μΑ **Output Leakage Current** 1LO 0.45V ≤ VOUT ≤ VCC Clock Input Low Voltage -0.5 +0.6 ν VCL Clock Input High Voltage VCH-3.9 VCC + 1.0 V Capacitance of Input Buffer (All input except pΕ CIN 15 fc = 1 MHz AD0-AD15, RQ/GT) Capacitance of I/O Buffer 15 рF fc = 1 MHz CIO (AD0-AD15, RQ/GT)

DC CHARACTERISTICS

#### AC CHARACTERISTICS

 $\mu$ PD8086: T_a = 0°C to 70°C; V_{CC} = 5V ± 10%

#### MINIMUM COMPLEXITY **SYSTEM**

•		TIMING	REQUIR	EMEN 15			
		μPD8086		μPD8086-2 (Prelim	inary)		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
CLK Cycle Period — µPD8086	TCLCL	200	500	125	500	ns	
CLK Low Time	TCLCH	(2/3 TCLCL) -15		(2/3 TCLCL) -15		ns	
CLK High Time	TCHCL	(1/3 TCLCL) +2		(1/3 TCLCL) +2		ns	
CLK Rise Time	TCH1CH2		10		10	ns	From 1.0V to 3.5V
CLK Fall Time	TCL2CL1		10		10	ns	From 3.5V to 1.0V
Data In Setup Time	TDVCL	. 30		20		ns	
Data In Hold Time	TCLDX	10		10		ns	
RDY Setup Time into μPD8284	TRIVCL	35		35		ns	
RDY Hold Time Into µPD8284	TCLR1X	0		0		ns	
READY Setup Time into µPD8086	TRYHCH	(2/3 TCLCL) -15		(2/3 TCLCL) -15		ns	
READY Hold Time into µPD8086	TCHRYX	30		20		nş	
READY Inactive to CLK  ③	TRYLCL	-8		8		ns	
HOLD Setup Time	THVCH	35	i	20		ns	
INTR, NMI, TEST Setup Time	TINVCH	30		15		ns	
Input Rise Time	TILIH		20			ns	From 0.8V to 2.0V
Input Fall Time	TIHIL.		12			ns	From 2.0V to 0.8V


#### TIMING RESPONSES

		TIR	AING RE	SPONSES			
		μPD8086		μPD8086-2 (Preli	minary)		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
Address Valid Delay	TCLAV	10	110	10	60		
Address Hold Time	TCLAX	10		10	T	ns	
Address Float Delay	TCLAZ	TCLAX	80	TCLAX	50	ns	
ALE Width	TLHLL.	. TCLCH-20		TCLCH-10		ns	
ALE Active Delay	TCLLH		80		50	ns	
ALE Inactive Delay	TCHLL		85		55	ns	
Address Hold Time to ALE Inactive	TLLAX	TCHCL-10		TCHCL-10		ns	
Data Valid Delay	TCLDV	10	110	10	60	ns	CL = 20-100 pF for
Data Hold Time	TCHDX	10		10	T	ns	all µPD8086 Outputs
Data Hold Time After WR	TWHDX	TCLCH-30		TCLCH-30		ns	μPD8086 self-load)
Control Active Delay 1	TCVCTV	10	110	10	70	nş	
Control Active Delay 2	TCHCTV	10	110	10	60	ns	
Control Active Delay	TCVCTX	10	110	10	70	ns	
Address Float to READ Active.	TAZRL	0		0		ns	
RD Active Delay	TCLRL	10	165	10	100	ns	
RD Inactive Delay	TCLRH	10	150	10	80	ns	
RD Inactive to Next Address Active	TRHAV	TCLCL-45		TCLCL-40	T	ns	
HLDA Valid Delay	TCLHAV	10	160	10	100	ns	
RD Width	TRLRH	2TCLCL-75		2TCLCL-50		ns	
WR Width	TWLWH	2TCLCL-60		2TCLCL-40		ns	
Address Valid to ALE Low	TAVAL	TCLCH-60		TCLCH-40	<u> </u>	ns	
Output Rise Time	тогон		20			ns .	From 0.8V to 2.0V
Output Fall Time	TOHOL		12			ns	From 2.0V to 0.8V


NOTES: 1 Signal at  $\mu PD8284$  shown for reference only.

Setup requirement for esynchronous signal only to guarantee recognition at next CLK.
 Applies only to T2 state. (8 ns into T3)

#### **TIMING WAVEFORMS**



#### TIMING WAVEFORMS



- NOTES: 1 All signals switch between VOH and VOL unless otherwise specified.
  - ② RDY is sampled near the end of T₂, T₃, T_W to determine if T_W machines states are to be inserted.
  - Two INTA cycles run back-to-back. The µPD8086 local ADDR/Data Bus is floating during both INTA cycles. Control signals shown for second INTA cycle.
  - Signals at μPD8284 are shown for reference only.
  - (5) All timing measurements are made at 1.5V unless otherwise noted.

TIMING WITH µPB8288 BUS CONTROLLER

TIMING REQUIREMENTS

Fining Regulation							
Į.		μPD8086		μPD8086-2 (Prelim	inary)		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
CLK Cycle Period — µPD8086	TCLCL	200	500	125	500	ns	
CLK Low Time	TCLCH	(2/3 TCLCL) -15		(2/3 TCLCL) -15		ns	
CLK High Time	TCHCL	(1/3 TCLCL) +2		(1/3 TCLCL) +2		nş	
CLK Rise Time	TCH1CH2		10		10	ns	From 1.0V to 3.5V
CLN Fall Time	TCL2CL1		10		10	ns	From 3.5V to 1.0V
Data in Setup Time	TDVCL	30		20		ns	
Data in Hold Time	TCLDX	10		10		ns	
RDY Setup Time into µPD8284	TRIVCL	35		35		ns	
RDY Hold Time into µPD8284	TCLR1X	0		0		ns	
READY Setup Time into µPD8086	TRYHCH	(2/3 TCLCL) -15		(2/3 TCLCL) -15		ns	
READY Hold Time into µPD8086	TCHRYX	30		20		ns	
READY inactive to CLK  ④	TRYLCL	-8		-8		ns	
Setup Time for Recognition (INTR, NMI, TEST) ②	TINVCH	30		15		ns	
RQ/GT Setup Time	TGVCH	30		15		ns	
RQ Hold Time into µPD8086	TCHGX	40		30		ns	
Input Rise Time	TILIH		20			ns	From 0.8V to 2.0V
Input Fall Time	TIHIL		12			ns	From 2.0V to 0.8V


MAXIMUM MODE SYSTEM With μPB8288 Bus Controller

#### TIMING RESPONSES


		μ <b>PD8</b> 08 <b>6</b>		μPD8086-2 (Prelin	ninary)		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
Command Active Delay (See Note 1)	TCLML	10	35	10	36	ns .	
Command Inactive Delay (See Note 1)	TCLMH	10	35	10	35	ns	
READY Active to Status Passive (See Note 3)	TRYHSH		110		65	ns	
Status Active Delay	TCHSV	10	110	10	60	ns	
Status Inactive Delay	TCLSH	10	130	10	70	ns	
Address Valid Delay	TCLAV	10	110	10	60	ns	
Address Hold Time	TCLAX	10	T	10	Г	ns	Ì
Address Float Delay	TCLAZ	TCLAX	80	TCLAX	50	ns	
Status Valid to ALE High (See Note 1)	TSVLH		15		15	ns	
Status Valid to MCE High (See Note 1)	TSVMCH		15		15	ns	
CLK Low to ALE Valid (See Note 1)	TÇLLH		15		15	ns	
CLK Low to MCE High (See Note 1)	TCLMCH		15		15	ns	
ALE Inactive Delay (See Note 1)	TCHLL		15		15	ns	C _L = 20-100 pF for
MCE Inactive Delay (See Note 1)	TCLMCL		15		15	ns	all µPD8086 Outputs
Data Valid Delay	TCLDV	10	110	10	60	ns	(In addition to µPD8086 self-load)
Data Hold Time	TCHDX	10		10		ns	,
Control Active Delay (See Note 1)	TCVNV	5	45	5	45	ns	
Control Inactive Delay (See Note 1)	TCVNX	10	45	10	45	ns	
Address Float to Read Active	TAZRL	0		0	1	ns	
RD Active Delay	TCLRL	10	165	10	100	ns	
RD Inactive Delay	TCLRH	10	160	10	80	ns	
RD Inactive to Next Address Active	TRHAV	TCLCL-45		TCLCL-40		ns	
Direction Control Active Delay (See Note 1)	TCHDTL		50		50	na na	
Direction Control Inactive Delay (See Note 1)	TCHDTH		30		30	ns	
GT Active Delay	TCLGL	0	85	0	50	ns	
GT Inactive Delay	TCLGH	0	85	0	50	ns .	
RD Width	TRLRH	2TCLCL-50		2TCLCL-50		ns	
Output Rise Time	TOLOH		20			ns	From 0.8V to 2.0V
Output Fall Time	TOHOL		12		_	ns	From 2.0V to 0.8V

NOTES: ① Signal at µPB8284 or µPB8288 shown for reference only.
② Setup requirement for ssynchronous signal only to guarantee recognition at next CLK.
③ Applies only to T3 and wait states.
④ Applies only to T2 state (8 ns into T3).

#### **TIMING WAVEFORMS**



**TIMING WAVEFORMS** Maximum Mode System Using μPB8288 Controller (Con't.) 7




- NOTES: 1 All signals switch between VOH and VOL unless oth
  - ② RDY is sampled near the end of T₂, T₃, T_W to determine if T_W machines states are to be inserted.
  - (3) Cascade address is valid between first and second INTA cycle.
  - Two INTA cycles run back-to-back. The 9085 local ADDR/Data Bus is floating during both INTA cycles. Control for pointer address is shown for second INTA cycle.

  - Is shown for second INTA cycle.

    Signals at 824 or 2288 are shown for reference only.


    The Issuance of the \$788 command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high \$288 CEN.
  - All timing measurements are made at 1.5V unless otherwise noted.
     Stetus inactive in state just prior to T₄.

## ASYNCHRONOUS SIGNAL RECOGNITION




NOTE: ① Setup requirements for asynchronous signals only to guarantee recognition at next CLK.

#### **BUS LOCK SIGNAL TIMING**



## REQUEST/GRANT SEQUENCE TIMING*



NOTE: ① The coprocessor may not drive the buses outside the region shown without risking contention.

^{*}for Maximum Mode only

## μPD8086

*for Minimum Mode only

# AD16-AD0. A19/8-A19/3, M/IO, DOT/R, WR, DOEN

## HOLD/HOLD ACKNOWLEDGE TIMING*

PACKAGE OUTLINE μPD8086D Cerdip

# NEC Electronics U.S.A. Inc. Microcomputer Division

#### μPD8088 HIGH-PERFORMANCE 8-BIT MICROPROCESSOR

#### **Description**

The  $\mu$ PD8088 is a powerful 8-bit microprocessor that is software-compatible with the  $\mu$ PD8086. The  $\mu$ PD8088 has the same bus interface signals as the  $\mu$ PD8085A, allowing it to interface directly with multiplexed bus peripherals. The  $\mu$ PD8088 has a 20-bit address space which can be divided into four segments of up to 64K bytes each.

#### **Features**

8-bit data bus interface
16-bit internal architecture
Addresses 1 M-byte of memory
Software-compatible with the 8086
Provides byte, word, and block operations
Performs 8- and 16-bit signed and unsigned arith-
metic in binary and decimal
Multiply and divide instruction
Directly interfaces to 8155, 8355, and 8755A multi
plexed peripherals
40-pin DIP

#### **Pin Configuration**


			Min Mode	∫ Max } {Mode.}
GND	1	$\mathcal{O}^{-}$	40 □ VCC	
A14 🗀	2		39 🗖 A15	
A13 🗀	3		38 🗖 A16/S	3
A12	4		37 🗖 A17/S	4
A11 🖂	5		36 🗖 A18/S	5
A10 🗀	6		35 🗖 A19/S	6
A9 🗀	7		34 🗀 SS0	(HIGH)
A8 🗀	8		33 MN/M	X
AD7	9		32 🗀 RD	
AD6	10	8088 CPU	31 HOLD	(RQ/GT0)
AD5	11	•. •	30 HLDA	( <b>RQ</b> /GT1)
AD4	12		29 🗀 WR	(LOCK)
AD3	13		28 🗀 IO/M	( <del>\$2</del> )
AD2	14		27 🗀 DT/Ā	( <del>\$</del> 1)
AD1	15		26 DEN	( <del>S</del> 0)
AD0 🖂	16		25 ALE	(QS0)
NMI 🖂	17		24 INTA	(QS1)
INTR 🗀	18		23 TEST	
CLK [	19		22 READ	Υ .
GND	20		21 RESE	Г

#### Pin Identification

No.	Symbol	Name	Function
1, 20	GND	Ground	
2-8, 35-39	A ₁₉ -A ₈	Most significant address bits	Most significant bits for memory operations.
9–16	AD ₇ -AD ₀	Address/Data bus	Multiplexed address and data bus. 8-bit peripherals tied to these bits use A ₀ to condition chip select functions. These lines are tri-state during hold and interrupt acknowledge states.
17	NMI	Non-maskable interrupt	This edge-triggered input causes a type 2 inter- rupt. The processor uses a lookup table for vec- toring information.
18	INTR	Interrupt request	This is a level-triggered interrupt sampled on the last clock cycle of each instruction. A lookup table is used for vectoring. INTR can be masked by software by resetting the interrupt enable bit.
19	CLK	Clock	The clock is a 1/3 duty cycle input providing basic timing for the processor and bus controller.
21	RESET	Reset	This active high signal must be high for 4 clock cycles. When it returns low, the processor restarts execution.
22	READY	Ready	An acknowledgement from memory or I/O that data will be transferred. Synchronization is done by the $\mu\text{PD8284}$ clock generator.
23	TEST	Test	This input is examined by the "WAIT" instruc- tion and if low, execution continues. Otherwise the processor waits in an "idle" state. Synchro- nized by the processor on the leading edge of CLK.
24	INTA	Interrupt Acknowledge	This is a read strobe for reading vectoring information. During $T_2$ , $T_3$ , and $T_W$ of each interrupt acknowledge cycle it is low.
25	ALE	Address Latch Enable	Used with the $\mu$ PD8282/8283 latches to latch the address during T ₁ of any bus cycle.
24, 25	QS ₁ , QS ₀	Queue Status	(Max Mode) Tracks the Internal µPD8088 instruction queue.
26	DEN	Data Enable	This is the output enable for the $\mu$ PD8286/8287 transceivers. It is active low during memory and I/O access and INTA cycles.
27	DT/R	Data Transmit/ Receive	Controls the direction of data flow through the transceivers.
28	IO/M	I/O/Memory Status	Separates memory access from I/O access.
29	WR	Write	The processor is writing to memory or I/O, depending on the state of the IO/M line.
29	LOCK	Lock	(Max Mode) This output is set by the lock instruc- tion to prevent other system bus masters from gaining control.
30	HLDA	Hold Acknowledge	A response to the HOLD input, causing the processor to tri-state the local bus. The bus becomes active one cycle after HOLD returns low.
31	HOLD	Hold	When another device requests the local bus, HOLD is driven high, causing the µPD8088 to issue a HLDA.
30, 31	RQ/GT ₀ RQ/GT ₁	Request/Grant	(Max Mode) Other local bus masters can force the processor to rebase the local bus at the end of the current bus cycle.
32	RD	Read	Depending on the state of the IO/M line, the processor is reading from memory or I/O.
33	MN/MX	Minimum/ Maximum	This input tells the processor in which mode it is to be used. This affects some of the pin descriptions.
34	550	Status Line	Equivalent to So in Max Mode.
26-28	S ₀ -S ₂	Status Outputs	(Max Mode)
35-38	s ₃ -s ₆	Status Outputs	These outputs from the processor are used by the µPD8288 to generate bus control signals.
40	v _{cc}	Power Supply	5V power input.

#### **μPD8088**

#### **Block Diagram**



#### Absolute Maximum Ratings*

Ta = 25°C

Tentative	
Ambient Temperature under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
Voltage on any Pin with respect to Ground	-0.5V to +7V
Power Dissipation	1.5 Watt

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC Characteristics**

 $T_a = 0$ °C to +70°C,  $V_{CC} = +5V \pm 10$ %

	Limits			nits		
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Clock Input Low Voltage	VCL	-0.5		+0.6	٧	
Clock Input High Voltage	VCH	3.9		V _{CC} + 1.0	٧	
Input Low Voltage	VIL	~0.5		+0.8	٧	
Input High Voltage	VIH	2.0		VCC + 0.5	٧	
Output Low Voitage	VOL			0.45	٧	I _{OL} = 2.0 mA
Output High Voltage	VOH	2.4			٧	IOH = 400 μA
Power Supply Current	lcc			340	mA	
Input Leakage	I _{LI}			±10	μA	ov < v _{IN} < v _{CC}
Output Leakage	lLO			±10	μΑ	0.45V < VOUT < VCC

#### Capacitance

			Limits			
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Capacitance of Input Buffer (All Input except AD ₀ -AD ₇ RQ/GT)	CIN			15	pF	fc = 1 MHz
Capacitance of I/O Buffer (AD ₀ -AD ₇ RQ/GT)	c _{IO}			15	pF	fc = 1 MHz

#### AC Characteristics

Minimum Mode Timing Requirements

Ta = 0°C to +70°C, VCC = +5V ± 10%

Parameter	Symbol	Min	Тур	Max	Ünit	Test Conditions
CLK Period	†CLCL	200		500	ns	
CLK Low Time	†CLCH	(2/3t _{CLCL} ) - 15			ns	
CLK High Time	[†] CHCL	(1/3t _{CLCL} ) + 2			ns	
CLK Rise Time	tCH1CH2			10	ns	1.0V to 3.5V
CLK Fall Time	¹ CL2CL1			10	ns	3.5V to 1.0V
Data in Setup Time	^t DVCL	30			ns	
Data in Hold Time	tCLDX	10			ns	
RDY Setup Time μPD8284 ① ②	^t R1VCL	35			ns	
RDY Hold Time into µPD8284 ① ②	tCLR1X	0			ns	•
READY Setup Time Into µPD8088	†RYHCH	(2/3t _{CLCL} ) - 15			ns	
READY Hold Time into µPD8088	^t CHRYX	30			ns	
READY Inactive to CLK ③	^t RYLCL	-8			ns	
HOLD Setup Time	tHVCH	35			ns	•
INTR, NMI, TEST Setup Time ②	^t INVCH	30			ns	

#### Notes:

- Signal at µPD8284 shown for reference only.
- Setup requirement for asynchronous signal guarantees recognition at next CLK.
- 3 Applies to T2 state (8 ns into T3 state).

#### **Timing Responses**

Parameter	Symbol	Min	Тур	Max	Units	Test Conditions
Address Valid Delay	tCLAV	15		110	ns	
Address Hold Time	^t CLAX	10			ns	
Address Float Delay	tCLAZ	t _{CLAX}		80	ns	
ALE Width	^t LHLL	t _{CLCH} -20			ns	
ALE Active Delay	¹ CLLH			80	ns	
ALE Inactive Delay	^t CHLL			85	ns	
Address Hold Time to ALE Inactive	tLLAX	t _{CHCL} ~10			ns	
Data Valid Delay	tCLDV	10		110	ns	C _L = 20-100 pF for
Data Hold Time	tCHDX	10			ns	all 8088 outputs and internal loads
Data Hold Time After WR	twHDX	t _{CLCH} - 30			ns	and internal loads
Control Active Delay 1	tcvctv	10		110	ns	
Control Active Delay 2	tCHCTV	10		110	ns	
Control inactive Delay	tcvctx	10		110	ns	
Address Float to READ Active	^t AZRL	0			ns	
RD Active Delay	^t CLRL	10		165	ns	•
RD Inactive Delay	^t CLRH	10		150	ns	
RD Inactive to Next Address Active	^t RHAV	tCLCL -45			ns	
HLDA Valid Delay	^t CLHAV	10		160	ns	
RD Width	^t RLRH	2t _{CLCL} - 75			ns	
WR Width	twLWH	2t _{CLCL} - 60			ns	
Address Valid to ALE Low	^t AVAL	tCLCH-60			ns	

# AC Characteristics (Cont.) Max Mode System Timing Requirements (Using 8288 Bus Controller)


Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
CLK Period	tCLCL.	200		500	ns	
CLK Low Time	t _{CLCH}	(2/3t _{CLCL} ) - 15			ns	=
CLK High Time	tCHCL	(1/3t _{CLCL} ) + 2			ns	
CLK Rise Time	tCH1CH2			10	ns	1.0V to 3.5V
CLK Fall Time	tCL2CL1			10	ns	3.5V to 1.0V
Data in Setup Time	^t DVCL	30			ns	
Data in Hold Time	tCLDX	10			ns	-
RDY Setup Time into µPD8284 ① ②	^t R1VCL	35			ns	
RDY Hold Time Into µPD8284 ①◆②	tCLR1X	0			ns	-
READY Setup Time into µPD8088	^t RYHCH	(2/3t _{CLCL} ) - 15	-		ns	-
READY Hold Time into µPD8088	tCHRYX	30			ns	-
READY Inactive to CLK 4	^t RYLCL	-8			ns	
Setup Time for Recognition (INTR, NMI, TEST) ②	tINVCH	30			ns	-
RQ/GT Setup Time	tgvcH	30			ns	-
RQ Hold Time into µPD8088	tchgx	40			ņs	

Timing Respon	nses			* .		
Parameter	Symbol	Min	Тур	Max	Units	Test Conditions
Command Active Delay ①	¹ CLML	10		35	ns	
Command Inactive Delay ①	^t CLMH	10		35	ns	_
READY Active to Status Passive ③	^t RYHSH	,		110	ns	
Status Active Delay	tchsv	10		110	ns	
Status inactive Delay	tCLSH	10		130	ns	-
Address Valid Delay	[†] CLAV	15		110	ns	-
Address Hold Time	¹ CLAX	10			ns	_
Address Float Delay	tCLAZ	†CLAX		80	ns	_
Status Valid to ALE High ①	tsvlh			15	ns	-
Status Valid to MCE High ①	^t SVMCH			15	ns	_
CLK Low to ALE Valid ①	^t CLLH			15	ns	-
CLK Low to MCE High ①	tCLMCH			. 15	ns	
ALE Inactive Delay ①	†CHLL			15	ns	C _L = 20-100 pF for all 8088 outputs
MCE Inactive Delay ①	tCLMCL			15	ns	and internal loads
Data Valid Delay	tCLDV	15		110	ns.	-
Data Hold Time	tCHDX	10			ns	-
Control Active Delay ①	tCVNV	5		45	ns	_
Control Inactive Delay ①	tcvnx	10		45	ns	_
Address Float to READ Active	^t AZRL	0			ns	
RD Active Delay	tCLRL	10		165	ns	_
RD inactive Delay	tCLRH	10		150	ns	-
RD Inactive to Next Address Active	t _{RHAV}	tCLCL -45			ns	_
Direction Control Active Delay ①	†CHDTL			50	ns	
Direction Control Inactive Delay ①	[†] CHDTH			30	ns	-
GT Active Delay	tCLGL			110	ns	_
GT Inactive Delay	tCLGH			85	ns	_
AD Width	^t RLRH	2t _{CLCL} - 75			ns	-


#### Notes:

- ① Signal at μPD8284 or μPD8288 shown for reference only.
- Setup requirement for asynchronous signal guarantees recognition at next CLK.
- 3 Applies to T₃ and wait states.
- Applies to T₂ state (8 ns into T₃ state).

#### **Timing Waveforms**



#### **Timing Waveforms (Cont.)**





#### Notes:

- ① All signals switch between VOH and VOL unless otherwise specified.
- RDY is sampled near the end of T₂, T₃, T_{WAIT} to determine if T_{WAIT} machine states are inserted.
- (3) Two INTA cycles run back-to-back. The  $\mu$ PD8088 local Address/ Data bus floats during both INTA cycles. The control signals shown are for the second INTA cycle.
- Signals at the μPD8284 are shown for reference.
- (5) All timing measurements are taken at 1.5V unless otherwise specified.

#### **Timing Waveforms (Cont.)**

## Maximum Mode System Bus Timing (using 8288 Bus Controller)






#### Notes:

- 1 All signals switch between  $\mbox{V}_{\mbox{OH}}$  and  $\mbox{V}_{\mbox{OL}}$  unless otherwise specified.
- RDY is sampled near the end of T₂, T₃, T_{WAIT} to determine if T_{WAIT} machine states are inserted.
- The cascade address is valid between the first and second INTA cycles.
- Two INTA cycles run back-to-back. The μPD8088 local Address/Data bus floats during both INTA cycles. The control signals shown are for the second INTA cycle.
- Signals at the  $\mu$ PD8284 and  $\mu$ PD8288 are shown for reference.
- The μPD8288 active-high CEN lags when the μPD8288 issues command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA, and DEN).
- All timing measurements are taken at 1.5V unless otherwise specified.
- Status is inactive prior to T₄.


#### **μPD8088**

#### **Timing Waveforms (Cont.)**


#### Asynchronous Input Recognition



#### Maximum Mode Bus Lock Signal Timing




#### Maximum Mode Request/Grant Sequence Timing



The coprocessor risks bus contention if it drives the buses outside the areas shown.


#### **Timing Waveforms (Cont.)**

#### Mimimum Mode Hold Acknowledge Timing



#### μ**PD8088**


## Package Outlines µPD8088C




#### Plastic

item	Millimeters	Inches			
A	51.5 Max	2.028 Max			
В	1.62	0.064			
С	2.54 ± 0.1	0.10 ± 0.004			
D	0.5 ± 0.1	0.019 ± 0.004			
E	48.26	1.9			
F	1.2 Min	0.047 Min			
G	2.54 Min	0.10 Min			
Н	0.5 Min	0.019 Min			
1	5.22 Max	0.206 Max			
j	5.72 Max	0.225 Max			
К	15.24	0.600			
L	13.2	0.520			
М	0.25 ^{+ 0.1} - 0.05	0.010 +0.004 -0.002			

#### μ**PD8088D** Cerdip







## **MICROCOMPUTERS**

3



.



## SINGLE/DOUBLE DENSITY FLOPPY DISK CONTROLLER

#### DESCRIPTION

The  $\mu$ PD765 is an LSI Floppy Disk Controller (FDC) Chip, which contains the circuitry and control functions for interfacing a processor to 4 Floppy Disk Drives. It is capable of supporting either IBM 3740 single density format (FM), or IBM System 34 Double Density format (MFM) including double sided recording. The  $\mu$ PD765 provides control signals which simplify the design of an external phase locked loop, and write precompensation circuitry. The FDC simplifies and handles most of the burdens associated with implementing a Floppy Disk Interface.

Hand-shaking signals are provided in the  $\mu$ PD765 which make DMA operation easy to incorporate with the aid of an external DMA Controller chip, such as the  $\mu$ PD8257. The FDC will operate in either DMA or Non-DMA mode. In the Non-DMA mode, the FDC generates interrupts to the processor every time a data byte is available. In the DMA mode, the processor need only load the command into the FDC and all data transfers occur under control of the  $\mu$ PD765 and DMA controller.

There are 15 separate commands which the µPD765 will execute. Each of these commands require multiple 8-bit bytes to fully specify the operation which the processor wishes the FDC to perform. The following commands are available:

Read Data	Scan High or Equal	Write Deleted Data
Read ID	Scan Low or Equal	Seek
Read Deleted Data	Specify	Recalibrate (Restore to Track 0)
Read a Track	Write Data	Sense Interrupt Status
Scan Equal	Format a Track	Sense Drive Status

#### **FEATURES**

Address mark detection circuitry is internal to the FDC which simplifies the phase locked loop and read electronics. The track stepping rate, head load time, and head unload time may be programmed by the user. The µPD765 offers many additional features such as multiple sector transfers in both read and write with a single command, and full IBM compatibility in both single and double density modes.


- IBM Compatible in Both Single and Double Density Recording Formats
- Programmable Data Record Lengths: 128, 256, 512, or 1024 Bytes/Sector
- Multi-Sector and Multi-Track Transfer Capability
- Drive Up to 4 Floppy Disks
- Data Scan Capability Will Scan a Single Sector or an Entire Cylinder's Worth of Data Fields, Comparing on a Byte by Byte Basis, Data in the Processor's Memory with Data Read from the Diskette
- Data Transfers in DMA or Non-DMA Mode
- · Parallel Seek Operations on Up to Four Drives
- Compatible with Most Microprocessors Including 8080A, 8085A, μPD780 (Z80TM)
- Single Phase 8 MHz Clock
- Single +5 Volt Power Supply
- Available in 40 Pin Plastic Dual-in-Line Package

#### PIN CONFIGURATION

RESET 1 4	op vcc
〒□□ 2 39	FW/SEEK
₩R 🖂 3	LCT/DIR
<u>ट</u> इ ☐ 4 3	7 FR/STP
A ₀ □ 5 3	Б∏но∟
DB ₀ □ 6 3	5 RDY
DB₁ □ 7 3	4 WP/TS
DB ₂ □ 8 3	3 FLT/TRC
DB ₃ □ 9 μPD 3	2 PS ₀
DB4 10 765A 3	1 🗖 PS1
	o 🗖 wda
DB ₆ □ 12 2	9 🗖 US ₀
DB ₇ □ 13 2	B 🗖 ∪S ₁
DRO.□ 14 2	7 ⊐но
DACK 15 2	б □ мғм
TC 🗆 16 2	Ë□ WE
IDX 🗖 17 2	4□ vco
INT ☐ 18 2	3 DRD
CLK □ 19 2	2 ROW
GND ☐ 20 2	1 wck

Rev/3

#### **BLOCK DIAGRAM**



 Operating Temperature
 -10°C to +70°C

 Storage Temperature
 -55°C to +150°C

 All Output Voltages
 -0.5 to +7 Volts

 All Input Voltages
 -0.5 to +7 Volts

 Supply Voltage VCC
 -0.5 to +7 Volts

 Power Dissipation
 1 Watt

Ta = 25°C

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_{a} = -10^{\circ}$ C to +70°C;  $V_{CC} = +5V \pm 5\%$  unless otherwise specified.

PARAMETER	LIMITS			S		TEST
	SYMBOL	MIN	MIN TYPO M		UNIT	CONDITIONS
Input Low Voltage	VIL	-0.5		0.8	V	
Input High Voltage	VIH	2.0	1.	V _{CC} + 0.5	·V	
Output Low Voltage	VOL			0.45	V	IOL = 2.0 mA
Output High Voltage	Voн	2.4		Vcc	V	I _{OH} = -200 μA
Input Low Voltage (CLK + WR Clock)	V _{IL} (Φ)	-0.5		0.65	٧	
Input High Voltage (CLK + WR Clock)	V _{IH} (Φ)	2.4		V _{CC} + 0.5	٧	
VCC Supply Current	Icc			150	mA	
Input Load Current	ILI			10	μΑ	VIN = VCC
(All Input Pins)	""		l	-10	μΑ	V _{IN} = 0V
High Level Output Leakage Current	¹ LOH			10	μΑ	Vour = Vcc
Low Level Output Leakage Current	ILOL			-10	μА	V _{OUT} = +0.45\

Note: 1 Typical values for T_a = 25°C and nominal supply voltage.

ABSOLUTE MAXIMUM RATINGS*

DC CHARACTERISTICS

#### PIN IDENTIFICATION

		PIN			
NO.	SYMBOL	NAME	INPUT/ OUTPUT	CONNECTION TO	FUNCTION
1	RST	Reset	Input	Processor	Places FDC in Idle state. Resets output lines to FDD to "0" (low). Does not effect SRT, HUT or HLT in Specify command. If RDY pin is held high during Reset, FDC will generate interrupt 1-28 ms later. To clear this interrupt use Sense interrupt Status command.
2	AD .	Read	Input(1)	Processor	Control signal for transfer of data from FDC to Data Bus; when "0" (low).
3	WR	Write	Input(1)	Processor	Control signal for transfer of data to FDC via Data Bus, when "0" (low).
4	CS	Chip Select	Input	Processor	IC selected when "0" (low), allowing RD and WR to be enabled.
. 5	A ₀	Date/Status Reg Select	Input(1)	Processor	Selects Data Reg (Ag=1) or Status Reg (Ag=0) contents of the FDC to be sent to Data Bus.
6-13	DB ₀ -DB ₇	Deta Bus	Input(1) Output	Processor	Bi-Directional 8-Bit Data Bus.
14	DRQ	Date DMA Request	Output	DMA	DMA Request is being made by FDC when DRQ="1".
15	DACK	DMA Acknowledge	Input	DMA	DMA cycle is active when "0" (low) and Controller is performing DMA transfer.
16	TC	Terminal Count	Input	DMA	Indicates the termination of a DMA trans- fer when "1" (high). It terminates data transfer during Read/Write/Scan command in DMA or interrupt mode.
17	IDX	Index	Input	FDD	Indicates the beginning of a disk track.
18	INT .	Interrupt	Output	Processor	Interrupt Request Generated by FDC.
19	CLK	Clock	Input		. Single Phase 8 MHz Squarewave Clock.
20	GND	Ground		-	D.C. Power Return.
21	WCK	Write Clock	Input		Write data rate to FDD, FM = 500 kHz, MFM = 1 MHz, with a pulse width of 250 ns for both FM and MFM.
22	RDW	Read Date Window	Input	Phase Lock Loop	Generated by PLL, and used to sample data from FDD.
23	RDD	Read Date	Input	FDD	Read data from FDD, containing clock and data bits.
24	vco	VCO Sync	Output	Phase Lock Loop	Inhibits VCO in PLL when "0" (low), enables VCO when "1."
25	WE	Write Enable	Output	FDD	Enables write data into FDD.
26	MFM	MFM Mode	Output	Phase Lock Loop	MFM mode when "1," FM mode when "0."
27	HD .	Head Select	Output	FDD	Head 1 selected when "1" (high), Head 0 selected when "0" (low).
28,29	US ₁ ,US ₀	Unit Select	Output	FDD	FDD Unit Selected.
30	WDA	Write Date	Output	FDD	Serial clock and date bits to FDD.
31,32	P8 ₁ ,P8 ₀	Precompensation (pre-shift)	Output	FDD	Write precompensation status during MFM mode. Determines early, late, and normal times.
33	FLT/TR ₀	Feult/Treck 0	Input	FDD ·	Senses FDD fault condition, in Réed/ Write mode; and Track 0 condition in Seek mode.
34	WP/TS	Write Protect/ Two-Side	Input	FDD	Senses Write Protect status in Read/Write mode; and Two Side Media in Seek mode.
35	RDY	Ready	Input	FDD	Indicates FDD is ready to send or receive deta.
36	HDL	Head Load	Output	FDD	Command which causes read/write head in FDD to contect diskette.
37	FR/STP	Fit Reset/Step	Output	FDD	Resets fault F.F. in FDD in Read/Write mode, contains step pulses to move head to another cylinder in Seek mode.
38	LCT/DIR	Low Current/ Direction	Output	FDD	Lowers Write ourrent on inner tracks in Read/Write mode, determines direction- head will step in Seek mode. A fault reset pulse is issued at the beginning of each Read or Writs oommend prior to the occurrence of the Head Load signal,
39	HW/SEEK	Read Write/SEEK	Output	FDD	When "1" (high) Seek mode selected and when "0" (low) Read/Write mode selected.
40	Vcc	+5∨			DC Power.

Note: (1) Disabled when C8 = 1

#### CAPACITANCE

 $T_a = 25^{\circ}C$ ;  $f_C = 1 \text{ MHz}$ ;  $V_{CC} = 0V$ 

PARAMETER	OVMOOL	LIMITS				TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Clock Input Capacitance	CIN(Φ)			20	pF	All Pins Except	
Input Capacitance	CIN			10		Pin Under Test Tied to AC	
Output Capacitance	COUT			20	pF	Ground	

 $T_a = -10^{\circ}$ C to +70°C;  $V_{CC} = +5V \pm 5\%$  unless otherwise specified.

		LIMITS				TEST	
PARAMETER	SYMBOL	MIN TYP(1)		MAX	UNIT	CONDITIONS	
Clock Period	ФСҮ	120	125	500	ns		
	Φο	40	120	300	ns		
Clock Active (High, Low) Clock Rise Time		40		20	ns ns	<u> </u>	
	Φr				<del></del>		
Clock Fall Time	Φf			20	ns		
A ₀ , CS, DACK Set Up Time to RD ↓	TAR	0			ns	ļ	
A ₀ , CS, DACK Hold Time from RD †	TRA	0			ns	ļ	
RD Width	TRR	250			ns		
Data Access Time from RD ↓	TRD			200	ns	C _L = 100 pf	
DB to Float Delay Time from RD †	TbF	20		100	ns	CL = 100 pF	
A ₀ , CS, DACK Set Up Time to WR ↓	TAW	0			ns		
A ₀ , CS, DACK Hold Time to WR ↑	TWA	0			ns		
WR Width	Tww	250	·		ns		
Data Set Up Time to WR †	TDW	150			ns		
Data Hold Time from WR ↑	TWD	5			ns		
INT Delay Time from RD ↑	TRI			500	ns		
INT Delay Time from WR ↑	TWI			500	ns		
DRQ Cycle Time	TMCY	13			μs		
DRQ Delay Time from DACK ↓	·TAM			200	ns .		
TC Width	TTC	1			·ΦCY		
Reset Width	TRST	14			ФСΥ		
WCK Cycle Time	TCY		2 or 4② 1 or 2		μs	MFM = 0 MFM = 1	
WCK Active Time (High)	То	80	250	350	ns		
WCK Rise Time	T,			20	ns		
WCK Fall Time	Tf		<u> </u>	20	ns		
Pre-Shift Delay Time from WCK †	ТСР	20		100	ns		
WDA Delay Time from WCK 1	TCD	20	<u> </u>	100	ns		
RDD Active Time (High)	TRDD	40		1	ns		
Window Cycle Time	TWCY		2.0 1.0		μς	MFM = 0 MFM = 1	
Window Hold Time to/from RDD	T _{RDW}	15			ns		
US _{0,1} Hold Time to RW/SEEK ↑	Tus	12			μѕ		
SEEK/RW Hold Time to LOW CURRENT/ DIRECTION †	T _{SD}	7			μs		
LOW CURRENT/DIRECTION Hold Time to FAULT RESET/STEP †	TDST	1.0			μs		
US _{0,1} Hold Time from FAULT RESET/STEP †	TSTU	5.0			μя	8 MHz Clock Period	
STEP Active Time (High)	TSTP	6.0	7.0	<u> </u>	μs	]	
STEP Cycle Time	TSC	33	3	3			
FAULT RESET Active Time (High)	TFR	8.0		10	μs	L	
Write Data Width	TWDD	T ₀ -50			ns		
US _{0,1} Hold Time After SEEK	Tsu	15			μs		
Seek Hold Time from DIR	TDS	30			μs	8 MHz Clock Period	
DIR Hold Time after STEP	TSTD	24			μ8	1.31100	
Index Pulse Width	TIDX	10	1	1	ФСΥ	1	
RD ↓ Delay from DRQ	TMR	800			ns		
WR ↓ Delay from DRQ	TMW	250			ns	8 MHz Clock Period	
WE or RD Response Time from DRQ †	TMRW			12	μs	1	

Notes: 1 Typical values for T₈ = 25°C and nominal supply voltage.


² The former value of 2 and 1 are applied to Standard Floppy, and the latter value of 4 and 2 are applied to Mini-floppy.


³ Under Software Control. The range is from 1 ms to 16 ms at 8 MHz Clock Period, and 2 to 32 ms at 4 MHz Clock Period.

 $[\]ensuremath{\Phi}$  For mini-floppy applications,  $\Phi_{\ensuremath{\text{CY}}}$  must be 4 mHz.

#### AC TEST CONDITION

#### INPUT/OUTPUT






#### AC TESTING

Inputs are driven at 2.4V for a logic "1" and 0.45V for a logic "0." Timing measurements are made at 2.0V for a logic "1" and 0.8V for a logic "0."


Clocks are driven at 3.0V for a logic "1" and 0.3V for a logic "0." Timing measurements are made at 2.4V for a logic "1" and 0.65V for a logic "0."

#### **TIMING WAVEFORMS**

#### PROCESSOR READ OPERATION





#### FDD WRITE OPERATION




	PRESHIFT 0	PRESHIFT 1	
NORMAL	0	0	l
LATE	0	1 .	l
EARLY	1	0	
INVALID	1	1	l

#### PROCESSOR WRITE OPERATION







TIMING WAVEFORMS (CONT.)

The  $\mu$ PD765 contains two registers which may be accessed by the main system processor; a Status Register and a Data Register. The 8-bit Main Status Register contains the status information of the FDC, and may be accessed at any time. The 8-bit Data Register (actually consists of several registers in a stack with only one register presented to the data bus at a time), which stores data, commands, parameters, and FDD status information. Data bytes are read out of, or written into, the Data Register in order to program or obtain the results after a particular command. The Status Register may only be read and is used to facilitate the transfer of data between the processor and  $\mu$ PD765.

The relationship between the Status/Data registers and the signals  $\overline{RD}$ ,  $\overline{WR}$ , and  $A_0$  is shown below.


A ₀	RD	WR	FUNCTION
0	0	1	Read Main Status Register
0	1	0	Illegal
0	0	0	Illegal
1	0	0	Illegal
1	0	1	Read from Data Register
1	1	0	Write into Data Register

INTERNAL REGISTERS

The bits in the Main Status Register are defined as follows:

BIT NUMBER	NAME	SYMBOL	DESCRIPTION
DB ₀	FDD 0 Busy	D ₀ B	FDD number 0 is in the Seek mode. If any of the bits is set FDC will not accept read or write command.
DB ₁	FDD 1 Busy	D ₁ B	FDD number 1 is in the Seek mode. If any of the bits is set FDC will not accept read or write command.
DB ₂	FDD 2 Busy	D ₂ B	FDD number 2 is in the Seek mode. If any of the bits is set FDC will not accept read or write command.
DB ₃	FDD 3 Busy	D ₃ B	FDD number 3 is in the Seek mode. If any of the bits is set FDC will not accept read or write command.
DB4	FDC Busy	CB	A read or write command is in process. FDC will not accept any other command.
DB ₅	Execution Mode	EXM	This bit is set only during execution phase in non-DMA mode. When DB5 goes low, execution phase has ended, and result phase was started. It operates only during NON-DMA mode of operation.
DB ₆	Data Input/Output	DIO	Indicates direction of data transfer between FDC and Data Register. If DIO = "1" then transfer is from Data Register to the Processor. If DIO = "0", then transfer is from the Processor to Data Register.
DB ₇	Request for Master	RQM	Indicates Data Register is ready to send or receive data to or from the Processor. Both bits DIO and RQM should be used to perform the hand-shaking functions of "ready" and "direction" to the processor.

The DIO and ROM bits in the Status Register indicate when Data is ready and in which direction data will be transferred on the Data Bus. The max time batween the last RD or WR during command or result phase and DIO and ROM getting set or reset is 12 µs. For this reason every time Main Status Register is read the CPU should wait 12 µs. The max time from the trailing edge of the last RD in the result phase to when DB4 (FDC Busy) goes low is 12 µs.



Notes: A - Data register ready to be written into by processor

- B Data register not ready to be written into by processor
- C Data register ready for next data byte to be read by the processor
- D Data register not ready for next data byte to be read by processor

#### COMMAND SEQUENCE

The  $\mu$ PD765 is capable of performing 15 different commands. Each command is initiated by a multi-byte transfer from the processor, and the result after execution of the command may also be a multi-byte transfer back to the processor. Because of this multi-byte interchange of information between the  $\mu$ PD765 and the processor, it is convenient to consider each command as consisting of three phases:

Command Phase: The FDC receives all information required to perform a particular

operation from the processor.

Execution Phase: The FDC performs the operation it was instructed to do.

Result Phase: After completion of the operation, status and other housekeeping

information are made available to the processor.

		DATA BUS	1				DATA BUS	
PHASE	R/W	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	REMARKS	PHASE	R/W	D ₇ D ₆ D ₅ D	D ₄ D ₃ D ₂ D ₁ D ₀	REMARKS
		READ DATA					READ A TRACK	
Command	W	MT MF SK 0 0 1 1 0	Command Codes	Command	w		0 0 0 1 0	Command Codes
į l	w	X X X X X HD US1 USQ			w		X X HD US1 US0	Sommana Souss
	w	c	Sector ID information prior		w		- C	Sector ID information prior
1 1	w		to Command execution, The		W		_ H	to Command execution
1	w	—————	4 bytes are commanded against		w	l ———	-R	to comment exception
ì	w	N	header on Floppy Disk.		W		— N ———	
	w	EOT	1		w		EOT-	
	w	——————————————————————————————————————			W		- GPL	
1 1	. "	DIL			w	1	-DTL	i
Execution			Data-transfer between the	Execution				Data-transfer between the
1 1			FDD and main-system					FDD and main-system, FDC
Result	R	ST 0	Status information after		1			reads all data fields
	R		Command execution			İ		from index hole to EOT.
	R			Result	R	1 ———	-ST 0	Status information after
	R	с	Sector ID information after		R	l ———	- ST 1	Command execution
	R	H	Command execution		R		- ST 2	
	R		l '		R	1.2	— с	Sector ID information after
ļ		L 'Y	L		R		_H	Command execution
<b></b>		READ DELETED DATA			B		_ N	
Command	w	MT MF SK 0 1 1 0 0	Command Codes			·	READ ID	
	w	X X X X X HD US1 US0		Commercial	1 15:	T 0 147 5		T
	w	c	Sector ID information prior	Command	W		0 1 0 1 .0	Commands
	w	———н————	to Command execution. The		w	x x x :	X X HD US1 US0	1
1 1	w	R	4 bytes are commanded against	Execution	i			The first correct ID information
	w	N	header on Floppy Disk.			1		on the Cylinder is stored in
	w	GPL	-					Data Register
ļ	w	DTL		Result	R		- ST 0	Status information after
			[	riesuit	R		-ST 1	Command execution
Execution	1		Data-transfer between the		R		- ST 2	Comment execution
			FDD and main-system		R		- c	Sector ID information read
Result	R	ST 0	Status information after		R		— H ————	during Execution Phase from
! !	R	ST 1	Command execution		R		- R	Floppy Disk
1 1	R		!		R		_ N	<u> </u>
	R	c	Sector ID information after			F	ORMAT A TRACK	
	R	H—————————————————————————————————————	Command execution	Command	w	0 MF 0 0	0 1 1 0 1	Command Codes
	R				w	x x x ;	X X HD US1 US0	
	·	WRITE DATA	· · · · · · · · · · · · · · · · · · ·		l w		- N	Bytes/Sector
Command								
Command					w		-sc	Sectors/Track
1	w	MT MF 0 0 0 1 0 1	- Command Codes		w		-GPL	Gap 3
	w	X X X X X HD US1 US0	. Command Codes	:	w			
	w	X X X X X HD US1 US0		Execution	w		-GPL	Gap 3
	w w w	X X X X X HD US1 US0	Sector ID information prior to Command execution. The		w w		- GPL	Gap 3 Filler Byte FDC formats an entire track
	w w w	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against	Execution Result	W W W		-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after
	* * * * * * * * * * * * * * * * * * *	X X X X X HD US1 US0	Sector ID information prior to Command execution. The		W W R R		-ST 0	Gap 3 Filler Byte FDC formats an entire track
	W W W W	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against		W W W		-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after
	* * * * * * * * * * * * * * * * * * *	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against		W W R R R R		-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution
Executión	W W W W	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.		W W R R R R R		-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information
Executión	W W W W	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against		W W R R R R		-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information
	* * * * * * * * * * * * * * * * * * *	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD		WWW HRRRRR		-ST 0	Gap 3 Filler Byte FDC formats an entire track Status Information after Command execution In this case, the ID information has no meaning
Executión :	W W W W W W	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD  Status information after		W W HRRRRR	MT MF SK	ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information
	W W W W W R R	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD	Result	WWW HRRRRR	MT MF SK	-ST 0	Gap 3 Filler Byte FDC formats an entire track Status Information after Command execution In this case, the ID information has no meaning
	W W W W W R R R R	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD  Status information after	Result	W W HRRRRR	MT MF SK	ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meaning
	W	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD  Status information after Command execution	Result	W W RRRRR W W	MT MF SK	- ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meaning  Command Codes
	W W W W R R R R R R R R R R R R R R R R	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD Status information after Command execution Sector ID information efter	Result	**************************************	MT MF SK	-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meaning  Command Codes Sector ID information prior
	W	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD Status information after Command execution Sector ID information efter	Result	W	MT MF SK	ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meaning  Command Codes Sector ID information prior
	W W W W R R R R R R R R R R R R R R R R	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD Status information after Command execution Sector ID information efter	Result	*******	MT MF SK	-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meaning  Command Codes Sector ID information prior
	W W W W R R R R R R R R R R R R R R R R	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD Status information after Command execution Sector ID information efter	Result	**************************************	MT MF SK	ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meaning  Command Codes Sector ID information prior
Result	W	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD  Status information after Command execution  Sector ID information after Command execution	Result	*******	MT MF SK	-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meening  Command Codes Sector ID information prior to Command execution
Result	* ************************************	X	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Date-transfer between the main-system and FDD  Status information after Command execution  Sector ID information efter Command execution	Result	**************************************	MT MF SK	ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meaning  Command Codes Sector ID information prior to Command execution
Result	W	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD  Status information after Command execution  Sector ID information after Command execution	Result	**************************************	MT MF SK	ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meening  Command Codes Sector ID information prior to Command execution
Result	* ************************************	X	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD  Status information after Command execution  Sector ID information after Command execution  Command execution  Command execution	Result	**************************************	MT MF SK	ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meaning  Command Codes Sector ID information prior to Command execution
Result	* ************************************	X	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD  Status information after Command execution  Sector ID information effer Command execution	Result  Command	W W W W W W W W W W W W W W W W W W W	MT MF SK X X X X	-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meaning  Command Codes Sector ID information prior to Command execution  Data-compared between the FDD and main-system
Result	* ************************************	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD  Status information after Command execution  Sector ID information after Command execution  Command execution  Command execution	Result  Command	WWW HRRRRRR	MT MF SK X X X X	-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meaning  Command Codes Sector ID information prior to Command execution  Data-compared between the FDD and main-system Status information after Command execution
Result	W W W W W W W W W W W W W W W W W W W	X	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD  Status information after Command execution  Sector ID information after Command execution  Command execution  Command execution	Result  Command	WWW HREERER WWWWWWWWWWWWWWWWWWWWWWWWWWWW	MT MF SK X X X X	-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meening  Command Codes Sector ID information prior to Command execution  Data-compared between the FDD and main-system Status information after Command execution  Sector ID information after
Result	* ************************************	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD  Status information after Command execution  Sector ID information after Command execution  Command execution  Command execution	Result  Command	WWW HERERER WWWWWWWWWWWWWWWWWWWWWWWWWWWW	MT MF SK X X X X	-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meaning  Command Codes Sector ID information prior to Command execution  Data-compared between the FDD and main-system Status information after Command execution
Result	W W W W W W W W W W W W W W W W W W W	X	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD  Status information after Command execution  Sector ID information after Command execution  Command execution  Command execution. The 4 bytes are commanded against header on Floppy Disk.	Result  Command	WWW HRRERR WWWWWWWWWWWWWWWWWWWWWWWWWWWWW	MT MF SK X X X X	-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meening  Command Codes Sector ID information prior to Command execution  Data-compared between the FDD and main-system Status information after Command execution  Sector ID information after
Result	W W W W W W W W W W W W W W W W W W W	X	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD  Status information after Command execution  Sector ID information efter Command execution  Command Codes  Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.	Result  Command	WWW HERERER WWWWWWWWWWWWWWWWWWWWWWWWWWWW	MT MF SK X X X X	-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meening  Command Codes Sector ID information prior to Command execution  Data-compared between the FDD and main-system Status information after Command execution  Sector ID information after
Command	W W W W W W W W W W W W W W W W W W W	X	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD Status information after Command execution Sector ID information after Command execution  Command execution  Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the FDD and main-system	Result  Command	WWW HRRERR WWWWWWWWWWWWWWWWWWWWWWWWWWWWW	MT MF SK X X X X	-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meening  Command Codes Sector ID information prior to Command execution  Data-compared between the FDD and main-system Status information after Command execution  Sector ID information after
Result	W W W W W W W W W W W W W W W W W W W	X	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD  Status information after Command execution  Sector ID information after Command execution  Command execution  Command execution. The 4 bytes are commanded against header on Floppy Disk.	Result  Command	WWW HRRERR WWWWWWWWWWWWWWWWWWWWWWWWWWWWW	MT MF SK X X X X	-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meening  Command Codes Sector ID information prior to Command execution  Data-compared between the FDD and main-system Status information after Command execution  Sector ID information after
Command	W W W W W W W W W W W W W W W W W W W	X	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD  Status information after Command execution  Sector ID information prior to Command execution  Command execution. The 4 bytes are commanded against header on Floppy Disk.	Result  Command	WWW HRRERR WWWWWWWWWWWWWWWWWWWWWWWWWWWWW	MT MF SK X X X X	-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meening  Command Codes Sector ID information prior to Command execution  Data-compared between the FDD and main-system Status information after Command execution  Sector ID information after
Command	W W W W W W W W W W W W W W W W W W W	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD  Status information after Command execution  Sector ID information effer Command execution  Command Codes  Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the FDD and main-system  Status information after Command execution.	Result  Command	WWW HRRERR WWWWWWWWWWWWWWWWWWWWWWWWWWWWW	MT MF SK X X X X	-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meening  Command Codes Sector ID information prior to Command execution  Data-compared between the FDD and main-system Status information after Command execution  Sector ID information after
Command	W W W W W W W W W W W W W W W W W W W	X	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD  Status information after Command execution  Sector ID information prior to Command execution  Command execution. The 4 bytes are commanded against header on Floppy Disk.	Result  Command	WWW HRRERR WWWWWWWWWWWWWWWWWWWWWWWWWWWWW	MT MF SK X X X X	-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meening  Command Codes Sector ID information prior to Command execution  Data-compared between the FDD and main-system Status information after Command execution  Sector ID information after
Command	W W W W W W W W W W W W W W W W W W W	X X X X X HD US1 US0	Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the main-system and FDD  Status information after Command execution  Sector ID information effer Command execution  Command Codes  Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.  Data-transfer between the FDD and main-system  Status information after Command execution.	Result  Command	WWW HRRERR WWWWWWWWWWWWWWWWWWWWWWWWWWWWW	MT MF SK X X X X	-ST 0	Gap 3 Filler Byte FDC formats an entire track Status information after Command execution In this case, the ID information has no meening  Command Codes Sector ID information prior to Command execution  Data-compared between the FDD and main-system Status information after Command execution  Sector ID information after

Note: ① Symbols used in this table are described at the end of this section.

② A₀ should equal binary 1 for all operations.

³ X = Don't care, usually made to equal binary 0.


					DAT	TΑ	BU	_	a v									DAT	A B	JS			
PHASE	R/W	D7	D ₆	05	D ₄	- 0	)3	D ₂	D ₁	DO	REMARKS	PHASE	R/W	D7	D	6	D ₆	D4	D3	D ₂	D ₁	D ₀	REMARKS
					CAN	V L	OW	OR	EQU	AL.		1						RE	CAI	.IBR	ATE		
Command	w	МТ	MF	SK	1		1	0	0	1	Command Codes	'Command'	. W	0	0		•	0	_	1		1	Command Codes
	l w	×	х	X	х	2	×	HD	US1	US0	ļ.		W	×	×		X	Х	X	0	US1	USO	
	w										Sector ID information prior	Execution		١,									Head retracted to Track 0
	w	=				-H-					Command execution					- (	SEN	SE II	NTE	RRU	T ST	ATUS	
	w	<b> </b>										Command	W	0	0	,	0	ō	1.	0	0	0	Command Codes
	w	_										Result	· _R						то-				Status information at the end
	w	_									· .	Hesuit	R	=	_								of seek-operation about the FDC
Execution											Data-compared between the								SPE	CIF	,		
EXECUTION.											FDD and main-system	Command	w	0	0		0	0	0	0	1	1	Commend Codes
Result	R						n				Status information after		w	۱ _	-sf	٩т	_	_	-		_ HU	т —	
1.0301	R	_			—s	T.	1				Command execution		W	_	_	HL	_				_		
	R	_															SE	NSE	DR	VES	TATL	S	
	R					С -н-		_		_	Sector ID information after Command execution	Command	W	0	0		0	0	0	1	0	0	Command Codes
	R	_				R-					Communic Exception		W	×	>	•	×	X	X	HD	US1	US0	
	R	_		_			_			_	<u> </u>	Result	R	_				- s	тз-				Status information about FDD
						-		_	EQU	AL.	<del>,,</del>								SE	EK			
Commend	w			SK						1	Command Codes	Command	W	0	C	,	0	0	1	1	1	1	Command Codes
		^		X				טר	051	USO			w	×	×		×	х	х	НD	US1	US0	-
	w	_				-					Sector ID Information prior Command execution		w.					N	ICN-				
	w	_								<del></del> .		Execution		1.									Head is positioned over
	w					•••								-									proper Cylinder on
\ \	w	_																					Diskette
	w	_			<b></b> s	TP	_	_											1413	ALI			
Execution											Date-compared between the	Command	W	_			- 11			es —			Invalid Command Codes
											FDD and main-system	Command	VV.		_		IN	valid	Coa	es —			(NoOp FDC goes into Standby State)
Result	R	_			s	T 1	ī—	_			Status information after Command execution	Result	R					5-	T 0 -				ST 0 = 80
	R	_			— s	T 2	2	-					. "					-3					(16)
1 1	R	_									Sector ID information after Command execution												
	R	_				R					Communic Decoration												
	R					N.				_					_								

# COMMAND SYMBOL DESCRIPTION

SYMBOL	NAME	DESCRIPTION
Α0	Address Line 0	$A_0$ controls selection of Main Status Register ( $A_0$ = 0) or Data Register ( $A_0$ = 1)
С	Cylinder Number	C stands for the current/selected Cylinder (track) number 0 through 76 of the medium.
D	Data	D stands for the data pattern which is going to be written into a Sector.
D ₇ -D ₀	Data Bus	8-bit Data Bus, where D7 stands for a most significant bit, and D0 stands for a least significant bit.
DTL	Data Length	When N is defined as 00, DTL stands for the data length which users are going to read out or write into the Sector.
EOT	End of Track	EOT stands for the final Sector number on a Cylinder. During Read or Write operation FDC will stop date transfer after a sector # equal to EOT.
GPL	Gap Length	GPL stands for the length of Gap 3. During Read/Write commands this value determines the number of bytes that VCOs will stay low after two CRC bytes. During Format command it determines the size of Gap 3.
Н	Head Address	H stands for head number 0 or 1, as specified in ID field.
HD	Head	HD stands for a selected head number 0 or 1 and controls the polarity of pin 27. (H = HD in all command words.)
HLT	Head Load Time	HLT stands for the head load time in the FDD (2 to 254 ms in 2 ms increments).
HUT	Head Unload Time	HUT stands for the head unload time after a read or write operation has occurred (16 to 240 ms in 16 ms increments).
MF	FM or MFM Mode	If MF is low, FM mode is selected, and if it is high, MFM mode is selected.
МТ	Multi-Track	If MT is high, a multi-track operation is to be performed. If MT = 1 after finishing Read/Write operation on side 0 FDC will automatically start searching for sector 1 on side 1.

SYMBOL	NAME	DESCRIPTION
N	Number	N stands for the number of data bytes written in a Sector.
NCN	New Cylinder Number	NCN stands for a new Cylinder number, which is going to be reached as a result of the Seek operation. Desired position of Head.
ND	Non-DMA Mode	ND stands for operation in the Non-DMA Mode.
PCN	Present Cylinder Number	PCN stands for the Cylinder number at the com- pletion of SENSE INTERRUPT STATUS Command. Position of Head at present time.
R	Record	R stands for the Sector number, which will be read or written.
R/W	Read/Write	R/W stands for either Read (R) or Write (W) signal.
SC	Sector	SC indicates the number of Sectors per Cylinder.
SK	Skip	SK stands for Skip Deleted Data Address Mark.
SRT	Step Rate Time	SRT stands for the Stepping Rate for the FDD. (1 to 16 ms in 1 ms increments.) Stepping Rate applies to all drives, (F = 1 ms, E = 2 ms, etc.).
ST 0 ST 1 ST 2 ST 3	Status 0 Status 1 Status 2 Status 3	ST 0-3 stand for one of four registers which store the status information after a command has been executed. This information is available during the result phase after command execution. These registers should not be confused with the main status register (selected by $A_0=0$ ). ST 0-3 may be read only after a command has been executed and contain information relevant to that particular command.
STP		During a Scan operation, if STP = 1, the data in contiguous sectors is compared byte by byte with data sent from the processor (or DMA); and if STP = 2, then alternate sectors are read and compared.
US0, US1	Unit Select	US stands for a selected drive number 0 or 1.

COMMAND SYMBOL DESCRIPTION (CONT.)



### SYSTEM CONFIGURATION

#### PROCESSOR INTERFACE

During Command or Result Phases the Main Status Register (described earlier) must be read by the processor before each byte of information is written into or read from the Data Register. After each byte of data read or written to Data Register, CPU should wait for 12  $\mu s$  before reading MSR. Bits D6 and D7 in the Main Status Register must be in a 0 and 1 state, respectively, before each byte of the command word may be written into the  $\mu PD765$ . Many of the commands require multiple bytes, and as a result the Main Status Register must be read prior to each byte transfer to the  $\mu PD765$ . On the other hand, during the Result Phase, D6 and D7 in the Main Status Register must both be 1's (D6 = 1 and D7 = 1) before reading each byte from the Data Register. Note, this reading of the Main Status Register before each byte transfer to the  $\mu PD765$  is required in only the Command and Result Phases, and NOT during the Execution Phase

During the Execution Phase, the Main Status Register need not be read. If the  $\mu PD765$  is in the NON-DMA Mode, then the receipt of each data byte (if  $\mu PD765$  is reading data from FDD) is indicated by an Interrupt signal on pin 18 (INT = 1). The generation of a Read signal  $(\overline{RD}=0)$  or Write signal  $(\overline{WR}=0)$  will reset the Interrupt as well as output the Data onto the Data Bus, If the processor cannot handle Interrupts fast enough (every 13  $\mu s$ ) for MFM and 27  $\mu s$  for FM mode, then it may poll the Main Status Register and then bit D7 (RQM) functions just like the Interrupt signal. If a Write Command is in process then the WR signal performs the reset to the Interrupt signal.

If the  $\mu$ PD765 is in the DMA Mode, no Interrupts are generated during the Execution Phase. The  $\mu$ PD765 generates DRQ's (DMA Requests) when each byte of data is available. The DMA Controller responds to this request with both a  $\overline{DACK}=0$  (DMA Acknowledge) and a  $\overline{RD}=0$  (Read signal). When the DMA Acknowledge signal goes low ( $\overline{DACK}=0$ ) then the DMA Request is reset (DRQ = 0). If a Write Command has been programmed then a  $\overline{WR}$  signal will appear instead of  $\overline{RD}$ . After the Execution Phase has been completed (Terminal Count has occurred) or EOT sector was read/written, then an Interrupt will occur (INT = 1). This signifies the beginning of the Result Phase, When the first byte of data is read during the Result Phase, the Interrupt is automatically reset (INT = 0),

It is important to note that during the Result Phase all bytes shown in the Command Table must be read. The Read Data Command, for example has seven bytes of data in the Result Phase. All seven bytes must be read in order to successfully complete the Read Data Command. The  $\mu\text{PD765}$  will not accept a new command until all seven bytes have been read. Other commands may require fewer bytes to be read during the Result Phase.

The µPD765 contains five Status Registers. The Main Status Register mentioned above may be read by the processor at any time. The other four Status Registers (ST0, ST1, ST2, and ST3) are only available during the Result Phase, and may be read only after completing a command. The particular command which has been executed determines how many of the Status Registers will be read.

The bytes of data which are sent to the  $\mu$ PD765 to form the Command Phase, and are read out of the  $\mu$ PD765 in the Result Phase, must occur in the order shown in the Command Table. That is, the Command Code must be sent first and the other bytes sent in the prescribed sequence. No foreshortening of the Command or Result Phases are allowed. After the last byte of data in the Command Phase is sent to the  $\mu$ PD765, the Execution Phase automatically starts. In a similar fashion, when the last byte of data is read out in the Result Phase, the command is automatically ended and the  $\mu$ PD765 is ready for a new command.

### POLLING FEATURE OF THE µPD765

After the Specify command has been sent to the  $\mu$ PD765, the Unit Select line US0 and US1 will automatically go into a polling mode. In between commands (and between step pulses in the SEEK command) the  $\mu$ PD765 polls all four FDD's looking for a change in the Ready line from any of the drives. If the Ready line changes state (usually due to a door opening or closing) then the  $\mu$ PD765 will generate an interrupt. When Status Register 0 (ST0) is read (after Sense Interrupt Status is issued), Not Ready (NR) will be indicated. The polling of the Ready line by the  $\mu$ PD765 occurs continuously between commands, thus notifying the processor which drives are on or off line. Each drive is polled every 1,024 ms except during the Read/Write commands.

#### READ DATA

A set of nine (9) byte words are required to place the FDC into the Read Data Mode. After the Read Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify Command), and begins reading ID Address Marks and ID fields. When the current sector number ("R") stored in the ID Register (IDR) compares with the sector number read off the diskette, then the FDC outputs data (from the data field) byte-to-byte to the main system via the data

After completion of the read operation from the current sector, the Sector Number is incremented by one, and the data from the next sector is read and output on the data bus. This continuous read function is called a "Multi-Sector Read Operation." The Read Data Command may be terminated by the receipt of a Terminal Count signal. TC should be issued at the same time that the DACK for the last byte of data is sent. Upon receipt of this signal, the FDC stops outputting data to the processor, but will continue to read data from the current sector, check CRC (Cyclic Redundancy Count) bytes, and then at the end of the sector terminate the Read Data Command.

The amount of data which can be handled with a single command to the FDC depends upon MT (multitrack), MF (MFM/FM), and N (Number of Bytes/Sector). Table 1 below shows the Transfer Capacity.

Multi-Track MT	MFM/FM MF	Bytes/Sector N	Maximum Transfer Capacity (Bytes/Sector) (Number of Sectors)	Final Sector Read from Diskette	
0	. 0	00	(128) (26) = 3,328	26 at Side 0	
0	1	01	(256) (26) = 6,656	or 26 at Side 1	
1	0	00	(128) (52) = 6,656	26 at Side 1	
. 1	1 1	01	(256) (52) = 13,312	20 at Side i	
0	0	01	(256) (15) = 3,840	15 at Side 0	
0	1	02	(512) (15) = 7,680	or 15 at Side 1	
1	0	01	(256) (30) = 7,680	15 at Side 1	
1	1	02	(512) (30) = 15,360	15 81 5108 1	
0	0	02	(512) (8) = 4,096	8 at Side 0	
0	1	03	(1024) (8) = 8,192	or 8 at Side 1	
1	0	02	(512) (16) = 8,192	O an Cida 1	
1	1	03	(1024) (16) = 16,384	8 at Side 1	

Table 1. Transfer Capacity

The "multi-track" function (MT) allows the FDC to read data from both sides of the diskette. For a particular cylinder, data will be transferred starting at Sector 1, Side 0 and completing at Sector L, Side 1 (Sector L = last sector on the side). Note, this function pertains to only one cylinder (the same track) on each side of the diskette.

When N = 0, then DTL defines the data length which the FDC must treat as a sector. If DTL is smaller than the actual data length in a Sector, the data beyond DTL in the Sector, is not sent to the Data Bus. The FDC reads (internally) the complete Sector performing the CRC check, and depending upon the manner of command termination, may perform a Multi-Sector Read Operation. When N is non-zero, then DTL has no meaning and should be set to FF Hexidecimal.

At the completion of the Read Data Command, the head is not unloaded until after Head Unload Time Interval (specified in the Specify Command) has elapsed. If the processor issues another command before the head unloads then the head settling time may be saved between subsequent reads. This time out is particularly valuable when a diskette is copied from one drive to another.

If the FDC detects the Index Hole twice without finding the right sector, (indicated in "R"), then the FDC sets the ND (No Data) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

After reading the ID and Data Fields in each sector, the FDC checks the CRC bytes. If a read error is detected (incorrect CRC in ID field), the FDC sets the DE (Data Error) flag in Status Register 1 to a 1 (high), and if a CRC error occurs in the Data Field the FDC also sets the DD (Data Error in Data Field) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

If the FDC reads a Deleted Data Address Mark off the diskette, and the SK bit (bit D5 in the first Command Word) is not set (SK = 0), then the FDC sets the CM (Control Mark) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command, after reading all the data in the Sector. If SK = 1, the FDC skips the sector with the Deleted Data Address Mark and reads the next sector. The CRC bits in the deleted data field are not checked when SK = 1.

During disk data transfers between the FDC and the processor, via the data bus, the FDC must be serviced by the processor every 27 µs in the FM Mode, and every 13 µs in the MFM Mode, or the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command.

If the processor terminates a read (or write) operation in the FDC, then the ID Information in the Result Phase is dependent upon the state of the MT bit and EOT byte. Table 2 shows the values for C, H, R, and N, when the processor terminates the Command.

### FUNCTIONAL DESCRIPTION OF COMMANDS

### **FUNCTIONAL** DESCRIPTION OF COMMANDS (CONT.)

		Find San Tandania B	ID Information at Result Phase						
МТ	HD	Final Sector Transferred to Processor	С	Н	R	2			
	0	Less than EOT	NC	NC	R + 1	NC			
0	0	Equal to EOT	C + 1	NC	R = 01	NC			
"	1	Less than EOT	NC	NC	R + 1	NC			
	1	Equal to EOT	C + 1	NC	R = 01	NC			
	0	Less than EOT	NC	NC	R + 1	NC			
1	0	Equal to EOT	NC	LSB	R = 01	NC			
l ' l	1	Less than EOT	NC	NC	R+1	NC			
	1	Equal to EOT	C + 1	LSB	R = 01	NC			

Notes: 1 NC (No Change): The same value as the one at the beginning of command execution.

2 LSB (Least Significant Bit): The least significant bit of H is complemented.

#### WRITE DATA

A set of nine (9) bytes are required to set the FDC into the Write Data mode. After the Write Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified Head Settling Time (defined in the Specify Command), and begins reading ID Fields. When all four bytes loaded during the command (C, H, R, N) match the four bytes of the ID field from the diskette, the FDC takes data from the processor byte-by-byte via the data bus, and outputs it to the FDD.

After writing data into the current sector, the Sector Number stored in "R" is incremented by one, and the next data field is written into. The FDC continues this "Multi-Sector Write Operation" until the issuance of a Terminal Count signal. If a Terminal Count signal is sent to the FDC it continues writing into the current sector to complete the data field. If the Terminal Count signal is received while a data field is being written then the remainder of the data field is filled with 00 (zeros).

The FDC reads the ID field of each sector and checks the CRC bytes. If the FDC detects a read error (incorrect CRC) in one of the ID Fields, it sets the DE (Data Error) mag of Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

The Write Command operates in much the same manner as the Read Command. The following items are the same, and one should refer to the Read Data Command for details:

- Transfer Capacity
- Head Unload Time Interval . EN (End of Cylinder) Flag
- . ND (No Data) Flag
- 1D Information when the processor terminates command (see Table 2)
- Definition of DTL when N = 0 and when  $N \neq 0$

In the Write Data mode, data transfers between the processor and FDC, via the Data Bus, must occur every 27 µs in the FM mode, and every 13 µs in the MFM mode. If the time interval between data transfers is longer than this then the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bit 7 and 6 set to 0 and 1 respectively.)

#### WRITE DELETED DATA

This command is the same as the Write Data Command except a Deleted Data Address Mark is written at the beginning of the Data Field instead of the normal Data Address Mark.

This command is the same as the Read Data Command except that when the FDC detects a Data Address Mark at the beginning of a Data Field (and SK = 0 (low), it will read all the data in the sector and set the CM flag in Status Register 2 to a 1 (high), and then terminate the command. If SK = 1, then the FDC skips the sector with the Data Address Mark and reads the next sector.

#### **READ A TRACK**

This command is similar to READ DATA Command except that this is a continuous READ operation where the entire data field from each of the sectors are read. Immediately after encountering the INDEX HOLE, the FDC starts reading all data fields on the track, as continuous blocks of data. If the FDC finds an error in the ID or DATA CRC check bytes, it continues to read data from the track. The FDC compares the ID information read from each sector with the value stored in the IDR, and sets the IND flag of Status Register 1 to a 1 (high) if there is no comparison. Multi-track or skip operations are not allowed with this command.

This command terminates when number of sectors read is equal to EOT. If the FDC does not find an ID Address Mark on the diskette after it encounters the INDEX HOLE for the second time, then it sets the MA (missing address mark) flag in Status Register 1 to a 1 (high), and terminates the command. (Status Register 0 has bits 7 and 6 set to 0 and 1 respectively.)

#### READ ID

The READ ID Command is used to give the present position of the recording head. The FDC stores the values from the first ID Field it is able to read. If no proper ID Address Mark is found on the diskette, before the INDEX HOLE is encountered for the second time then the MA (Missing Address Mark) flag in Status Register 1 is set to a 1 (high), and if no data is found then the ND (No Data) flag is also set in Status Register 1 to a 1 (high). The command is then terminated with Bits 7 and 6 in Status Register 0 set to 0 and 1 respectively. During this command there is no data transfer between FDC and the CPU except during the result phase.

#### FORMAT A TRACK

The Format Command allows an entire track to be formatted. After the INDEX HOLE is detected, Data is written on the Diskette; Gaps, Address Marks, ID Fields and Data Fields, all per the IBM System 34 (Double Density) or System 3740 (Single Density) Format are recorded. The particular format which will be written is controlled by the values programmed into N (number of bytes/sector), SC (sectors/cylinder), GPL (Gap Length), and D (Data Pattern) which are supplied by the processor during the Command Phase. The Data Field is filled with the Byte of data stored in D. The ID Field for each sector is supplied by the processor; that is, four data requests per sector are made by the FDC for C (Cylinder Number), H (Head Number), R (Sector Number) and N (Number of Bytes/Sector). This allows the diskette to be formatted with non-sequential sector numbers, if desired.

The processor must send new values for C, H, R, and N to the  $\mu$ PD765 for each sector on the track. If FDC is set for DMA mode, it will issue 4 DMA requests per sector. If it is set for interrupt mode, it will issue four interrupts per sector and the processor must supply C, H, R and N load for each sector. The contents of the R register is incremented by one after each sector is formatted, thus, the R register contains a value of R when it is read during the Result Phase. This incrementing and formatting continues for the whole track until the FDC encounters the INDEX HOLE for the second time, whereupon it terminates the command.

If a FAULT signal is received from the FDD at the end of a write operation, then the FDC sets the EC flag of Status Register 0 to a 1 (high), and terminates the command after setting bits 7 and 6 of Status Register 0 to 0 and 1 respectively. Also the loss of a READY signal at the beginning of a command execution phase causes bits 7 and 6 of Status Register 0 to be set to 0 and 1 respectively.

Table 3 shows the relationship between N, SC, and GPL for various sector sizes:

#### 8" STANDARD FLOPPY

#### 51/2" MINI FLOPPY

FORMAT	SECTOR SIZE	N	sc	GPL ①	GPL ②	SECTOR SIZE	N	sc	GPL ①	GPL ②
	128 bytes/Sector	00	1 A	07	1B	128 bytes/Sector	00	12	07	09
FM Mode	256	01	0F	0E	2A	128	00	10	10	19
	512	02	08	1B	3A	256	01	08	18	30
	1024 bytes/Sector	03	04	47	8A	512	02	04	46	87
	2048	04	02	C8	FF	1024	03	02	C8	FF
	4096	05	01	C8	FF	2048	04	Q1	C8	FF
	256	01	1 A	0E	36	256	01	12	0А	ос
	512	02	0F	1B	54	256	01	10	20	32
MENA NA	1024	03	08	35	74	512	02	08	2A	50
MFM Mode	2048	04	04	99	FF	1024	03	04	80	F0
	4096	05	02	C8	FF	2048	04	02	C8	FF
	8192	06	01	C8	FF	4096	05	01	C8	FF

#### Table 3

- Note: ① Suggested values of GPL in Read or Write Commands to avoid splice point between data field and ID field of contiguous sections.
  - ② Suggested values of GPL in format command.
  - ③ In MFM mode FDC can not perform a read/write/format operation with 128 bytes/sector. (N = 00)
  - 4 All the values are hexidecimal.

#### SCAN COMMANDS

The SCAN Commands allow data which is being read from the diskette to be compared against data which is being supplied from the main system. The FDC compares the data on a byte-by-byte basis, and looks for a sector of data which meets the conditions of  $D_{FDD} = D_{Frocessor}$ . DFDD  $\leq D_{Frocessor}$  or  $D_{FDD} = D_{Frocessor}$ . The hexidicemial byte of FF either from memory or from FDD can be used as a mask byte because it always meet the condition of the compare. Ones complement arithmetic is used for comparison (FF = largest number, 00 = smallest number). After a whole sector of data is compared, if the conditions are not met, the sector number is incremental (R + STP  $\rightarrow$  R), and the scan operation is continued. The scan operation continues until one of the following conditions occur; the conditions for scan are met (equal, low, or high), the last sector on the track is reached (EOT), or the terminal count signal is received.

### FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

If the conditions for scan are met then the FDC sets the SH (Scan Hit) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. If the conditions for scan are not met between the starting sector (as specified by R) and the last sector on the cylinder (EOT), then the FDC sets the SN (Scan Not Satisfied) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. The receipt of a TERMINAL COUNT signal from the Processor or DMA Controller during the scan operation will cause the FDC to complete the comparison of the particular byte which is in process, and then to terminate the command. Table 4 shows the status of bits SH and SN under various conditions of SCAN.

00484445	STATUS R	EGISTER 2	COMMENTS		
COMMAND	BIT 2 = SN	BIT 3 = SH	COMMENTS		
Scan Equal	0	1 0	DFDD = DProcessor DFDD ≠ DProcessor		
Scan Low or Equal	0 0 1	1 0 0	DFDD = DProcessor DFDD < DProcessor DFDD > DProcessor		
Scan High or Equal	0 0 1	1 0 0	DFDD = DProcessor DFDD > DProcessor DFDD < DProcessor		

Table 4

If the FDC encounters a Deleted Data Address Mark on one of the sectors (and SK = 0), then it regards the sector as the last sector on the cylinder, sets CM (Control Mark) flag of Status Register 2 to a 1 (high) and terminates the command. If SK = 1, the FDC skips the sector with the Deleted Address Mark, and reads the next sector. In the second case (SK = 1), the FDC sets the CM (Control Mark) flag of Status Register 2 to a 1 (high) in order to show that a Deleted Sector had been encountered.

When either the STP (contiguous sectors = 01, or alternate sectors = 02 sectors are read) or the MT (Multi-Track) are programmed, it is necessary to remember that the last sector on the track must be read. For example, if STP = 02, MT = 0, the sectors are numbered sequentially 1 through 26, and we start the Scan Command at sector 21; the following will happen. Sectors 21, 23, and 25 will be read, then the next sector (26) will be skipped and the Index Hole will be encountered before the EOT value of 26 can be read. This will result in an abnormal termination of the command. If the EOT had been set at 25 or the scanning started at sector 20, then the Scan Command would be completed in a normal manner.

During the Scan Command data is supplied by either the processor or DMA Controller for comparison against the data read from the diskette. In order to avoid having the OR (Over Run) flag set in Status Register 1, it is necessary to have the data available in less than  $27\,\mu s$  (FM Mode) or  $13\,\mu s$  (MFM Mode). If an Overrun occurs the FDC ends the command with bits 7 and 6 of Status Register 0 set to 0 and 1, respectively.

#### SEEK

The read/write head within the FDD is moved from cylinder to cylinder under control of the Seek Command, FDC has four independent Present Cylinder Registers for each drive. They are clear only after Recalibrate command. The FDC compares the PCN (Present Cylinder Number) which is the current head position with the NCN (New Cylinder Number), and if there is a difference performs the following operation:

PCN < NCN: Direction signal to FDD set to a 1 (high), and Step Pulses are issued. (Step In.)
PCN > NCN: Direction signal to FDD set to a 0 (low), and Step Pulses are issued. (Step Out.)

The rate at which Step Pulses are issued is controlled by SRT (Stepping Rate Time) in the SPECIFY Command. After each Step Pulse is issued NCN is compared against PCN, and when NCN = PCN, then the SE (Seek End) flag is set in Status Register 0 to a 1 (high), and the command is terminated. At this point FDC interrupt goes high. Bits DB₀-DB₃ in Main Status Register are set during seek operation and are cleared by Sense Interrupt Status command.

During the Command Phase of the Seek operation the FDC is in the FDC BUSY state, but during the Execution Phase it is in the NON BUSY state, While the FDC is in the NON BUSY state, another Seek Command may be issued, and in this manner parallel seek operations may be done on up to 4 Drives at once. No other command could be issued for as long as FDC is in process of sending Step Pulses to any drive.

If an FDD is in a NOT READY state at the beginning of the command execution phase or during the seek operation, then the NR (NOT READY) flag is set in Status Register 0 to a 1 (high), and the command is terminated after bits 7 and 6 of Status Register 0 are set to 0 and 1 respectively.

If the time to write 3 bytes of seek command exceeds 150  $\mu$ s, the timing between first two Step Pulses may be shorter than set in the Specify command by as much as 1 ms.

# μPD765A

#### RECALIBRATE

The function of this command is to retract the read/write head within the FDD to the Track 0 position. The FDC clears the contents of the PCN counter, and checks the status of the Track 0 signal from the FDD. As long as the Track 0 signal is low, the Direction signal remains 0 (low) and Step Pulses are issued. When the Track 0 signal goes high, the SE (SEEK END) flag in Status Register 0 is set to a 1 (high) and the command is terminated. If the Track 0 signal is still low after 77 Step Pulse have been issued, the FDC sets the SE (SEEK END) and EC (EQUIPMENT CHECK) flags of Status Register 0 to both 1s (highs), and terminates the command after bits 7 and 6 of Status Register 0 is set to 0 and 1 respectively.

The ability to do overlap RECALIBRATE Commands to multiple FDDs and the loss of the READY signal, as described in the SEEK Command, also applies to the RECALIBRATE Command.

#### SENSE INTERRUPT STATUS

An Interrupt signal is generated by the FDC for one of the following reasons:

- 1. Upon entering the Result Phase of:
  - a. Read Data Command
- e. Write Data Command
- b. Read a Track Command
- f. Format a Cylinder Command
- c. Read ID Command d. Read Deleted Data Command
- g. Write Deleted Data Command
- 2. Ready Line of FDD changes state
- 3. End of Seek or Recalibrate Command
- 4. During Execution Phase in the NON-DMA Mode

Interrupts caused by reasons 1 and 4 above occur during normal command operations and are easily discernible by the processor. During an execution phase in NON-DMA Mode, DB5 in Main Status Register is high. Upon entering Result Phase this bit gets clear. Reason 1 and 4 does not require Sense Interrupt Status command. The interrupt is cleared by reading/writing data to FDC. Interrupts caused by reasons 2 and 3 above may be uniquely identified with the aid of the Sense Interrupt Status Command. This command when issued resets the interrupt signal and via bits 5, 6, and 7 of Status Register 0 identifies the cause of the interrupt.

SEEK END	INTERRU	PT CODE	CAUSE			
BIT 5	BIT 6	BIT 7	CAUSE			
0	1	1	Ready Line changed state, either polarity			
1	0	0	Normal Termination of Seek or Recalibrate Command			
1	1	0	Abnormal Termination of Seek or Recalibrate Command			

#### Table 5

Neither the Seek or Recalibrate Command have a Result Phase. Therefore, it is mandatory to use the Sense Interrupt Status Command after these commands to effectively terminate them and to provide verification of where the head is positioned (PCN).

Issuing Sense Interrupt Status Command without interrupt pending is treated as an invalid command.

#### SPECIEV

The Specify Command sets the initial values for each of the three internal timers. The HUT (Head Unload Time) defines the time from the end of the Execution Phase of one of the Read/Write Commands to the head unload state. This timer is programmable from 16 to 240 ms in increments of 16 ms (01 = 16 ms, 02 = 32 ms . . . . OF = 240 ms). The SRT (Step Rate Time) defines the time interval between adjacent step pulses. This timer is programmable from 1 to 16 ms in increments of 1 ms (F = 1 ms, E = 2 ms, D = 3 ms, etc.). The HLT (Head Load Time) defines the time between when the Head Load signal goes high and when the Read/Write operation starts. This timer is programmable from 2 to 254 ms in increments of 2 ms (01 = 2 ms, 02 = 4 ms, 03 = 6 ms . . . 7F = 254 ms).

The time intervals mentioned above are a direct function of the clock (CLK on pin 19). Times indicated above are for an 8 MHz clock, if the clock was reduced to 4 MHz (mini-floppy application) then all time intervals are increased by a factor of 2.

The choice of DMA or NON-DMA operation is made by the ND (NON-DMA) bit. When this bit is high (ND = 1) the NON-DMA mode is selected, and when ND = 0 the DMA mode is selected.

#### SENSE DRIVE STATUS

This command may be used by the processor whenever it wishes to obtain the status of the FDDs. Status Register 3 contains the Drive Status information stored internally in FDC registers.

#### INVALID

If an invalid command is sent to the FDC (a command not defined above), then the FDC will terminate the command after bits 7 and 6 of Status Register 0 are set to 1 and 0 respectively. No interrupt is generated by the JPD765 during this condition. Bit 6 and bit 7 (DIO and RQM) in the Main Status Register are both high ("1") indicating to the processor that the µPD765 is in the Result Phese and the contents of Status Register 0 (STO) must be read. When the processor reads Status Register 0 it will find a 80 hex indicating an invalid command was received.

A Sense Interrupt Status Command must be sent after a Seek or Recalibrate Interrupt, otherwise the FDC will consider the next command to be an Invalid Command.

In some applications the user may wish to use this command as a No-Op command, to place the FDC in a standby or no operation state.

# FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

# STATUS REGISTER IDENTIFICATION

	BIT		DECORPTION		
NO.	NAME	SYMBOL	DESCRIPTION		
		STA	ATUS REGISTER 0		
D ₇	Interrupt Code	IC	$D_7 = 0$ and $D_6 = 0$ Normal Termination of Command, (NT). Command was completed and properly executed. $D_7 = 0$ and $D_6 = 1$		
			Abnormal Termination of Command, (AT). Execution of Command was started, but was not successfully completed.  D7 = 1 and D6 = 0		
		٠.	Invalid Command issue, (IC). Command which was issued was never started.		
	£	,	D7 = 1 and D6 = 1 Abnormal Termination because during command execution the ready signal from FDD changed state.		
D ₅	Seek End	SE	When the FDC completes the SEEK Command, this flag is set to 1 (high).		
D4	Equipment Check	EC	If a fault Signal is received from the FDD, or if the Track 0 Signal fails to occur after 77 Step Pulses (Recalibrate Command) then this flag is set.		
D ₃	Not Ready	NR	When the FDD is in the not-ready state and a read or write command is issued, this flag is set. If a read or write command is issued to Side 1 of a single sided drive, then this flag is set.		
D ₂	Head Address	HD	This flag is used to indicate the state of the head at Interrupt.		
D ₁	Unit Select 1	US 1	These flags are used to indicate a Drive Unit.		
D ₀	Unit Select 0	US 0	Number at Interrupt.		
		STA	TUS REGISTER 1		
D ₇	End of Cylinder	EN	When the FDC tries to access a Sector beyond the final Sector of a Cylinder, this flag is set.		
D ₆			Not used. This bit is always 0 (low).		
D ₅	Data Error	DE	When the FDC detects a CRC error in either the ID field or the data field, this flag is set.		
D ₄	Over Run	OR	If the FDC is not serviced by the main-systems during data transfers, within a certain time interval, this flag is set.		
Dз			Not used. This bit always 0 (low).		
D ₂	No Data	ND	During execution of READ DATA, WRITE DELETED DATA or SCAN Command, if the FDC cannot find the Sector specified in the IDR Register, this flag is set.		
			During executing the READ ID Command, if the FDC cannot read the ID field without an error, then this flag is set.  During the execution of the READ A Cylinder		
			Command, if the starting sector cannot be found, then this flag is set.		


	BIT					
NO.	NAME	SYMBOL	DESCRIPTION			
NO.	IVAIVIL		S REGISTER 1 (CONT.)			
			<del></del>			
D ₁	Not Writable	NW	During execution of WRITE DATA, WRITE DELETED DATA or Format A Cylinder Com-			
	Williamic		mand, if the FDC detects a write protect signal			
			from the FDD, then this flag is set.			
D ₀	Missing	MA	If the FDC cannot detect the ID Address Mark			
	Address Mark		after encountering the index hole twice, then			
	IVIBI K		this flag is set.			
			If the FDC cannot detect the Data Address Mark or Deleted Data Address Mark, this flag is set.			
			Also at the same time, the MD (Missing Address			
			Mark in Data Field) of Status Register 2 is set.			
	<u> </u>	ST	ATUS REGISTER 2			
D ₇			Not used. This bit is always 0 (low).			
D ₆	Control	CM	During executing the READ DATA or SCAN			
	Mark		Command, if the FDC encounters a Sector which			
ł			contains a Deleted Data Address Mark, this			
D-	Data Error in	DD	flag is set.  If the FDC detects a CRC error in the data field			
D ₅	Data Field	טט	then this flag is set.			
D ₄	Wrong	WC	This bit is related with the ND bit, and when the			
	Cylinder		contents of C on the medium is different from			
			that stored in the IDR, this flag is set.			
D3	Scan Equal	SH	During execution, the SCAN Command, if the			
	Hit	601	condition of "equal" is satisfied, this flag is set.			
D ₂	Scan Not Satisfied	SN	During executing the SCAN Command, if the FDC cannot find a Sector on the cylinder which			
	Jatisned		meets the condition, then this flag is set.			
D ₁	Bad	ВС	This bit is related with the ND bit, and when the			
	Cylinder		content of C on the medium is different from			
			that stored in the IDR and the content of C is			
<u></u>	Mississ	MD	FF, then this flag is set.  When data is read from the medium, if the FDC			
D ₀	Missing Address Mark	IVID	cannot find a Data Address Mark or Deleted			
	in Data Field		Data Address Mark, then this flag is set.			
	L	STA	ATUS REGISTER 3			
D7	Fault	FT	This bit is used to indicate the status of the			
			Fault signal from the FDD.			
D ₆	Write	WP	This bit is used to indicate the status of the			
	Protected		Write Protected signal from the FDD.			
D ₅	Ready	RY	This bit is used to indicate the status of the Ready signal from the FDD.			
D ₄	Track 0	то	This bit is used to indicate the status of the			
			Track 0 signal from the FDD.			
D ₃	Two Side	TS	This bit is used to indicate the status of the			
			Two Side signal from the FDD.			
D ₂	Head Address	HD	This bit is used to indicate the status of Side			
<u></u>	Unit Calant 1	US 1	Select signal to the FDD.  This bit is used to indicate the status of the Unit			
D ₁	Unit Select 1	031	Select 1 signal to the FDD.			
D ₀	Unit Select 0	US 0	This bit is used to indicate the status of the Unit			
			Select 0 signal to the FDD.			
L		<u> </u>	I			

# STATUS REGISTER IDENTIFICATION (CONT.)

It is suggested that you utilize the following applications notes:

- #8 for an example of an actual interface, as well as a "theoretical" data separator.
- 2 #10 for a well documented example of a working phase lock loop.


# PACKAGE OUTLINE μPD765AD



Ceramic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.03 MAX
В	1.62 MAX	0.06 MAX
С	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN	0.04 MIN
G	3.2 MIN	0.13 MIN
Н	1.0 MIN	0.04 MIN
I	3.5 MAX	0.14 MAX
J	4.5 MAX	0.18 MAX
К	15.24 TYP	0.6 TYP
L	14.93 TYP	0.59 TYP
М	0.25 ± 0.05	0.01 ± 0.0019

# PACKAGE OUTLINE μPD765AC



Plastic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
I	5.22 MAX	0,206 MAX
J	5.72 MAX	0.225 MAX
· K	15.24	0.600
L	13.2	0.520
. M	0.25 ^{+ 0.1} - 0.05	0.010 ⁺ 0.004 0.002

765ADS-REV3-1-82-CAT

# **NOTES**

## **8-BIT SERIAL OUTPUT A/D CONVERTER**

#### DESCRIPTION


The  $\mu$ PD7001 is a high performance, low power 8-bit CMOS A/D converter which consists of a 4 channel analog multiplexer, and a digital interface circuit for serial data I/O. The NEC  $\mu$ PD7001 A/D converter uses successive approximation as a conversion technique.

An A/D conversion system can be easily designed with the  $\mu$ PD7001 including all circuits for A/D conversion. The  $\mu$ PD7001 can be directly connected to 8-bit or 4-bit microprocessors.

#### **FEATURES**

- Single chip A/D Converter
- Resolution: 8 Bit
- 4 Channel Analog Multiplexer
- Auto-Zeroscale and Auto-Fullscale Corrections without any external components
- Serial Data Transmission
- High Input Impedance: 1,000 MΩ
- Single +5V Power Supply
- Low Power Operation
- Available in 16 Pin Plastic Package
- Conversion Speed 140 μs Typ.

### PIN CONFIGURATION



### PIN NAMES

EOC *	End of Conversion
DL	Analog Channel Data Load
SI ,	Serial Data Input
SCK	Serial Data Clock
so*	Serial Data Output
ĊŚ	Chip Select
CL ₀ ,CL ₁	Successive Approximation Clock
v _{ss}	Digital Ground
A ₀ ,A ₁ ,A ₂ ,A ₃	Analog Inputs
AG	Analog Ground
V _{REF}	Reference Voltage Input
V _{DD}	+5V


^{*}Open Drain

# **µ**PD7001

The 4 channel analog inputs are selected by a 2-bit signal which is applied to a serial input and latched with a DL signal. The converted 8-bit digital signals are output from an open collector serial output (SO). The serial digital signals are synchronized with an external clock applied to a  $\overline{SCK}$  terminal. The internal sequence controller controls A/D conversion by initiating a conversion cycle at a rise of the Chip Select ( $\overline{CS}$ ). At the final step of each A/D conversion cycle the converted data is transmitted to an 8-bit shift register and immediately the next conversion cycle is started. This step results in storage of the newest data in a shift register. At the final step of the first A/D conversion cycle, an end of conversion signal ( $\overline{EOC}$ ) is output indicating that the converted data is stored in a shift register. At a low level (active) of the chip select, the sequence controller and  $\overline{EOC}$  are reset and the A/D conversion is stopped.

# FUNCTIONAL DESCRIPTION

#### **BLOCK DIAGRAM**



Operating Temperature0°C to	+70°C
Storage Temperature	
Analog Input Voltage0.3 to V _{DD} +0	
Reference Input Voltage0.3 to V _{DD} +0	3 Volts
Digital Input Voltage0.3 to +1	2 Volts
Max. Pull-up Voltage	
Supply Voltages	
Power Dissipation	200 mW

ABSOLUTE MAXIMUM RATINGS*

#### $T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

AC CHARACTERISTICS | Ta = 25 ± 2°C; fCK = 400 kHz; VDD = +5V; 1

PARAMETER	SYMBOL	L	LIMITS			TEST	
FANAMETER	STMBUL	MIN	TYP MAX		UNIT	CONDITIONS	
EOC Hold Time	tHECS	0			μs	EOC to CS	
CS Setup Time	tSCSK	12,5			με	CS to SCK, (1)	
Address Data Setup Time	tSIK	150	1		ns		
Address Data Hold Time	tHKI	100			ns	, , ,	
High Level Serial Clock Pulse Width	tWHK	400			ns		
Low Level Serial Clock Pulse Width	WLK	400		:	ns		
Data Latch Hold Time	THKDL	200			ns	SCK to DL	
Data Latch Pulse Width	tWHDL	.200		1.	ns		
Serial Data Delay Time	^t DK0		at self	500	ns	SCK to SO, R _L = 3K, ② CL = 30 pF	
Delay Time to Floating SO	tFCSO			250	ns	CS to High Impedance SO	
CS Hold Time	tHKCS	200			ns		

Notes: 1) At a low level of CS the data is exchanged with external digital circuit and at a high level of CS the μPD7001 performs A/D conversion and does not accept any external digital signal. However, 5 pulses of internal clock are needed before digital data output and then the µPD7001 remains at the previous state of high level CS.

The rating corresponds to the 5 pulses of clock signal. tSCSK (Min.) = 5/fCK

2 The serial data delay time depends on load capacitance and pull-up resistance.

DC CHARACTERISTICS To = 25 ± 2°C; VDD = +5V ± 10%; VREF = 2.5V; fCK = 400 kHz.


PARAMETER	SYMBOL		LIMITS		UNIT	TEST	
PARAMETER	STMBOL	MIN	TYP	MAX	UNII	CONDITIONS	
Resolution			8		Bit	V _{DD} = 5V V _{REF} = 2.25 to 2.75	
Non Linearity				0.8	%FSR	V _{DD} = 5V V _{REF} = 2.25 to 2.75	
Full-Scale Error				2	LSB	V _{DD} = 5V V _{REF} = 2.25 to 2.75	
Full-Scale Error Temp. Coefficient			30		ppm/°C	V _{DD} = 5V V _{REF} = 2.25 to 2.75	
Zero Error				2	LSB	V _{DD} = 5V V _{REF} = 2.25 to 2.75	
Zero Error Temp. Coefficient			30		ppm/°C	V _{DD} = 5V V _{REF} = 2.25 to 2.75	
Total Unadjusted Error 1	T.U.E. 1			2	LSB	V _{DD} = 5V V _{REF} = 2.25 to 2.75	
Total Unadjusted Error 2	T.U.E. 2			2	LSB	V _{DD} = 4.5 to 5.5V V _{REF} = 2.5V	
Analog Input Voltage	VI	0		VREF	٧	0	
Analog Input Resistance	RI		1000		MΩ	V _I = 0 to V _{DD}	
Conversion Time	tCONV		140		με	2	
Clock Frequency Range	fcK	0.01	0.4	0.5	MHz		
Clock Frequency Distribution	∆fCK		±5	±20	%	R = 27 KΩ, C = 47 pF (f _{CK} = 0.4 MHz)	
Serial Clock Frequency	fsck			- 1	MHz	3	
High Level Voltage	VIH	3.6			V		
Low Level Voltage	VIL		1	1,4	V		
Digital Input Leakage Current	4		1.0	10	μА	V _I = V _{SS} to +12V	
Low Level Output Voltage	VOL			0.4	٧	I _{OL} = 1.7 mA	
Output Leakage Current	IL.		1.0	10	μΑ	V _O = +12V	
Power Dissipation	Pd		5	15	mW		

Notes: ① All digital outputs are put at a high level when  $V_i > V_{REF}$ .


2 The A/D conversion is started with CS going to a high level and at the final step of the first A/D conversion the EOC is at a low.

The conversion time is: tCONV = 14 x 4 x 1/fcK

3 For fSCK > 500 kHz, the load capacitor (stray capacitance included) and the pull-up resistor which are connected to serial output are required to be not more than 30 pF and 4 K $\Omega$  respectively.








Notes: ① The address set can be performed simultaneously with the digital data outputting.

2 Analog Multiplexer Channel Selections:

Analog Input Address	D ₀	D ₁
A ₀	L	L
A ₁	Н	L
A ₂	L	Н
A3	Н	Н

3 Rise and fall time of the above waveforms should not be more than 50 ns.



PACKAGE OUTLINE  $\mu$ PD7001C

(PLASTIC)

ITEM	MILLIMETERS	INCHES
A	19.4 MAX.	0.76 MAX.
В	0.81	0.03
С	2,54	0.10
D	0.5	0.02
E	17.78	0.70
F	1.3	0.051
G	2,54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
1	4.05 MAX.	0.16 MAX.
1 .	4,66 MAX.	0.18 MAX.
K	7.62	0.30
L	6.4	0.25
м	0.25 -0.05	0.01

7001DS-REV 2-1-82-CAT



# 10-BIT BINARY A/D CONVERTER

#### DESCRIPTION

The  $\mu$ PD7002 is a high performance, low power, monolithic CMOS A/D converter designed for microprocessor applications. The analog input voltage is applied to one of the four analog inputs. By loading the input register with the multiplexer channel and the desired resolution (8 or 10 bits) the integrating A/D conversion sequence is started. At the end of conversion  $\overline{EOC}$  signal goes low and if connected to the interrupt line of microprocessor it will cause an interrupt. At this point the digital data can be read in two bytes from the output registers. The  $\mu$ PD7002 also features a status register that can be read at any time.

#### **FEATURES**

- Single Chip CMOS LSI
- Resolution: 8 or 10 Bits
- 4 Channel Analog Multiplexer
- Auto-Zeroscale and Auto-Fullscale Corrections without any External Components
- High Input Impedance: 1000MΩ
- Readout of Internal Status Register Through Data Bus
- Single +5V Power Supply
- Interfaces to Most 8-Bit Microprocessors
- Conversion Speed: 5 ms (10 Bit, fck = 2 MHz)
- Power Consumption: 15 mW
- Available in a 28 Pin Plastic Package
- 2 Performance Ranges


Conversion Accuracy (Max)  $T_a = 0^{\circ}$  to  $50^{\circ}$ C  $\mu$ PD7002C-1; 0.1% FSR  $\mu$ PD7002C ; 0.2% FSR

#### **PIN CONFIGURATION**

x ₀			28	] EOC
ΧĮ	☐ 2 ·		27	] A ₁
VSS	□ 3		26	] A ₀
. CI	<b>4</b>		25	RD
GD	□ 5		24	WR
$c_{\mathbf{I}}$	□ 6		23	l cs
GD	口,	μPD	22	] D ₀
VREF	□ 8	7002	21	D ₁
GND	□ 9		20	D ₂
СНЗ	<b>□</b> 10		19	] D3
CH2	□11		18	D4
CH1	□ 12		17	] :D ₅
CH0	□13		16	1 D ₆
$v_{DD}$	□ <u>14</u>		15	D ₇

	PIN NAMES						
X ₀ ,X _I	External Clock Input						
VSS	TTL Ground						
CI	Integrating Capacitor						
GD	Guard						
VREF	Reference Voltage Input						
GND	Analog Ground						
снз	Analog Channel 3						
CH2	Analog Channel 2						
CH1	Analog Channel 1						
СН0	Analog Channel 0						
VDD	TTL Voltage (+5V)						
D ₀ -D ₇	Data Bus						
CS	Chip Select						
WR, RD	Control Bus						
A ₀ ,A ₁	Address Bus						
EOC	End of Conversion Interrupt						





 $T_a = 0$  to 50°C;  $V_{DD} = +5 \pm 0.25$ V,  $V_{REF} = +2.50$ V,  $f_{CK} = 1$  MHz

PARAMETER		SYMBOL		LIMITS		UNIT	TEST
PARAMETER		STMBUL	MIN	TYP	MAX	UNIT	CONDITIONS
tesolution 7002C-1			10	11	12	Bits	V _{DD} = 5V,
	7002C		9	11	12		VREF = 2.5 ± 0.25V
Non Linearity	7002C-1			0.05	0.1	%FSR	V _{DD} = 5V,
	7002C			0.1	0.2		VREF = 2.5 ± 0.25V
Fullscale Error	7002C-1			0.05	0,1	%FSR	V _{DD} = 5V,
	7002C			0.1	0.2		VREF = 2.5 ± 0.25V
Zeroscale Error	7002C-1			0.05	0.1	%FSR	V _{DD} = 5V,
	7002C			0.1	0.2		V _{REF} = 2.5 ± 0.25V
Fullscale Temperature Co	efficient			10		PPM/°C	V _{DD} = 5V
Zeroscale Temperature C	pefficient			10		PPM/°C	V _{DD} = 5V
Analog Input Voltage Ra	nge	VIA	0		VREF	٧	
Analog Input Resistance		RIA		1000		MΩ	VIA = VSS to VDD
Total Unadjusted Error 1	7002C-1	T.U.E. 1		0.05	0.1	%FSR	VREF = 2.25 to 2.75V
	7002C	T.U.E. 1		0.1	0.2		V _{DD} = 5V
Total Unadjusted Error 2	7002C-1	T.U.E. 2		0.05	0.1	%FSR	VREF = 2.5V.
	7002C	T.U.E. 2		0.1	0.2		V _{DD} = 4.75 to 5.25V
Clock Input Current		1XI		5	50	μА	
Clock Input High Level		VXIH.	Vpp-1.4			٧	
Clock Input Low Level		VXIL			VSS+1.4	٧	,
High Level Input Voltage		VIH	2.2			٧	T _a = -20°C to +70°C
Low Level Input Voltage		VIL			8,0	٧	T _a = -20°C to +70°C
High Level Output Volter	VOH	V _{DD} -1.5			٧	i ₀ = -1.6 mA T ₈ = -20°C to +70°C	
Low Level Output Voltag	VOL			0.45	٧	i ₀ = +16 mA T _a = -20°C to +70°C	
Digital Input Leakage Cu	11		1	10	μА	VI = VSS to VDD	
High-Z Output Leakage C	urrent	Leak		1	10	μА	Vo = Vss to VDD
Power Dissipation		Pd		15	25	mW	fCK < 1 MHz

DC CHARACTERISTICS

Operating Temperature	20°C to +70°C
Storage Temperature	65°C to +150°C
All Input Voltages	0.3 to V _{DD} + 0.3 Volts
Power Supply	0.3 to +7 Volts
Power Dissipation	
Analog GND Voltage	V _{SS} ± 0.3 Volts
$T_a = 25^{\circ}C$	

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


### **AC CHARACTERISTICS**

 $T_a$  = 25° ± 2°C;  $V_{DD}$  = +5 ± 0.25V;  $V_{REF}$  = 2.5V;  $f_{CK}$  = 1 MHz;  $C_{INT}$  = 0.033  $\mu F$ 

	average.		LIMITS		UNIT	TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNII	CONDITIONS
Conversion Speed (12 bit)	tCONV	8.5	10	15	ms	fCK = 1 MHz
Conversion Speed (8 bit)	tCONV	2.4	4	5	ms	fcK = 1 MHz
Clock Frequency Range	fcK	0.5	1	3	MHz	
Integrating Capacitor Value	C _{INT} *	0.029			μF	VREF = 2.50V, f _{CK} = 1 MHz
Address Setup Time CS, A ₀ , A ₁ , to WR	tAW	50			ns	
Address Setup Time CS, A ₀ , A ₁ , to RD	^t AR	50			ns	
Address Hold Time WR to CS, A ₀ , A ₁	tWA	50			ns	
Address Hold Time RD to CS, A ₀ , A ₁	^t RA	50			ns	
Low Level WR Pulse Width	tww	400			ns	
Low Level RD Pulse Width	tRR	400			ns	
Data Setup Time Input Data to WR	tDW	300			ns	
Data Hold Time WR to Input Data	tWD	50			ns	
Output Delay Time RD to Output Data	^t RD			300	ns	1TTL + 100 pF
Delay Time to High Z Output RD to Floating Output	^t DF			150	ns	

^{*} CINT (µF) (Min)=0 029/fCK (MHz)

### **TIMING WAVEFORMS**




# **µ**PD7002

CC	ONTRO	L TER	MINA	LS		INTERNAL	DATA INPUT-OUTPUT
CS	RD	WR	Α1	A ₀	MODE	FUNCTION	TERMINALS
Н	х	×	x	×	Not selected		16inh inner de co
L	Н	H	×	×	Not selected	-	High impedance
L	н	L	L	L	Write mode	Data latch A/D start	Input status, D ₁ , D ₀ = MPX address D ₃ = 8 bit/10 bit conversion designation. $\bigcirc$ D ₂ = Flag Input
L	Н	L	L	Ħ	Not selected	_	High impodence
L	Н	L	Н	L	Not selected	_	High impedance
L	H	د	Н	Н	Test mode	Test status	Input status ②
L	L	н	L	L	Read mode	Internal status	$D_7 = \overline{EOC}$ , $D_6 = \overline{BUSY}$ , $D_5 = MSB$ , $D_4 = 2nd$ MSB, $D_3 = 8/10$ , $D_2 = not$ used $D_1 = MPX$ , $D_0 = MPX$
L	L	H	L	н	Read mode	High data byte	D ₇ -D ₀ = MSB — 8th bit
٦	L	Ħ	Н	L	Read mode	Low data byte	D- D - Oth 10th 1:2 D D
L	L.	Н	Н	Н	Read mode	Low data byte	D7-D4 = 9th - 10th bit, D3-D0 = L

# CONTROL TERMINAL FUNCTIONS

Notes: 1 Designation of number of conversion bits: 8 bit = L; 10 bit = H.

② Test Mode: Used for inspecting the device. The data input-output terminals assume an input state and are connected to the A/D counter. Therefore, the A/D conversion data read out after this is meaningless.



PACKAGE OUTLINE μPD7002C

PLASTIC

ITEM	MILLIMETERS	INCHES				
Α	38.0 MAX.	1.496 MAX.				
В	2.49	0.098				
С	2.54	0.10				
D	0.5 ± 0.1	0.02 ± 0.004				
E	33.02	1.3				
F	1.5	0.059				
G	2,54 MIN.	0.10 MIN.				
н	0.5 MIN.	0.02 MIN.				
I	5.22 MAX.	0.205 MAX.				
j	5.72 MAX.	0.225 MAX.				
К	15.24	0.6				
L	13.2	0.52				
М	0.25 ^{+ 0.10} -0.05	0.01 + 0.004				



### MULTI-PROTOCOL SERIAL CONTROLLER

#### DESCRIPTION

The µPD7201 is a dual-channel multi-function peripheral controller designed to satisfy a wide variety of serial data communication requirements in microcomputer systems. Its basic function is a serial-to-parallel, parallel-to-serial converter/controller and within that role it is configurable by systems software so its "personality" can be optimized for a given serial data communications application.

The µPD7201 is capable of handling asynchronous and synchronous byte-oriented protocols such as IBM Bisync, and synchronous bit-oriented protocols such as HDLC and IBM SDLC. This versatile device can also be used to support virtually any other serial protocol for applications other than data communications.


The µPD7201 can generate and check CRC codes in any synchronous mode and can be programmed to check data integrity in various modes. The device also has facilities for modem controls in both channels. In applications where these controls are not needed, the modem controls can be used for general-purpose I/O.

#### **FEATURES**

- Two Fully Independent Duplex Serial Channels
- Four Independent DMA Channels for Send/Received Data for Both Serial Inputs/Outputs
- Programmable Interrupt Vectors and Interrupt Priorities
- Modem Controls Signals
- Variable, Software Programmable Data Rate, Up to 880K Baud at 4 MHz Clock
- Double Buffered Transmitter Data and Quadruply Buffered Received Data
- Programmable CRC Algorithm
- Selection of Interrupt, DMA or Polling Mode of Operation
- Asynchronous Operation:
  - Character Length: 5, 6, 7 or 8 Bits Stop Bits: 1, 1-1/2, 2

  - Transmission Speed: x1, x16, x32 or x64 Clock Frequency
  - Parity: Odd, Even, or Disable
  - Break Generation and Detection
  - Interrupt on Parity, Overrun, or Framing Errors
- Monosync, Bisync, and External Sync Operations:
  - Software Selectable Sync Characters
  - Automatic Sync Insertion
- **CRC** Generation and Checking
- **HDLC** and **SDLC** Operations:
- Abort Sequence Generation and Detection Automatic Zero Insertion and Detection
- Address Field Recognition
- CRC Generation and Checking
- I-Field Residue Handling
   N-Channel MOS Technology
- Single +5V Power Supply; Interface to Most Microprocessors Including 8080, 8085, 8086 and Others.
- Single Phase TTL Clock
- Available in Plastic and Ceramic Dual-in-Line Packages

#### PIN CONFIGURATION



# PIN DESCRIPTION


		PIN	PERCENTION
NO.	SYMBOL	NAME	DESCRIPTION
12-19	D ₀ -D ₇	System Data Bus (bidirectional, 3-state)	The system data bus transfers data and commands between the processor and the $\mu\text{PD7201.}$ D0 is the least significant bit.
25	B/Ā	Channel A or B Select (input, High selects Channel B)	This input defines which channel is accessed during a data transfer between the processor and the $\mu\text{PD7201}$ .
24	c/D	Control or Data Select (input, High selects Control)	This input defines the type of information transfer performed between the processor and the $\mu$ PD7201. A High at this input during a processor write to or read from the $\mu$ PD7201 causes the information on the data bus to be interpreted as a command for the channel selected by B/ $\overline{A}$ . A low at C/ $\overline{D}$ means that the information on the data bus is data.
23	<del>CS</del>	Chip Select (input, active Low)	A low level at this input enables the $\mu PD7201$ to accept command or data inputs from the processor during a write cycle, or to transmit data to the processor during a read cycle.
1	CLK	System Clock (input)	The μPD7201 uses standard TTL clock.
22	RD	Read (input active Low)	If $\overline{RD}$ is active, a memory or I/O read operation is in progress. $\overline{RD}$ is used with C/D, B/A and $\overline{CS}$ to transfer data from the $\mu$ PD7201 to the processor or the memory.
21	WR	Write (input, active Low)	The $\overline{\text{WR}}$ signal is used to control the transfer of either command or data from the processor or the memory to the $\mu\text{PD7201}$ .
2	RESET	Reset (input, active Low)	A low RESET disables both receivers and transmitters, forces TxDA and TxDB marking, forces the modem controls high and disables all interrupts. The control registers must be rewritten after the µPD7201 is reset and before data is transmitted or received. RESET must be active for a minimum of one complete CLK cycle.
10,38	RTSA, RTSB	Request to Send (outputs, active Low)	When the RTS bit is set, the RTS output goes Low. When the RTS bit is reset in the Asynchronous mode, the output goes High after the transmitter is empty. In Synchronous modes, the RTS pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.
10,33	SYNCA, SYNCB	Synchronization (inputs/outputs, active Low)	These pins can act either as inputs or outputs. In the Asynchronous Receive mode, they are inputs similar to $\overline{CTS}$ and $\overline{DCD}$ . In this mode, the transitions on these lines affect the state of the Sync/Hunt status bits in Read Register 0. In the External Sync mode, these lines also act as inputs. When external synchronization is achieved, $\overline{SYNC}$ must be driven Low on the second rising edge of $\overline{RxC}$ after that rising edge of $\overline{RxC}$ on which the last bit of the sync character was received. In other words, after the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the $\overline{SYNC}$ input. Once $\overline{SYNC}$ is forced Low, it is wise to keep it Low until the processor informs the external sync logic that synchronization has been lost or a new message is about to start. Character assembly begins on the rising edge of $\overline{RxC}$ that immediately precedes the falling edge of $\overline{SYNC}$ in the External Sync mode.
			In the Internal Synchronization mode (Monosync and Bisync), these pins act as outputs that are active during the part of the receive clock $(R \times C)$ cycle in which sync characters are recognized. The sync condition is not latched, so these outputs are active each time a sync pattern is recognized, regardless of character boundaries.
26,31	DTRA, DTRB	Data Terminal Ready (outputs, active Low)	These outputs follow the state programmed into the DTR bit. They can also be programmed as general-purpose outputs.

# PIN DESCRIPTION (CONT.)

		PIN .	DESCRIPTION
NO.	SYMBOL	NAME	DESCRIPTION
27	INTA	Interrupt Acknowledge (input, active Low)	This signal is generated by the processor and is sent to all peripheral devices. It serves to acknowledge the interrupt and to allow the highest priority interrupting device to put an 8-bit vector on the bus. TNT and INTA are compatible with the fully nested option of the µPD8259A-5.
29	PRI	Priority In (input, active Low)	These signals are daisy chained through the peripheral device controllers. The signa on these lines is intact until a device with a pending interrupt request is found on the chain. After that device, this signal holds off lower priority device interrupts.
30	PRO	Priority Out (output, active Low)	A higher priority device can interrupt the processing of an interrupt from a lower priority device, provided the processor has interrupts enabled.
		Tak si si	PRI is used with PRO to form a priority daisy chain when there is more than one interrupt-driven device. A Low on this line indicates that no other device of higher priority is being serviced by a processor interrupt service routine.
			$\overline{PRO}$ is Low only if $\overline{PRI}$ is Low and the processor is not servicing an interrupt from the $\mu PD7201$ . Thus, this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its processor interrupt service routine.
11,29, 30,32	DRQTxA, DRQTxB DRQRxA, DRQRxB	DMA Request (outputs, active High)	These signals are generated by the receiver or transmitter of Channel A and Channel B. These signals can be connected to most DMA Controllers directly and are used for handshaking during DMA transfer.
26	НАГ	DMA Acknowledge (input, active Low)	Typically, the HLDA signal driven from the processor is input to the HAT terminal of the highest priority $\mu$ PD7201, and the HAO output of that $\mu$ PD7201 is daisy chained to the HAI input of the lower priority $\mu$ PD7201 and propagated down-
31	HAO	DMA Acknowledge (output, active Low)	stream. HAT and HAO signals provide acknowledgement for the highest priority outstanding DMA request.
28	INT	Interrupt Request (output, open collector, active Low)	When the $\mu$ PD7201 is requesting an interrupt, it pulls $\overline{ ext{INT}}$ low.
11,32	WAITA, WAITB	(Outputs, open drain)	Wait lines for both channels that synchronize the processor to the $\mu PD7201$ data rate. The reset state is open drain.
6,39	CTSA, CTSB	Clear to Send (inputs, active Low)	When programmed as Auto Enables, a Low on these inputs enables the respective transmitter. If not programmed as Auto Enables, these inputs may be programmed as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow-risetime inputs. The µPD7201 detects pulses on these inputs and interrupts the processor on both logic level transitions. The Schmitt-trigger inputs do not guarantee a specified noise-level margin.
3,5	DCDA, DCDB	Data Carrier Detect (inputs, active Low)	These signals are similar to the $\overline{\text{CTS}}$ inputs, except they can be used as receiver enables.
9,34	RxDA, RxDB	Receive Data (inputs, active High)	
8,37	TxDA, TxDB	Transmit Data (outputs, active High)	
4,35	RxCA, RxCB	Receiver Clocks (inputs)	The Receiver Clocks may be 1, 16, 32, or 64 times the data rate in asynchronous modes. Receive data is sampled on the rising edge of RxC.
7,36	TxCA, TxCB	Transmitter Clocks (inputs)	In asynchronous modes, the Transmitter Clocks may be 1, 16, 32, or 64 times the data rate. The multiplier for the transmitter and the receiver must be the same. Both $\overline{TxC}$ and $\overline{RxC}$ inputs are Schmitt-trigger buffered for relaxed rise- and fall-time requirements (no noise margin is specified). $\overline{TxC}$ changes on the falling edge of $\overline{TxC}$ . Note that $\overline{TxC}$ and $\overline{RxC}$ in Channel B are on a common pin, $\overline{RxCB}/\overline{TxCB}$ .

# μPD7201

#### **BLOCK DIAGRAM**



 Operating Temperature
 0° to +70°C
 ABSOLUTE MAXIMUM

 Storage Temperature
 -65°C to +150°C
 RATINGS*

 Voltage on Any Pin
 -0.5 to +7 Volts ①

Note: 1 With respect to ground.

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 0^{\circ} C$  to  $+70^{\circ} C$ ;  $V_{CC} = +5 V \pm 10\%$ 

#### DC CHARACTERISTICS


DADAMETED	CVMDO	LI	MITS		TEST
PARAMETER	SYMBOL	MIN	MAX	UNIT	CONDITIONS
Input Low Voltage	VIL	-0.5	+0.8	٧	
Input High Voltage	VIH	+2.0	VCC+0.5	٧	
Output Low Voltage	VoL		+0.45	V	IOL = +2.0 mA
Output High Voltage	Voн	+2.4		V	ΙΟΗ = -200 μΑ
Input Leakage Current	ЦL		±10	μΑ	V _{IN} = V _{CC} to 0V
Output Leakage Current	loL		±10	μΑ	VOUT = VCC to 0V
VCC Supply Current	Icc		180	mA	


 $T_a = 25^{\circ}C; V_{CC} = GND = 0V$ 


CA	D /	$\sim$	1 T	Λ	NI	$\sim$	_
UA	$\Gamma$	٩0	11.	м	IV	u	


PARAMETER	SYMBOL	LII	VIITS	UNIT	TEST		
FANAIVICIEN	STIVIBUL	MIN	MAX	UNIT	CONDITIONS		
Input Capacitance	CIN		10	pF	fc = 1 MHz		
Output Capacitance	COUT		15	pF	Unmeasured pins		
Input/Output Capacitance	C _{I/O}		20	pF	Returned to GND		


		LIN	MITS	
PARAMETER	SYMBOL	MIN	MAX	UNIT
Clock Cycle	tcY	250	4000	ns
Clock High Width	[‡] CH	105	2000	ns
Clock Low Width	tCL	105	2000	ns
Clock Rise and Fall Time	t _r , t _f	0	30	ns
Address Setup to RD	^t AR	0		ns
Address Hold from RD	^t RA	0		ns
RD Pulse Width	tRR	250		ns
Data Delay from Address	tAD		200	ns
Data Delay from RD	tRD		200	ns
Output Float Delay	tDF	10	100	ns
Address Setup to WR	tAW	0		ns
Address Hold from WR	tWA	0		ns
WR Pulse Width	tww	250		ns
Data Setup to WR	tDW	150		ns
Data Hold from WR	twD	0		ns
PRO Delay from INTA	tIAPO		200	ns
PRI Setup to INTA	tPIN	0		ns
PRI Hold from INTA	tıp	0		ns
INTA Pulse Width	tii	250		ns
PRO Delay from PRI	tPIPO		100	ns
Data Delay from INTA	tID		200	ns
Request Hold from RD/WR	tca		150	ns
HAI Setup to RD/WR	tLR	300		ns
HAI Hold from RD/WR	tRL	0		ns
HAO Delay from HAT	tHIHO		100	ns
Recovery Time Between Controls	tRV	300		ns
WAIT Delay from Address	tCW		120	ns
Data Clock Cycle	tDCY	400		ns
Data Clock Low Width	†DCL	180		ns
Data Clock High Width	†DCH	180		ns
Tx Data Delay	tTD		300	ns
Data Set up to RxC	tDS	0		ns
Data Hold from RxC	^t DH	140		ns
INT Delay Time from TxC	tITD		4~6	tCY
INT Delay Time from RxC	^t IRD		7~11	tCY
Low Pulse Width	tPĻ	200		ns
High Pulse Width	^t PH	200		ns
External INT from CTS, DCD, SYNC	tIPD		500	ns
Delay from RxC to SYNC	tDRxC		100	ns
















#### **READ REGISTER 0**


### **READ REGISTER BIT FUNCTIONS**



### **READ REGISTER 1**①



#### **READ REGISTER 2**




- Notes: ① Used with Special Receive Condition Mode, ② Variable if "Status Affects Vector" is programmed.


# 9

# WRITE REGISTER BIT FUNCTIONS


#### **WRITE REGISTER 0**



#### **WRITE REGISTER 1**




#### WRITE REGISTER 2 (CHANNEL B)




#### WRITE REGISTER 2 (CHANNEL A)


WRITE REGISTER BIT FUNCTIONS (CONT.)



#### **WRITE REGISTER 3**




#### **WRITE REGISTER 4**




## WRITE REGISTER **BIT FUNCTIONS** (CONT.)


#### **WRITE REGISTER 5**




#### **WRITE REGISTER 6**



#### **WRITE REGISTER 7**



Note: (1) For SDLC it must be programmed to "01111110" for flag recognition.



			ITS	PRIN	MODE		CONTENTS ON DATA BUS DRIVEN BY THE μPD7201						)1 A	T EACH INTA SEQUENCE															
IN	1 C	CH.	A		-				ist Ti	ΙΤΑ							2nd	INT	Ā			3rd INTA (*)							
D ₅		04	D3			D7	D ₆	D ₅	D4	D3	D ₂	D ₁	D ₀	D7	D ₆	D ₅	D4	D3	D ₂	D ₁	D ₀	D7	D ₆	D ₅	D4	D ₃	D ₂	D ₁	D ₀
Ø		x	×	×	Non-vectored				Hig	h-Z							Hi	gh-Z							Hig	h-Z			
1		ø	ø	ø	8085 Master	1	1	ø	(Ca	11)	1	ø	1	V7	٧6	V ₅	V4	٧3	٧2	V ₁	V ₀	ø	ø	ø	Ø	ø	ø	ø	ø
1		ø	Ø	1	8085 Master	1	1	Ø	Ø	1	1	ø	1				Hi	gh-Z							Hig	h-Z			
1		ø	1	ø	8085 Slave				Hig	h-Z				٧7	٧6	٧5	V4	Vз	٧2	٧1	٧0	0	9	0	Ø	ø	ø	ø	Ø
1		Ø	1	1	8085 Slave				Hig	h-Z				High-Z				High-Z											
1		1	0	ø	8086		High-Z					٧7	٧6	V ₅	V4	٧3	٧2	٧1	٧0										
1		1	ø	1	8086				Hig	h-Z							Hi	gh-Z											

^{(*) 3}rd INTA is 8085 Mode

### **Condition Affects Vector Modifications**

CONDITION	D ₂	D ₃	D ₄	8085 Modes
CONDITION	D ₀	D ₁	D ₂	8086 Modes
No Interrupt Pending	1	1	1	
Channel B Transmitter Buffer Empty	0	0	0	
Channel B External/Status Change	1	0	0	
Channel B Received Character Available	0	1	0	
Channel B Special Receive Condition	1	1	0	
Channel A Transmitter Buffer Empty	0	0	1	
Channel A External/Status Change	1	0	1	
Channel A Received Character Available	0	1	1	
Channel A Special Receive Condition	1	1	1	

## INTELLIGENT GPIB INTERFACE CONTROLLER

#### DESCRIPTION

The µPD7210 TLC is an intelligent GPIB Interface Controller designed to meet all of the functional requirements for Talkers, Listeners, and Controllers as specified by the IEEE Standard 488-1978. Connected between a processor bus and the GPIB, the TLC provides high level management of the GPIB to unburden the processor and to simplify both hardware and software design. Fully compatible with most processor architectures. Bus Driver/Receivers are the only additional components required to implement any type of GPIB interface.


- FEATURES All Functional Interface Capability Meeting IEEE Standard 488-1978
  - SH1 (Source Handshake)
  - AH1 (Acceptor Handshake)
  - T5 or TE5 (Talker or Extended Talker)
  - L3 or LE3 (Listener or Extended Listener)
  - SR1 (Service Request)
  - RL1 (Remote Local)
  - PP1 or PP2 ((Parallel Poll) (Remote or Local Configuration))
  - DC1 (Device Clear)
  - DT1 (Device Trigger)
  - C1-5 ((Controller) (All Functions))
  - · Programmable Data Transfer Rate
  - 16 MPU Accessible Registers 8 Read/8 Write
  - 2 Address Registers
    - Detection of MTA, MLA, MSA (My Talk/Listen/Secondary Address)
    - 2 Device Addresses
  - **EOS Message Automatic Detection**
  - Command (IEEE Standard 488-78) Automatic Processing and Undefined Command Read Capability
  - DMA Capability
  - Programmable Bus Transceiver I/O Specification (Works with T.I./Motorola/Intel)
  - 1 to 8 MHz Clock Range
  - TTL Compatible
  - N Channel MOS
  - +5V Single Power Supply
  - 40-Pin Plastic DIP
  - 8080/85/86 Compatible

#### PIN CONFIGURATION

T/R 1 T/R 2 CLOCK RESET T/R 3 DMAREQ DMAACK CS RD WR INT D 0 D 1 D 2 D 3	3 4 5 6 6 7 7 8 9 9 10 11 11 12 13 14	μ <b>PD7210</b>	40 39 38 37 36 35 34 33 32 31 30 29 28 27 26	V _{CC}   EOI   NDAC   NRFD   DAV   DIO 8   DIO 6   DIO 5   DIO 2   DIO 2   DIO 2   DIO 2   DIO 2   DIO 2   DIO 2   DIO 2   DIO 3   DIO 2   DIO 3   DIO 2   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DIO 3   DI
		μPD <b>721</b> 0		
INT	<b>-</b> 🗀 11		30	DIO 3
D 0	<b>1</b> 2		29	DIO 2
D 1	<b>1</b> 3		28	DIO 1
D 2	<b>1</b> 4		27	SRQ
D 3	<b>ा</b> 🗖 15		26	ATN
D 4	<b>1</b> 6		25	REN
D 5	<u> </u>		24	ĪFC
D 6			23	RS 2
D 7	719	;	22 E	RS 1
GND		:		RS 0
REV/1 GIVE	<b>2</b> 0		21	,
499				

PIN	NAME	I/O	DESCRIPTION
1	T/R1	0	Transmit/Receive Control — Input/Output Control Signal for the GPIB Bus Transceivers.
2	T/R2	0	Transmit/Receive Control — The functions of T/R2, T/R3 are determined by the values of TRM1, TRM0 of the address mode register.
3	CLK	l 	Clock — (1-8 MHz) Reference Clock for generating the state change prohibit times T1, T6, T7, T9 specified in IEEE Standard 488-1978.
4	RST	1	Reset — Resets 7210 to an idle state when high (active high).
5	T/R3	0	Transmit/Receive Control — Function determined by TRM1 and TRM0 of address mode register (See T/R2).
6	DRQ	0	DMA Request — 7210 requests data transfer to the computer system, becomes low on input of DMA acknowledge signal DACK.
7	DACK	1	DMA Acknowledge — (Active Low) Signal connects the computer system data bus to the data register of the 7210.
8	CS	1	Chip Select — (Active Low) Enables access to the register selected by RS0-2 (read or write operation).
9	RD	1	Read — (Active Low) Places contents of read register specified by RS0-2 — on D0-7 (Computer Bus).
10	WR	I	Write — (Active Low) writes data on D0-7 into the write register specified by RS0-2.
11	INT	0	Interrupt Request — (Active High/Low) Becomes active
	INT		due to any 1 of 13 internal interrupt factors (unmasked) active state software configurable, active high on chip reset.
12-19	D0-7	1/0	Data Bus — 8-bit bidirectional data bus, for interface to computer system.
20	GND		Ground.
21-23	RS0-2	ı	Register Select — These lines select one of eight read (write) registers during a read (write) operation.
24	ĪFC	1/0	Interface Clear — Control line used for clearing the interface functions.
25	REN	1/0	Remote Enable — Control line used to select remote or local control of the devices.
26	ATN	I/O	Attention — Control line which indicates whether data on DIO lines is an interface message or device dependent message.
27	SRQ	1/0	Service Request — Control line used to request the controller for service.
28-35	DIO1-8	1/0	Data Input/Output — 8-bit bidirectional bus for transfer of message on the GPIB.
36	DAV	1/0	Data Valid — Handshake line indicating that data on DIO lines is valid.
37	NRFD	1/0	Ready for Data — Handshake line indicating that device is ready for data.
38	NDAC	1/0	Data Accepted — Handshake line indicating completion of message reception.
39	EOI	1/0	End or Identify — Control line used to indicate the end of multiple byte transfer sequence or to execute a parallel polling in conjunction with ATN.
40	VCC		+5V DC — Technical Specifications: +5V; NMOS; 500 MW; 40 Pins; TTL Compatible; 1-8 MHz.

## **BLOCK DIAGRAM**



## μPD7210

The IEEE Standard 488 describes a "Standard Digital Interface for Programmable Instrumentation" which, since its introduction in 1975, has become the most popular means of interconnecting instruments and controllers in laboratory, automatic test and even industrial applications. Refined over several years, the 488-1978 Standard, also known as the General Purpose Interface Bus (GPIB), is a highly sophisticated standard providing a high degree of flexibility to meet virtually most all instrumentation requirements. The  $\mu$ PD7210 TLC implements all of the functions that are required to interface to the GPIB. While it is beyond the scope of this document to provide a complete explanation of the IEEE 488 Standard, a basic description follows:

The GPIB interconnects up to 15 devices over a common set of data control lines. Three types of devices are defined by the standard: Talkers, Listeners, and Controllers, although some devices may combine functions such as Talker/Listener or Talker/Controller.

Data on the GPIB is transferred in a bit parallel, byte serial fashion over 8 Data I/O lines (D101 — D108). A 3 wire handshake is used to ensure synchronization of transmission and reception. In order to permit more than one device to receive data at the same time, these control lines are "Open Collector" so that the slowest device controls the data rate. A number of other control lines perform a variety of functions such as device addressing, interrupt generation, etc.

The µPD7210 TLC implements all functional aspects of Talker, Listener and Controller functions as defined by the 488-1978 Standard, and on a single chip.

The  $\mu$ PD7210 TLC is an intelligent controller designed to provide high level protocol management of the GPIB, freeing the host processor for other tasks. Control of the TLC is accomplished via 16 internal registers. Data may be transferred either under program control or via DMA using the TLC's DMA control facilities to further reduce processor overhead. The processor interface of the TLC is general in nature and may be readily interfaced to most processor lines.

In addition to providing all control and data lines necessary for a complete GPIB implementation, the TLC also provides a unique set of bus transceiver controls permitting the use of a variety of different transceiver configurations for maximum flexibility.

#### INTERNAL REGISTERS

The TLC has 16 registers, 8 of which are read and 8 write.

REGISTER NAME	l	ΑĐ	DRE	SSIN	G		SPECIFICATION
	R	R	R	W	R	Ĉ	
	s	s	s	В	D	s	
	2_	1	0				
Data In (OR)	0	0	0	1	0	0	DI7 DI6 DI5 DI4 DI3 DI2 DI1 DI0
Interrupt Status 1 [1R]	0	0	1	1	0	0	CPT APT DET END DEC ERR DO DI
Interrupt Status 2 [2R]	0	1	0	1	0	0	INT SRQI LOK REM CO LOKC REMC ADSC
Serial Poll Status [3R]	0	1	1	1	0	0	S8 PEND S6 S6 S4 S3 S2 S1
Address Status [4R]	1	0	0	1	0	0	CIC ATN SPMS LPAS TPAS LA TA MJMN
Command Pass Through [5R]	1	0	1	1	0	0	CPT7 CPT6 CPT5 CPT4 CPT3 CPT2 CPT1 CPT0
Address 0 [6R]	1	1	0	1	0	0	X DTO DLO AD5-0 AD4-0 AD3-0 AD2-0 AD1-0
Address 1 [7R]	1	1	1	1	0	0	EOI DT1 DL1 AD5-1 AD4-1 AD3-1 AD2-1 AD1-
Byte Out [OW]	0	0	0	0	1	0	BO7 BO6 BO5 BO4 BO3 BO2 BO1 BO0
Interrupt Mask 1 [1W]	0	0	1	0	1	0	CPT APT DET END DEC ERR DO DI
Interrupt Mask 2 [2W]	0	1	0	0	1	0	0 SRQI DMAO DMAI CO LOKC REMC ADSC
Serial Poll Mode [3W]	0	1	1	0	1	0	SB rsv S6 S5 S4 S3 S2 S1
Address Mode [4W]	1	0	0	0	1	0	ton on TRM1 TRM0 0 0 ADM1 ADM0
Auxiliary Mode [5W]	1	0	1	0	1	0	CNT2 CNT1 CNT0 COM4 COM3 COM2 COM1 COM0
Address 0/1 [6W]	1	1	0	0	1	0	ARS DT DL AD5 AD4 AD3 AD2 AD1
End of String [7W]	1	1	1	0	1	0	EC7 EC6 EC5 EC4 EC3 EC2 EC1 EC0

INTRODUCTION

GENERAL

LOKC REMC ADSC

#### **DATA REGISTERS**

The data registers are used for data and command transfers between the GPIB and the microcomputer system.

DATA IN (OR)

DI7 DI6 DI5 DI4 DI3 DI2 DI1 DI0

READ

CO

Holds data sent from the GPIB to the computer

BYTE OUT (0W)

INTERRUPT

MASK 2 [2W]

BO7 BO6 BO5 BO4 BO3 BO2 BO1 BO0

Holds information written into it for transfer to the GPIB

#### INTERRUPT REGISTERS

The interrupt registers are composed of interrupt status bits, interrupt mask bits, and some other noninterrupt related bits.

STATUS 1 [1R]		CPT	APT	DET	END	DEC	ERR	DO	DI
INTERRUPT									
STATUS 2 [2R]		INT	SRQI	LOK	REM	co	LOKC	REMC	ADSC
	-		:		WR	ITE			
INTERRUPT MASK 1 [1W]		СРТ	APT	DET	END	DEC	ERR	DO	DI
INTERRUPT									

There are thirteen factors which can generate an interrupt from the  $\mu PD7210$ , each with their own status bit and mask bit.

SRQI DMAO DMAI

The interrupt status bits are always set to one if the interrupt condition is met. The interrupt mask bits decide whether the INT bit and the interrupt pin will be active for that condition.

#### **Interrupt Status Bits**

INT OR of All Unmasked Interrupt Status Bits CPT Command Pass Through APT Address Pass Through DET Device Trigger END End (END or EOS Message Received) DEC Device Clear ERR Error DO Data Out DI Data In SRQI Service Request Input LOKC Lockout Change REMC Remote Change ADSC Address Status Change CO Command Output		
APT Address Pass Through  DET Device Trigger  END End (END or EOS Message Received)  DEC Device Clear  ERR Error  DO Data Out  DI Data In  SRQI Service Request Input  LOKC Lockout Change  REMC Remote Change  ADSC Address Status Change	INT	OR of All Unmasked Interrupt Status Bits
DET         Device Trigger           END         End (END or EOS Message Received)           DEC         Device Clear           ERR         Error           DO         Data Out           DI         Data In           SRQI         Service Request Input           LOKC         Lockout Change           REMC         Remote Change           ADSC         Address Status Change	CPT	Command Pass Through
END End (END or EOS Message Received)  DEC Device Clear  ERR Error  DO Data Out  DI Data In  SRQI Service Request Input  LOKC Lockout Change  REMC Remote Change  ADSC Address Status Change	APT	Address Pass Through
DEC         Device Clear           ERR         Error           DO         Data Out           DI         Data In           SRQI         Service Request Input           LOKC         Lockout Change           REMC         Remote Change           ADSC         Address Status Change	DET	Device Trigger
ERR         Error           DO         Data Out           DI         Data In           SRQI         Service Request Input           LOKC         Lockout Change           REMC         Remote Change           ADSC         Address Status Change	END	End (END or EOS Message Received)
DO Data Out DI Data In SRQI Service Request Input LOKC Lockout Change REMC Remote Change ADSC Address Status Change	l	Device Clear
DI         Data In           SRQI         Service Request Input           LOKC         Lockout Change           REMC         Remote Change           ADSC         Address Status Change	ERR	Error
SRQI Service Request Input  LOKC Lockout Change  REMC Remote Change  ADSC Address Status Change	DO	Data Out
LOKC Lockout Change REMC Remote Change ADSC Address Status Change	DI	Data In
REMC Remote Change ADSC Address Status Change	SRQI	Service Request Input
ADSC Address Status Change	LOKC	Lockout Change
The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s	REMC	Remote Change
CO Command Output	ADSC	Address Status Change
	CO	Command Output

#### Noninterrupt Related Bits

LOK	Lockout				
REM	Remote/Local				
DMAO	Enable/Disable DMA Out				
DMAI	Enable/Disable DMA In				

#### **SERIAL POLL REGISTERS**

#### READ

SERIAL POLL STATUS [3R]

1 00	1 05.00	'						
1 S8	IPENID	1 56	S5	1 84	1 53	82	1 81	

#### WRITE

SERIAL POLL MODE [3W]

S8	rsv	56	S5	54	S3	S2	S1
		•				,	_

The Serial Poll Mode register holds the STB (status byte: S8, S6-S1) sent over the GPIB and the local message rsv (request service). The Serial Poll Mode register may be read through the Serial Poll Status register. The PEND is set by rsv = 1, and cleared by NPRS • rsv = 1 (NPRS = Negative Poll Response State).

#### **ADDRESS MODE/STATUS REGISTERS**

ADDRESS STATUS [4R]
ADDRESS MODE [4W]

CIC	ATN	SPMS	LPAS	TPAS	LA	TA	NMLM
ton	lon	TRM1	TRM0	0	0	ADM1	ADM0

The Address Mode register selects the address mode of the device and also sets the mode for T/R3 and T/R2 the transceiver control lines.

The functions of T/R2, T/R3 terminals (2 and 5) are determined as below by the TRM1, TRM0 values of the address mode register.

T/R2	R2 T/R3 TRM1		TRM0
EOIOE	TRIG	0	0
CIC	TRIG	0	1
CIC	EOIOE	1	0
CIC	PE	1	1

EOIOE = TACS + SPAS + CIC · CSBS

This denotes the input/output of EOI terminal.

When "1": Output
When "0": Input
CIC = CIDS + CADS

This denotes if the controller inteface function is active or not.

When "1": ATN = output, SRQ = input When "0": ATN = input, SRQ = output

PE = CIC + PPAS

This indicates the type of bus driver connected to DI08 to DI01 and DAV lines.

When "1": 3 state type

When "0": Open collector type

TRIG: When DTAS state is initiated or when a trigger auxiliary command is issued, a high pulse is generated.

Upon RESET, TRM0 and TRM1 become "0" (TRM0 = TRM1 = 0) and local message port is provided, so that T/R2 and T/R3 both become "LOW."

#### **ADDRESS MODES**

ton	lon	ADM1	ADMO	ADDRESS MODE	CONTENTS OF ADDRESS (0) REGISTER	CONTENTS OF ADDRESS (1) REGISTER
1	0	0	0	Talk only mode	Address Identific (No controller on	ation Not Necessary the GPIB)
0	1	0	0	Listen only mode	Not	Used
0	0	0	1	Address mode 1	Major talk address or Major listen address	Minor talk address or Minor listen address
0	0	1	0	Address mode 2	Primary address (talk or listen)	Secondary address (talk or listen)
0	0	1	1	Address mode 3	Primary address (major talk or major listen)	Primary address (minor talk or minor listen)
-	nations o	other than	n above	,		

Notes: (A1)- Either MTA or MLA reception is indicated by coincidence of either address with the received address. Interface function T or L.

- Address register 0 = primary, Address register 1 = secondary, interface function TE

CPU must read secondary address via Command Pass Through Register interface function (TE or LE).

#### **ADDRESS STATUS BITS** ATN

ATN	Data Transfer Cycle (device in CSBS)
LPAS	Listener Primary Addressed State
TPAS	Talker Primary Addressed State
CIC	Controller Active
LA	Listener Addressed
TA	Talker Addressed
MJMN	Sets minor $T/L$ address Reset = Major $T/L$ address
SPMS	Serial Poll Mode State

#### ADDRESS REGISTERS

ADDRESS 0 [6R]	X   DT0   DL0   AD5-0   AD4-0   AD3-0   AD2-0   AD1-0
ADDRESS 1 [7R]	EOI DT1 DL1 AD5-1 AD4-1 AD3-1 AD2-1 AD1-1
ADDRESS 0/1 [6W]	ARS DT DL AD5 AD4 AD3 AD2 AD1

The TLC is able to automatically detect two types of addresses which are held in address registers 0 and 1. The addressing modes are outlined below.

Address settings are made by writing into the address 0/1 register. The function of each bit is described below.

#### **ADDRESS 0/1 REGISTER BIT SELECTIONS**

ARS - Selects which address register 0 or 1

DT - Permits or Prohibits address to be detected as Talk

- Permits or Prohibits address to be detected as Listen

AD5 - AD1 - Device address value

EOI - Holds the value of EOI line when data is received

#### COMMAND PASS THROUGH REGISTER

COMMAND PASS THROUGH [5R]

CPT7	CPT6	CPT5	CPT4	CPT3	CPT2	CPT1	CPT0

The CPT register is used such that the CPU may read the DIO lines in the cases of undefined command, secondary address, or parallel poll response.

#### **END OF STRING REGISTER**

END OF STRING [7W]

EC7 EC6 EC5 EC4 EC3 EC2 EC1 EC0

This register holds either a 7- or 8-bit EOS message byte used in the GPIB system to detect the end of a data block. Aux Mode Register A controls the specific use of this register.

#### **AUXILIARY MODE REGISTER**

AUXILIARY

MODE [5W] CNT2 CNT1 CNT0 COM4 COM3 COM2 COM1 COM0

This is a multipurpose register. A write to this register generates one of the following operations according to the values of the CNT bits.

	CNT				COM			OPERATION
2	1	0	4	3	2	_1_	0	51,2111111011
0	0	0	C ₄	С3	C ₂	C ₁	c ₀	Issues an auxiliary command specified by C4 to C0.
0	0	1	0	F ₃	F ₂	F ₁	F ₀	The reference clock frequency is specified and T ₁ , T ₆ , T ₇ , T ₉ are determined as a result.
0	1	1	υ	s	Р3	P ₂	P ₁	Makes write operation to the parallel poll register.
1	0	0	A4	А3	A ₂	Α1	A ₀	Makes write operation to the aux. (A) register.
1	0	1	В4	Вз	В2	В1	В0	Makes write operation to the aux. (B) register.
1	1	0	0	0	0	E ₁	Eo	Makes write operation to the aux. (E) register.

## AUXILIARY COMMANDS 0 0 0 C4 C3 C2 C1 C0

COM

30111			
43210			
00000	iepon	-	Immediate Execute pon — Generate local pon Message
00010	crst	_	Chip Reset - Same as External Reset
00011	rrfd	_	Release RFD
00100	trig		Trigger
00101	rtl	_	Return to Local Message Generation
00110	seoi	<del>-</del> ,	Send EOI Message
00111	nvld	-	Non Valid (OSA reception) — Release DAC Holdoff
01111	vld		Valid (MSA reception, CPT, DEC, DET) — Release DAC Holdoff
0X001	sppf	_	Set/Reset Parallel Poll Flag
10000	gts	_	Go To Standby
10001	tca	_	Take Control Asynchronously
10010	tcs	_	Take Control Synchronously
11010	tcse	_	Take Control Synchronously on End
10011	ltn	_	Listen
11011	itnc	_	Listen with Continuous Mode
11100	lun		Local Unlisten
11101	epp	_	Execute Parallel Poll
1X110	sifc	_	Set/Reset IFC
1X111	sren		Set/Reset REN
10100	dsc	_	Disable System Control 506

### INTERNAL COUNTER 0 0 1 0 F3 F2 F1 F0

The internal counter generates the state change prohibit times (T₁, T₆, T₇, T₉) specified in the IEEE std 488-1978 with reference to the clock frequency.

### AUXILIARY A REGISTER 1 0 0 A4 A3 A2 A1 A0

Of the 5 bits that may be specified as part of its access word, 2 bits control the GPIB data receiving modes of the 7210 and 3 bits control how the EOS message is used.

Α1	A ₀	DATA RECEIVING MODE			
0	0	Normal Handshake Mode			
0	1	RFD Holdoff on all Data Mode			
1	0	RFD Holdoff on End Mode			
1	1	Continuous Mode			

BIT NAME			FUNCTION
^-	0	Prohibit	Permits (prohibits) the setting of the END bit
A ₂	1	Permit	by reception of the EOS message.
٨٥	0	Prohibit	Permits (prohibits) automatic transmission of END message simultaneously with the trans-
A3	11	Permit	mission of EOS message TACS.
	0	7 bit EOS	Makes the 8 bits/7 bits of EOS register the
A4	1	8 bit EOS	valid EOS message.

### AUXILIARY B REGISTER 1 0 1 B4 B3 B2 B1 B0

The Auxiliary B Register is much like the A Register in that it controls the special operating features of the device.

BIT NAME			FUNCTION			
Bo	1	Permit	Permits (prohibits) the detection of undefined command. In other words, it permits (pro-			
B0	0	Prohibit	hibits) the setting of the CPT bit on reception of an undefined command.			
	1	Permit	Permits (prohibits) the transmission of the			
B ₁	0	Prohibit	END message when in serial poll active state (SPAS).			
B ₂	1	T ₁ (high-speed)	T ₁ (high speed) as T ₁ of handshake after transmission of 2nd byte following data			
52	0	T ₁ (low-speed)	transmission.			
Po	1	ĪNT	Consider the native level of INT win			
Вз	0	INT	Specifies the active level of INT pin.			
В4	1 B4	ist = SRQS	SRQS indicates the value of ist level local message (the value of the parallel poll flag is ignored).  SRQS = 1 ist = 1.  SRQS = 0 ist = 0.			
	0	ist = Parallel Poll Flag	The value of the parallel poll flag is taken as the ist local message.			

## AUXILIARY E REGISTER 1 1 0 0 0 0 E₁ E₀

This register controls the Data Acceptance Modes of the TLC.

BIT		FUNC.	TION		
E ₀	1	Enable	DAC Holdoff by initiation of DCAS		
	0	Disable	DAC HOROTT BY INICIACION OF DCA.		
E ₁	1	Enable	DAC Holdoff by initiation of DTAC		
	0	Disable	DAC Holdoff by initiation of DTAS		

Parallel Poll Register

0


1


S P


P₃ P₂

Р1

The Parallel Poll Register defines the parallel poll response of the  $\mu$ PD7210.








MINIMUM 8085 SYSTEM WITH μPD7210 (CONT.)

Note: In this example, high-speed data transfer cannot be made since the bus transceiver is of the open collector type (Set  $B_2 = 0$ ).



Note: In the case of low-speed data transfer (B $_2$  = 0), the T/R $_3$  pin can be used as a TRIG output. The PE input of SN75160 should be cleared to "0."

### ABSOLUTE MAXIMUM (Ta = 25°C) RATINGS

Parameter	Symbol	Test Conditions	Ratings	Unit	
Supply Voltage	Vcc		-0.5 ~ + 7.0	v	
Input Voltage	VI		-0.5 ~ +7.0	٧	
Output Voltage	v _o		-0.5 ~ +7.0	٧	
Operating Temperature	Topt		0 ~ +70	°c	
Storage Temperature	T _{stg}		-65 ~ +125	°c	

DC CHARACTERISTICS (T₈ = 0 ~ +70°C, V_{CC} = 5V ± 10%)

				Lim	its	-	
Parameter	Symbol	Test Conditions	Min.	Тур	Max.	Unit	
Input Low Voltage	VIL		-0.5		+0.8	V	
Input High Voltage	V _{IH}		+2.0		V _{CC} + 0.5	٧	
Low Level Output Voltage	VOL	I _{OL} = 2 mA (4 mA : T/R1 Pin)			+0.45	V	
High Level Output Voltage	V _{OH1}	I _{OH} = -400 μA (Except INT)	+2.4			v	
High Level Output Voltage (INT Pin)	V _{OH2}	I _{OH} = -400 μA I _{OH} = -50 μA	+2.4			v	
Input Leakage Current	ΊιL	V _{IN} = 0V ~ V _{CC}	-10		+10	μΑ	
Output Leakage IOL		V _{OUT} = 0.45V ~ V _{CC}	-10		+10	μΑ	
Supply Current	Icc				+180	mΑ	

CAPACITANCE (T_a = 25°C, V_{CC} = GND = 0V)

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Input Capacitance	CIN	f = 1 MHz			10	pF
Output Capacitance	COUT	All Pins Except Pin Under			15	pF
I/O Capacitance	C _{I/O}	Test Tied to AC Ground			20	ρF

 $(T_a = 0 \sim 70^{\circ} C, V_{CC} = 5V \pm 10\%)$ 

### AC CHARACTERISTICS

			Limits		
Parameter	Symbol	Conditions	Min	Max	Unit
EOI↓ → DIO	^t EOD1	PPSS → PPAS, ATN = True		250	ns
EOI↓ → T/R1↑	tEOT11	PPSS → PPAS, ATN = True		155	ns
EOI↑→ T/R1↓	tEOT12	PPAS → PPSS, ATN = False		200	ns
ATN↓ → NDAC↓	^t ATND	AIDS → ANRS, LIDS		155	ns
ATN↓ → T/R1↓	^t ATT1	TACS + SPAS → TADS, CIDS		155	ns
ATN↓ → T/R2↓	tATT2	TACS + SPAS → TADS, CIDS		200	ns
DAV↓ → DMAREQ	^t DVRQ	ACRS → ACDS, LACS		600	ns
DAV↓ → NRFD↓	tDVNR1	ACRS → ACDS		350	ns
DAV↓ → NDAC↑	tDVND1	ACRS → ACDS → AWNS		650	ns
DAV↑ → NDAC↓	tDVND2	AWNS → ANRS		350	ns
DAV↑ → NRFD↑	tDVNR2	AWNS → ANRS → ACRS		350	ns
RD↓ → NRFD↑	tRNR	ANRS → ACRS LACS, DI reg. selected		500	ns
NDAC↑ → DMAREQ↑	tNDRQ	STRS → SWNS → SGNS, TACS		400	ns
NDAC↑ → DAV↑	tNDDV	STRS → SWNS → SGNS		350	ns
WR↑ → DIO	tWDI	SGNS → SDYS, BO reg. selected		250	ns
NRFD↑ → DAV↓	tNRDV	SDYS → STRS, T ₁ = True		350	ns
WRT → DAV↓ t _{WD} V		SGNS → SDYS → STRS BO reg. selected, RFD = True N _F = fc = 8 MHz, T ₁ (High Speed)		830 +tsYNC	ns
TRIG Pulse Width	^t TRIG		50		ns


### AC CHARACTERISTICS $(T_8 = 0 \sim 70^{\circ} \text{C}, V_{CC} = 5 \text{V} \pm 10\%)$ (CONT.)

ONT.)				Limits		
	Parameter	Symbol	Test Conditions	Min.	Max.	Unit
			RS0 ~ RS2	85		ns
	Address Setup to RD	tĄR	<del>cs</del>	0		ns
	Address Hold from RD	tRA	·	0		ns
	RD Pulse Width	tRR		170		ns
	Data Delay from Address	tAD			250	ns
	Data Delay from RD↓	tRD			150	ns
	Output Float Delay from RD↑	tDF		0	80	ns
	RD Recovery Time	tRV		250		ns

Address Setup to WR	tAW	0	ns
Address Hold from WR	tWA	0	ns
WR Pulse Width	tww	170	ns
Data Setup to WR	tDW	150	ns
Data Hold from WR	tWD	0	ns
WR Recovery Time	tRV	250	ns

DMAREQ↓ Delay from DMAACK	takrq		130	ns
Data Delay from DMAACK	^t AKD		200	ns

### **TIMING WAVEFORMS**



# PRELIMENTARY μPD7220/GDC **GRAPHICS DISPLAY CONTROLLER NEC Electronics U.S.A. Inc.** Microcomputer Division

#### Description

The  $\mu$ PD7220 Graphics Display Controller (GDC) is an intelligent microprocessor peripheral designed to be the heart of a high-performance raster-scan computer graphics and character display system. Positioned between the video display memory and the microprocessor bus, the GDC performs the tasks needed to generate the raster display and manage the display memory. Processor software overhead is minimized by the GDC's sophisticated instruction set, graphics figure drawing, and DMA transfer capabilities. The display memory supported by the GDC can be configured in any number of formats and sizes up to 256K 16-bit words. The display can be zoomed and panned. while partitioned screen areas can be independently scrolled. With its light pen input and multiple controller capability, the GDC is ideal for advanced computer graphics applications.

- **Features** ☐ Microprocessor Interface DMA transfers with 8257- or 8237-type controllers FIFO Command Buffering ☐ Display Memory Interface Up to 256K words of 16 bits Read-Modify-Write (RMW) Display Memory cycles in under 800ns Dynamic RAM reresh cycles for nonaccessed memory ☐ Light Pen Input ☐ External video synchronization mode ☐ Graphics Mode: Four megabit, bit-mapped display memory ☐ Character Mode: 8K character code and attributes display memory ☐ Mixed Graphics and Characters Mode 64K if all characters 1 megapixel if all graphics ☐ Graphics Capabilities: Figure drawing of lines, arc/circles, rectangles, and graphics character in 800ns per pixel Display 1024-by-1024 pixels with 4 planes of color or grayscale. Two independently scrollable areas Character Capabilities: Auto cursor advance Four independently scrollable areas Programmable cursor height
- Characters per row: up to 256 Character rows per screen; up to 100

☐ Video Display Format Zoom magnification factors of 1 to 16

Panning

Command-settable video raster parameters

☐ Technology

Single +5 volt, NMOS, 40-pin DIP

□ DMA Capability:

Bytes or word transfers


4 clock periods per byte transferred

#### **System Considerations**

The GDC is designed to work with a general purpose microprocessor to implement a high-performance computer graphics system. Through the division of labor established by the GDC's design, each of the system components is used to the maximum extent through sixlevel hierarchy of simultaneous tasks. At the lowest level, the GDC generates the basic video raster timing, including sync and blanking signals. Partitioned areas on the screen and zooming are also accomplished at this level. At the next level, video display memory is modified during the figure drawing operations and data moves. Third, display memory addresses are calculated pixel by pixel as drawing progresses. Outside the GDC at the next level, preliminary calculations are done to prepare drawing parameters. At the fifth level, the picture must be represented as a list of graphics figures drawable by the GDC. Finally, this representation must be manipulated, stored, and communicated. By handling the first three levels, the GDC takes care of the high-speed and repetitive tasks required to implement a graphics system.

#### **GDC** Components

The GDC block diagram illustrates how these tasks are accomplished.



#### Microprocessor Bus Interface

Control of the GDC by the system microprocessor is achieved through an 8-bit bidirectional interface. The status register is readable at any time. Access to the FIFO buffer is coordinated through flags in the status register and operates independently of the various internal GDC operations, due to the separate data bus connecting the interface and the FIFO buffer.

#### **Command Processor**

The contents of the FIFO are interpreted by the command processor. The command bytes are decoded, and the succeeding parameters are distributed to their proper destina-

tions within the GDC. The command processor yields to the bus interface when both access the FIFO simultaneously.

#### **DMA Control**

The DMA control circuitry in the GDC coordinates transfers over the microprocessor interface when using an external DMA controller. The DMA Request and Acknowledge handshake lines directly interface with a  $\mu$ PD8257 or  $\mu$ PD8237 DMA controller, so that display data can be moved between the microprocessor memory and the display memory.

#### Parameter RAM

The 16-byte RAM stores parameters that are used repetitively during the display and drawing processes. In character mode, this RAM holds four sets of partitioned display area parameters; in graphics mode, the drawing pattern and graphics character take the place of two of the sets of parameters.

#### Video Sync Generator

Based on the clock input, the sync logic generates the raster timing signals for almost any interlaced, non-interlaced. or "repeat field" interlaced video format. The generator is programmed during the idle period following a reset. In video sync slave mode, it coordinates timing between multiple GDCs.

#### **Memory Timing Generator**

The memory timing circuitry provides two memory cycle types: a two-clock period refresh cycle and the readmodify-write (RMW) cycle which takes four clock periods. The memory control signals needed to drive the display memory devices are easily generated from the GDC's ALE and DBIN outputs.

#### Zoom & Pan Controller

Based on the programmable zoom display factor and the display area entries in the parameter RAM, the zoom and pan controller determines when to advance to the next memory address for display refresh and when to go on to the next display area. A horizontal zoom is produced by slowing down the display refresh rate while maintaining the video sync rates. Vertical zoom is accomplished by repeatedly accessing each line a number of times equal to the horizontal repeat. Once the line count for a display area is exhausted, the controller accesses the starting address and line count of the next display area from the parameter RAM. The system microprocessor, by modifying a display area starting address, can pan in any direction, independent of the other display areas.

#### **Drawing Processor**

The drawing processor contains the logic necessary to calculate the addresses and positions of the pixels of the various graphics figures. Given a starting point and the appropriate drawing parameters, the drawing processor needs no further assistance to complete the figure drawing.

#### **Display Memory Controller**

The display memory controller's tasks are numerous. Its primary purpose is to multiplex the address and data information in and out of the display memory. It also contains the 16-bit logic unit used to modify the display memory contents during RMW cycles, the character mode line counter, and the refresh counter for dynamic RAMs. The memory controller apportions the video field time between the various types of cycles.

#### Light Pen Deglitcher

Only if two rising edges on the light pen input occur at the same point during successive video fields are the pulses

accepted as a valid light pen detection. A status bit indicates to the system microprocessor that the light pen register contains a valid address.

#### **Programmer's View of GDC**

The GDC occupies two addresses on the system microprocessor bus through which the GDC's status register and FIFO are accessed. Commands and parameters are written into the GDC's FIFO and are differentiated based on address bit A0. The status register or the FIFO can be read as selected by the address line.

A0	READ	WRITE		
0	STATUS REGISTER	PARAMETER INTO FIFO		
	FIFO READ	COMMAND INTO FIFO		
1				

#### GDC Microprocessor Bus Interface Registers

Commands to the GDC take the form of a command byte followed by a series of parameter bytes as needed for specifying the details of the command. The command processor decodes the commands, unpacts the parameters. loads them into the appropriate registers within the GDC. and initiates the required operations.

The commands available in the GDC can be organized into five categories as described in the following section.

#### **GDC Command Summary**

#### **Video Control Commands**

1. RESET: Resets the GDC to its idle state.

2. SYNC: Specifies the video display format.

3. VSYNC: Selects master or slave video synchronization mode.

4. CCHAR: Specifies the cursor and character

row heights.

### **Display Control Commands**

1. START: Ends Idle mode and unblanks the

2. BCTRL: Controls the blanking and unblanking

of the display.

3. ZOOM: Specifies zoom factors for the display

and graphics characters writing.

Sets the position of the cursor in 4. CURS:

display memory.

5. PRAM: Defines starting addresses and lengths

of the display areas and specifies the eight bytes for the graphics character.

6. PITCH: Specifies the width of the X dimen-

sion of display memory.

#### **Drawing Control Commands**

1. WDAT: Writes data words or bytes into display

memory.

2. MASK: Sets the mask register contents.

3. FIGS: Specifies the parameters for the drawing

processor.

4. FIGD: Draws the figure as specified above.

5. GCHRD: Draws the graphics character into dis-

play memory.

#### **Data Read Commands**


1. RDAT: Reads data words or bytes from display

2. CURD: Reads the cursor position.

3. LPRD: Reads the light pen address.

#### **DMA Control Commands**

DMAR: Requests a DMA read transfer.
 DMAW: Requests a DMA write transfer.



Status Register (SR)

#### Status Register Flags

#### SR-7: Light Pen Detect

When this bit is set to 1, the light pen address (LAD) register contains a deglitched value that the system microprocessor may read. This flag is reset after the 3-byte LAD is moved into the FIFO in response to the light pen read command.

#### SR-6: Horizontal Blanking Active

A 1 value for this flag signifies that horizontal retrace blanking is currently underway.

#### SR-5: Vertical Sync

Vertical retrace sync occurs while this flag is a 1. The vertical sync flag coordinates display format modifying commands to the blanked interval surrounding vertical sync. This eliminates display disturbances.

#### SR-4: DMA Execute

This bit is a 1 during DMA data transfers.

#### SR-3: Drawing in Progress

While the GDC is drawing a graphics figure, this status bit is a 1.

#### SR-2: FIFO Empty

This bit and the FIFO Full flag coordinate system microprocessor accesses with the GDC FIFO. When it is 1, the Empty flag ensures that all the commands and parameters previously sent to the GDC have been processed.

#### SR-1: FIFO Full

A 1 at this flag indicates a full FIFO in the GDC. A 0 ensures that there is room for at least one byte. This flag needs to be checked before each write into the GDC.

#### SR-0: Data Ready

When this flag is a 1, it indicates that a byte is available to be read by the system microprocessor. This bit must be tested before each read operation. It drops to a 0 while the data is transferred from the FIFO into the microprocessor interface data register.

#### FIFO Operation & Command Protocol

The first-in, first-out buffer (FIFO) in the GDC handles the command dialogue with the system microprocessor. This flow of information uses a half-duplex technique, in which the single 16-location FIFO is used for both directions of data movement, one direction at a time. The FIFO's direction is controlled by the system microprocessor through the GDC's command set. The microprocessor coordinates these transfers by checking the appropriate status register bits.

The command protocol used by the GDC requires the differentiation of the first byte of a command sequence from the succeeding bytes. This first byte contains the operation code and the remaining bytes carry parameters. Writing

into the GDC causes the FIFO to store a flag value alongside the data byte to signify whether the byte was written into the command or the parameter address. The command processor in the GDC tests this bit as it interprets the entries in the FIFO.

The receipt of a command byte by the command processor marks the end of any previous operation. The number of parameter bytes supplied with a command is cut short by the receipt of the next command byte. A read operation from the GDC to the microprocessor can be terminated at any time by the next command.

The FIFO changes direction under the control of the system microprocessor. Commands written into the GDC always put the FIFO into write mode if it wasn't in it already. If it was in read mode, any read data in the FIFO at the time of the turnaround is lost. Commands which require a GDC response, such as RDAT, CURD and LPRD, put the FIFO into read mode after the command is interpreted by the GDC's command processor. Any commands and parameters behind the read-evoking command are discarded when the FIFO direction is reversed.

#### **Read-Modify-Write Cycle**

Data transfers between the GDC and the display memory are accomplished using a read-modify-write (RMW) memory cycle. The four clock period timing of the RMW cycle is used to: 1) output the address, 2) read data from the memory, 3) modify the data, and 4) write the modified data back into the initially selected memory address. This type of memory cycle is used for all interactions with display memory including DMA transfers, except for the two clock period display and RAM refresh cycles.

The operations performed during the modify portion of the RMW cycle merit additional explanation. The circuitry in the GDC uses three main elements: the Pattern register, the Mask register, and the 16-bit Logic Unit. The Pattern register holds the data pattern to be moved into memory. It is loaded by the WDAT command or, during drawing, from the parameter RAM. The Mask register contents determine which bits of the read data will be modified. Based on the contents of these registers, the Logic Unit performs the selected operations of REPLACE, COMPLEMENT, SET, or CLEAR on the data read from display memory.

The Pattern register contents are ANDed with the Mask register contents to enable the actual modification of the memory read data, on a bit-by-bit basis. For graphics drawing, one bit at a time from the Pattern register is combined with the Mask. When ANDed with the bit set to a 1 in the Mask register, the proper single pixel is modified by the Logic Unit. For the next pixel in the figure, the next bit in the Pattern register is selected and the Mask register bit is moved to identify the pixel's location within the word. The Execution word address pointer register, EAD, is also adjusted as required to address the word containing the next pixel.

In character mode, all of the bits in the Pattern register are used in parallel to form the respective bits of the modify data word. Since the bits of the character code word are used in parallel, unlike the one-bit-at-a-time graphics drawing process, this facility allows any or all of the bits in a memory word to be modified in one RMW memory cycle. The Mask register must be loaded with 1s in the positions where modification is to be permitted.

### и**PD7220**

The Mask register can be loaded in either of two ways. In graphics mode, the CURS command contains a four-bit dAD field to specify the dot address. The command processor converts this parameter into the one-of-16 format used in the Mask register for figure drawing. A full 16 bits can be loaded into the Mask register using the MASK command. In addition to the character mode use mentioned above. the 16-bit MASK load is convenient in graphics mode when all of the pixels of a word are to be set to the same value.


The Logic Unit combines the data read from display memory, the Pattern Register, and the Mask register to generate the data to be written back into display memory. Any one of four operations can be selected: REPLACE, COMPLE-MENT, CLEAR or SET. In each case, if the respective Mask bit is 0, that particular bit of the read data is returned to memory unmodified. If the Mask bit is 1, the modification is enabled. With the REPLACE operation, the modify data simply takes the place of the read data for modification enabled bits. For the other three operations, a 0 in the modify data allows the read data bit to be returned to memory. A 1 value causes the specified operation to be performed in the bit positions with set Mask bits.

#### **Figure Drawing**

The GDC draws graphics figures at the rate of one pixel per read-modify-write (RMW) display memory cycle. These cycles take four clock periods to complete. At a clock frequency of 5MHz, this is equal to 800ns. During the RMW cycle the GDC simultaneously calculates the address and position of the next pixel to be drawn.

The graphics figure drawing process depends on the display memory addressing structure. Groups of 16 horizontally adjacent pixels form the 16-bit words which are handled by the GDC. Display memory is organized as a linearly addressed space of these words. Addressing of individual pixels is handled by the GDC's internal RMW logic.

During the drawing process, the GDC finds the next pixel of the figure which is one of the eight nearest neighbors of the last pixel drawn. The GDC assigns each of these eight directions a number from 0 to 7, starting with straight down and proceeding counterclockwise.



**Drawing Directions** 

Figure drawing requires the proper manipulation of the address and the pixel bit position according to the drawing direction to determine the next pixel of the figure. To move to the word above or below the current one, it is necessary to subtract or add the number of words per line in display memory. This parameter is called the pitch. To move to the word to either side, the Execute word address cursor, EAD, must be incremented or decremented as the dot address pointer bit reaches the LSB or the MSB of the Mask register. To move to a pixel within the same word, it is necessary to rotate the dot address pointer register to the right or left.

The table below summarizes these operations for each direction.

Whole word drawing is useful for filling areas in memory with a single value. By setting the Mask register to all 1s with the MASK command, both the LSB and MSB of the


DIR	OPERATIONS TO ADDRESS THE	OPERATIONS TO ADDRESS THE NEXT PIXEL				
000	EAD + P → EAD					
001	EAD + P → EAD					
	$dAD (MSB) = 1 : EAD + 1 \rightarrow EAD$	dAD → LR				
010	dAD (MSB) = 1 : EAD + 1 → EAD	dAD → LR				
011	EAD – P → EAD					
-	$dAD (MSB) = 1 : EAD + 1 \rightarrow EAD$	dAD → LR				
100	EAD − P → EAD					
101	EAD - P → EAD					
ĺ	$dAD (LSB) = 1 : EAD - 1 \rightarrow EAD$	$dAD \rightarrow RR$				
110	dAD (LSB) = 1 : EAD + 1 → EAD	dAD → RR				
111	EAD + P → EAD					
	dAD (LSB) = 1 : EAD + 1 → EAD	dAD → RR				

Where P = Pitch, LR = Left Rotate, RR = Right Rotate EAD = Execute Word Address dAD = Dot Address stored in the Mask Register

dAD will always be 1, so that the EAD value will be incremented or decremented for each cycle regardless of direction. One RMW cycle will be able to effect all 16 bits of the word for any drawing type. One bit in the Pattern register is used per RMW cycle to write all the bits of the word to the same value. The next Pattern bit is used for the word, etc.

For the various figures, the effect of the initial direction upon the resulting drawing is shown below:

				,	
DIR	LINE	ARC	CHARACTER	SLANT CHAR.	RECTANGLE
000			inni	inn	
001			11111		$\Diamond$
010	<u> 1111111</u>				
011		$\triangle$			$\Diamond$
100	<b>*</b>		M	MAN	
101		V		MINN.	$\Diamond$
110	مرا الألال	$\nabla$			
111	Mix	$\triangle$	11/1/		$\Diamond$



Note that during line drawing, the angle of the line may be anywhere within the shaded octant defined by the DIR value. Arc drawing starts in the direction initially specified by the DIR value and veers into an arc as drawing proceeds. An arc may be up to 45 degrees in length. DMA transfers are done on word boundaries only, and follow the arrows indicated in the table to find successive word addresses. The slanted paths for DMA transfers indicate the GDC changing both the X and Y components of the word address when moving to the next word. It does not follow a 45 degree diagonal path by pixels.

#### **Drawing Parameters**

In preparation for graphics figure drawing, the GDC's Drawing Processor needs the figure type, direction and drawing parameters, the starting pixel address, and the pattern from the microprocessor. Once these are in place within the GDC, the Figure Draw command, FIGD, initiates the drawing operation. From that point on, the system microprocessor is not involved in the drawing process. The GDC Drawing Processor coordinates the RMW circuitry and address registers to draw the specified figure pixel by pixel.

The algorithms used by the processor for figure drawing are designed to optimize its drawing speed. To this end, the specific details about the figure to be drawn are reduced by the microprocessor to a form conducive to high-speed address calculations within the GDC. In this way the repetitive, pixel-by-pixel calculations can be done quickly. thereby minimizing the overall figure drawing time. The table below summarizes the parameters.

DRAWING TYPE	DC ·	D	D2	D1	DM
Initial Value*	0.	8	8	-1	-1
Line	<b> Δ</b>	2 AD  -  AI	2( AD  -  AI )	2 AD	
Arc**	r sin O†	r-1	2(r-1)	-1	rsin θ
Rectangle	3	A-1	B-1	, -1	A-1
Area Fili	B-1	A	A		_
Graphic Character***	B-1	A	Α		_
Read & Write Data	W-1.		_		_
DMAW	D-1	C-1	_	_	
DMAR.	D-1	C-1	(C-1)/2+	_	-

- * Initial values for the various parameters are loaded during the handling of the FIGS on code byte.
- ** Circles are drawn with 8 arcs, each of which span 45°, so that  $\sin \theta = 1/\sqrt{2}$  and  $\sin \theta = 0$ .
- Graphic characters are a special case of bit-map area filling in which B and A  $\leq$  8. If A = 8 there is no need to load D and D2.
- Where: -1 = all ONES value.
- All numbers are shown in base 10 for convenience. The GDC accepts base 2 numbers (2s complement notation where appropriate
  - = No parameter bytes sent to GDC for this parameter.
- $\Delta I =$  The larger at  $\Delta x$  or  $\Delta y$ .
- $\Delta D$  = The smaller at  $\Delta x$  or  $\Delta y$ .
- r = Radius at curvature, in pixels.
- $\theta = \text{Angle from major axis to start at the arc. } \theta \leq 45^{\circ}.$
- 1 = Round up to the next higher integer.
- ↓ = Round down to the next lower integer
- A = Number of pixels in the initially specified direction.
- B = Number of pixels in the direction at right angles to the initially specified direction.
- W = Number of words to be accessed.
- C = Number of bytes to be transferred in the initially specified direction. (Two bytes per word if word transfer mode is selected)
- D = Number of words to be accessed in the direction at right angles to the initially specified direction.
- DC = Drawing count parameter which is one less than the number of RMW cycles to be executed.
- DM = Dots masked from drawing during arc drawing.
- + = Needed only for word reads.

#### **Graphics Character Drawing**

Graphics characters can be drawn into display memory pixel-by-pixel. The up to 8-by-8 character is loaded into the GDC's parameter RAM by the system microprocessor. Consequently, there are no limitations on the character set used. By varying the drawing parameters and drawing direction, numerous drawing options are available. In area fill applications, a character can be written into display memory as many times as desired without reloading the parameter RAM.

Once the parameter RAM has been loaded with up to eight graphics character bytes by the appropriate PRAM command, the GCHRD command can be used

to draw the bytes into display memory starting at the cursor. The zoom magnification factor for writing, set by the zoom command, controls the size of the character written into the display memory in integer multiples of 1 through 16. The bit values in the PRAM are repeated horizontally and vertically the number of times specified by the zoom factor.

The movement of these PRAM bytes to the display memory is controlled by the parameters of the FIGS command. Based on the specified height and width of the area to be drawn, the parameter RAM is scanned to fill the required area.

For an 8-by-8 graphics character, the first pixel drawn uses the LSB of RA-15, the second pixel uses bit 1 of RA-15, and so on, until the MSB of RA-15 is reached.

The GDC jumps to the corresponding bit in RA-14 to continue the drawing. The progression then advances toward the LSB of RA-14. This snaking sequence is continued for the other 6 PRAM bytes. This progression matches the sequence of display memory addresses calculated by the drawing processor as shown above. If the area is narrower than 8 pixels wide, the snaking will advance to the next PRAM byte before the MSB is reached. If the area is less than 8 lines high, fewer bytes in the parameter RAM will be scanned. If the area is larger than 8 by 8, the GDC will repeat the contents of the parameter RAM in two dimensions, as required to fill the area with the 8-by-8 mozaic. (Fractions of the 8-by-8 pattern will be used to fill areas which are not multiples of 8 by 8.)

#### **Parameter RAM Contents: RAM Address RA** 0 to 15


The parameters stored in the parameter RAM, PRAM, are available for the GDC to refer to repeatedly during figure drawing and raster-scanning. In each mode of operation the values in the PRAM are interpreted by the GDC in a predetermined fashion. The host microprocessor must load the appropriate parameters into the proper PRAM locations. PRAM loading command allows the host to write into any location of the PRAM and transfer as many bytes as desired. In this way any stored parameter byte or bytes may be changed without influencing the other bytes.

The PRAM stores two types of information. For specifying the details of the display area partitions, blocks of four bytes are used. The four parameters stored in each block include the starting address in display memory of each display area, and its length. In addition, there are two mode bits for each area which specify whether the area is a bit-mapped graphics area or a coded character area, and whether a 16-bit or a 32-bit wide display cycle is to be used for that area.

The other use for the PRAM contents is to supply the pattern for figure drawing when in a bit-mapped graphics area or mode. In these situations, PRAM bytes 8 through 16 are reserved for this patterning information. For line, arc, and rectangle drawing (linear figures) locations 8 and 9 are loaded into the Pattern Register to allow the GDC to draw dotted, dashed, etc. lines. For area filling and graphics bit-mapped character drawing locations 8 through 15 are referenced for the pattern or character to be drawn.


Details of the bit assignments are shown on the following 519 pages for the various modes of operation.

### **uPD7220**



#### **Video Control Commands**


Reset



Blank the display, ente within the GDC -FIFO - Internal Counters

This command can be executed at any time and does not modify any of the parameters already loaded into the GDC.

If followed by parameter bytes, this command also sets the sync generator parameters as described below. Idle mode is exited with the START command.



In graphics mode, a word is a group of 16 pixels. In character mode, a word is one character code and its attributes, if anv.

The number of active words per line must be an even number from 2 to 256.

An all-zero parameter value selects a count equal to 2ⁿ where n = number of bits in the parameter field for vertical parameters.

All horizontal widths are counted in display words. All vertical intervals are counted in lines.

#### **SYNC Generator Period Constraints**

#### **Horizontal Back Porch Constraints**

- In general:
  - HBP ≥ 3 Display Word Cycles (6 clock cycles).
- If the IMAGE or WD modes change within one video field:
  - **HBP** ≥ 5 Display Word Cycles (10 clock cycles).

#### **Horizontal Front Porch Constraints**

- 1. If the display ZOOM function is used at other than 1X:
  - ≥ 2 Display Word Cycles (4 clock cycles).
- 2. If the GDC is used in the video sync Slave mode:
- HFP ≥ 4 Display Word Cycles (8 clock cycles). 3. If the Light Pen is used:
- HFP ≥ 6 Display Word Cycles (12 clock cycles).

#### **Horizontal SYNC Constraints**

 If Interlaced display mode is used: ≥ 3 Display Word Cycles (6 clock cycles).

#### Modes of Operation Bits

C	G	Display Mode
0	0	Mixed Graphics & Character
0	1	Graphics Mode
1	0	Character Mode
1	1	Invalid

Γ	s	Video Framing
0	0	Noninterlaced
0	1	Invalid
1	Ö	Interlaced Repeat Field for Character Displays
1	1	Interlaced

Repeat Field Framing: 2 Field Sequence with 1/2 line off-

set between otherwise identical fields.

Interlaced Framing:

2 Field Sequence with 1/2 line offset. Each field displays alternate

lines.

Noninterlaced Framing: 1 field brings all of the information

to the screen.

Total scanned lines in interlace mode is odd. The sum of VFP + VS + VBP + AL should equal one less than the desired odd number of lines.

D	Dynamic RAM Refresh Cycles Enable
0	No Refresh — STATIC RAM
1	Refresh — Dynamic RAM

Dynamic RAM refresh is important when high display zoom factors or DMA are used in such a way that not all of the rows in the RAMs are regularly accessed during display raster generation and for otherwise inactive display memory.


F	Drawing Time Window
0	Drawing during active display time and retrace blanking
1	Drawing only during retrace blanking

Access to display memory can be limited to retrace blanking intervals only, so that no disruptions of the image are seen on the screen.

#### SYNC Format Specify


SYNC: 0 DE

### **uPD7220**



This command also loads parameters into the sync generator. The various parameter fields and bits are identical to those at the RESET command. The GDC is not reset nor does it enter idle mode.

### Vertical Sync Mode




When using two or more GDCs to contribute to one image, one GDC is defined as the master sync generator, and the others operate as its slaves. The VSYNC pins of all GDCs are connected together.

#### **Slave Mode Operation**

A few considerations should be observed when synchronizing two or more GDCs to generate overlayed video via the VSYNC INPUT/OUTPUT pin. As mentioned above, the Horizontal Front Porch (HFP) must be 4 or more display cycles wide. This is equivalent to eight or more clock cycles. This gives the slave GDCs time to initialize their internal video sync generators to the proper point in the video field to match the incoming vertical sync pulse (VSYNC). This resetting of the generator occurs just after the end of the incoming VSYNC pulse, during the HFP interval. Enough time during HFP is required to allow the slave GDC to complete the operation before the start of the HSYNC interval.

Once the GDCs are initialized and set up as Master and Slaves, they must be given time to synchronize. It is a good idea to watch the VSYNC status bit of the Master GDC and wait until after one or more VSYNC pulses have been generated before the display process is started. The START command will begin the active display of data and will end the video synchronization process, so be sure there has been at least one VSYNC pulse generated for the Slaves to synchronize to.

#### **Cursor & Character Characteristics**




In graphics mode, LR should be set to 0. The blink rate parameter controls both the cursor and attribute blink rates. The cursor blink-on time = blink-off time = 2 x BR (video frames). The attribute blink rate is always ½ the cursor rate but with a ¾ on-¼ off duty cycle.


# **Display Control Commands**Start Display & End Idle Mode

START: 0 1 1 0 1 0 1 1

#### **Display Blanking Control**




### **Zoom Factors Specify**




Zoom magnification factors of 1 through 16 are available using codes 0 through 15, respectively.

#### **Cursor Position Specify**




In character mode, the third parameter byte is not needed. The cursor is displayed for the word time in which the display scan address (DAD) equals the cursor address. In graphics mode, the cursor word address specifies the word containing the starting pixel of the drawing; the dot address value specifies the pixel within that word.

#### Parameter RAM Load



From the starting address, SA, any number of bytes may be loaded into the parameter RAM at incrementing addresses, up to location 15. The sequence of parameter bytes is terminated by the next command byte entered into the FIFO. The parameter RAM stores 16 bytes of information in predefined locations which differ for graphics and character modes. See the parameter RAM discussion for bit assignments.

#### **Pitch Specification**




This value is used during drawing by the drawing processor to find the word directly above or below the current word, and during display to find the start of the next line.

The Pitch parameter (width of display memory) is set by two different commands. In addition to the PITCH command, the RESET (or SYNC) command also sets the pitch value. The "active words per line" parameter, which specifies the width of the raster-scan display, also sets the Pitch of the display memory. In situations in which these two values are equal there is no need to execute a PITCH command.

#### **Drawing Control Commands**

#### Write Data into Display Memory




Upon receiving a set of parameters (two bytes for a word transfer, one for a byte transfer), one RMW cycle into Video Memory is done at the address pointed to by the cursor EAD. The EAD pointer is advanced to the next word, according to the previously specified direction. More parameters can then be accepted.

For byte writes, the unspecified byte is treated as all zeros during the RMW memory cycle.

In graphics bit-map situations, only the LSB of the WDAT parameter bytes is used as the pattern in the RMW operations. Therefore it is possible to have only an all ones or all zeros pattern. In coded character applications all the bits of the WDAT parameters are used to establish the drawing pattern.

The WDAT command operates differently from the other commands which initiate RMW cycle activity. It requires parameters to set up the Pattern register while the other commands use the stored values in the parameter RAM. Like all of these commands, the WDAT command must be preceded by a FIGS command and its parameters. Only the first three parameters need be given following the FIGS opcode, to set up the type of drawing, the DIR direction, and the DC value. The DC parameter +1 will be the number of RMW cycles done by the GDC with the first set of WDAT parameters. Additional sets of WDAT parameters will see a DC value of 0 which will cause only one RMW cycle to be executed.


#### Mask Register Load




This command sets the value of the 16-bit Mask register of the figure drawing processor. The Mask register controls which bits can be modified in the display memory during a read-modify-write cycle.

The Mask register is loaded both by the MASK command and the third parameter byte of the CURS command. The MASK command accepts two parameter bytes to load a 16-bit value into the Mask register. All 16 bits can be individually one or zero, under program control. The CURS command on the other hand, puts a "1 of 16" pattern into the Mask register based on the value of the Dot Address value, dAD. If normal single-pixel-at-a-time graphics figure drawing is desired, there is no need to do a MASK command at all since the CURS command will set up the proper pattern to address the proper pixels as drawing progresses. For coded character DMA, and screen setting and clearing opertions using the WDAT command, the MASK command should be used after the CURS command if its third parameter byte has been output.

#### **Figure Drawing Parameters Specify**





	Valid	Fig	ure 7	Гуре	Sele	ect Combinations
	SL	R	<u>A</u>	GC	L	Operation
	0	0	0	0	0	Character Display Mode Drawing, Individual Dot Drawing, DMA, WDAT, and RDAT
1	0	0	0	0	1	Straight Line Drawing
	0	0	0	1	0	Graphics Character Drawing and Area filling with graphics character pattern
	0	0	1	0	0	Arc and Circle Drawing
	0	1	0	0	0	Rectangle Drawing
	1	0	0	1	. 0	Sianted graphics character drawing and slanted area filling


Only these bit combinations assure correct drawing operation.

#### Figure Draw Start

FIGD: 0 1 1 0 1 1 0 0

On execution of this instruction, the GDC loads the parameters from the parameter RAM into the drawing processor and starts the drawing process at the pixel pointed to by the cursor, EAD, and the dot address, dAD.


#### **Graphics Character Draw and Area Filling Start**



Based on parameters loaded with the FIGS command, this command initiates the drawing of the graphics character or area filling pattern stored in Parameter RAM. Drawing begins at the address in display memory pointed to by the EAD and dAD values.

#### **Data Read Commands**


#### **Read Data from Display Memory**



Using the DIR and DC parameters of the FIGS command to establish direction and transfer count, multiple RMW cycles can be executed without specification of the cursor address after the initial load (DC = number of words or bytes).

As this instruction begins to execute, the FIFO buffer direction is reversed so that the data read from display memory can pass to the microprocessor. Any commands or parameters in the FIFO at this time will be lost. A command byte sent to the GDC will immediately reverse the buffer direction back to write mode, and all RDAT information not yet read from the FIFO will be lost. MOD should be set to 00 if no modification to video buffer is desired.

#### **Cursor Address Read**




The Execute Address, EAD, points to the display memory word containing the pixel to be addressed.

The Dot Address, dAD, within the word is represented as a

1-of-16 code for graphics drawing operations.


#### Light Pen Address Read




The light pen address, LAD, corresponds to the display word address, DAD, at which the light pen input signal is detected and dealitched.

The light pen may be used in graphics, character, or mixed modes but only indicates the word address of light pen position.

### **DMA Read Request**



#### **DMA Write Request**



#### **Absolute Maximum Ratings*** (Tentative)

Ambient Temperature under Bias	0°C to 70°C
Storage Temperature	-65°C to 150°C
Voltage on any Pln with respect to Ground	-0.5V to +7V
Power Dissipation	1.5 Watt

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC Characteristics**

 $t_{a} = 0$  °C to 70 °C;  $V_{CC} = 5V \pm 10\%$ ; GND = 0V

		Limits				
Parameter	Symbol	Min	Max	Unit	Test Conditions	
Input Low Voltage	VIL	-0.5	0.8	V		
Input High Voltage	ViH	2.0	V _{CC} + 0.5	٧		
Output Low Voltage	VOL		0.45	٧	IOL = 2.2 mA	
Output High Voltage	VOH	2.4		٧	IOH = -400 μA	
Input Low Leak Current	JIL.		-10	μΑ	V _I = 0V	
Input High Leak Current	lin.		+10	μA	VI = VCC	
Output Low Leak Current	lÖL		-10	μA	Vo = 0V	
Output High Leak Current	IOH		+10	μΑ	Vo = Vcc	
Clock Input Low Voltage	VCL	-0.5	0.6	v	• ••	
Clock Input High Voltage	VCH	3.9	V _{CC} + 1.0	v		
V _{CC} Supply Current	ICC		270			

#### Capacitance

ta = 25°C; V_{CC} = GND = 0V

Parameter	Symbol	<u>Limits</u> Min Max	Unit	Test Conditions	
Input Capacitance I/O Capacitance	C _{IN}	10 20	pF pF	fc = 1 MHz	
Output Capacitance Clock Input Capacitance	Сопт	20 20	pF pF	(unmeasured) = 0V	

#### **AC Characteristics**

 $t_A = 0$  °C to 70 °C;  $V_{CC} = 5.0V \pm 10\%$ ; GND = 0V

Read	Cycle	(GDC ↔ CP	U)		
	<del></del>	Lin	nits		Test
Symbol	Parameter	Min	Max	Unit	Conditions
tAR	Address Setup to RD+	0		ns	
t _{RA}	Address Hold from RDf	0		ns	
t _{RR1}	PD Pulse Width	t _{RD1} + 20	80	ns	
t _{RD1}	Data Delay from RD↓		80	ns	CL = 50 pF
^t DF	Data Floating from RDf	0	100	ns.	
toov	PD Bules Cycle	Atour		ne	

		Lii	mits		Test
Symbol	Parameter	Min ⁻	Max	Unit	Conditions
taw	Address Setup to WR↓	0		ns	
twa	Address Hold from WRt	0		ns	
tww	WR Pulse Width	100		ns	
tow	Data Setup to WR1	80		ns	
twD	Data Hold from WRf	0		ns	
twcy	WR Pulse Cycle	4 tCLK		ns	

DMA Read Cycle		(GDC ↔ C	PU)		
			Limits		Test
Symbol	Parameter	Min	Max	Unit	Condition
t _{KR}	DACK Setup to RDI	0		ns	
t _{RK}	DACK Hold from RDt	0		ns	
t _{RR2}	RD Pulse Width	t _{RD2} + 20		ns	
t _{RD2}	Data Delay from RD↓		1.5 t _{CLK} + 80	ns	C _L = 50 pl
^t REQ	DREQ Delay from 2XCCLK1		120	ns	C _L = 50 p
tQK	DREQ Setup to DACK	0		ns	
t _{DK}	DACK High Level Width	tCLK		ns	
t _E	DACK Pulse Cycle	4 tcLK		ns	
t _{KQ(R)}	DREQ ↓ Delay from DACK↓		2 t _{CLK} + 120	ns	C _L = 50 pl

DMA Write Cycle		(GDC ↔	CPU)		
	······································		Limits		Test
Symbol	Parameter	Min	Max	Unit	Conditions
tKW	DACK Setup to WR↓	0		ns	
twĸ	DACK Hold from WR1	0		ns	
tKQ(R)	DREQ ↓ Delay from DACK	ł	t _{CLK} + 120	ns	CL = 50 pF

R/M/W Cycle		(GDC ++ D			
		Llin	Limits		Test
Symbol	Parameter	Min	Max	Unit	Conditions
t _{AD}	Address/Data Delay from 2XCCLK1		130	ns	C _L = 50 pF
toff	Address/Data Floating from 2XCCLK†	10	130	ns	CL = 50 pF
tois	Input Data Setup to 2XCCLK↓	40		ns	
^t DIH	Input Data Hold from 2XCCLK↓	0		ns	
^t DBI	DBIN Delay from 2XCCLK↓		90	ns	C _L = 50 pF
t _{RR}	ALE† Delay from 2XCCLK†	30	110	ns	C _L = 50pF
t _{RF}	ALE+ Delay from 2XCCLK+	20	90	пв	C _L = 50 pF
t _{RW}	ALE Width	1/3 t _{CLK}		ns	C _L = 50 pF

#### **Display Cycle**

(GDC ↔ Display Memory)

		LI	mits		Test
Symbol	Parameter	Min	Max	Unit	Conditions
tvD	Video Signal Delay		120	ns	C _L = 50 pF
	from 2XCCLKt				

### Input Cycle


		L	mits		Test
Symbol	Parameter	Min	Max	Unit	Conditions
^t PS	Input Signal Setup to 2XCCLK†	20		ns	
tpW.	Input Signal Width	tCLK		ПB	

#### Clock


		L	Test		
Symbol	Parameter	Min	Max	Unit	Conditions
tCR	Clock Rise Time		10	ns	
^t CF	Clock Fall Time		10	ns	
^t CH	Clock High Pulse Width	95		ns	
t _{CL}	Clock Low Pulse Width	. 95		ns	
tCLK	Clock Cycle	200	2000	ns	

### **Timing Waveforms**

#### Display Memory RMW Timing




#### Microprocessor Interface Write Timing




### Timing Waveforms (Cont.)


#### Microprocessor Interface Read Timing



#### Microprocessor Interface DMA Write Timing




#### Microprocessor Interface DMA Read Timing




### Timing Waveforms (Cont.)


#### Display Memory Display Cycle Timing




#### Light Pen and External Sync Input Timing




#### **Clock Timing**



### Test Level (for AC Tests)




2xWCLK:





## **Timing Waveforms (Cont.)**

### Interlaced Video Timing




#### **Video Sync Generator Parameters**






### **Timing Waveforms (Cont.)**

#### Display and RMW Cycles (1x Zoom)




#### Display and RMW Cycles (2x Zoom)




## Timing Waveforms (Cont.)


### Zoomed Display Operation with RMW Cycle (3x Zoom)



#### **Video Field Timing**




#### **Drawing Intervals**



DMA REQUEST INTERVAL

ADDITIONAL DMA REQUEST INTERVALS WHEN IN FLASH MODE

#### **DMA Request Intervals**



### **µPD7220**

### Pin identification

	Pin		
No.	\$ymbol	Direction	Function
1	2xWCLK	IN	Clock Input
2	DBIN	OUT	Display Memory Read Input Flag
3	HSYNC	OUT	Horizontal Video Sync Output
4	V/EXT SYNC	IN/OUT	Vertical Video Sync Output or External VSYNC Input
5	BLANK	OUT	CRT Blanking Output
6	ALE (RAS)	OUT	Address Latch Enable Output
7	DRQ	OUT	DMA Request Output
8	DACK	IN	DMA Acknowledge input
9	RD	IN	Read Strobe Input for Microprocessor Interface
10	WA	IN	Write Strobe input for Microprocessor Interface
11	A0	IN	Address Select Input for Microprocessor Interface
12-19	DB0 to 7	IN/OUT	Bidirectional Data Bus to Host Microprocessor
20	GND	_	Ground
21	LPEN	IN	Light Pen Detect Input
22-34	AD0 to 12	IN/OUT	Address and Data Lines to Display Memory
35-37	AD13 to 15	IN/OUT	Utilization Varies with Mode of Operation
38	A16	OUT	Utilization Varies with Mode of Operation
39	A17	OUT	Utilization Varies with Mode of Operation
40	Vcc	_	+5V ± 10%

### **Character Mode Pin Utilization**

	Pin		
No.	Name	Direction	Function
35-37	AD13 to 15	OUT	Line Counter Bits 0 to 2 Outputs
38	A16	OUT	Line Counter Bit 3 Output
39	A17	OUT	Cursor Output

#### **Mixed Mode Pin Utilization**

	Pin		
No.	Name	Direction	Function
35-37	AD13 to 15	IN/OUT	Address and Data Bits 13 to 15
38	A16	OUT	Attribute Blink and Clear Line Counter* Output
39	A17	OUT	Cursor and Bit-Map Area* Flag Output

^{* =} Output during the HSYNC interval. Use the trailing edge at HSYNC to clock this value into a flop for reference during the rest of the video line.


### **Graphics Mode Pin Utilization**

Pin No. Name					
		Direction	Function		
35-37	AD13 to 15	IN/OUT	Address and Data Sits 13 to 15		
38	A16	OUT	Address Bit 16 Output		
39	A17	OUT	Address Bit 17 Output		


#### **Pin Configuration**

A0 Cl DB-0 Cl DB-1 Cl DB-2 Cl DB-3 Cl DB-4 Cl	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	μPD <b>7220</b>	40 39 33 33 37 37 37 37 37 37 37 37 37 37 37	V _{cc} A-17 A-16 AD-15 AD-14 AD-13 AD-11 AD-10 AD-9 AD-8 AD-7 AD-6 AD-5 AD-4 AD-3
DB-3 C	15		26 🗀	AD-4
DB-5 🗖	17		24 🗖	AD-2
DB-7	18 19		22	AD-1 AD-0
GND (T	20		21 🗀	LPEN

### **Block Diagram of a Graphics Terminal**




# Package Outlines µPD7220D



Ceramic

ITEM	MILLIMETERS	INCHES
А	51.5 MAX	2.03 MAX
В	1.62 MAX	0.06 MAX
С	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
Ē	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN	0.04 MIN
G	3.2 MIN	0.13 MIN
Н	1.0 MIN	0.04 MIN
I	3.5 MAX .	0.14 MAX
. J	4.5 MAX	0.18 MAX
К	15.24 TYP	0.6 TYP
L	14.93 TYP	0.59 TYP
М	0.25 ± 0.05	0.01 ± 0.0019

### μ**PD7220C**



Plastic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1,2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
1	5.22 MAX	0.206 MAX
j	5.72 MAX	0.225 MAX
К	15.24	0.600
L	13.2	0,520
М	0.25 ^{+ 0.1} 0.05	0.010 ^{+ 0.004} 0.002

# NEC Electronics U.S.A. Inc. Microcomputer Division

# INTELLIGENT ALPHANUMER LCD CONTROLLER/DRIVER


### **Description**

The µPD7225 is an intelligent peripheral device designed to interface most microprocessors with a wide variety of alphanumeric LCDs. It can directly drive any static or multiplexed LCD containing up to 4 backplanes and up to 32 segments and is easily cascaded for larger LCD applications. The uPD7225 communicates with a host microprocessor through an 8-bit serial interface. It includes a 7-segment numeric and a 14-segment alphanumeric segment decoder to reduce system software requirements. The µPD7225 is manufactured with low power consumption CMOS process allowing use of a single power supply between 2.7V and 5.5V and is available in a space-saving 52-pin flat plastic package.

#### Features

- ☐ Single-chip LCD Controller with Direct LCD Drive ☐ Low-cost Serial Interface to most Microprocessors ☐ Compatible with: 7-Segment Numeric LCD Configurations—up to 16
  - Digits
  - 14-Segment Alphanumeric LCD Configurations—up to 8 Characters
- ☐ Selectable LCD Drive Configuration: Static, Biplexed, Triplexed, or Quadriplexed
- ☐ 32-Segment Drivers
- ☐ Cascadable for Larger LCD Applications
- ☐ Selectable LCD Bias Voltage Configuration: Static, 1/2, or 1/3
- ☐ Hardware Logic Blocks Reduce System Software Requirements
  - 8-Bit Serial Interface
  - Two 32 x 4-Bit Static RAMs for Display Data and Blinking Data Storage
  - Programmable Segment Decoding Capability
    - 16-Character, 7-Segment Numeric Decoder - 64-Character, 14-Segment USASCII Alpha-
    - numeric Decoder
  - Programmable Segment Blinking Capability
  - Automatic Synchronization of Segment Drivers with Sequentially Multiplexed Backplane Drivers
- ☐ Single Power Supply, Variable from 2.7V to 5.5V
- □ Low Power Consumption CMOS Technology
- ☐ Extended 40°C to +85°C Temperature Range Available
- □ Space-saving 52-Pin Flat Plastic Package


#### **Pin Configuration**



#### Pin Description

Pin No. Symbol		<b>-</b>		
		- Function		
1	CL ₂	System clock output (active high). Connect to CL ₁ with 180kΩ resistor, or leave open.		
2	SYNC	Synchronization port (active low). For multichip operation tie all SYNC lines together.		
3-5	VLCD ₁ , VLCD ₂ , VLCD ₃	LCD bias voltage supply inputs to LCD voltage controller. Apply appropriate voltages from a voltage ladder connected across V _{DD} .		
6	V _{SS}	Ground.		
7, 33	V _{DD}	Power supply positive. Apply single voltage ranging from 2.7V to 5.5V for proper operation.		
8	SCK	Serial clock input (active low). Synchronizes 8-bit serial data transfer from microprocessor to μPD7225.		
9	SI	Serial input (active high). Data input from microprocessor.		
10	CS	Chip select input (active low). Enables μPD7225 for data input from microprocessor. Display can also be updated when μPD7225 is deselected.		
11	BUSY	Busy output (active low). Handshake line indicates that $\mu PD7225$ is ready to receive next data byte.		
12	C/D	Command/data select input (active both high and low). Distinguishes serially input data byte as a command or as display data.		
13	RESET	Reset input (active low). R/C circuit or pulse initializes μPD7225 after power-up.		
14	NC	No connection.		
15-18	COM ₀ -COM ₃	LCD Backplane Driver Outputs.		
19-32, 34-51	S ₀ -S ₃₁	LCD Segment Driver Outputs.		
52	CL ₁	System clock input (active high). Connect to CL ₂ with 180kΩ resistor, or to external clock source.		





### **Command Summary**

		Instruction Code									
	Description	Binary							HEX		
Command		D7	D ₆	D.	D4	D ₃	D ₂	D,	D,		
1. MODE SET	Initialize the µPD7225, including selection of:  1) LCD Drive Configuration  2) LCD Bias Voltage Configuration  3) LCD Frame Frequency	0	1	0	D₄	D₃	D ₂	D ₁	D₀	40-5F	
2. UNSYNCHRONOUS DATA TRANSFER	Synchronize Display RAM data transfer to Display Latch with CS	0	0	1	1	0	0	0	0	30	
3. SYNCHRONOUS DATA TRANSFER	Synchronize Display RAM data transfer to Display Latch with LCD Drive Cycle	0	0	1	1	0	0	0	1	31	
4. INTERRUPT DATA TRANSFER	Interrupt Display RAM data transfer to Display Latch	0	0	1	1	1	0	0	0	38	
5. LOAD DATA POINTER	Load Data Pointer with 5 bits of Immediate Data	1	1	1	D₄	D ₃	D ₂	Dı	D ₀	E0-FF	
6. CLEAR DISPLAY RAM	Clear the Display RAM and reset the Data Pointer	0	0	1	0	0	0	0	0	20	
7. WRITE DISPLAY RAM	Write 4 bits of Immediate Data to the Display RAM location addressed by the Data Pointer; Increment Data Pointer	1	1	0	1	D ₃	D ₂	D ₁	D ₀	D0-Df	
8. AND DISPLAY RAM	Perform a Logical AND between the Display RAM data addressed by the Data Pointer and 4 bits of Immediate Data; Write result to same Display RAM location. Increment Data Pointer	1	0	0	1	D ₃	D ₂	D₁	D₀	90-9F	

				tr	ıstı	uct	lon	Co	de	
				÷	Bin	ary				HEX
Command	Description	D7	D ₆	D.	D ₄	D ₃	D ₂	D ₁	D,	
9. OR DISPLAY RAM	1	0	1	1	D₃	D ₂	Dı	Do	B0-BF	
10. ENABLE SEGMENT DECODER	Start use of the Segment Decoder	Ó	0	0	1	0	1	0	1	15
11. DISABLE SEGMENT DECODER	Stop use of the Segment Decoder	0	0	0	1	0	1	0	0	14
12. ENABLE DISPLAY	Turn on the LCD	0	0	0	1	0	0	0	1	11
13. DISABLE DISPLAY	Turn off the LCD	0	0	0	1	0	0	0	0	10
14. CLEAR BLINKING RAM	Clear the Blinking RAM and reset the Data Pointer	0	0	0	0	0	0	0	0	00
15. WRITE BLINKING RAM	Write 4 bits of Immediate Data to the Blinking RAM location addressed by the Data Pointer; Increment Data Pointer	1	1	0	0	D ₃	D₂	Dı	Do	C0-CF
16. AND BLINKING RAM	Perform a Logical AND between Blinking RAM data addressed by the Data Pointer and 4 bits of Immediate Data; Write result to same Blinking RAM Location; Increment Data Pointer	1	0	0	0	D₃	D ₂	D ₁	Do	80-8F
17. OR BLINKING RAM	Perform a Logical OR between Blinking RAM data addressed by the Data Pointer and 4 bits of Immediate Data; Write result to same Blinking Location; Increment Data Pointer	1	0	1	0	D ₃	D ₂	D ₁	D₀	A0-AF
18. ENABLE BLINKING	Start Segment Blinking at the Frequency Specified by 1 bit of Immediate Data	0	0	0	1	1	0	1	Do	1A-1B
19. DISABLE BLINKING	Stop Segment Blinking	0	0	0	1	1	0	0	0	18

Details of operation and application examples can be found in the "µPD7225 Intelligent Alphanumeric LCD Controller/Driver Technical Manual."

**Absolute Maximum Ratings*** 

-0.3V to +7.0V
-0.3V to V _{DD} +0.3V
-65°C to +150°C
- 10°C to + 70°C

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC** Characteristics

 $T_a = -10^{\circ}C \text{ to } +70^{\circ}C; V_{DD} = +5.0V \pm 10\%$ 

		ı	.imits			Test
Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input Voltage High	VIH	0.7 V _{DD}		VDD	٧	
input Voltage Low	VIL	0		0.3 V _{DD}	٧	
Input Leakage Current High	LIH	_		2	μΑ	V _{IH} = V _{DD}
Input Leakage Current Low	LIL			-2	μΑ	VIL - OV
Output Voltage High	VOH	V _{DD} -0.5			٧	BUSY, SYNC, IOH = -10 µA
Output Voltage	V _{OL1}			0.5	٧	BUSY, IOL = 100 HA
Low	V _{OL2}			1.0	٧	SYNC, IOL - 900 µA
Output Leakage	ILOH			2	μA	VOH - VDD
Current Low	LOL			2	μΑ	V _{OL} = 0V
Output Short Circuit Current	los			- 300	μΑ	SYNC, V _{OS} = 1.0V
Backplane Driver Output Impedance	RCOM		5	7	kΩ	COM ₀ -COM ₃ , V _{DD} > V _{LCD} . Applies to static-, 1/2-, and 1/3-LCD bias voltage scheme
Segment Driver Output Impedance	R _{SEG}		7	14	kΩ	S ₀ -S ₃₁ , V _{DD} > V _{LCD} . Applies to static-, 1/2-, and 1/3-LCD bias voltage scheme
Supply Current	^I DD		100	250	μА	CL ₁ external clock, f _{\$\phi\$} = 200 KHz

#### DC Characteristics (Cont.)

#### Ta = 0°C to +70°C; VDD = 2.7 to 5.5V

		u	mits			Test		
Parameter	Symbol	Min	Тур	Max	Unit	Conditions		
Input Voltage	V _{IH1}	0.7 V _{DD}		VDD	٧	Except SCK		
High	V _{IH2}	0.8 V _{DD}		VDD	V	SCK		
Input Voltage	V _{IL1}	0		0.3 V _{DD}	٧	Except SCK		
Low	V _{IL2}	0		0.2 V _{DD}	٧	SCK		
Input Leakage Current High	LIH			2	μΑ	V _{IH} = V _{DD}		
Input Leakage Current Low	LIL			-2	μΑ	VIL - OV		
Output Voltage High	v _{OH}	V _{DD} -0.75			٧	BUSY, SYNC,		
Output Voltage	V _{OL1}			0.5	٧	BUSY, IOL = 100 µ		
Low	VOL2			0.5	٧	SYNC, IOL - 400 µ		
Output Leakage	ILOH	************		2	μΑ	VOH - VDD		
Current Low	LOL			-2	μΑ	V _{OL} = 0V		
Output Short Circuit Current	los			- 200	μΑ	SYNC, V _{OS} = 0.5V		
Backplane Driver Output Impedance	R _{COM}		6		kΩ	COM ₀ -COM ₃ , V _{DD} > V _{LCD} - Applies to static-, 1/2-, and 1/3-LCD bias voltage scheme		
Segment Driver Output Impedance	R _{SEG}		12		kΩ	S ₀ -S ₃₁ , V _{DD} > V _{LCD} - Applies to static-, 1/2-, and 1/3-LCD bias voltage schemi		
Supply Current	l _{DD}		30	100	μΑ	CL ₁ external clock, V _{DD} = 3.0V ± 109 f _{\$\psi\$} = 140 KHz		

#### AC Characteristics

 $T_a = -10^{\circ}C \text{ to } +70^{\circ}C; V_{DD} = +5.0V \pm 10\%$ 

			Limits			Test
Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Clock Frequency —	14	50		200	KHz	
Clock Frequency —	fosc	85	130	175	KHz	R = 180 kΩ + 5%
Clock Pulse Width High	t+WH	2		16	μΒ	CL ₁ , external clock
Clock Pulse Width Low	t+WL	2		16	μ8	CL ₁ , external clock
SCK Cycle	t _{CYK}	900			ns	
SCK Pulse Width High	tKWH	400			ns	
SCK Pulse Width Low	tkw _L	400			n <b>s</b>	
BUSYt to SCK+ Hold Time	¹BH _K	0			ns	
SI Setup Time to	t _{ISK}	100			ns	
SI Ho <u>ld Ti</u> me After SCK1	t _{IHK}	200			ns	
8th SCK† to BUSY+ Delay Time	t _{KDB}			3	μ8	C _{LOAD} = 50 pF
CS↓ to BUSY↓ Delay Time	t _{CDB}			1.5	μΒ	C _{LOAD} = 50 pF
C/D Setup Time to 8th SCKt	^t DS _K	9			μS	
C/D Hold Time After 8th SCK1	t _{DHK}	1			μ\$	
CS Hold Time After 8th SCK1	t _{CHK}	1			μ8	
CS Pulse Width High	tcw _H	8/f ₄			μ8	
CS Pulse Width Low	tcwL	8/f4			μΒ	

#### AC Characteristics (Cont.) ___

#### Ta = 0°C to +70°C; Vpp = 2.7V to 5.5V


			Limits			Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Clark Francisco	14	50		140	KHz	
Clock Frequency-	fosc	50	100	140	KHz	R = 180 kΩ + 5%, V _{DD} = 3.0V ± 10%
Clock Pulse Width High	t+WH	3		16	μ8	CL ₁ , external clock
Clock Pulse Width Low	t+w _L	3		16	μs	CL ₁ , external clock
SCK Cycle	t _{CYK}	4			μS	
SCK Pulse Width High	tKWH	1.8			μ8	
SCK Pulse Width Low	tKWL	1.8			μ8	
BUSYt to SCK+ Hold Time	^t BH _K	0			ns	
SI Setup Time to SCK1	tis _K	1			μ <b>8</b>	
SI Hold Time After SCK1	t _{IHK}	1			μ8	
8th SCKt to BUSY+ Delay Time	tKDB			5	μΒ	C _{LOAD} = 50 pF
CS↓ to BUSY↓ Delay Time	tCDB			5	μΒ	C _{LOAD} = 50 pF
C/D Setup Time to 8th SCKt	t _{DSK}	18			μΒ	
C/D Hold Time After 8th SCK1	^t DH _K	1			μ <b>8</b>	
CS Hold Time After 8th SCK1	t _{CHK}	1			με	
CS Pulse Width High	¹cw _H	8/14			με	
CS Pulse Width Low	tcwL	8/14			μ8	
SYNC Load Capacitance	CLOAD		-	50	ρF	f _{\$\phi\$} = 200 KHz

#### Capacitance

Ta = 25°C


		L	mits			Test				
Parameter	Symbol	Min	Тур	Max	Unit		itions			
Input Capacitance	CI			10	pF					
	CO1			20	pF	Except BUSY	f _A = 1 MHz.			
Output Capacitance	CO2			15	pF	BUSY	Unmeasured			
input/Output Capacitance	CIO			15	ρF	SYNC	pins return to 0V.			
Clock Capacitance	C ₊			30	pF	CL ₁ Input				

### **AC Timing Characteristics**




#### **Timing Waveforms**

Clock




#### Serial Interface





## μ**PD7225**

#### **Characteristics Curves**


Ta = 25°C








# Package Dimensions (Unit: mm) Use IC Socket IC-53-11 for all packages. $\mu$ PD7225G-01



#### μ**PD7225G-00**



#### NOTES



#### μPD7227 INTELLIGENT DOT-MATRIX LCD CONTROLLER/DRIVER


#### DESCRIPTION

The  $\mu$ PD7227 Intelligent Dot-matrix LCD Controller/Driver is a peripheral device designed to interface most microprocessors with a wide variety of dot matrix LCDs. It can directly drive any multiplexed LCD organized as 8 rows by 40 columns, and is easily cascaded up to 16 rows and 280 columns. The  $\mu$ PD7227 is equipped with several hardware logic blocks, such as an 8-bit serial interface, ASCII character generator, 40 x 16 static RAM with full read/write capability, and an LCD timing controller; all of which reduce microprocessor system software requirements. The  $\mu$ PD7227 is manufactured with a single 5V CMOS process, and is available in a space-saving 64-pin flat plastic package.

#### **FEATURES**

- . Single-chip LCD controller with direct LCD drive
- Compatible with most microprocessors
- · Eight row drives
  - Designed for dot-matrix LCD configurations up to 280 dots
  - Designed for 5 x 7 dot-matrix character LCD configuration; up to 8 characters
  - Cascadable to 16 row drives
- 40 column drives
  - Cascadable to 280 column drives
- Hardware logic blocks reduce system software requirements
  - 8-bit serial interface for communication
  - ASCII 5 x 7 dot-matrix character generator with 64-character vocabulary
  - 40 x 16 bit static RAM for data storage, retrieval, and complete back-up memory capability
  - Voltage controller generates LCD bias voltages
  - Timing controller synchronizes column drives with sequentially-multiplexed row drives
- Single +5V power supply
- CMOS technology


#### PIN CONFIGURATION



#### PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	NC	No connection,
2-24, 47-57, 59-64	C ₀ -C ₃₉	LCD Column Driver Outputs.
25	V _{SS}	Ground
26, 58	V _{DD}	Power supply positive, Apply single voltage ranging from 2.7V to 5.5V for proper operation.
27	CLOCK	System Clock input (active high) connect to external clock source.
28	RESET	Reset input (active high), R/C circuit or pulse initializes µPD7227 after power-up,
29	SI	Serial input (active high). Data input from microprocessor.
30	C/D	Command/Data Select input (active both high and low). Distinguishes serially input data byte as a command or as display data.
31	SO/BUSY	Serial Output (active high)/Busy output (active low). Data output from $\mu$ PD7227 to microprocessor when in READ MODE and C/ $\overline{D}$ is low. Handshake output indicates that $\mu$ PD7227 is ready to receive/send next data byte.
32	SCK	Serial Clock input (active low), Synchronizes 8-bit serial data transfer between microprocessor and $\mu\text{PD7227}$ .
33	ĊŚ	Chip Select Input (active low) enables $\mu$ PD7227 for communication with microprocessor.
34	SYNC	Synchronization port (active high). For multichip operation tie all SYNC lines together, and configure with MODE SET command.
35-38	VLCD ₁ , VLCD ₂ , VLCD ₃ , VLCD ₄	LCD Bias Voltage supply inputs to LCD Voltage Controller, Apply appropriate voltages from a voltage ladder connected across VDD.
39-46	R _{0/8} -R _{7/15}	LCD Row Driver Outputs.

## BLOCK DIAGRAM



#### COMMAND SUMMARY

		Γ.			Inst	ructio	n Cor	10		
		<u> </u>				ary			· · ·	HEX
Command	Description	D7	D ₆	D ₅	D ₄	D ₃	D ₂	D↑	Do	
1, MODE SET	Initialize the µPD7227, including selection of 1. LCD Drive Configuration	0	0	0	1	1	D ₂	D ₁	D ₀	18-1F
on with the second	2. Row Driver Port Function 3. RAM Bank 4. SYNC Port Function			•.			. *			
2. FRAME FRE- QUENCY SET	Set LCD Frame Frequency	0	0	0	1	0	D ₂	D ₁	D ₀	10-17
3. LOAD DATA POINTER	Load Data Pointer with 7 bits of Immediate Data	1	D ₆	D ₅	D ₄	D3	D ₂	D ₁	D ₀	80-E7
4. WRITE MODE	Write Display Byte in Serial Register to RAM location addressed by Data Pointer; modify Data Pointer	0	1	1	0	0	1	D ₁	D ₀	64-67
5. READ MODE	Load RAM contents addressed by Data Pointer into Serial Register for output; modify Data Pointer	0	1	1	0	0	0	D ₁	D ₀	60-63
6, AND MODE	Perform a Logical AND between the display byte in the Serial Register and the RAM contents addressed by Data Pointer; write result to same RAM location; modify Data Pointer	0	1	1	0	1	1	D _{.1}	D ₀	6C-6F
7, OR MODE	Perform a Logical OR between the display byte in the Serial Register and the RAM contents addressed by Data Pointer; write Result to same RAM location; modify Data Pointer	0	1	1	0	1	0	D ₁	D ₀	68-6B
8, CHARACTER MODE	Decode display byte in Serial Register into 5 x 7 character with Character Generator; write character to RAM location addressed by Data Pointer; increment Data Pointer by 5	0.	1	1	1	O 	0	1	0	72
9. SET BIT	Set single bit of RAM location addressed by Data Pointer; modify Data Pointer	0	1	0	D ₄	D ₃	D ₂	D ₁	D ₀	40-5F
10. RESET BIT	Reset single bit of RAM location addressed by Data Pointer; modify Deta Pointer	0	0	1	D ₄	D ₃	D ₂	D ₁	D ₀	20-3F
11. ENABLE DISPLAY	Turn on the LCD	0	0	0	0	1	0, .	0	1	09
12. DISABLE DISPLAY	Turn off the LCD	0 ·	0	0	0	1	0	0	0	08

Further details of operation can be found in the "µPD7227 Intelligent Dot-Matrix LCD Controller/Driver Technical Manual."

#### **µPD7227**

Power Supply, V _{DD}	0.3V to +7.0V	ABSOLUTE MAXIMUM
All inputs and outputs with respect to VSS	0,3V to V _{DD} +0.3	RATINGS*
Storage Temperature	40°C to +125°C	
Operating Temperature	-10°C+++70°C	

 $T_a = 25^{\circ}C$ 

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification, Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C}, V_{DD} = +5.0 \text{V} \pm 10\%$ 

			LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Voltage High	VIH	0.7 V _{DD}		VDD	٧	
Input Voltage Low	VIL	0		0.3 ∨ _{DD}	v	
Input Leakage Current High	LIH			+10	μΑ	V _{IH} = V _{DD}
Input Leakage Current Low	ILIL			-10	μΑ	V _{IH} = 0V
Output Voltage	VOH ₁	V _{DD} -0.5			V	SO/BUSY, IOH = -400 µA
High	V _{OH2}	VDD-0.5			•	SYNC, IOH = -100 #A
Output Voltage	VOL1			0.45	v	SO/BUSY, IOL = +1.7mA
Low	V _{OL2}	1		0,40	•	SYNC, IOL = +100 μA
Output Leakage Current High	ILOH			+10	μА	VOH = VDD
Output Leakage Current Low	ILOL			-10	μА	V _{OL} = 0V
LCD Operating	VLCD	3,0		V _{DD}	v	8-Row Multiplexed LCD Drive Configuration
Voltage	1,00		۷ _{DD}		•	16-Row Multiplexed LCD Drive Configuration
Row Drive Output Impedance	RROW		4	8	kΩ	
Column Drive Output Impedance	RCOLUMN		10	15	kΩ	
Supply Current	I _{DD}		200	400	μА	fφ = 400 KHz

#### $T_a = -25^{\circ}C, V_{DD} = 0V$

			LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CI			10	pF	fφ = 1 MHz
Output Capacitance	СО			25	pF	Unmeasured pins
Input/Output Capacitance	CIO			15	pF SYNC	returned to Ground.


#### DC CHARACTERISTICS

CAPACITANCE


AC CHARACTERISTICS T_a = -10°C to +70°C, V_{DD} = +5.0V ± 10%


	LIMITS					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Clock Frequency	fφ	100		1000	KHz	
Clock Pulse Width High	tφW _H	400			ns	
Clock Pulse Width Low	tφWL	400			ns	
SCK Cycle	tCYK	0,9			με	
SCK Pulse Width High	tkWH	400			ns	
SCK Pulse Width Low	tKWL	400			ns	
SCK Hold Time After BUSY↑	tKHB	0.			ns	
SI Setup Time To SCK†	tisk	100			ns	
SI Hold Time After SCK1	tIHK	250			ns	
SO Delay Time After SCK↓	tonk			320	ns	
SO Delay Time After C/D↓	toDD			2	μs	
SCK Hold Time After C/D↓	^t KH _D	2			με	
BUSY Delay Time After 8th SCK†	t _{BDK}			3	μs	CLOAD = 50 pF
BUSY Delay Time After C/D↑	t _{BDD}			2	μs	
BUSY Delay Time After CS↓	t _{BDC}			2	μs	
C/D Setup Time to 8th SCK↑	t _{DSK}	2			μs	
C/D Hold Time After 8th SCK↑	^t DH _K	2			μs	
CS Hold Time After 8th SCK↑	tCHK	2			μs	
CS Pulse Width High	tcwH	2/fφ			μs	
CS↑ Delay Time to BUSY Floating	tCD _B	2			με	CLOAD = 50 pF
SYNC Load Capacitance	CLOADS			100	pF	

#### **CLOCK WAVEFORM**



#### SERIAL INTERFACE **TIMING WAVEFORMS**







## **DIGITAL SIGNAL PROCESSOR**

DESCRIPTION The NEC μPD7720 Signal Processing Interface (SPI) is an advanced architecture microcomputer optimized for signal processing algorithms. Its speed and flexibility allow the SPI to efficiently implement signal processing functions in a wide range of environments and applications.

The NEC SPI is the state of the art in signal processing today, and for the future.

#### **APPLICATIONS**

- Speech Synthesis and Analysis
- Digital Filtering
- Fast Fourier Transforms (FFT)
- Dual-Tone Multi-Frequency (DTMF) Transmitters/Receivers
- High Speed Data Modems
- Equalizers
- Adaptive Control
- Sonar/Radar Image Processing
- **Numerical Processing**

#### **PERFORMANCE BENCHMARKS**

é	Second Order Digital Filter (BiQuad)	2.25 μs
•	SINE/COS of Angles	5.25 μs
•	μ/A LAW to Linear Conversion	0.50 μs
•	FFT: 32 Point Complex	0.7 ms
	64 Point Complex	16 ms

#### **FEATURES**

- Fast Instruction Execution 250 ns
- 16-Bit Data Word
- Multi-Operation Instructions for Optimizing Program Execution
- Large Memory Capacities
  - Program ROM 512 x 23 Bits - Coefficient ROM 510 x 13 Bits Data RAM 128 x 16 Bits
- Fast (250 ns) 16 x 16-31 Bit Multiplier
- **Dual Accumulators**
- Four Level Subroutine Stack for Program Efficiency
- Multiple I/O Capabilities
  - Serial
  - Parallel
  - DMA
- Compatible with Most Microprocessors, Including:
  - $-\mu PD8080$
  - $-\mu PD8085$
  - $\mu PD8086$
  - μPD780 (Z80^{TM*})
- Power Supply +5V
- **Technology NMOS**
- Package 28 Pin Dip

^{*}Z80 is a registered trademark of Zilog Corporation.


28	⊨ vcc
27	□ A ₀
26	च्ड ⊏
25	D RO
24	□ WR
23	□ sora
22	□ so
21	⊐ sı
20	SOEN
19	⊒ SIEN
18	□ scĸ
17	דאו 🗀
16	□ RST
15	Crk
	27 26 25 24 23 22 21 20 19 18 17 16

Fabricated in high speed NMOS, the μPD7720 SPI is a complete 16-bit microcomputer FUNCTIONAL DESCRIPTION on a single chip. ROM space is provided for program and coefficient storage, while the on-chip RAM may be used for temporary data, coefficients and results. Computational power is provided by a 16-bit Arithmetic/Logic Unit (ALU) and a separate 16 x 16-bit fully parallel multiplier. This combination allows the implementation of a "sum of products" operation in a single 250 nsec instruction cycle. In addition, each arithmetic instruction provides for a number of data movement operations to further increase throughput. Two serial I/O ports are provided for interfacing to codecs and other serially-oriented devices while a parallel port provides both data and status information to conventional  $\mu P$  for more sophisticated applications. Handshaking signals, including DMA controls, allow the SPI to act as a sophisticated programmable peripheral as well as a stand alone microcomputer.

Memory is divided into three types, Program ROM, Data ROM, and Data RAM. The 512 x 23-bit words of Program ROM are addressed by a 9-bit Program Counter which can be modified by an external reset, interrupt, call, jump, or return instruction.

The Data ROM is organized in 512 x 13-bit words and is also addressed through a 9-bit ROM pointer (RP Reg.) which may be modified as part of an arithmetic instruction so that the next value is available for the next instruction. The Data ROM is ideal for storing the necessary coefficients, conversion tables and other constants for all your processing needs.

The Data RAM is 128 x 16-bit words and is addressed through a 7-bit Data Pointer (DP Reg.). The DP has extensive addressing features that operate simultaneously with arithmetic instructions so that no added time is taken for addressing or address modification.



**MEMORY** 

**BLOCK DIAGRAM** 

#### PIN IDENTIFICATION [

		- 44° - 54	3 - 1 - 12		
PIN	NAME	I/O	FUNCTION		
1	NC	11	No Connection.		
2	DACK	1	DMA Request Acknowledge. Indicates to the $\mu$ PD7720 that the Data Bus is ready for a DMA transfer. (DACK = $\overline{CS} \bullet A_0 = 0$ )		
3	DRQ	0	DMA Request signals that the $\mu$ PD7720 is requesting a data transfer on the Data Bus.		
4,5	P ₀ , P ₁	0	P ₀ , P ₁ are general purpose output control lines.		
6-13	D ₀ -D ₇	I/O Tristate	Port for data transfer between the Data Register or Status Register and Data Bus.		
14	GND	i en en en en			
. 15	CLK	ı	Single phase Master Clock input.		
16	RST	ı	Reset initializes the $\mu$ PD7720 internal logic and sets the PC to 0.		
17	INT		Interrupt. A low to high transition on this pin will (if interrupts are enabled by the program) execute a call instruction to location 100H.		
18	SCK	•	Serial Data Input/Output Clock. A serial data bit is transferred when this pin is high.		
19	SIEN	ı	Serial Input Enable. This line enables the shift clock to the Serial Input Register.		
20	SOEN		Serial Output Enable. This pin enables the shift clock to the Serial Output Register.		
21	ta:Si - A	s will pro-	Serial Data Input. This pin inputs 8 or 16 bit serial data words from an external device such as an A/D converter.		
22	SO	, <b>O</b>	Serial Data Output. This pin outputs 8 or 16 bit data words to an external device such as an D/A converter.		
23	SORQ	0	Serial Data Output Request. Specifies to an external device that the Serial Data Register has been loaded and is ready for output. SORQ is reset when the entire 8 or 16 bit word has been transferred.		
24	WR	1.000	Write Control Signal writes the contents of data bus into the Data Register.		
25	RD	1	Read Control Signal. Enables an output to the Data Port from the Data or Status Register.		
26	<u>cs</u>	1	Chip Select. Enables data transfer with Data or Status Port with RD or WR.		
27	A ₀	1	Selects Data Register for Read/Write (low) o Status Register for read (high).		
28	Vcc		+5V Power		

the contract of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of

#### μPD7720

#### General

ARITHMETIC CAPABILITIES

One of the unique features of the SPI's architecture is its arithmetic facilities. With a separate multipler, ALU, and multiple internal data paths, the SPI is capable of carrying out a multiply, an add, or other arithmetic operation, and move data between internal registers in a single instruction cycle.

#### ALU

The ALU is a 16-bit 2's complement unit capable of executing 16 distinct operations on virtually any of the SPI's internal registers, thus giving the SPI both speed and versatility for efficient data management.

#### Accumulators (ACCA/ACCB)

Associated with the ALU are a pair of 16-bit accumulators, each with its own set of flags, which are updated at the end of each arithmetic instruction (except NOP). In addition to Zero Result, Sign Carry, and Overflow Flags, the SPI incorporates auxilliary Overflow and Sign Flags (SA1, SB1, OVA1, OVB1). These flags enable the detection of an overflow condition and maintain the correct sign after as many as 3 successive additions or subtractions.

FLAG A	SA1	SA0	CA	ZA	OVÄ1	OVA0	
FLAG B	SB1	SB0	СВ	ZB	OVB1	OVB0	

#### ACC A/B FLAG REGISTERS

#### Sign Register (SGN)

When OVA1 (or OVB1) is set, the SA1 (or SB1) bit will hold the corrected sign of the overflow. The SGN Register will use SA1 (SB1) to automatically generate saturation constants 7FFFH(+) or 8000H(-) to permit efficient limiting of a calculated valve.

#### Multiplier

Thirty-one bit results are developed by a 16 x 16 bit 2's complement multiplier in 250 ns. The result is automatically latched in 2-16-bit registers M&N (LSB in N is zero) at the end of each instruction cycle. The ability to have a new product available and to be able to use it in each instruction cycle, provides significant advantages in maximizing processing speed for real time signal processing.

#### Stack


The SPI contains a 4-level program stack for efficient program usage and interrupt handling.

#### Interrupt

A single level interrupt is supported by the SPI. Upon sensing a high level on the INT terminal, a subroutine call to location 100H is executed. The EI bit of the status register is automatically reset to 0 thus disabling the interrupt facilities until reenabled under program control.


#### INPUT/OUTPUT General

The NEC SPI has 3 communication ports; 2 serial and one 8-bit parallel, each with their own control lines for interface handshaking. The parallel port also includes DMA control lines (DRQ and DACK) for high speed data transfer and reduced processor overhead. A general purpose 2 bit output (see Figure 1) port, rounds out a full complement of interface capability.



#### Serial I/O

Two shift registers (SI, SO) that are software-configurable to 8 or 16 bits and are externally clocked (SCK) provide simple interface between the SPI and serial peripherals such as, A/D and D/A converters, codecs, or other SPIs.



- ① Date clocked out on falling edge of SCK
- ② Data clocked in on rising edge of SCK.
- 3 Broken line denotes consecutive sending of next data.

#### PARALLEL I/O

The 8-bit parallel I/O port may be used for transferring data or reading the SPI's status. Data transfer is handled through a 16-bit Data Register (DR) that is software-configurable for double or single byte data transfers. The port is ideally suited for operating with 8080, 8085 and 8086 processor buses and may be used with other processors and computer systems.

#### PARALLEL R/W OPERATION

<u>cs</u>	A ₀	WR	RD	OPERATION
1 X	X X	X 1	x }	No effect on internal operation. D0-D7 are at high impedance levels.
0	0	0	1	Data from D ₀ -D ₇ is latched to DR ①
0	0	1	0	Contents of DR are output to Do-D7 ①
0	1	0	1	Illegal
0	1	1	0	Eight MSBs of SR are output to D0-D7
0	X	0	0	Illegal

Eight MSBs or 8 LSBs of data register (DR) are used depending on DR status bit (DRS).

The condition of  $\overrightarrow{DACK} = 0$  is equivalent to  $A_0 = \overrightarrow{CS} = 0$ .

#### Status Register (SR)

MSB

LSB

ROM US	F1 USF0	DRS	DMA	DRC	soc	SIC	EI	0	0	0	0	0	P1	PO
			L											

The status register is a 16-bit register in which the 8 most significant bits may be read by the system's MPU for the latest I/O and processing status.

RQM - (Request for Master): A read or write from DR to IDB sets RQM = 1. An

Ext read (write) resets RQM = 0.

USF1 - (User Flag 1):)

General purpose flags which may be read by an external

USF0 - (User Flag 0):

processor for user defined signalling

DRS - (DR Status):

For 16 bit DR transfers (DRC = 0) DRS = 1 after

first 8 bits have been transferred, DRS = 0 after all

16 bits

DMA- (DMA Enable):

DMA = 0 (Non DMA transfer mode)

DMA = 1 (DMA transfer mode)

DRC - (DR Control):

DRC = 0 (16 bit mode), DRC = 1 (8 bit mode)

SOC - (SO Control):

SOC = 0 (16 bit mode), SOC = 1 (8 bit mode)

SIC - (SI Control):

SIC = 0 (16 bit mode), SIC = 1 (8 bit mode)

EI — (Enable Interrupt): P0/P1 (Ports 0 and 1): EI = 0 (interrupts disabled), EI = 1 (interrupts enabled)
PO and P1 directly control the state of output pins P0

and P1

# 9

#### **INSTRUCTIONS**

The SPI has 3 types of instructions all of which are one word, 23 bits long and execute in 250 ns.

#### A) Arithmetic/Move-Return (OP = 00/RT = 01)

		22	21	20 19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OP	0	0	P- SELEC	;7	A	ĽU		î	D	PL	D	PH·	Ŋ			SF	30			DS	ST.	
-	RT	0	1		Same as OP instruction																		

There are two instructions of this type, both of which are capable of executing all ALU functions listed in Table 2 on the value specified by the ALU input (i.e., P select field see Table 1).

Table 1. OP, RT

	P-Select	Field	
Mnemonic	D ₂₀	D19	ALU Input
RAM	0	0	RAM
IDB	0	1	*Internal Data Bus
М	1	0	M Register
N	1	1 .	N Register

^{*}Any value on the on-chip data bus. Value may be selected from any of registers listed in Table 7 source register selections.

Table 2, OP, RT

Flags Affected

								Lieks	ATTECT	•••		
		ALU	Field			Flag A	SA1	SA0	CA	ZA	OVA1	OVA0
Mnemonic	D18	D ₁₇	D16	D15	ALU Function	Flag B	· SB1	SB0	СВ	ZB	OVB1	OVB0
NOP	0	0	0	0	No Operation		-	-	_	_	-	-
OR	0	0	0	1	OR		х	\$	0	#	ø	ø
AND	0	0	1	0	AND .		×	<b>‡</b>	ø	1	, Ø,	ø.
XOR	0	0	1	1	Exclusive OR		×	<b>‡</b>	ø	1	ø	ø
SUB	0	1	0	0	Subtract	ļ	1	\$.	,‡	‡	<b>‡</b>	[ ‡
ADD	0	1	0	1	ADD	1	1	\$	1	1	1	<b>‡</b>
SBB	0	1	.1	0	Subtract with Borrow		ŧ	ţ	ţ	\$	\$	‡
ADC	0	- 1 -	. 1.	1	Add with Carry			1	<b>‡</b>	į į	#	<b>‡</b>
DEC	1	0	0	0	Decrement ACC		1	t	\$	<b>‡</b>	\$	4
INC	1 -	0	0	4	Increment ACC		1	1	\$	\$	<b>‡</b>	1
CMP	1,	0	1	0	Complement ACC (1's Complement)		. x	. ‡	. Ø	. \$	Ø	Ø
SHR1	1	0	1	1	1 bit R Shift		×	<b>‡</b>	1	#	ø	ø
SHL1	1	1	0	0	1-bit L-Shift		x	1	1	\$-	ø	0
SHL2	1	1	0	1	2-bit L-Shift		- X	<b>‡</b>	ø	<b>‡</b>	Ø	ø
SHL4	1	1	1	0	4-bit L-Shift	1	×	<b>‡</b>	ø	‡	ø	ø
XCHG	1	1	- 1	1	8-bit Exchange		×	<b>‡</b>	Ø	\$	Ø .	ø

Notes: \$ May be affected, depending on the results

- Previous status can be held

Ø Reset

X Indefinite

Table 3. OP, RT

	ASL Field			
Mnemonic	D14	ACC Selection		
ACCA	0	Acc A		
ACCB	1	ACC B		

Table 4. OP, RT

	DPL	Field	
Mnemonic	D ₁₃	D ₁₂	DP3-DP0
DPNOP	0	0	No Operation
DPINC	0	1	Increment DPL
DPDEC	1	0	Decrement DPL
DPCLR	1	1	Clear DPL

Table 5. OP, RT

	DP	_I -M Fi	eld							
Mnemonic	D ₁₁	D ₁₀	Dg		Excl	usive	0	R		
МО	0	0	0	(DP ₆	DP ₅ C	)P ₄ )	¥	(0	0	0)
M1	0	0	1	DP ₆	DP ₅ D	P ₄	¥	(0	0	1)
M2	0	1	0	DP ₆	DP5 +C	P ₄	¥	(0	1	0)
МЗ	0	1	1	DP ₆	DP ₅ C	P4	¥	(0	1	1)
M4	1	0	0	DP ₆	DP ₅ D	P4	¥	(1	0	0)
M5	1	0	1	DP ₆	DP ₅ D	P4	¥	(1	0	1)
M6	1	1	0	DP ₆	DP ₅	P4	¥	(1	1	0)
M7	1	1	1	DP ₆	DP ₅	)P4	¥	(1	1	1

Table 6, OP.RT

	RPDCR	
Mnemonic	D ₈	Operation
RPNOP	0	No Operation
RPDEC	1	Decrement RP

Besides the arithmetic functions these instructions can also modify (1) the RAM Data Pointer DP, (2) the Data ROM Pointer RP, and (3) move data along the on-chip data bus from a source register to a destination register (the possible source and destination registers are listed in Tables 7 and 8 respectively). The difference in the two instructions of this type is that one executes a subroutine or interrupt return at the end of the instruction cycle while the other does not.

Table 7. OP, RT

	SRC Field		d		
Mnemonic	D7	D ₆	D ₅	D ₄	Specified Register
NON	0	0	0	0.	NO Register
Α	0	0	0	1	ACC A (Accumulator A)
В	0	0	1	0	ACC B (Accumulator B)
TR	0	0	1	1	TR Temporary Register
DP	0	1	0	0	DP Data Pointer
RP	0	1	0	1	RP ROM Pointer
RO	- 0	1	1	0	RO ROM Output Data
SGN	0	1	1	1	SGN Sign Register
DR	1	0	0	0	DR Data Register
DRNF	1	0	0	1	DR Data No Flag ①
SR	1	0	1	0	SR Status
SIM	1	0	1	1	SI Serial in MSB ②
SIL	1	1	Ó	0	SI Serial in LSB ③
K	1	1	0	1	K Register
L .	. 1	1	1	0	L Register
MEM	1	1.	1	1	RAM

Notes: 1 DR to IDB RQM not set, IN DMA DRQ not set.

2 First bit in goes to MSB, last bit to LSB.

3 First bit in goes to LSB, last bit to MSB (bit reversed).

Table 7 — List of Registers Specified by the Source Field (SRC)

Table 8. OP, RT, LDI

	DST Field		d		
Mnemonic	D ₃	D ₂	D ₁	D ₀	Specified Register
@NON	0	0	0	0	NO Register
@A	0	0	0	1	ACC A (Accumulator A)
@B	0	0	1	0	ACC B (Accumulator B)
@TR	0	0	1	1	TR Temporary Register
@DP	0	1	0	0	DP Data Pointer
@RP	0	1	0	1	RP ROM Pointer
@DR	0	1	1	0	DR Data Register
@SR	0	1	1	1	SR Status Register
@SOL	1	0	0	0	SO Serial Out LSB ①
@SOM	1	0	0	1	SO Serial Out MSB ②
@K	1	0	1	0	K (Mult)
@KLR	1	0	1	1	IDB→K ROM→L ③
@KLM	1	1	0	0	Hi RAM → K IDB → L ④
@L	1	1	0	1	L (Mult)
@NON	1	1	1	0	NO Register
@MEM	1	1	1	1	RAM

Notes: 1 LSB is first bit out.

- (2) MSB is first bit out.
- 3 Internal data bus to K and ROM to L register.
- (i.e., 1, DP₅, DP₄, DP₀) is placed in K register. IDB is placed in L.

Table 8 - List of Registers Specified by the Destination Field (DST)

#### B) Jump/Call/Branch

22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### JP Instruction Field Specifications

Three types of execution address modification instructions are accommodated by the processor and are listed in Table 9. All of the instructions, if unconditional or the specified condition is true, take their next program execution address from the Next Address field (NA), otherwise PC = PC + 1.

Table 9. Branch Field Selections (BRCH)

20	20 19 18		Instruction
1	0	0	Uncondition jump
1	0	1	Subroutine call
0	1	0	Condition jump

For the conditional jump instruction, the condition field specifies the jump condition. Table 10 lists all the instruction mnemonics of the J/C/B OP codes.

The SPI offers all the execution modification instructions necessary for efficient, data, I/O and arithmetic control.

**Table 10. Condition Field Specifications** 

Mnemonic	D ₂₀	D ₁₉	D ₁₈	D ₁₇	D ₁₆	D ₁₅	D ₁₄	D ₁₃	Conditions
JMP	1	0	0	0	0	0	0	0	No Condition
CALL	1	0	1	0	0	0	0	0	No Condition
JNCA	0	1	0	0	0	0	0	0	CA = 0
JCA	0	1	0	0	0	0	0	1	CA = 1
JNCB	0	1	0	0	0	0	1	0	CB = 0
JCB	0	1	0	0	0	0	1	1	CB = 1
JNZA	0	. 1	0	0	0	1	0	0	ZA = 0
JZA	0	1	0	0	0	1	0	1	ZA = 1
JNZB	0	1	0	0	0	1	1	0	ZB = 0
JZB	0	1	0	0	0	1	1	1	ZB = 1
JNOVA0	0	. 1	. 0	0	1	0	0	0	OVA0 = 0
JOVA0	0	1	0	0	1	0	0	1	OVA0 = 1
JNOVB0	0	1	0	0	1	0	1	0	OVB0 = 0
JOVB0	0	1	0	0	1	0	1	1	OVB0 = 1
JNOVA1	0	1	0	0	1	1	0	0	OVA1 = 0
JOVA1	0	1	0	0	1	1	0	1	OVA1 = 1
JNOVB1	0	1	0	. 0	1	1	1	0	OVB1 = 0
JOVB1	0	1	0	0	1	1	1	1	OVB1 = 1
JNSA0	0	1	0	1	0	0	0	0	SA0 = 0
JSA0	0	: 1	0	1	0	0.	0	1	SA0 = 1
JNSB0	0	1	0	1	0	0	1	0	SB0 = 0
JSB0	0	1	0	1	0	0	1	1	SB0 = 1
JNSA1	0	1	0	1	0	1	0	0	SA1 = 0
JSA1	0	1	0	1	0	1	0	1	SA1 = 1
JNSB1	0	1	0	1	0	1	1	0	SB1 = 0
JSB1	0	1	0	1	0	1	1	1	SB1 = 1
JDPL0	0	1	0	1	1	0	0	0	DPL = 0
JDPLF	0	1	0	1	1	0	0	1	DPL = F (HEX)
JNSIAK	0	1	0	1	1	0	1	- 0	SI ACK = 0
JSIAK	0	1	0	1	. 1	-0	1	1	SI ACK = 1
JNSOAK	0	1	0	1	1	1	0	0	SO ACK = 0
JSOAK	0	1	0	1	1	1	0	1	SO ACK = 1
JNRQM	0	1	0	1	1	1	1	0	RQM = 0
JRQM	0	1	0	1	1	1	1	1	RQM = 1

^{*}BRCH or CND values not in this table are prohibited.

#### **uPD7720**

#### C) Load Data (LDI)

22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

		17	
11	· ID	IJ.	DST
1		v	

The Load Data instruction will take the 16-bit value contained in the Immediate Data field (ID) and place it in the location specified by the Destination field (DST) (see Table 8).

ABSOLUTE MAXIMUM RATINGS*

Note: (1) With respect to GND.

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = -10 \sim +70^{\circ} C$ ,  $V_{CC} = +5V \pm 5\%$ 

DC CHARACTERISTICS

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITION
Input Low Voltage	VIL	-0.5		0.8	٧	
Input High Voltage	VIH	2.0		V _{CC} +0.5	V	
CLK Low Voltage	VφL	-0.5		0.45	٧	
CLK High Voltage	V _φ H	3.5		V _{CC} +0.5	٧	
Output Low Voltage	VOL			0.45	٧	IOL = 2.0 mA
Output High Voltage	Voн	2.4			٧	ΙΟΗ = -400 μΑ
Input Load Current	ILIL			-10	μΑ	VIN = 0V
Input Load Current	LIH			10	μΑ	VIN = VCC
Output Float Leakage	ILOL			-10	μΑ	V _{OUT} = 0.47V
Output Float Leakage	^I LOH			10	μΑ	V _{OUT} = V _{CC}
Power Supply Current	Icc		180	280	mA	

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITION
CLK, SCK Input Capacitance	$c_{\phi}$			20	pF	
Input Pin Capacitance	CIN			10	pF	f _C = 1 MHz
Output Pin Capacitance	COUT			20	pF	

CAPACITANCE

#### AC CHARACTERISTICS T_a = -10 ~ +70°C, V_{CC} = +5V ± 5%

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITION
CLK Cycle Time	φCΥ	122		2000	ns	1
CLK Pulse Width	φD	60			ns	
CLK Rise Time	φR			10	ns	1
CLK Fall Time	φF			10	ns	1
Address Setup Time for RD	tAR	0			ns	
Address Hold Time for RD	tRA	0			ns	
RD Pulse Width	tRR	250			ns	
Data Delay from RD	tRD			150	ns	C _L = 100 pF
Read to Data Floating	tDF	10		100	ns	C _L = 100 pF
Address Setup Time for WR	tAW	0			ns	
Address Hold Time for WR	twA	0			ns	
WR Pulse Width	tww	250			ns	
Data Setup Time for WR	tDW	150			ns	
Data Hold Time for WR	tWD	0			ns	
RD, WR, Recovery Time	tRV	250			ns	2
DRQ Delay	tAM			150	ns	
DACK Delay Time	tDACK	1			φD	2
SCK Cycle Time	tSCY	480		DC	ns	
SCK Pulse Width	tsck	230			ns	
SCK Rise/Fall Time	tRSC			20	ns	①
SORQ Delay	tDRQ	30		150	ns	C _L = 100 pF
SOEN Setup Time	tsoc	50			ns	
SOEN Hold Time	tcso	30			ns	
SO Delay from SCK = LOW	†DCK			150	ns	
SO Delay from SCK with SORQ1	†DZRQ	20		300	ns	②
SO Delay from SCK	tDZSC	20		300	ns	2
SO Delay from SOEN	†DZE	20		180	ns	2
SOEN to SO Floating	tHZE	20	19.5	200	ns	2
SCK to SO Floating	tHZSC	20		300	ns	2
SO Delay from SCK with SORQ	tHZRQ	70		300	ns	2
SIEN, SI Setup Time	^t DC	55			ns	2
SIEN, SI Hold Time	tCD	30			ns	
P ₀ , P ₁ Delay	[†] DP			φCY +150	ns	
RST Pulse Width	tRST	4			φCY	
INT Pulse Width	tINT	8			φCY	


Notes: 1 Voltage at measuring point of timing 1.0V and 3.0V

2 Voltage at measuring point of AC Timing VIL = VOL = 0.8V VIH = VOH = 2.0V Input Waveform of AC Test (except CLK, SCK) 2.4 2.0 2.0 0.45 0.8 0.8


## μPD7720

CLOCK


**TIMING WAVEFORMS** 




#### **READ OPERATION**



#### WRITE OPERATION




#### **DMA OPERATION**



# TIMING WAVEFORMS (CON'T.)


#### **SERIAL TIMING**





Notes: ① For SO timing, the data at rising edge of SCK is valid and the other data is invalid. In set-up hold time of data for SCK, the most strict specifications are the following.


set-up = t_{SCK} - t_{DCK} hold = t_{HZRQ}

- 2 Voltage at measuring point of trsc and trsc for SCK timing
  - (1) 3.0V
- ② 1.0V










#### PACKAGE DIMENSIONS



#### NOTES

#### 2048 BIT STATIC MOS RAM WITH I/O PORTS AND TIMER

#### DESCRIPTION

The  $\mu$ PD8155 and  $\mu$ PD8156 are  $\mu$ PD8085A family components having 256 X 8 Static RAM, 3 programmable I/O ports and a programmable timer. They directly interface to the multiplexed  $\mu$ PD8085A bus with no external logic. The  $\mu$ PD8155 has an active low chip enable while the µPD8156 is active high.

- FEATURES 256 X 8-Bit Static RAM
  - Two Programmable 8-Bit I/O Ports
  - One Programmable 6-Bit I/O Port
  - Single Power Supplies: +5 Volt, ±10%:
  - Directly interfaces to the μPD8085A and μPD8085A-2
  - Available in 40 Pin Plastic Packages

#### **PIN CONFIGURATION**


PC3 PC3 PC4 PC4 PC4 PC5 PC5 PC5 PC5 PC5 PC5 PC5 PC5 PC5 PC5	1 2 3 4 5 6 7 8 9 10 11 12 13	μPD 8155/ 8156	40
CE/CE*	8		33 🗖 PB4
RD 🗖	9	-	32 🗖 PB3
WR d	10		31 PB2
ALE 🗖	11	8155/	30 🗖 PB1
AD ₀	12	8156	29 D PB0
	13		28 🗖 PA7
AD ₂	14		27 🗖 PA6
AD3	15		26 🗖 PA5
AD4	16		25 PA4
AD ₅	17		24 PA3
AD6	18		23 PA2
AD7	19		22 PA1
∨ss □	20		21 PA0

*µPD8155: CE μPD8156: CE The  $\mu$ PD8155 and  $\mu$ PD8156 contain 2048 bits of Static RAM organized as 256 X 8. The 256 word memory location may be selected anywhere within the 64K memory space by using combinations of the upper 8 bits of address from the µPD8085A as a chip select.

**FUNCTIONAL** DESCRIPTION

The two general purpose 8-bit ports (PA and PB) may be programmed for input or output either in interrupt or status mode. The single 6-bit port (PC) may be used as control for PA and PB or general purpose input or output port. The µPD8155 and  $\mu$ PD8156 are programmed for their system personalities by writing into their Command/Status Registers (C/S) upon system initialization.

The timer is a single 14-bit down counter which is programmable for 4 modes of operation; see Timer Section.



**BLOCK** DIAGRAM

Storage Temperature . . . . . . . . . . . . . . . . -65°C to +150°C Voltage on Any Pin ..... -0.5 to +7 Volts① 

**RATINGS*** 

Note: 1) With Respect to Ground.

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### PIN IDENTIFICATION

	PIN		
NO.	SYMBOL	NAME	FUNCTION
1, 2, 5 39, 38, 37	PC ₃ , PC ₄ , PC ₅ PC ₂ , PC ₁ , PC ₀	Port C	Used as control for PA and PB or as a 6-bit general purpose port
3	TIMER IN	Timer Clock In	Clock input to the 14-bit binary down counter
4	RESET	Reset In	From µPD8085A system reset to set PA, PB, PC to the input mode
6	TIMER OUT	Timer Counter Output	The output of the timer function
7	10/ऒ	I/O or Memory Indicator	Selects whether operation to and from the chip is directed to the internal RAM or to I/O ports
8	CE/CE	Chip Enable	Chip Enable Input. Active low for μPD8155 and active high for μPD8156
9	RD	Read Strobe	Causes Data Read
10	WR	Write Strobe	Causes Data Write
11	ALE	Address Low Enable	Latches low order address in when valid
12-19	AD ₀ – AD ₇	Low Address/Data	3-State address/data bus to interface directly to µPD8085A
20	VSS	Ground	Ground Reference
21-28	PA ₀ - PA ₇	Port A	General Purpose I/O Port
29-36	PB ₀ PB ₇	Port B	General Purpose I/O Port
40	Vcc	5 Volt Input	Power Supply


DC CHARACTERISTICS  $T_a = 0^{\circ}C$  to  $+70^{\circ}C$ ;  $V_{CC} = 5V \pm 10\%$ 

PARAMETER		SYMBOL	LIMITS				TEST
			MIN.	TYP	MAX	UNIT	CONDITIONS
Input Low Voltage		VIL	-0.5		0.8	V	
Input High Voltage		VIH	2.0		VCC+0.5	V	
Output Low Voltage		VOL			0.45	٧	IOL = 2 mA
Output High Voltage		VOH	2.4			V	ΙΟΗ = 400 μΑ
Input Leakage		IIL .			±10	μΑ	VIN = VCC to 0V
Output Leakage Current		lLO			±10	μΑ	0.45V < V _{OUT}
VCC Supply Current		Icc			180	mΑ	
Chip Enable Leakage	μPD8155	IIL (CE)			+100	μΑ	V V 4- 0V
	μPD8156	IIL(CE)			-100	μА	VIN = VCC to 0'


 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = 5V \pm 10\%$ 

t	l	<u> </u>	L	MITS		1	1
		8155	8156	8165-2	/8156-2		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Address to Latch Set Up Time	tAL	50		30		ns	
Address Hold Time after Latch	†LA	80		30		ns	1
Latch to READ/WRITE Control	†LC	100		40		ns	
Valid Data Out Delay from READ Control	†RD		170		140	ns	
Address Stable to Data Out Valid	†AD		400		330	ns	1
Latch Enable Width	*LL	100		70		ns	
Data Bus Float After READ	†RDF	0	100	0	80	ns	
READ/WRITE Control to Latch Enable	*CL	20		10		ns	
READ/WRITE Control Width	tcc	250		200		ns	
Date In to WRITE Set Up Time	tDW	150		100		ns	
Data In Hold Time After WRITE	tWD	0		0		ns	
Recovery Time Between Controls	†R∨	300		200		ns	150 pF Load
WRITE to Port Output	tWP		400		300	ns	100 pr 1000
Port Input Setup Time	tPR	70		50		ns	
Port Input Hold Time	tRP	50		10		ns	
Strobe to Buffer Full	tSBF		400		300	ns	
Strobe Width	tss	200		150	1	ns	)
READ to Buffer Empty	TRBE		400		300	ns	
Strobe to INTR On	TSI TSI		400		300	ns	
READ to INTR Off	tRDI		400		300	ns	}
Port Setup Time to Strobe	tPSS	50		0		ns	1
Port Hold Time After Strobe	tPHS	120		100		ns	
Strobe to Buffer Empty	†SBE		400		300	ns	}
WRITE to Buffer Full	tWBE		400		300	ns	
WRITE to INTR Off	tWI		400		300	ns	]'
TIMER-IN to TIMER-OUT Low	†TL		400		300	ns	)
TIMER-IN to TIMER-OUT High	tTH.		400		300	ns	
Data Bus Enable from READ Control	†RDE	10		10		ns	


#### **AC CHARACTERISTICS**




#### TIMING WAVEFORMS




#### **TIMING WAVEFORMS** (CONT.)






#### STROBED OUTPUT MODE




#### **BASIC INPUT MODE**



#### BASIC OUTPUT MODE







The Command Status Register is an 8-bit register which must be programmed before the µPD8155/8156 may perform any useful functions. Its purpose is to define the mode of operation for the three ports and the timer. Programming of the device may be accomplished by writing to I/O address XXXXX000 (X denotes don't care) with a specific bit pattern. Reading of the Command Status Register can be accomplished by performing an I/O read operation at address XXXXX000. The pattern returned will be a 7-bit status report of PA, PB and the Timer. The bit patterns for the Command Status Register are defined as follows:

# COMMAND STATUS REGISTER

#### **COMMAND STATUS WRITE**

TM2	TM1	IEB	IEA	PC2	PC ₁	PB	PA
						L	

#### where:

TM2-TM1	Define Timer Mode			
IEB	Enable Port B Interrupt			
IEA	Enable Port A Interrupt			
PC2-PC1	Define Port C Mode			
PB/PA	Define Port B/A as In or Out ①			

The Timer mode of operation is programmed as follows during command status write:

TM2	TM1	TIMER MODE
0	0	Don't Affect Timer Operation
0	1	Stop Timer Counting
1	0	Stop Counting after TC
1	1	Start Timer Operation

Interrupt enable status is programmed as follows:

IEB/IEA	INTERRUPT ENABLE PORT B/A
0	No
1	Yes

Port C may be placed in four possible modes of operation as outlined below. The modes are selected during command status write as follows:

PC ₂	PC1	PORT C MODE
0	0	ALT 1
0	1	ALT 3
1	0	ALT 4
1	1	ALT 2

The function of each pin of port C in the four possible modes is outlined as follows:

PIN	ALT 1	ALT 2	ALT 3 ②	ALT 4 ②
PC0	IN	OUT	A INTR	A INTR
PC1	IN	OUT	A BF	A BF
PC2	IN	OUT	A STB	A STB
РСЗ	IN .	OUT	OUT	B INTR
PC4	IN	OUT	OUT	B BF
PC5	IN	OUT	OUT	8 STB

Notes: ① PB/PA Sets Port B/A Mode: 0 = Input; 1 = Output

In ALT 3 and ALT 4 mode the control signals are initialized as follows:

CONTROL INPUT OUTPUT

\$TB (Input Strobe) Input Control Input Control

INTR (Interrupt Request) Low High

BF (Buffer Full) Low Low

574

## 9

#### COMMAND STATUS REGISTER (CONT.)

#### **COMMAND STATUS READ**

	INTE	В	INTR	INTE	Α	INTR
"	В	BF	В	Α	BF	Α

#### Where the function of each bit is as follows:

TI	Defines a Timer Interrupt. Latched high at TC and reset after reading the CS register or starting a new count, or reset.
INTE B/A	Defines If Port B/A Interrupt is Enabled.  High = enabled.
B/A BF	Defines If Port B/A Buffer is Full-Input Mode or Empty-Output Mode. High = active.
INTR B/A	Port B/A Interrupt Request. High = active.

The programming address summary for the status, ports, and timer are as follows:

I/O Address	Number of Bits	Function
XXXXX000	8	Command Status
XXXXX001	8	PA
XXXXX010	8	PB
XXXXX011	. 6	PC
XXXXX100	8	Timer-Low
XXXXX101	8	Timer-High

#### TIMER

The Internal Timer is a 14-bit binary down counter capable of operating in 4 modes. Its desired mode of operation is programmable at any time during operation. Any TTL clock meeting timer in requirements (See AC Characteristics) may be used as a time base and fed to the timer input. The timer output may be looped around and cause an interrupt or used as I/O control. The operational modes are defined as follows and programmed along with the 6 high bits of timer data.

M2	M1	Operation
0	0	High at Start, Low During Second Half of Count
0	1	Square Wave (Period = Count Length, Auto Reload at TC)
1	0	Single Pulse at TC
1	1	Single Pulse at TC with Auto Reload


Programming the timer requires two words to be written to the  $\mu$ PD8155/8156 at I/O address XXXXX100 and XXXXX101 for the low and high order bytes respectively. Valid count length must be between  $2_H$  and  $3FFF_H$ . The bit assignments for the high and low programming words are as follows:

TIMER (CONT.)


Word	Bit Pattern						I/O Address		
High Byte	M ₂	М1	T13	T12	T11	T10	Т9	Т8	XXXXX101
Low Byte	T7	Т6	<b>T</b> 5	T4	ТЗ	T2	T1	то	XXXXX100

The control of the timer is performed by TM2 and TM1 of the Command Status Word.

Note that counting will be stopped by a hardware reset and a START command must be issued via the Command Status Register to begin counting. A new mode and/or count length can be loaded while counter is counting, but will not be used until a START command is issued.



When using the timer of the 8155/8156 care must be taken if the timer input is an external, nonsynchronous event. To sync this signal to the system clock the flip-flop shown should be used.



PACKAGE OUTLINE μPD8155C μPD8156C

Plastic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0,019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0,225 MAX
К	15.24	0,600
L	13.2	0.520
М	0.25 ^{+ 0.1} - 0.05	0.010 + 0.004 - 0.002



#### **EIGHT-BIT INPUT/OUTPUT PORT**


#### DESCRIPTION

The µPB8212 input/output port consists of an 8-bit latch with three-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the control and generation of interrupts to the microprocessor.

The device is multimode in nature and can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.

- FEATURES Fully Parallel 8-Bit Data Register and Buffer
  - Service Request Flip-Flop for Interrupt Generation
  - Low Input Load Current 0.25 mA Max
  - Three State Outputs
  - Outputs Sink 15 mA
  - 3.65V Output High Voltage for Direct Interface to 8080A Processor
  - · Asynchronous Register Clear
  - Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
  - Reduces System Package Count
  - Available in 24-pin Plastic and Cerdip Packages


#### PIN CONFIGURATION



#### **PIN NAMES**

DI ₁ – DI ₈	Data In
DO ₁ – DO ₈	Data Out
DS ₁ , DS ₂	Device Select
MD	Mode
STB	Strobe
ĪNT	Interrupt (Active Low)
CLR	Clear (Active Low)

#### **BLOCK DIAGRAM**



Notes: ① CLR resets data latch sets SR flip-flop. (No effect on output buffer)

2 Internal SR flip-flop

3 Previous data remains

Operating Temperature         0°C to +70°C           Storage Temperature         -65°C to +150°C           All Output or Supply Voltages         -0.5 to +7 Volts           All Input Voltages         -1.0 to +5.5 Volts           Output Currents         125 mA	ABSOLUTE MAXIMUM RATINGS*
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	------------------------------

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC CHARACTERISTICS Ta = 0°C to 70°C; VCC = +5V ± 5%

PARAMETER	avanoi	LIF	AITS	UNIT	TEST CONDITIONS	4.00
FANAMEIEN	SYMBOL	MIN	MAX	UNIT	TEST CONDITIONS	
Input Load Current STB, DS ₂ , CLFI, DI ₁ - DI ₈ Inputs	HL1		-0.25	mA	VF = 0.45V	1.1
Input Load Current MD Input	IIL2	<u> </u>	-0.75	mA	VF = 0.45V	
Input Load Current DS ₁ Input	IIL3		-1.0	mA	VF = 0.45V	•
Input Leakage Current STB DS, CLR, DI ₁ - DI ₈ Inputs	IIH1		10	μĀ	VR = 5.25V	
Input Leakage Current MD	IIH2		30	μА	VR ≈ 5.25V	
Input Leakage Current DS1	, IIH3	in t	40 -	μΑ	VR = 5.25V	
Input Forward Voltage Clamp	Vc		,1.0	V	IC = -5 mA	
Input "Low" Voltage	VIL		0.85	V		
Input "High" Voltage	VIH	2.0	:	V		4.4
Output "Low" Voltage	VOL		0.48	V.	IOL = 15 mA	
Output "High" Voltage	Voн	3.65		V	IOH = -1 mA	
Short Circuit Output Current	105	-15	-75	mA	VO = 0V VCC = 5V	
Output Leakage Current High Impedance State DO ₀ - DO ₈	10.		20	μΑ	VO = 0.45V/5.25V	
Power Supply Current	Icc	7.7	130	mA		

CAPACITANCE (1)  $T_a = 25^{\circ}C$ ;  $V_{CC} = +5V$ ;  $V_{RIAS} = 2.5V$ ; f = 1 MHz

		LIMITS			
PARAMETER	SYMBOL	MIN	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN		12	pF	DS ₁ , MD
Input Capacitance	CIN	21 19	. 9	pF	DS2, CLR, STB, DI1 - DI8
Output Capacitance	COUT		12	pF	DO ₁ – DO ₈

Note: 1 This parameter is periodically sampled and not 100% tested

#### **AC CHARACTERISTICS**

galagia (n. 1905), estre tiro galagia (n. 1905). Galagia (n. 1905), estre tiro galagia (n. 1905).

Da Date TED	01/14001		MITS		
PARAMETER	SYMBOL	MIN I		UNII	TEST CONDITIONS
Pulse Width	t _{pw}	30		: ns	Input Pulse
Data To Output Delay	t _{pd}		30	ns	Amplitude = 2.5V
Write Enable To Output Delay	twe		40	ns	Input Rise and Fall
Data Setup Time	t _{set}	15		ns	Times = 5 ns
Data Hold Time	th	20		ņs	Between 1V and 2V
Reset to Output Delay	tr		40	ns	Measurement made
Set To Output Delay	ts		30	ns	at 1.5V with 15 mA
Output Enable/Disable Time	t _e /t _d		45	ns	and 30 pF Test Load
Clear To Output Delay	t _c		55	ns	iest Load

Notes: ① R₁ =  $300\Omega/10K\Omega$ ; R₂ =  $600\Omega/1K\Omega$ 

#### μPB8212

#### **Data Latch**

The 8 flip-flops that compose the data latch are of a "D" type design. The output (Q) of the flip-flop follows the data input (D) while the clock input (C) is high. Latching occurs when the clock (C) returns low.

The data latch is cleared by an asynchronous reset input (CLR).

(Note: Clock (C) Overrides Reset (CLR).)

#### **Output Buffer**

The outputs of the data latch (Q) are connected to three-state, non-inverting output buffers. These buffers have a common control line (EN); enabling the buffer to transmit the data from the outputs of the data latch (Q) or disabling the buffer, forcing the output into a high impedance state (three-state).

This high-impedance state allows the designer to connect the  $\mu$ PB8212 directly to the microprocessor bi-directional data bus.

#### **Control Logic**

The  $\mu$ PB8212 has four control inputs:  $\overline{DS}_1$ , DS₂, MD and STB. These inputs are employed to control device selection, data latching, output buffer state and the service request flip-flop.

#### DS1, DS2 (Device Select)

These two inputs are employed for device selection. When  $\overline{DS}_1$  is low and  $DS_2$  is high  $(\overline{DS}_1 \cdot DS_2)$  the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

#### Service Request Flip-Flop (SR)

The (SR) flip-flop is employed to generate and control interrupts in microcomputer systems. It is asynchronously set by the  $\overline{CLR}$  input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.

The output (Q) of the (SR) flip-flop is connected to an inverting input of a "NOR" gate. The other input of the "NOR" gate is non-inverting and is connected to the device selection logic ( $\overline{DS}_1 \cdot DS_2$ ). The output of the "NOR" gate ( $\overline{INT}$ ) is active low (interrupting state) for connection to active low input priority generating circuits.

#### MD (Mode)

This input is employed to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is in the output mode (high) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic ( $\overline{DS}_1 \cdot DS_2$ ).

When MD is in the input mode (low) the output buffer state is determined by the device selection logic  $(\overline{DS}_1 \cdot DS_2)$  and the source of clock (C) to the data latch is the STB (Strobe) input.


#### STB (Strobe)

STB is employed as the clock (C) to the data latch for the input mode (MD = 0) and to synchronously reset the service request flip-flop (SR).


Note that the SR flip-flop triggers on the negative edge of STB which overrides CLR.

#### **FUNCTIONAL DESCRIPTION**


#### TIMING WAVEFORMS




Note: ① Including Jig and Probe Capacitance
TEST CIRCUIT



#### PACKAGE OUTLINE μPB8212C






(PLASTIC)

ITEM	MILLIMETERS	INCHES
Α	33 MAX	1.3 MAX
В	2.53	0.1
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	27,94	1.1
F	1.5	0.059
G	2.54 MIN	0.1 MIN
н	0.5 MIN	0.02 MIN
I	5.22 MAX	0.205 MAX
3	5.72 MAX	0.225 MAX
К	15.24	0.6
L.	13.2	0.52
м	0.25 ^{+0.10} -0.05	0.01 +0.004 -0.0019

#### μPB8212D



(CERDIP)

ITEM	MILLIMETERS	INCHES
Α	33.5 MAX	1.32 MAX
8	2.78	0.11
С	2.54	0.1
D	0.46	0.018
E	27.94	1.1
F	1.5	0.059
G.	2.54 MIN	0.1 MIN
н	0.5 MIN	0.019 MIN
I	4.58 MAX	0.181 MAX
J	5.08 MAX	0.2 MAX
K	15,24	0.6
L	13.5 0.53	
м	0,25 ^{+0.10} -0.05	0,01 ^{+0,004} -0,002



#### PRIORITY INTERRUPT CONTROLLER

#### DESCRIPTION

The  $\mu$ PB8214 is an eight-level priority interrupt controller. Designed to simplify interrupt driven microcomputer systems, the  $\mu$ PB8214 requires a single +5V power supply and is packaged in a 24 pin plastic Dual-in-line package.


The  $\mu$ PB8214 accepts up to eight interrupts, determines which has the highest priority and then compares that priority with a software created current status register. If the incoming requires is of a higher priority than the interrupt currently being serviced, an interrupt request to the processor is generated. Vector information that identifies the interrupting device is also generated.

The interrupt structure of the microcomputer system can be expanded beyond eight interrupt levels by cascading  $\mu$ PB8214s. The  $\mu$ PB8214's interrupt and vector information outputs are open collector and control signals are provided to simplify expansion of the interrupt structure.

#### **FEATURES**

- Eight Priority Levels
- Current Status Register and Priority Comparator
- Easily Expanded Interrupt Structure
- Single +5 Volt Supply


#### PIN CONFIGURATION



#### PIN NAMES

Inputs:						
R ₀ -R ₇	Request Levels (R7 Highest Priority)					
B ₀ -B ₂	Current Status					
SGS	Status Group Select					
ECS	Enable Current Status					
INTE	Interrupt Enable					
ČLK	Clock (INT F-F)					
ELA	Enable Level Read					
ETLG	Enable This Level Group					
Outputs:						
$\overline{A_0}$ $\overline{A_2}$	Request Levels Open					
INT	Interrupt (Act. Low) Collector					
ENLG	Enable Next Level Group					





Operating Temperature	
Storage Temperature	65°C to +150°C
All Output and Supply Voltages	0.5 to +7 Volts
All Input Voltages	1.0 to +5.5 Volts
Output Currents	100 mA

ABSOLUTE MAXIMUM RATINGS*

#### $T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC CHARACTERISTICS $T_a = 0^{\circ} C$ to $+70^{\circ} C$ , $V_{CC} = 5V \pm 5\%$

PARAMETER	SYMBOL	Life	LIMITS			
PARAMETER	STIVIBUL	MIN	MAX	UNIT	TEST CONDITIONS	
Input Clamp Voltage (all inputs)	٧c		- 1.0	V	IC=-5mA	
Input Forward Current: ETLG input	1F		-0.5	mA	VF=0.45V	
all other inputs	1 _F		-0.25	mA		
Input Reverse Current: ETLG input	I _R		80	μΑ	VR=5.25V	
all other inputs	IR		40	μΑ		
Input LOW Voltage: all inputs	VIL		0.8	V	V _{CC} =5.0V	
Input HIGH Voltage: all inputs	VIH	2.0		V.	V _{CC} =5.0V	
Power Supply Current	lcc		130	mA	0	
Output LOW Voltage: all outputs	VOL		.45	V	IOL=10mA	
Output HIGH Voltage: ENLG output	Voн	2.4		V	IOH=- 1mA	
Short Circuit Output Current: ENLG output	los	- 20	- 55	mA	Vos=0V, Vcc=5.0V	
Output Leakage Current: INT and A0-A2	ICEX		100	μΑ	V _{CEX} =5.25V	

#### CAPACITANCE ② T_a = 25°C

PARAMETER	SYMBOL	LIF	VITS	1,,,,,	
PARAMETER	STIMBUL	MIN	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN		10	pF	V _{BIAS} =2.5V
Output Capacitance	COUT		12	ρF	VCC=5V f=1mHz

AC CHARACTERISTICS  $T_2 = 0^{\circ}C$  to  $+70^{\circ}C$ . Vcc =  $+5V \pm 5\%$ 

D. C. WETER	2744201	LII	MITS		TEAT COMPLETIONS
PARAMETER	SYMBOL	MIN	MAX	UNIT	TEST CONDITIONS
CLK Cycle Time	tCY	80		ns	Input pulse
CLK, ECS, INT Pulse Width	tPW	25		ns	amplitude: 2.5 Volts
INTE Setup Time to CLK	tiss	16		ns	
INTE Hold Time after CLK	tISH	20		ns	
ETLG Setup Time to CLK	tETCS ^③	25		·ns	Input rise and fall
ETLG Hold Time After CLK	tETCH 3	20		·ns	times: 5 ns between
ECS Setup Time to CLK	tECCS ③	80		ns	1 and 2 Volts
ECS Hold Time After CLK	tECCH 4	0		ns	
ECS Setup Time to CLK	tECRS®	110		ns	]
ECS Hold Time After CLK	tECRH 4	0			Output loading of
ECS Setup Time to CLK	tECSS ③	75		ns	15 mA and 30 pF.
ECS Hold Time After CLK	tECSH 3	0		ns	
SGS and B ₀ -B ₂ Setup Time to CLK	tDCS 3	70		ns	
SGS and B0-B2 Hold Time After CLK	tDCH 3	0		ns	Speed measurements
RO-R7 Setup Time to CLK	tRCS 4	90		ns	taken at the 1.5 Volts
Ro-R7 Hold Time After CLK	tRCH 4	0		ns	levels.
INT Setup Time to CLK	tics	55		пѕ	
CLK to INT Propagation Delay	tCI		25	ns	
R ₀ -R ₇ Setup Time to INT	tRIS ®	10		ns	
R ₀ -R ₇ Hold Time After INT	tRIH (5	35		ns	•
R ₀ -R ₇ to A ₀ -A ₂ Propagation Delay	tRA		100	ns	
ELR to A ₀ -A ₂ Propagation Delay	tELA		55	ns	
ECS to A ₀ -A ₂ Propagation Delay	tECA		120	ns	
ETLG to A0-A2 Propagation Delay	tETA	-	70	ns	
SGS and Bo-B2 Setup Time to ECS	tDECS ®	15		ns	
SGS and B ₀ -B ₂ Hold Time After ECS	tDECH®	15		ns	]
R ₀ -R ₇ to ENLG Propagation Delay	tREN		70	nis	]
ELTG to ENLG Propagation Delay	tETEN		25	ns	
ECS to ENLG Propagation Delay	tECRN		90	ns	]
ECS to ENLG Propagation Delay	tECSN		55	ns	

- open.
  - This parameter is not 100% tested.
  - Required for proper operation if INTE is enabled during next clock pulse.
  - These times are not required for proper operation but for desired change in interrupt flip-flop.
  - Required for new request or status to be properly loaded.

#### μPB8214

#### General

The µPB8214 is an LSI device designed to simplify the circuitry required to implement an interrupt driven microcomputer system. Up to eight interrupting devices can be connected to a µPB8214, which will assign priority to incoming interrupt requests and accept the highest. It will also compare the priority of the highest incoming request with the priority of the interrupt being serviced. If the serviced interrupt has a higher priority, the incoming request will not be accepted.

A system with more than eight interrupting devices can be implemented by interconnecting additional  $\mu$ PB8214s. In order to facilitate this expansion, control signals are provided for cascading the controllers so that there is a priority established among the controllers. In addition, the interrupt and vector information outputs are open collector.

#### **Priority Encoder and Request Latch**

The priority encoder portion of the \$\mu\$P88214 accepts up to eight active low interrupt requests (\$\overline{R_0}\$-\$\overline{R_7}\$). The circuit assigns priority to the incoming requests, with \$\overline{R_7}\$ having the highest priority and \$\overline{R_0}\$ the lowest. If two or more requests occur simultaneously, the \$\mu\$P88214 accepts the one having the highest priority. Once an incoming interrupt request is accepted, it is stored by the request latch and a three-bit code is output. As shown in the following table, the outputs, \$(\$\overline{A_0}\$-\$\overline{A_2}\$) are the complement of the request level (modulo 8) and directly correspond to the bit pattern required to generate the one byte RESTART (RST) instructions recognized by an 8080A. Simultaneously with the \$\overline{A_0}\$-\$\overline{A_2}\$ outputs, a system interrupt requests that are \$not\$ accepted are not latched and must remain as an input to the \$\mu\$P88214 in order to be serviced.

#### Interrupt Control Circuitry

The  $\mu$ PB8214 contains two flip-flops and several gates which determine whether an accepted interrupt request to the  $\mu$ PB8214 will generate a system interrupt to the 8080A. A condition gate drives the D input of the interrupt flip-flop whenever an interrupt request has been completely accepted. This requires that: the ETLG (Enable This Level Group) and INTE (Interrupt Enable) inputs to the  $\mu$ PB8214 are high; the ELR input is low; the incoming request must be of a higher priority than the contents of the current status register; and the  $\mu$ PB8214 must have been enabled to accept interrupt requests by the clearing of the interrupt disable flip-flop.

Once the condition gate drives the D input of the interrupt flip-flop high, a system interrupt ( $\overline{\text{INT}}$ ) to the 8080A is generated on the next rising edge of the  $\overline{\text{CLK}}$  input to the  $\mu\text{PB8214}$ . This  $\overline{\text{CLK}}$  input is typically connected to the  $\phi2$  (TTL) output of an 8224 so that 8080A set-up time specifications are met. When  $\overline{\text{INT}}$  is generated, it sets the interrupt disable flip-flop so that no additional system interrupts will be generated until it is reset. It is reset by driving  $\overline{\text{ECS}}$  (Enable Current Status) low, thereby writing into the current status register.

It should be noted that the open collector  $\overline{\text{INT}}$  output from the  $\mu\text{PB8214}$  is active for only one clock period and thus must be externally latched for inputting to the 8080A. Also, because the  $\overline{\text{INT}}$  output is open collector, when  $\mu\text{PB8214's}$  are cascaded, an  $\overline{\text{INT}}$  output from any one will set all of the interrupt disable flipflops in the array. Each  $\mu\text{PB8214's}$  interrupt disable flipflop must then be cleared individually in order to generate subsequent system interrupts.

### FUNCTIONAL DESCRIPTION

#### FUNCTIONAL DESCRIPTION (CONT.)

		1	D ₇	D ₆	D ₅	D ₄	$D_3$	D ₂	D ₁	Do
PRIORIT		RST	1	1	A ₂	A ₁	A_0	1	1	1
LOWEST	Ro	7	. 1	1	1	. 1	1	1	1	1
ĺ	R ₁	6	1	1	1	1	0	1	1	1
	R ₂	5	. 1	1	1	0	1	1	1	1
2.1	R ₃	4	1	× 1×2	.1	0	0	1	1	1
	R ₄	3	- 1,-	1	0	1	1	1	1	1
	R ₅	2	1	1	0	- 1	0	1	1	1
į .	R ₆	1	1	1	0.	0	1	1	1	1
HIGHEST	R ₇	0.	1.	1	0	0	0	1	1	1

*CAUTION: RST 0 will vector the program counter to location 0 (zero) and invoke the same routine as the "RESET" input to 8080A.

#### **Current Status Register**

The current status register is designed to prevent an incoming interrupt request from overriding the servicing of an interrupt with higher priority. Via software, the priority level of the interrupt being serviced by the microprocessor is written into the current status register on  $\overline{B_0} - \overline{B_2}$ . The bit pattern written should be the complement of the interrupt level.


The interrupt level currently being serviced is written into the current status register by driving  $\overline{\text{ECS}}$  (Enable Current Status) low. The  $\mu\text{PB8214}$  will only accept interrupts with a higher priority than the value contained by the current status register. Note that the programmer is free to use the current status register for other than as above. Other levels may be written into it. The comparison may be completely disabled by driving  $\overline{\text{SGS}}$  (Status Group Select) low when  $\overline{\text{ECS}}$  is driven low. This will cause the  $\mu\text{PB8214}$  to accept incoming interrupts only on the basis of their priority to each other.

#### **Priority Comparator**


The priority comparator circuitry compares the level of the interrupt accepted by the priority encoder and request latch with the contents of the current status register. If the incoming request has a priority level higher than that of the current status register, the  $\overline{\text{INT}}$  output is enabled. Note that this comparison can be disabled by loading the current status register with  $\overline{\text{SGS}}=0$ .


#### **Expansion Control Signals**

A microcomputer design may often require more than eight different interrupts. The  $\mu$ PB8214 is designed so that interrupt system expansion is easily performed via the use of three signals: ETLG (Enable This Level Group); ENLG (Enable Next Level Group); and ELR (Enable Level Read). A high input to ETLG indicates that the  $\mu$ PB8214 may accept an interrupt. In a typical system, the ENLG output from one  $\mu$ PB8214 is connected to the ETLG input of another  $\mu$ PB8214, etc. The ETLG of the  $\mu$ PB8214 with the highest priority is tied high. This configuration sets up priority among the cascaded  $\mu$ PB8214's. The ENLG output will be high for any device that does not have an interrupt pending, thereby allowing a device with lower priority to accept interrupts. The ELR input is basically a chip enable and allows hardware or software to selectively disable/enable individual  $\mu$ PB8214's. A low on the ELR input enables the device.



## PACKAGE OUTLINE µPB8214C





PLASTIC

ITEM	MILLIMETERS	INCHES	
A	33 MAX	1,28	
В	2,53	0,1	
С	2,54	0,1	
D	0.5 ± 0.1	0.02 ± 0.004	
E	27.94	1.1	
F	1,5	0,059	
G	3.2 MIN	0.125 MIN	
Н	0.5 MIN	0,02 MIN	
1	5,22 MAX	0,205 MAX	
J	5.72 MAX	0,225 MAX	
к	15.24	0,6	
L	13.2	0.52	
M	0.25 ± 0.1	0.01 ± 0.004	

#### NOTES


#### **4-BIT PARALLEL BIDIRECTIONAL BUS DRIVER**

#### DESCRIPTION

All inputs are low power TTL compatible, For driving MOS, the DO outputs provide a high 3.65V (VOH), and for high capacitance terminated bus structures, the DB outputs provide a high 55 mA (IOI) capability.

- FEATURES Data Bus Buffer Driver for µCOM-8 Microprocessor Family
  - Low Input Load Current 0.25 mA Maximum
  - High Output Drive Capability for Driving System Data Bus
  - 3.65V Output High Voltage for Direct Interface to μCOM-8 Microprocessor Family
  - Three State Outputs
  - Reduces System Package Count
  - · Available in 16-pin packages: Cerdip and Plastic

#### PIN CONFIGURATION



#### PIN NAMES

D80 - D83	Data Bus Bi Directional
DIO - DI3	Data Input
DO ₀ - DO ₃	Data Output
DIEN	Data in Enable Direction Control
CS	Chip Select

#### μPB8216/8226

Microprocessors like the µPD8080A are MOS devices and are generally capable of driving a single TTL load. This also applies to MOS memory devices. This type of drive is sufficient for small systems with a few components, but often it is necessary to buffer the microprocessor and memories when adding components or expanding to a multi-board system.

The  $\mu$ PD8216/8226 is a four bit bi-directional bus driver specifically designed to buffer microcomputer system components.

#### **Bi-Directional Driver**


Each buffered line of the four bit driver consists of two separate buffers. They are three state in nature to achieve direct bus interface and bi-directional capability. On one side of the driver the output of one buffer and the input of another are tied together (DB), this is used to interface to the system side components such as memories, I/O, etc. Its interface is directly TTL compatible and it has high drive (55 mA). For maximum flexibility on the other side of the driver the inputs and outputs are separate. They can be tied together so that the driver can be used to buffer a true bi-directional bus such as the 8080A Data Bus. The DO outputs on this side of the driver have a special high voltage output drive capability (3.65V) so that direct interface to the 8080A processor is achieved with an adequate amount of noise immunity (650 mV worst case).


#### Control Gating CS, DIEN

The  $\overline{CS}$  input is used for device selection. When  $\overline{CS}$  is "high" the output drivers are all forced to their high-impedance state. When it is "low" the device is selected (enabled) and the data flow direction is determined by the  $\overline{D1EN}$  input.

The DIEN input controls the data flow direction (see Block Diagrams for complete truth table). This directional control is accomplished by forcing one of the pair of buffers to its high impedance state. This allows the other to transmit its data. This is accomplished by a simple two gate circuit.

The  $\mu$ PB8216/8226 is a device that will reduce component count in microcomputer systems and at the same time enhance noise immunity to assure reliable, high performance operation.





8226

## FUNCTIONAL DESCRIPTION

#### **BLOCK DIAGRAMS**

DIEN	ĊŠ	RESULT				
0	0	DI +DB				
1	0	DB - DO				
0	1	\				
1	1	High Impedance				

## 9

## ABSOLUTE MAXIMUM RATINGS*

Operating Temperature		0°C to 70°C
Storage Temperature		65°C to +150°C
All Output and Supply Voltage	ges	
		1.0 to +5.5 Volts
Output Currents		125 mA

T_a = 25°C

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC CHARACTERISTICS

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C, V_{CC} = +5 V \pm 5\%$ 

PARAMETER				LIMITS				
		SYMBOL	MIN	ТҮР ①	MAX	UNIT	TEST.CONDITIONS	
Input Load Current DIEN, CS					0.5	mA	VF = 0.45	
Input Load Current All Other Inputs		IF2			−0.25 <b>°</b>	mA	V _F = 0.45	
Input Leakage Current DIEN, CS		I _{R1}			20	μΑ	V _R = 5.25V	
Input Leakage Current DI Inputs		I _{R2}			10	μΑ	V _R = 5.25V	
Input Forward Voltage Clamp		v _C			-1.0	٧	i _C = -5 mA	
Input "Low" Voltage	Input "Low" Voltage				0.95	٧		
Input "High" Voltage		VIH	2.0			٧		
Output Leakage Current (3-State)	DO DB	10			20 100	μΑ	V _O = 0.45/5.25V	
Power Supply Current	8216	¹cc			130	mA		
rower Supply Current	8226	^I CC			120	mA		
Output "Low" Voltage		VOL1			0.48	<b>v</b>	DO Outputs IOL = 15 mA DB Outputs IOL = 25 mA	
Output "Low" Voltage	8216	VOL2			0.7	<b>v</b>	DB Outputs IOL = 55 mA	
Output Low Voltage	Output "Low" Voltage 8226				0.7	V	DB Outputs IOH = 50 mA	
Output "High" Voltage		VOL2 VOH1	3.65			V	DO Outputs IOH = -1 mA	
Output "High" Voltage		V _{OH2}	2.4			V	DB Outputs IOH = -10 mA	
Output Short Circuit		tos	-15		65	mA	DO Outputs VO = 0V	
Current		los	-30		-120	mA	DB Outputs VCC = 5.0V	

Note: ① Typical values are for T_a = 25°C, V_{CC} = 5.0V.

#### CAPACITANCE ①

PARAMETER	SYMBOL		LIMITS		UNIT	TEST
PARAMETER	SAMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CIN			8	pF	VBIAS = 2.5V
Output Capacitance	COUT1			10②	pF	V _{CC} = 5V
Output Capacitance	COUT2			18③	pF	$T_a = 25^{\circ}C$ f = 1 MHz

Notes: 1) This parameter is not 100% tested.

- ② DO Output.
- 3 DB Output.

#### μPB8216/8226

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5V \pm 5\%$ 

DADAMETED		LIMITS				LIAUT	TEST CONDITIONS
PARAMETER		SYMBOL	MIN	MIN TYP 1 MAX		UNIT	TEST CONDITIONS
Input to Output Delay DO Outputs	-	tPD1			25	ns	$C_L = 30 \text{ pF}, R_1 = 300\Omega,$ $R_2 = 600\Omega         $
Input to Output Delay	8216	tPD2			30	ns	$C_L = 300 \text{ pF}, R_1 = 90\Omega,$
DB Outputs	8226	tPD2			25	ns	$R_2 = 180\Omega 4$
Output Enable Time	8216	tE			65	ns	2 4
	8226	t _E			54	ns	
Output Disable Time		tD			35	ns	3 4

Notes: 1 Typical values are for T_a = 25°C, V_{CC} = 5.0V

② DO Outputs,  $C_L$  = 30 pF,  $R_1$  = 300/10 K $\Omega$ ,  $R_2$  = 600/1 K $\Omega$ , DB Outputs,  $C_L$  = 300 pF,  $R_1$  = 90/10 K $\Omega$ ,  $R_2$  = 180/1 K $\Omega$ .

- ③ DO Outputs,  $C_L$  = 5 pF,  $R_1$  = 300/10 KΩ,  $R_2$  = 600/1 KΩ, DB Outputs,  $C_L$  = 5 pF,  $R_1$  = 90/10 KΩ,  $R_2$  = 180/1 KΩ.
- 4 Input pulse amplitude: 2.5V


Input rise and fall times of 5 ns between 1 and 2 volts.

Output loading is 5 mA and 10 pF.

Speed measurements are made at 1.5 volt levels.




**TEST CIRCUIT** 



### TIMING WAVEFORMS

AC CHARACTERISTICS



#### Cerdip

STEM	MILLIMETERS	INCHES
A	19 9 MAX	0 784 MAX
В	1 06	0.042
С	2 54	0 10
D	0.46 - 0.10	0 018 - 0 004
E	17 78	0 70
F	1.5	0 059
G	2.54 MIN	0 10 M/N
н	0.5 MIN	0 019 MIN
- 1	'4 58 MAX	0 181 MAX
1	5.08 MAX	0 20 MAX
к	7.62	0 30
L	64	0 25
м	0.25 + 0.10 0.05	0 0098 * 0 0039

#### **Plastic**

TEM	MILLIMETERS	INCHES					
A	19 4 MAX	0.76 MAX					
В	0.81	0.03					
С	2 54	010 .					
D	0.5	0.02					
Ε	17 78	0 70					
F	1.3	0.051					
G	2 54 MIN	0 10 MIN					
н	0.5 MIN	0 02 MIN					
1	4 05 MAX	0 16 MAX					
J	4 55 MAX	0 18 MAX					
К	7 62	0 30					
L	6.4	0 25					
M	0 25 ^{+0 10} 0 05	001					

PACKAGE OUTLINE μPB8216C/D μPB8226C/D



## **CLOCK GENERATOR AND DRIVER FOR 8080A PROCESSORS**

#### DESCRIPTION

The µPB8224 is a single chip clock generator and driver for 8080A processors. The clock frequency is determined by a user specified crystal and is capable of meeting the timing requirements of the entire 8080A family of processors. MOS and TTL level clock outputs are generated.


Additional logic circuitry of the  $\mu PB8224$  provides signals for power-up reset, an advance status strobe and properly synchronizes the ready signal to the processor. This greatly reduces the number of chips needed for 8080A systems.

The µPB8224 is fabricated using NEC's Schottky bipolar process.

#### **FEATURES**

- Crystal Controlled Clocks
- Oscillator Output for External Timing
- MOS Level Clocks for 8080A Processor
- TTL Level Clock for DMA Activities
- Power-up Reset for 8080A Processor
- Ready Synchronization
- Advanced Status Strobe
- Reduces System Package Count
- Available in 16-pin Cerdip and Plastic Packages

#### PIN CONFIGURATION



#### PIN NAMES

RESIN	Reset Input
RESET	Reset Output
RDYIN	Ready Input
READY	Ready Output
SYNC	Sync Input
STSTB	Status STB Output
<b>Φ1</b>	Processor
Φ2	∫ Clocks
XTAL 1	Crystal
XTAL 2	Connections
	Used With
TANK	Overtone
	Crystal
000	Oscillator
osc	Output
4- (77)	φ ₂ CLK
φ ₂ (TTL)	(TTL Level)
Vcc	+5V
VDD	+12V
GND	0V

#### **uPB822**4


Clock Generator

The clock generator circuitry consists of a crystal controlled oscillator and a divide-by-nine counter. The crystal frequency is a function of the 8080A processor speed and is basically nine times the processor frequency, i.e.:

Crystal frequency = 
$$\frac{9}{\text{tCY}}$$

where toy is the 8080A processor clock period.

A series resonant fundamental mode crystal is normally used and is connected across input pins XTAL1 and XTAL2. If an overtone mode crystal is used, an additional LC network, AC coupled to ground, must be connected to the TANK input of the  $\mu$ PB8224 as shown in the following figure.



The formula for the LC network is:

$$LC = \left(\frac{1}{2\pi F}\right)^2$$

where F is the desired frequency of oscillation.

The output of the oscillator is input to the divide-by-nine counter. It is also buffered and brought out on the OSC pin, allowing this stable, crystal controlled source to be used for derivation of other system timing signals. The divide-by-nine counter generates the two non-overlapping processor clocks,  $\phi_1$  and  $\phi_2$ , which are buffered and at MOS levels, a TTL level  $\phi_2$  and internal timing signals.

The  $\phi_1$  and  $\phi_2$  high level outputs are generated in a 2-5-2 digital pattern, with  $\phi_1$  being high for two oscillator periods,  $\phi_2$  being high for five oscillator periods, and then neither being high for two oscillator periods. The TTL level  $\phi_2,\phi_2$  (TTL), is normally used for DMA activities by gating the external device onto the 8080A bus once a Hold Acknowledge (HLDA) has been issued.

#### Additional Logic


In addition to the clock generator circuitry, the  $\mu$ PB8224 contains additional logic to aid the system designer in the proper timing of several interface signals.

The  $\overline{\text{STSTB}}$  signal indicates, at the earliest possible moment, when the status signals output from the 8080A processor are stable on the data bus,  $\overline{\text{STSTB}}$  is designed to connect directly to the  $\mu\text{PB8228}$  System Controller and automatically resets the  $\mu\text{PB8228}$  during power-on Reset.

The RESIN input to the µPB8224 is used to automatically generate a RESET signal to the 8080A during power initialization. The slow rise of the power supply voltage in an external RC network is sensed by an internal Schmitt Trigger. The output of the Schmitt Trigger is gated to generate an 8080A compatible RESET. An active low manual switch may also be attached to the RC circuit for manual system reset.

The RDYIN input to the  $\mu$ PB8224 accepts an asynchronous "wait request" and generates a READY output to the 8080A that is fully synchronized to meet the 8080A timing requirements.

#### **BLOCK DIAGRAM**



### ABSOLUTE MAXIMUM RATINGS*

<del></del>	
Operating Temperature	0°C to +70°C
Storage Temperature	
All Output Voltages (TTL)	
All Output Voltages (MOS)	0.5 to +13.5 Volts
All Input Voltages	1.0 to +7 Volts
Supply Voltage VCC	0.5 to +7 Volts
Supply Voltage VDD	
Output Currents	

T_a = 25°C

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC CHARACTERISTICS

Ta = 0°C to +70°C; V_{CC} = +5V ±5%; V_{DD} = +12V ±5%

PARAMETER	SYMBOL	L	LIMITS		UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Current Loading	l _F			0.25	mA	Vp = 0.45V
Input Leakage Current	I _R			10	μА	V _R = 5.25V
Input Forward Clamp Voltage	V _C _			-1.0	٧	Ic = -5 mA
Input "Low" Voltage	VIL			8.0	V	V _{CC} = 5.0V
Input "High" Voltage	VIH	2.6			٧	Reset Input
		2.0				All Other Inputs
RESIN Input Hysteresis	VIH-VIL	0.25			٧	V _{CC} = 5.0V
Output "Low" Voltage	VOL			0.45	V	(φ ₁ , ψ ₂ ), Ready, Reset, STST8
		1		1		IOL = 2.5 mA
			l	0.45	V	All Other Inputs
	ĺ					IOL = 15 mA
Output "High" Voltage	Voн					
φ1. φ2		9.4			v	I _{OH} = -100 µA
READY, RESET	}	3.6	ì		v	I _{OH} = -100 µA
All Other Outputs	f	2.4			v.	I _{OH} = -1 mA
Output Short Circuit Current	I _{SC} O	-10		-60	mA	v ₀ = 0v
(All Low Voltage Outputs Only)	i -					V _{CC} = 5.0V
Power Supply Current	ICC.			115	mA	
Power Supply Current	¹DD			12	mA	

Note: (1). Caution,  $\phi_1$  and  $\phi_2$  output drivers do not have short circuit protection

 $T_a = 25^{\circ}C$ ; f = 1 MHz;  $V_{CC} = 5V$ ;  $V_{DD} = 12V$ ;  $V_{BIAS} = 2.5V$ 

#### **CAPACITANCE** ①


PARAMETER	SYMBOL		LIMITS		UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Capacitance	CIN			8	ρF	

Note: 1 This parameter is not 100% tested.


 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 5\%; V_{DD} = +12V \pm 5\%$ 

PARAMETER	SYMBOL	LIN	AITS (1	UNIT	TEST CONDITIONS						
		MIN	MIN TYP MAX								
φ ₁ Pulse Width	^t ø1	2t _{CY} -20 ns									
φ ₂ Pulse Width	tø2	5t _{CY} -35 ns		-							
φ ₁ to φ ₂ Delay	t _{D1}	0			ns						
φ ₂ to φ ₁ Delay	tD2	2t _{CY} -14 ns				C _L = 20 pF to 50 pF					
φ ₁ to φ ₂ Delay	^t D3	2t _{CY} 9		2t _{CY} +20 ns							
$\phi_1$ and $\phi_2$ Rise Time	tR			20							
φ ₁ and φ ₂ Fall Time	tr			20							
φ ₂ to φ ₂ (TTL) Delay	[†] Dφ2	-5		+15	ns	$\phi_2$ TTL, CL = 30 pF					
	1					R ₁ = 30052					
			<u></u>			R ₂ = 600Ω					
φ ₂ to STSTB Delay	^t D <b>S</b> S	6t _{CY} -30 ns		6t _{CY}	ns						
STSTB Pulse Width	tPW	t _{CY} -15 ns				STSTB, CL = 15 pF					
RDYIN Setup Time to STSTB	^t DRS	50 ns - 4tCY			ns	R ₁ = 2K R ₂ = 4K					
RDYIN Hold Time After STSB	tDRH	4tCY 9									
READY or RESET to φ ₂ Delay	†DR	4t _{CY} -25 ns			ns	Ready and Reset  CL = 10 pF  R ₁ = 2K  R ₂ = 4K					
Crystal Frequency	fCLK		9 tCY		MHz						
Maximum Oscillating Frequency	fMAX			27	MHz						

Note: 1 toy represents the processor clock period



#### **TEST CIRCUIT**



Voltage Measurement Points:  $\phi_1$ ,  $\phi_2$  Logic "0" = 1.0V, Logic "1" = 8.0V. All other signals measured at 1.5V.


#### TIMING WAVEFORMS

#### CRYSTAL REQUIREMENTS

Tolerance				 									(	).(	00	)5	%	a	t (	)°(	2-	-7	o°	С
Resonance											S	Sе	rie	es	(F	Fu	ın	da	arr	ien	١ta	al)	1	)
Load Capacitance				 																2	0-	35	р	F
Equivalent Resistance.																			7	5-2	20	ol	٦m	ıs
Power Dissipation (Min	) .																					4	m١	Ν

Note: 1 With tank circuit use 3rd overtone mode.


#### PACKAGE OUTLINE μPB8224C



(PLASTIC)

ITEM	MILLIMETERS	INCHES									
Α	19.4 MAX	0.76 MAX.									
В	0,81	0.03									
С	2.54	0.10									
D	0.5	0.02									
E	17.78	0.70									
F	1.3	0.051									
G	2.54 MIN	0.10 MIN									
н	0.5 MIN.	0.02 MIN									
I	4.05 MAX	0.16 MAX									
J	4.55 MAX	0.18 MAX									
к	7.62	0.30									
L	6.4	0.25									
М	0.25 +0.10 0.05	0.01									

μPB8224D



(CERDIP)

ITEM	MILLIMETERS	INCHES
Α	19.9.MAX	0.784 MAX
В	1.06	0.042
С	2.54	0.10
D	0.46 : 0.10	0.018 • 0.004
E	17.78	0.70
F	1.5	0.059
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
1	4.58 MAX	0.181 MAX
j	5.08 MAX	0.20 MAX
к	7.62	0.30
L	6.8	0.27
м`	0.25 ⁺ 0.10 · 0.05	0.0098 + 0.0039

8224DS-REV 2-12-81-CAT

#### **NOTES**

## C Electronics U.S.A. Inc. Microcomputer Division

#### **8080A SYSTEM CONTROLLER** AND BUS DRIVER

#### DESCRIPTION


The µPB8228 is a single chip controller and bus driver for 8080A based systems. All the required interface signals necessary to connect RAM, ROM and I/O components to a  $\mu$ PD8080A are generated.

The µPB8228 provides a bi-directional three-state bus driver for high TTL fan-out and isolation of the processor data bus from the system data bus for increased noise immunity.

The system controller portion of the  $\mu$ PB8228 consists of a status latch for definition of processor machine cycles and a gating array to decode this information for direct interface to system components. The controller can enable gating of a multi-byte interrupt onto the data bus or can automatically insert a RESTART 7 onto the data bus without any additional components.

- FEATURES System Controller for 8080A Systems
  - Bi-Directional Data Bus for Processor Isolation
  - 3.60V Output High Voltage for Direct Interface to 8080A Processor
  - Three State Outputs on System Data Bus
  - Enables Use of Multi-Byte Interrupt Instructions
  - Generates RST 7 Interrupt Instruction
  - μPB8228 for Small Memory Systems
  - Reduces System Package Count
  - · Schottky Bipolar Technology

#### PIN CONFIGURATION



NC: No Connection

#### PIN NAMES

D7 - D0	Data Bus (Processor Side)
DB7 - DB0	Data Bus (System Side)
I/OR	I/O Read
I/OW	I/O Write
MEMR	Memory Read
MEMW	Memory Write
DBIN	DBIN (From Processor)
INTA	Interrupt Acknowledge
HLDA	HLDA (From Processor)
WR	WR (From Processor)
BUSEN	Bus Enable Input
STSTB	Status Strobe (From µPB8224)
Vcc	+5V
GND	0 Volts

#### **µPB8228**

#### **Bi-Directional Bus Driver**

The eight bit, bi-directional bus driver provides buffering between the processor data bus and the system data bus. On the processor side, the µPB8228 exceeds the minimum input voltage requirements (3.0V) of the µPD8080A. On the system side, the driver is capable of adequate drive current (10 mA) for connection of a large number of memory and I/O devices to the bus. Single flow in the bus driver is controlled by the gating array and its outputs can be forced into a high impedance state by use of the BUSEN input.

#### Status Latch

The Status Latch in the  $\mu$ PB8228 stores the status information placed on the data bus by the 8080A at the beginning of each machine cycle. The information is latched when  $\overline{\text{STSTB}}$  goes low and is then decoded by the gating array for the generation of control signals.

#### **Gating Array**

The Gating Array generates "active low" control signals for direct interfacing to system components by gating the contents of the status latch with control signals from the 8080A.


MEM/R, I/OR and INTA are generated by gating the DBIN signal from the processor with the contents of the status latch. I/OR is used to enable an I/O input onto the system data bus. MEM/R is used to enable a memory input.

 $\overline{\text{INTA}}$  is normally used to gate an interrupt instruction onto the system data bus. When used with the  $\mu\text{PD8080A}$  processor, the  $\mu\text{PB8228}$  will decode an interrupt acknowledge status word during all three machine cycles for a multi-byte interrupt instruction. For 8080A type processors that do not generate an interrupt acknowledge status word during the second and third machine cycles of a multi-byte interrupt instruction, the  $\mu\text{PB8228}$  will internally generate an  $\overline{\text{INTA}}$  pulse for those machine cycles.

The  $\mu$ PB8228 also provides the designer the ability to place a single interrupt instruction onto the <u>bus without</u> adding additional components. By connecting the +12 volt supply to the <u>INTA</u> output (pin 23) of the  $\mu$ PB8228 through a 1 K ohm series resistor, RESTART 7 will be gated onto the processor data bus when DBIN is active during an interrupt acknowledge machine cycle.

MEM/W and I/OW are generated by gating the WR signal from the processor with the contents of the status latch. I/OW indicates that an output port write is about to occur. MEM/W indicates that a memory write will occur.

The data bus output buffers and control signal buffers can be asynchronously forced into a high impedance state by placing a high on the  $\overline{\text{BUSEN}}$  pin of the  $\mu\text{PB8228}$ . Normal operation is performed with  $\overline{\text{BUSEN}}$  low.



**FUNCTIONAL DESCRIPTION** 

**BLOCK DIAGRAM** 

## 9

## ABSOLUTE MAXIMUM RATINGS*

Operating Temperature			0°C to +70°C
Storage Temperature	 		~65°C to +150°C
All Output or Supply Voltages			
All Input Voltages		· ·	
Output Currents			


 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC CHARACTERISTICS

Ta = 0°C to 70°C, VCC = 5V ± 5%

			LIMIT	S		TEST CONDITIONS	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT		
Input Clamp Voltage, All Inputs	٧c		1 .	-1.0	٧	VCC * 4.75V; ICC = -5 mA	
Input Load Current, STSTB	1¢			500	μΑ		
D ₂ and D ₆				750	μА	V _{CC} = 5.25V	
D ₀ , D ₁ , D ₄ , D ₅ , and D ₇				250	μА	V _F = 0.45V	
All Other Inputs				250	μА		
Input Leakage Current, STSTB	!R			100	μА		
DB ₀ through DB ₇				20	μА	V _{CC} = 5.25V	
All Other Inputs			·	100	μА	V _R = 5,0V	
Input Threshold Voltage, All Inputs	VTH	0.8		2.0	v	V _{CC} * 5V	
Power Supply Current	1cc			190	mA	V _{CC} = 5.25V	
Output Low Voltage, Do through D7	VOL			0.45	V	V _{CC} = 4.75V; I _{OL} = 2 mA	
All Other Outputs				0.48	v	IOL = 10 mA	
Output High Voltage, Do through D7	Voн	3.6			٧	V _{CC} = 4.75V; I _{OH} = -10 μA	
All Other Outputs		2,4			V	I _{OH} = -1 mA	
Short Circuit Current, All Outputs	los	15		90	mA	V _{CC} = 5V	
Off State Output Current;	IO(off)			100	μА	V _{CC} = 5.25V; V _O = 5.0V	
All Control Outputs				-100	μА	V _O = 0.45V	
ÍNTA Current	INT			5	mA	(See Figure below)	



INTA TEST CIRCUIT


#### CAPACITANCE

Ta = 25°C


			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CIN			12	pF	VBIAS = 2.5V,
Output Capacitance Control Signals	соит			15	ρF	V _{CC} = 5.0V,
I/O Capacitance (D or DB)	c _{1/O}			15	pF	f = 1 MHz

NOTE: This parameter is not 100% tested.

	·	LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Width of Status Strobe	tpw	22			ns	
Setup Time, Status Inputs D ₀ -D ₇	tss	8			ns	
Hold Time, Status Inputs Do-D7	^t SH	5			ns	
Delay from STSTB to any Control Signal	†DC	20		60	ns	CL = 100 pF
Delay from DBIN to Control Outputs	^t RR			30	ns	C _L * 100 pF
Delay from DBIN to Enable/ Disable 8080A Bus	†RE			45	ns	CL = 25 pF
Delay from System Bus to 8080A Bus during Read	tRĎ			30	ns	C∟ = 25 pF
Delay from WR to Control Outputs	twR	5		45	ns	C _L = 100 pF
Delay to Enable System Bus DB ₀ -DB ₇ after STSTB	[‡] WE			30	ns	C _L = 100 pF
Delay from 8080A Bus D ₀ -D ₇ to System Bus DB ₀ -DB ₇ during Write	tWD	5		40	ns	C _L ≈ 100 pF
Delay from System Bus Enable to System Bus DB ₀ -DB ₇	ţE			30	ns	C _L = 100 pF
HLDA to Read Status Outputs	tHD			25	ns	
Setup Time, System Bus Inputs to HLDA	tOS	10			ns	
Hold Time, System Bus Inputs to HLDA	tон	20			ns	C _L = 100 pF



#### **TEST CIRCUIT**




#### **TIMING WAVEFORMS**

	_	_
_	7	
	- 1	
	п	
_	1	
	4	

	14 8 18 8 14 15 15 15 15 15 15 15 15 15 15 15 15 15	INC INCORDA	MOTO STOW	ME RES CH	STA WALL	574 640	IND. S. WAITE	057 PED 0951	MY WAIT	INT CAPACION AS	TACK (M. SKNOMIES	(m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m) 30 (m
		$\odot$	(2)	(3)	(4)	(5)	6	$\bigcirc$	8	9	W	
$D_0$	INTA	0	0	0	0	0	0	0	1	0	1	
D ₁	wo	1	1	0	1	0	1	0	1	1	1	
D ₂	STACK	0	0	0	1	1	0	0	0	0	0	
D ₃	HLTA	0	0	0	0	0	0	0	0	1	1	μPD8080A
$D_4$	OUT	0	0	0	0	0	0	1	0	0	0	OUTPUT
D ₅	M ₁	1	0	0	0	0	0	0	1	0	1	001101
$D_6$	INP	0	0	0	0	Û.	1	0	0	0	0	
D ₇	MEMR	1	1	0	1	0	0	0	0	1	0	
24	MEMR	0	0	1	0	1	1	1	1	1	1	
26	MEMW	1	1	0	1	0	1	1	1	1	1	μPB8228
25	I/OR	1	1	1	1	1	0	1	1	1	1	OUTPUT
27	ī/OW	1	1	1	1	1	1	0	1	1	1	
23	INTA	1	1	1	1	1	1	1	0	0	1	
PI	NO:				SI PB82		LSTA		INAL	9		•
_ \	100.			^		20 00						


STATUS WORD CHART



PACKAGE OUTLINE μPB8228C

(Plastic)

ITEM	MILLIMETERS	INCHES
Α	38.0 MAX	1.496 MAX
В	2.49	0.098
С	2.54	0.10
D	0 5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2,54 MIN	0.10 MIN
н	0.5 MIN	0.02 MIN
ı	5.22 MAX	0.205 MAX
J	5.72 MAX	0.225 MAX
K	15.24	0.6
ı	13.2	0.52
М	0.25 ^{+ 0.10} - 0.05	0.01 ^{+ 0.004} - 0.002



μPB8228D

#### (Ceramic)

ITEM	MILLIMETERS	INCHES
Α	36.2 MAX	1.43
В	1,59 MAX	0.06
С	2.54	0.1
D	0.46 ± 0.05	0.02 ± 0.004
E	33,02	1.3
F	1.02	0.04
G	3,2 MIN	0.13
Н	1.0	0.04
I	3.5	0.14
J	4.5	0.18
K	15.24	0.6
L	14,93	0.59
М	0.25 ± 0.05	0.01 ± 0.002

# NEC Electronics U.S.A. Inc. Microcomputer Division

# μPD8237A-5 HIGH PERFORMANCE PROGRAMMABLE DMA CONTROLLER

#### Description

The  $\mu$ PD8237A-5 High Performance DMA Controller is a peripheral interface circuit for microprocessor systems. It is designed to improve system performance by allowing external devices to directly transfer information to or from the system memory. Memory-to-memory transfer capability is also provided. The  $\mu$ PD8237A-5 offers a wide variety of programmable control features to enhance data throughput and allow dynamic reconfiguration under program control.

The  $\mu$ PD8237A-5 is designed to be used with an external 8-bit address register such as the 8282. It contains four independent channels and may be expanded to any number of channels by cascading additional controller chips.

The three basic transfer modes allow the user to program the types of DMA service. Each channel can be individually programmed to Autoinitialize to its original condition following an End of Process (EOP).

Each channel has a full 64K byte address and word count capability.

#### **Features**

Memory-to-memory transfers
Memory block initialization
Address increment or decrement
Four independent DMA channels
Multiple transfer modes: block, demand, single word,
cascade
Independent Autoinitialization of all channels
Enable/Disable control of individual DMA requests
Independent polarity control for DREQ and DACK
signals
End of Process input for terminating transfers
Software DMA requests
High performance: transfers up to 1.6 M-bytes/
second
Directly expandable to any number of channels
40-pin plastic or ceramic DIP

#### **Pin Configuration**

DRQ3   16   25   DACKO DRQ2   17   24   DACK1 DRQ1   18   23   D5 DRQ0   19   22   D6
DRQ0   19 22   D6 GND   20 21   D7

#### Pin Identification

No.	Symbol	Direction	Function
1	I/OR	IN/OUT	In Idle state, I/OR is an input control line used
'			by the CPU to read control registers. In Active state, the μPB8237A-5 uses I/OR as an output control signal to access data from a peripheral during a DMA Write.
2	ī/OW	IN/OUT	In Idle state, the CPU uses \$\overline{VOW}\$ as an Input control signal to load information to the \$\text{\text{\chin}PD8237A-5}\$ uses \$\ilde{IOW}\$ as an output control signal to load data to a peripheral during a DMA Read.  The rising edge of \$\overline{WR}\$ must follow each data byte transfer in order for the CPU to write to the \$\text{\chin}PD827A-5. Holding \$\ilde{IOW}\$ low while tog-
3	MEMR	OUT	gling CS does not produce the same effect.  MEMR accesses data from a specified memory location during memory-to-peripheral or
4	MEMW	OUT	memory-to-memory transfers.  MEMW writes data to a specified memory location during peripheral-to-memory or memory-to-memory transfers.
5		IN	Pin 5 is always tied high.
6	READY	IN	The READY signal can extend memory read and write pulses for slow memories or I/O peripherals.
7	HLDA	IN	HLDA indicates that the CPU has relinquished control of the system buses.
8	ADDSTB	OUT	This signal strobes the upper address byte from ${\rm D_0\text{-}D_7}$ into an external latch.
9	AEN :	OUT	This signal allows the external latch to output the upper address byte by disabiling the system bus during DMA cycles. You should use HLDA and AEN to desclect I/O peripherals that may be erroneously accessed during DMA transfers.  The _PD8237A-5 deselects itself during DMA transfers.
10	HRQ	OUT	This signal requests control of the system bus. The µPD8237A-5 issues this signal in response to software requests or DRQ inputs from peripherals.
11	ĊŚ	in	The CPU uses CS to select the μPD8237A-5 as an I/O device during an I/O Read or Write by the CPU. This provides CPU communication on the data bus. CS may be held low during multiple transfers to or from the μPD8237A-5 as long as I/OR or I/OW is toggled following each transfer.
12	CLK	IN	Controls internal operations and data transfer rate.
13	RESET	IN	Clears the Command, Status, Request, and Temporary registers, the first/last filp/flop, and sets the Mask register. The µPD8237A-5 is in Idle state after a Reset.
14, 15 24, 25	DACK ₀ - DACK ₃	OUT	These lines indicate an active channel. They are sometimes used to select a peripheral. Only one DACK may be active at any time. All DACK lines are inactive unless DMA has control of the bus. You may program the polarity of these lines; however, Reset initializes them to active low.
16-19	DRQ ₀ -DRQ ₃	IN	These are asynchronous channel request inputs used by peripherals to request DMA service. In a Fixed Priority scheme, DRQ ₀ has the highest priority and DRQ ₂ has the lowest. You may program the polarity of these lines; however, Reset initializes them to active high.
20	GND		Ground.
21-23, 26-30	D ₀ -D ₇	IN/OUT	During an I/O Read, the CPU enables these lines as outputs, allowing it to read an Address register, a Word Count register, or the Status of Temporary register. During an I/O Write, these lines are enabled as inputs, allowing the CPU to program the µPD8237A-5 control registers. During DMA cycles, the eight MSBs of the address are output to the date bus to be strobed to an external latch via ADDSTB.
31	Vçc		Power Supply.

#### μPD8237A-5

No.	Symbol	Direction	Function
32-35	A ₀ -A ₃	IN/OUT	During DMA Idle states, these lines are inputs, allowing the CPU to load or examine control registers. During DMA Active states, these lines are outputs that provide the 4 LSB of the output address.
36	EOP	in/out	EOP signals that DMA service has been completed. When the word count of a channel becomes zero, the μPD8237A-5 pulses EOP low to notify the peripheral that DMA service is complete. The peripheral may pull EOP low to prematurely end DMA service. Internal or external receipt of EOP causes the currently active channel to end service, set its TC bit in the Status register, and reset its request bit. If the channel is programmed for Autoinitialization, the current registers are updated from the base registers. Otherwise, the channel's mask bit is set and the contents of the register are unaltered.
			EOP is output when TC for channel 1 occurs during memory-to-memory transfers. EOP applies to the channel with an active DACK. When DACK ₀ -DACK ₃ are inactive, external EOPs are ignored.
			It is recommended that you use an external pullup resistor of $3.3k\Omega$ or $4.7k\Omega$ . This pin cannot sink the current passed by a $1k\Omega$ pullup.
37-40	A ₄ -A ₇		These lines are outputs that provide the four LSB of the address. These lines are active only during DMA service.

#### **Functional Description**

The  $\mu$ PD8237A-5 has three basic control logic blocks, as shown in the block diagram. The Command Control block decodes commands issued by the CPU to the  $\mu$ PD8237A-5 before DMA requests are serviced. It also decodes the Mode Control word of each channel. The Timing Control block generates the external control signals and the internal timing. The Priority Encoder block settles priority contentions among channels simultaneously requesting service.

#### **DMA Operation**

The  $\mu$ PD8237A-5 operates in two states: Idle and Active. Each of these is made up of several smaller states equal to one clock cycle. The inactive state, S1, is entered when there are no pending DMA requests. The controller is inactive in S1, but the CPU may program it. S0 is the initial state for DMA service; the  $\mu$ PD8237A-5 requests a hold, but the CPU has not acknowledged. Transfers may begin upon acknowledgement from the CPU. The normal working states of DMA service are

S1, S2, S3, and S4. If more time is needed for a transfer, a wait state, SW, can be inserted using the READY line.

A memory-to-memory transfer requires read-frommemory and write-to-memory operations. The states S11, S12, S13, and S14 provide the read-from operation. S21, S22, S23, and S24 provide the write-to part of the transfer. The byte is stored in the Temporary register between operations.

#### **Idle State**

When there are no pending service requests, the  $\mu PD8237A$ -5 is in the Idle state; more specifically, in S1. DRQ lines and  $\overline{CS}$  are sampled to determine requests for DMA service and CPU attempts to inspect or modify the registers of the  $\mu PD8237A$ -5, respectively. The CPU can read or write to the registers when  $\overline{CS}$  and HLDA are low. A0-A3 are used as inputs to the  $\mu PD8237A$  and select the registers affected. The  $\overline{I/OR}$  and  $\overline{I/OW}$  lines select and time the reads and writes. An internal flip-flop generates an additional address bit which determines the upper or lower byte of the Address and Word Count registers. This flip-flop can be reset by master Clear, Reset, or a software command.

When  $\overline{CS}$  and HLDA are low (Program Phase), the  $\mu$ PD8237A-5 can execute special software commands. When  $\overline{CS}$  and  $\overline{I/OW}$  are active, the commands are decoded as addresses and do not use the data bus.


#### **Active State**

When a channel requests service while the  $\mu PD8237A-5$  is in Idle state, the  $\mu PD8237A-5$  outputs an HRQ to the CPU and enters the Active state. DMA service takes place in the Active state, in one of the four modes described below.

#### **Byte Transfer Mode**

In this mode, a one-byte transfer is made during each HRQ/HLDA handshake. HRQ goes active when DRQ goes active. The CPU responds by making HLDA active, and the one-byte transfer takes place. After the transfer, HRQ goes inactive, the word count is decremented, and the address is incremented or decremented. If the word count goes to zero, a Terminal Count (TC) causes

#### **Block Diagram**



an Autoinitialize if the channel has been programmed for it.

DRQ is held active only until the corresponding DACK goes active when a single transfer is performed. If DRQ is held active for a longer period, HRQ will become inactive after each transfer, become active again, and a one-byte transfer will be made after each rising edge of HLDA. This assures a full machine cycle between DMA transfers in 8080A/8085A systems. Timing between the  $\mu PD8237A\text{-}5$  and other bus control protocols depends on the CPU being used.

#### **Block Transfer Mode**

In this mode, the  $\mu PD8237A-5$  makes transfers until it encounters a TC or an external EOP. Hold DRQ active only until DACK goes active. The channel will Autoinitialize at the end of the DMA service if it has been programmed to do so.

#### **Demand Transfer Mode**

In this mode, the  $\mu$ PD8237A-5 makes transfers until it encounters a TC or an external EOP, or until DRQ becomes inactive. This allows the device requesting service to stop the transfers by sending DRQ inactive. The device can resume service by making DRQ active. The Current Address and Current Word Count registers may be examined during the time between services when the CPU is allowed to operate. Autoinitialization can occur only after a TC or  $\overline{\text{EOP}}$  at the end of the DMA service. After an Autoinitialization, there must be an active-going DRQ edge to begin new DMA service.


#### **Cascade Mode**

In this mode, you can expand your system by cascading several  $\mu\text{PD8237A-5s}$  together. Connect the HLDA and HRQ signals from the additional  $\mu\text{PD8237A-5s}$  to the DRQ and DACK signals of a channel of the initial  $\mu\text{PD8237A-5}$ . This scheme allows the additional devices to send the DMA requests through the priority resolution circuitry of the preceding device, preserving the priority chain and forcing the device to wait its turn to acknowledge requests. The cascade channel in the initial device does not output any address or control signals because its only function is that of assigning priorities. The  $\mu\text{PD8237A-5}$  responds to DRQ with DACK, but all outputs except HRQ are disabled.

The following figure shows two  $\mu PD8237A$ -5s cascaded into two channels of another one, forming a two-level DMA system. You could add more devices at the second level by using the leftover channels of the first level; likewise, you could add more devices to form a third level by cascading into the channels of the second level.

#### **Transfers**

There are three types of transfers that can be performed by the three active transfer modes: Read, Write, and Verify. Read transfers activate MEMR and I/OW to move memory data to an I/O device. Write transfers activate I/OR and MEMW to move data from an I/O device to memory. Verify transfers are not really transfers; the µPD8237A-5 goes through the motions of a transfer but the memory and I/O lines are not active.



#### **Memory-to-Memory Transfers**

Use Block Transfer mode for memory-to-memory transfers. Mask out channels 0 and 1, and initialize the channel 0 word count to the same value as channel 1. Setting bit C0 of the command register to 1 makes channels 0 and 1 operate as memory-to-memory transfer channels. Channel 0 is the source address, channel 1 is the destination address, and the channel 1 word count is used. Initiate the memory-to-memory transfer by setting a DMA request for channel 0. You can write a single source word to a block of memory when channel 0 is programmed for a fixed source address. The µPD8237A-5 responds to external EOP signals during these transfers, but no DACK outputs are active. The EOP input may be used by data comparators doing block searches to end service when a match is found.


#### **Autoinitialization**

A channel may be set for Autoinitialize by programming a bit in the Mode register. Autoinitialize restores the original values of the Current Address and Current Word Count registers from the Initial Address and Initial Word Count registers of that channel. The CPU loads the Current and Initial registers simultaneously and they are unchanged through DMA service.  $\overline{EOP}$  does not set the mask bit when the channel is in Autoinitialize. The channel can repeat its service following Autoinitialize without CPU intervention.

#### **Priority Resolution**

Two software-selectable priority resolution schemes are available on the  $\mu PD8237A\text{-}5\text{:}$  Fixed Priority and Rotating Priority. In the Fixed Priority scheme, priority is assigned by the value of the channel number. Channel 3 is the lowest priority and channel 0 is the highest priority.

In the Rotating Priority scheme, the channel that was just serviced assumes the lowest priority and the other channels move up accordingly. This guarantees that a device requesting service can be acknowledged after no more than three other devices have been serviced, preventing any channel from monopolizing the system.



#### μPD8237A-5

The highest priority channel is selected on each activegoing HLDA edge. Once service to a channel begins, it cannot be interrupted by a request from a higher priority channel. A higher priority channel gets control only when the lower priority channel releases HRQ. The CPU gets bus control when control passes from channel to channel, ensuring that a rising HLDA edge can be generated to select the new highest priority request.

#### **Transfer Timing**

You can cut transfer timing, if the system allows, by compressing the transfer time to two clock periods. Since state 3 (S₃) extends the access time for the read pulse, you can eliminate S₃, making the width of the read pulse equal to the write pulse. A transfer is then made up of S₂ to change the address and S₄ to perform the read or write. When the address lines A₈-A₁₅ need to be updated, S₁ states occur.

#### **Generating Addresses**

The eight MSBs of the address are multiplexed on the data lines. These bits are output to an external latch during  $S_1$ , after which they can be placed on the address bus. The falling edge of ADDSTB loads the bits from the data lines to the latch. AEN places the bits on the address bus. The eight LSBs of the address are directly output on lines  $A_0$ – $A_7$ . Connect  $A_0$ – $A_7$  to the address bus.

Sequential addresses are generated during Block and Demand Transfer mode operations because they include several transfers. Often, data in the external address latch does not change; it changes only when a carry or borrow from A7 to A8 occurs in the sequence of addresses. S1 states are executed only when A8-A15 need to be updated. In the course of lengthy transfers, S1 states may be executed only once every 256 transfers.

#### Registers

The following chart summarizes the registers of the  $\mu PD8237A-5$ .

Register	Bits
Current Address registers (4)	16
Current Word Count registers (4)	16
Initial Address registers (4)	16
Initial Word Count registers (4)	16
Command register	8
Mode registers (4)	6
Request register	4
Mask register	4
Status register	8
Temporary register	8
Temporary Address register	16
Temporary Word Count register	16

#### **Current Address Register**

There is a Current Address register for each channel. This register holds the address used for DMA transfers; the address is incremented or decremented after each transfer and the intermediate values are stored here during the transfer. The CPU writes or reads this register in 8-bit bytes. An Autoinitialize restores this register to its initial value.

#### **Current Word Count Register**

There is a Current Word Count register for each channel. Program this register with the value of the number of words to be transferred, minus one. The word count is decremented after each transfer and intermediate values are stored in this register during the transfer. A TC is generated when the word count is zero. The CPU writes or reads this register in 8-bit bytes during Program Phase. An Autoinitialize restores this register to its initial value. After an internally generated EOP, the contents of this register will be FFFFH.

#### Initial Address and Initial Word Count Registers


There is an Initial Address register and an Initial Word Count register for each channel. The initial values of the associated Current registers are stored in these registers. The values in these registers are used to restore the Current registers at Autoinitialize. During DMA programming, the CPU writes the Initial registers and the corresponding Current registers at the same time, in 8-bit bytes. Intermediate values in the Current registers are overwritten if you write to the Initial registers while the Current registers contain intermediate values. The CPU cannot read the Initial registers.

Channel				81	Internal					
	Operation	CS	ī/OR	I/OW	A ₃	A ₂	A1	A ₀	Flip- Flop	D ₀ -D ₇
0	Initial & Current	0	1	0	0	0	0	0	0	A ₀ -A ₇
	Address Write	0	1	0	0	0	0	0	1	A ₈ -A ₁₅
	Current	0	0	1	0	0	0	0	0	A ₀ -A ₇
	Address Read	0	0	1	0	0	0	0	1	A ₈ -A ₁₅
	Initial & Current	0	1	0	0	0	0	1	0	W ₀ -W ₇
	Word Count Write	0	1	0	0	0	0	1	1	W8-W15
	Current	0	0	1	0	0	0	1	0	W ₀ -W ₇
	Word Count Read	0	0	1	0	0	0	1	1	W ₈ -W ₁₅
1	Initial & Current	0	1	0	0	0	1	0	0	A ₀ -A ₇
	Address Write	0	1	0	0	. 0	1	0	1	A8-A15
	Current	0	0	1	0	0	1	0	0	A ₀ -A ₇
	Address Read	0	0	1	0	0	1	0	1	A8-A15
	Initial & Current	0	1	0	0	0	1	1	0	W ₀ -W ₇
	Word Count Write	0	1	0	0	0	1	1	1	W8-W15
	Current	0	0	1	0	0	1	1	0	W ₀ -W ₇
	Word Count Read	0	0	1	0	0	1	1	1	W8-W15
2	Initial & Current	0	1	0	0	1	0	0	0	A ₀ -A ₇
	Address Write	0	1	0	0	1	0	0	1	A8-A15
	Current	0	0	1	0	1	0	0	0	A ₀ -A ₇
	Address Read	0	0	1	0	1	0	0	1	A ₈ -A ₁₅
	Initial & Current	0	1	0	0	1	0	1	0	W ₀ -W ₇
	Word Count Write	0	1	0	0	1	0	1	1	W8-W15
	Current	0	0	1	0	1	0	1	0	W ₀ -W ₇
	Word Count Read	0	0	1	0	1	0	1	1	W ₈ -W ₁₅
3	Initial & Current	0	1	0	0	1	1	0	0	A ₀ -A ₇
	Address Write	0	1	0	0	1	1	0	1	A8-A15
	Current	0	0	1	0	1	1	0	0	A ₀ -A ₇
	Address Read	0	0	1	0	1	1	0	1	A8-A15
	Initial & Current	0	1	0	0	1	1	1	0	W ₀ -W ₇
	Word Count Write	0	1	0	0	1	1	1	1	W8-W15
	Current	0	0	1	0	1	1	1	0	W ₀ -W ₇
	Word Count Read	0	0	1	0	1	1	1	1	W8-W15

**Word Count and Address Register Command Codes** 


#### **Command Register**

The CPU programs this register during Program Phase. The register can be cleared with Reset.



## **Mode Register**


There is a Mode register associated with each channel. When the CPU writes to this register during the Program Phase, bits 0 and 1 determine on which channel Mode register the operation is performed.



#### Request Register


This register allows the  $\mu$ PD8237A-5 to respond to DMA requests from software as well as hardware. There is a bit pattern for each channel in the Request register. These bits can be prioritized by the Priority Resolving circuitry and are not maskable. Each bit is set or reset under software control or cleared when TC or an external EOP is generated. A Reset clears the entire register. The correct data word is loaded by software to set or reset a bit

Software requests receive service only when the channel is in Block mode. The software request for channel 0 should be set at the beginning of a memory-to-memory transfer.




#### **Mask Register**

There is a mask bit for each channel which can disable an incoming DRQ. If the channel is not set for Autoinitialize, each mask bit is set when its channel produces an EOP. Each bit can be set or cleared under software control. Reset clears the register. This disallows DMA requests until they are permitted by a Clear Mask Register instruction.




You may also write all four bits of the Mask register with a single command.



#### **Status Register**

The Status register indicates which channels have made DMA requests and which channels have reached TC. Each time a channel reaches TC, including after Autoinitialization, bits 0–3 are set. Status Read and Reset clear these bits. Bits 4–7 are set when a channel is requesting service. The CPU can read the Status register.



#### **Temporary Register**

The Temporary register holds data during memory-tomemory transfers. The CPU can read the last word moved when the transfer is complete. This register always contains the last byte transferred in a memoryto-memory transfer unless cleared by a Reset.

#### Software Commands

There are two software commands that can be executed in the Program Phase. These commands are independent of data on the data bus.

#### Clear First/Last Flip-Flop

You may issue this command before reading or writing any word count or address information. It allows the CPU to access registers, addressing upper and lower bytes correctly, by initializing the flip-flop to an identifiable state.

#### **Master Clear**

This command produces the same effect as Reset. It clears the Command, Status, Request, Temporary, and Internal First/Last Flip-Flop registers, sets the Mask register, and causes the µPD8237A-5 to enter Idle state.


The following chart illustrates address codes for the software commands.

A ₃	A ₂	A ₁	Ao	I/OW	I/OR	Operation
1	0	0	0	0	1	Read Status register
1	0	0	0	1	0	Write to Command register
1	0	0	1	1	Ö	Write to Request register
1	0	1	0	1	Ö	Write a Mask register bit
1	0	1	1	1	0	Write to Mode register
1	1	0	0	1	ō	Clear byte pointer flip-flop
1	1	Ó	1	Ó	1	Read Temporary register
1	1	ō	1	i	Ò	Master Clear
1	1	1	1	1	ō	Write all Mask register bits

All other bit combinations are illegal.

#### **Application Example**

The following diagram shows an application using the  $\mu$ PD8237A-5 with an 8088. The  $\mu$ PD8237A-5 sends a hold request to the CPU whenever there is a valid DMA request from a peripheral device. The  $\mu$ PD8237A-5 takes control of the Address, Data, and Control buses when the CPU replies with an HLDA signal. The address for the first transfer appears in two bytes: the eight LSBs are output on A0-A7 and the eight MSBs are output on the data bus pins. The contents of the



data bus pins are latched to the 8282 to make up the 16 bits of the address bus. Once the address is latched, the data bus transfers data to or from a memory location or I/O device, using the control bus signals generated by the  $\mu$ PD8237A-5.

#### **AC Characteristics Supplementary Information**

All AC timing measurement points are 2.0V for high and 0.8V for low, for both inputs and outputs. The loading on the outputs is one TTL gate plus 100 pF of capacitance for the data bus pins, and one TTL gate plus 50 pF for all other outputs.

Recovery time between successive read and write inputs must be at least 400 ns. I/O or memory write pulse widths will be  $T_{CY}-100$  ns for normal DMA transfers and 2  $T_{CY}-100$  ns for extended cycles. I/O or memory reads will be 2  $T_{CY}-50$  ns for normal reads and  $T_{CY}-50$  ns for compressed cycles.  $T_{DQ1}$  and  $T_{DQ2}$  are measured on two different levels.  $T_{DQ1}$  at 2.0V,  $T_{DQ2}$  at 3.3V with a 3.3 k $\Omega$  pull-up resistor. DREQ and DACK are both active high and low. DREQ must be held in the active state (user defined) until DACK is returned from the  $\mu PD8237A$ -5. The AC waveforms assume these are programmed to the active high state.

#### **Absolute Maximum Ratings***

Tentative	
Ambient Temperature under Blas	0°C to +70°C
Storage Temperature	-65°C to 150°C
Voltage on any Pin with respect to Ground	-0.5V to +7V
Power Dissipation	1.5 Watt

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC Characteristics**

Ta = 0°C to +70°C; VCC = +5V ± 5%

			Limit	:			
Parameter	Symbol	Min	Тур 🕦	Max	Unit	Test Conditions	
		2.4			٧	I _{OH} = -200 μA	
Output High Voltage	v _{OH}	3.3			٧	l _{OH} = -100 μA (HRQ Only)	
Output Low	V			0.45	v	I _{OL} = 2.0 mA (Data Bus)	
Voltage	VOL			0.43	٠	I _{OL} = 3.2 mA (Other Outputs)	
Input High Voltage	VIH	2.0		V _{CC} + 0.5	٧		
Input Low Voltage	V _{IL}	-0.5		0.8	٧		
Input Load Current	ILI	-		±10	μΑ	OV < VIN < VCC	
Output Leakage Current	lLO		, , ,	±10	μΑ	0.45 < V _{OUT} < V _{CC}	
V _{CC} Supply	1		65	130	mA	Ta= +25°C	
Current	lcc		75	150	mA	Ta = 0°C	

#### Note:

Typical values measured at T_a = 25°C, nominal processing parameters, and nominal V_{CC}.

#### Capacitance

			Limits		Test	
Parameter	Symbol	Min	Тур ①	Max	Unit	Conditions
Output Capacitance	co		4	8	ρF	fc = 1.0 MHz,
Input Capacitance	CI		8	15	pF	Inputs = 0V
I/O Capacitance	c _{IO}		10	18	pF	

#### Note:

Typical values measured at T_a = 25°C, nominal processing parameters, and nominal V_{CC}.

#### **AC Testing Input/Output Waveform**



Inputs are driven at 2.4V for logic 1 and 0.45V for logic 0. These timing measurements are made at 2.0V for logic 1 and 0.8V for logic 0. A transition time of 20 ns or less is assumed for input timing parameters. Unless noted, output loading is 1 TTL gate plus 50 pF capacitance.

#### **AC Characteristics**

 $T_a = 0$ °C to +70°C;  $V_{CC} = 5V \pm 5$ %

			imits		
Parameter	Symbol	Min	Тур	Max	Unit
AEN High from CLK Low (S1) Delay Time	^t AEL			200	ns
AEN Low from CLK High (S1) Delay Time	^t AET			130	ns
ADR Active to Float Delay from CLK High	[†] AFAB			90	ņş
READ or WRITE Float from CLK High	^t AFC			120	
DB Active to Float Delay from CLK High	[†] AFDB			170	ns
ADR from READ High Hold Time	^t AHR	t _{CY} - 100			пв
DB from ADDSTB Low Hold Time	^t AHS	30			ns
ADR from WRITE High Hold Time	tahw	t _{CY} -50			nis
DACK Valid from CLK Low Delay Time			-	170	ns
EOP High from CLK High Delay Time	^t AK			170	ns
EOP Low to CLK High Delay Time				100	ns
ADR Stable from CLK High	†ASM			170	ns
Data Bus to ADDSTB Low Setup Time	¹ ASS	100			ns
Clock High Time (Transitions ≤ 10 ns)	^t CH	80			Ns
Clock Low Time (Transitions ≤ 10 ns)	tCL	68			
CLK Cycle Time	tcy	200			ns
CLK High to READ or WRITE Low Delay ①	†DCL			190	ns
READ High from CLK High (S4) Delay Time ①	^t DCTR			190	ns
WRITE High from CLK High (S4) Delay Time ①	tDCTW			130	ns
HRQ Valid from CLK High Delay	tDQ1			120	ns
Time ②	^t DQ2			120	ns
EOP Low from CLK Low Setup Time	tEPS	40			
EOP Pulse Width	tEPW	220			ņs
ADR Float to Active Delay from CLK High	†FAAB			170	ns
READ or WRITE Active from CLK High	†FAC			150	ns

			Limits		
Parameter	Symbol	Min	Тур	Max	Unit
Data Bus Float to Active Delay from CLK High	t _{FADB}			200	ns
HLDA Valid to CLK High Setup Time	tHS	75			ns
Input Data from MEMR High Hold Time	^t IDH	0			nø
Input Data to MEMR High Setup Time	tios	170			ns
Output Data from MEMW High Hold Time	^t ODH	10			ne
Output Data Valid to MEMW High	topv	130			ne
DRQ to CLK Low (S ₁ , S ₄ ) Setup Time	tas	0			na
CLK to READY Low Hold Time	^t RH	20			ns
READY to CLK Low Setup Time	tas	75			ns
ADDSTB High from CLK High Delay Time	^t STL			130	ns
ADDSTB Low from CLK High Delay Time	tstt			90	ns

#### Notes:

- 1 Net I/OW or MEMW pulse width for normal write is tcy 100 ns and 2tcy 100 ns for extended write. Net I/OR or MEMR pulse width for normal read is 2tcy 50 ns and tcy 50 ns for compressed read.
- T_{DQ1} is measured at 2.0V. t_{DQ2} is measured at 3.3V. An external pullup resistor of 3.3kΩ connected from HRQ to V_{CC} is assumed for t_{DQ2}.

# AC Characteristics Peripheral Mode Ta = 0°C to +70°C; Vcc = +5V ± 5%


			Limits		
Parameter	Symbol	Min	Тур	Mex	Uni
ADR Valid or CS Low to READ Low	tAR	50			ns
ADR Valid to WRITE High Setup Time	taw	160			ns
CS Low to WRITE High Setup Time	tcw	160			ns
Data Valid to WRITE High Setup Time	t _{DW}	160			ns
ADR or CS Hold from READ High	†RA	0			ns
Data Access from READ Low ①	^t RDE			140	пе
Data Bus Float Delay from READ High	^t RDF	0		70	ns
Power Supply High to RESET Low Setup Time	†RSTD	500		,	ns
RESET to First I/OW	†RSTS	2t _{CY}			ns
RESET Pulse Width	tRSTW	300			ne
READ Width	tRW	200			ns
ADR from WRITE High Hold Time	twa :	20			ns
CS High from WRITE High Hold Time	twc	20			ns
Data from WRITE High Hold Time	twp	30			ns
Write Width	twws	160			ns

#### Note:

① Data bus output loading is 1 TTL gate plus 100 pF capacitance.

# μPD8237A-5

## **Timing Waveforms**




#### Notes

(1) You must time successive read or write operations by the CPU to allow at least 400 ns recovery time for the μPD8237A-5 between read and write pulses.

## Timing Waveforms (Cont.)

DMA Transfer




*See Note 2, AC Characteristics, DMA Mode

# μ**PD8237A-5**


## **Timing Waveforms (Cont.)**

Memory-to-Memory Transfer




# **Timing Waveforms (Cont.)**






#### Reset



# Package Outline μPD8237AC-5



#### Plastic

item	Millimeters	Inches
A	51.5 Max	2.028 Max
8	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 Min	0.047 Min
G	2.54 Min	0.10 Min
Н	0.5 Min	0.019 Min
	5.22 Max	0.206 Max
J	5.72 Max	0.225 Max
К	15.24	0.600
L	13.2	0.520
M	0.25 +0.1 -0.05	0.010 +0.004 -0.002

#### NOTES



# INPUT/OUTPUT EXPANDER FOR µPD8048 FAMILY

#### DESCRIPTION


The  $\mu$ PD8243 input/output expander is directly compatible with the  $\mu$ PD8048 family of single-chip microcomputers. Using NMOS technology the  $\mu$ PD8243 provides high drive capabilities while requiring only a single +5V supply voltage.

The  $\mu$ PD8243 interfaces to the  $\mu$ PD8048 family through a 4-bit I/O port and offers four 4-bit bi-directional static I/O ports. The ease of expansion allows for multiple  $\mu$ PD8243's to be added using the bus port.

The bi-directional I/O ports of the  $\mu$ PD8243 act as an extension of the I/O capabilities of the  $\mu$ PD8048 microcomputer family. They are accessible with their own ANL, MOV, and ORL instructions.

#### **FEATURES**

- Four 4-Bit I/O Ports
- Fully Compatible with μPD8048 Microcomputer Family
- High Output Drive
- NMOS Technology
- Single +5V Supply
- Direct Extension of Resident μPD8048 I/O Ports
- . Logical AND and OR Directly to Ports
- Compatible with Industry Standard 8243
- Available in a 24-Pin Plastic Package



# μPD8243

#### General Operation

FUNCTIONAL DESCRIPTION

The I/O capabilities of the  $\mu$ PD8048 family can be enhanced in four 4-bit I/O port increments using one or more  $\mu$ PD8243's. These additional I/O lines are addressed as ports 4-7. The following lists the operations which can be performed on ports 4-7.

- Logical AND Accumulator to Port.
- · Logical OR Accumulator to Port.
- Transfer Port to Accumulator.
- Transfer Accumulator to Port.

Port 2 (P₂₀-P₂₃) forms the 4-bit bus through which the  $\mu$ PD8243 communicates with the host processor. The PROG output from the  $\mu$ PD8048 family provides the necessary timing to the  $\mu$ PD8243. There are two 4-bit nibbles involved in each data transfer. The first nibble contains the op-code and port address followed by the second nibble containing the 4-bit data. Multiple  $\mu$ PD8243's can be used for additional I/Q. The output lines from the  $\mu$ PD8048 family can be used to form the chip selects for the additional  $\mu$ PD8243's.

#### Power On Initialization

Applying power to the  $\mu$ PD8243 sets ports 4-7 to the tri-state mode and port 2 to the input mode. The state of the PROG pin at power on may be either high or low. The PROG pin must make a high-to-low transition in order to exit from the power on mode. The power on sequence is initiated any time V_{CC} drops below 1V. The table below shows how the 4-bit nibbles on Port 2 correspond to the  $\mu$ PD8243 operations.

Port Address			Op-	Code	
P ₂₁	P ₂₀	Address Code	P ₂₃	P22	Instruction Code
0	0	Port 4	0	0	Read
0	1	Port 5	0	1	Write
1	0	Port 6	1	0	ORLD
1	1	Port 7	1	1	ANLD

For example an 0010 appearing on P20-P23, respectively, would result in a Write to Port 4.

#### Read Mode

There is one Read mode in the  $\mu$ PD8243. A falling edge on the PROG pin latches the op-code and port address from input Port 2. The port address and Read operation are then decoded causing the appropriate outputs to be tri-stated and the input buffers switched on. The rising edge of PROG terminates the Read operation. The Port (4,5,6, or 7) that was selected by the Port address (P21-P20) is returned to the tri-state mode, and Port 2 is switched to the input mode.


Generally, in the read mode, a port will be an input and in the write mode it will be an output. If during program operation, the µPD8243's modes are changed, the first read pulse immediately following a write should be ignored. The subsequent read signals are valid. Reading a port will then force that port to a high impedance state.

#### Write Modes

There are three write modes in the  $\mu$ PD8243. The MOVD  $P_{p,A}$  instruction from the  $\mu$ PD8048 family writes the new data directly to the specified port (4,5,6, or 7). The old data previously latched at that port is lost. The ORLD  $P_{p,A}$  instruction performs a logical OR between the new data and the data currently latched at the selected port. The result is then latched at that port. The final write mode uses the ANLD  $P_{p,A}$  instruction. It performs a logical AND between the new data and the data currently latched at the specified port. The result is latched at that port.

The data remains latched at the selected port following the logical manipulation until new data is written to that port.

#### **BLOCK DIAGRAM**



## PIN IDENTIFICATION

F	'IN	
NO.	SYMBOL	FUNCTION
2-5 1, 21-23 17-20 13-16	P40-P43 P50-P53 P60-P63 P70-P73	The four 4-bit static bi-directional I/O ports. They are programmable into the following modes: input mode (during a Read operation); low impedance latched output mode (after a Write operation); and the tri-state mode (following a Read operation). Data appearing on I/O lines P20-P23 can be written directly. That data can also be logically ANDed or ORed with the previous data on those lines.
6	CS .	Chip Select input (active-low). When the $\mu$ PD8343 is deselected ( $\overline{CS}$ = 1), output or internal status changes are inhibited.
7	PROG	Clock input pin. The control and address information are present on port lines P20-P23 when PROG makes a high-to-low transition. Data is present on port lines P20-P23 when PROG makes a low-to-high transition.
8-11	P20-P23	P20-P23 form a 4-bit bi-directional port. Refer to PROG function for contents of P20-P23 at the rising and falling edges of PROG. Data from a selected port is present on P20-P23 prior to the rising edge of PROG if during a Read operation.
12	GND	The μPD8041/8741 ground potential.
24	Vcc	+5 volt supply.

# **µPD8243**

Operating Temperature	0°C to +70°C	ABSOLUTE MAXIMUM
Storage Temperature	-65°C to +150°C	RATINGS*
Voltage on Any Pin	-0.5 to +7 Volts①	
Power Dissipation	1 \//	

Note: 1 With respect to ground.

Ta = 25°C

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 10\%$ 

		LIMITS				TEST	
PARAMETER	SYMBOL	MIN TYP		MAX	UNIT	CONDITIONS	
Input Low Voltage	VIL	-0.5		8.0	٧		
Input High Voltage	VIH	2.0		V _{CC} + 0.5	V		
Output Low Voltage (Ports 4-7)	VOL1			0.45	V	IOL = 5 mA 1	
Output Low Voltage (Port 7)	VOL2			1	V	IOL = 20 mA	
Output Low Voltage (Port 2)	V _{OL3}		-	0.45	V	IOL = 0.6 mA	
Output High Voltage (Ports 4-7)	V _{OH1}	2.4			v	IOH = 240 µA	
Output High Voltage (Port 2)	V _{OH2}	2.4			V	I _{OH} = 100 μA	
Sum of All IOL From 16 Outputs	IOL			100	mA	5 mA Each Pin	
Input Leakage Current (Ports 4-7)	IIL1	-10		20	μΑ	VIN * VCC to 0V	
Input Leakage Current (Port 2, CS, PROG)	IL2	-10		10	μА	VIN * VCC to 0V	
V _{CC} Supply Current	¹cc		10	20	mA		

Note: 1 Refer to graph of additional sink current drive.

 $T_a = 0^{\circ} C \text{ to } \pm 70^{\circ} C; V_{CC} = \pm 5V \pm 10\%$ 

	T	LIMITS				TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS	
Code Valid Before PROG	t _A	100			ns	80 pF Load	
Code Valid After PROG	t _B	60			ns	20 pF Load	
Data Valid Before PROG	tc	200			ns	80 pF Load	
Data Valid After PROG	t _D	20			ns	20 pF Load	
Port 2 Floating After PROG	tH	0		150	ns	20 pF Load	
PROG Negative Pulse Width	tκ	700			ns		
Ports 4-7 Valid After PROG	tPO			700	ns	100 pF Load	
Ports 4-7 Valid Before/After PROG	tLP1	100			ns		
Port 2 Valid After PROG	TACC			650	ns	80 pF Load	
CS Valid Before/After PROG	tCS	50			ns		


# PORT 2 INSTRUCTION FLOAT OUTPUT VALID OUTPUT VALID OUTPUT VALID OUTPUT VALID OUTPUT VALID OUTPUT VALID OUTPUT VALID OUTPUT VALID OUTPUT VALID

## DC CHARACTERISTICS

AC CHARACTERISTICS

**TIMING WAVEFORMS** 


# CURRENT SINKING CAPABILITY ①



Note: ① This curve plots the guaranteed worst case current sinking capability of any I/O port line versus the total sink current of all pins.

The µPD8243 is capable of sinking 5 mA (for V_{OL} = 0.4V) through each of the 16 I/O lines simultaneously. The current sinking curve shows how the individual I/O line drive increases if all the I/O lines are not fully loaded.

# PACKAGE OUTLINES µPD8243C



#### (PLASTIC)

ITEM	MILLIMETERS	INCHES
Α	33 MAX	1.3 MAX
В	2.53	0.1
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	27.94	1,1
F	1.5	0.059
G	2.54 MIN	0.1 MIN
Н .	0.5 MIN	0.02 MIN
I	5.22 MAX	0.205 MAX
J	5,72 MAX	0.225 MAX
К	15.24	0.6
L	13.2	0.52
М	0.25 ^{+0.10} -0.05	0.01 +0.004 -0.0019

#### NOTES



# CMOS INPUT/OUTPUT EXPANDER FOR µPD8048/80C48 FAMILY

#### DESCRIPTION


The  $\mu$ PD82C43 input/output expander is directly compatible with the  $\mu$ PD8048/80C48 family of single-chip microcomputers. Using NMOS technology the  $\mu$ PD82C43 provides high drive capabilities while requiring only a single +5V supply voltage.

The  $\mu$ PD82C43 interfaces to the  $\mu$ PD8048/80C48 family through a 4-bit I/O port and offers four 4-bit bi-directional static I/O ports. The ease of expansion allows for multiple  $\mu$ PD8243s to be added using the bus port.

The bi-directional I/O ports of the  $\mu$ PD82C43 act as an extension of the I/O capabilities of the  $\mu$ PD8048/80C48 microcomputer family. They are accessible with their own ANL, MOV, and ORL instructions.

#### **FEATURES**

- Four 4-Bit I/O Ports
- Fully Compatible with μPD8048/80C48 Microcomputer Family
- High Output Drive
- NMOS Technology
- Single +5V Supply
- Direct Extension of Resident μPD8048/80C48 I/O Ports
- . Logical AND and OR Directly to Ports
- Compatible with Industry Standard 8243
- · Available in a 24-Pin Plastic Package



# **µPD82C43**

#### **General Operation**

FUNCTIONAL DESCRIPTION

The I/O capabilities of the  $\mu$ PD8048/80C48 family can be enhanced in four 4-bit I/O port increments using one or more  $\mu$ PD82C43s. These additional I/O lines are addressed as ports 4-7. The following lists the operations which can be performed on ports 4-7.

- · Logical AND Accumulator to Port.
- · Logical OR Accumulator to Port.
- Transfer Port to Accumulator.
- Transfer Accumulator to Port.

Port 2 (P20-P23) forms the 4-bit bus through which the  $\mu$ PD82C43 communicates with the host processor. The PROG output from the  $\mu$ PD8048/80C48 family provides the necessary timing to the  $\mu$ PD82C43. There are two 4-bit nibbles involved in each data transfer. The first nibble contains the op-code and port address followed by the second nibble containing the 4-bit data. Multiple  $\mu$ PD82C43s can be used for additional I/O. The output lines from the  $\mu$ PD8048/80C48 family can be used to form the chip selects for the additional  $\mu$ PD82C43s.

#### Power On Initialization

Applying power to the  $\mu$ PD82C43 sets ports 4-7 to the tri-state mode and port 2 to the input mode. The state of the PROG pin at power on may be either high or low. The PROG pin must make a high-to-low transition in order to exit from the power on mode. The power on sequence is initiated any time V_{CC} drops below 1V. The table below shows how the 4-bit nibbles on Port 2 correspond to the  $\mu$ PD82C43 operations.

Port A	ddress		Op-0	Code	
P ₂₁	P20	Address Code	P23	P22	Instruction Code
0	0	Port 4	0	0	Read
0	1	Port 5	0	1	Write
1	0	Port 6	1	0	ORLD
1	1	Port 7	1	1	ANLD

For example an 0010 appearing on P₂₀-P₂₃, respectively, would result in a Write to Port 4.

#### Read Mode

There is one Read mode in the  $\mu$ PD82C43. A falling edge on the PROG pin latches the op-code and port address from input port 2. The port address and Read operation are then decoded causing the appropriate outputs to be tri-stated and the input buffers switched on. The rising edge of PROG terminates the Read operation. The port (4, 5, 6, or 7) that was selected by the port address (P21-P20) is returned to the tri-state mode, and port 2 is switched to the input mode.


Generally, in the read mode, a port will be an input and in the write mode it will be an output. If during program operation, the  $\mu$ PD82C43's modes are changed, the first read pulse immediately following a write should be ignored. The subsequent read signals are valid. Reading a port will then force that port to a high impedance state.

#### Write Modes

There are three write modes in the  $\mu$ PD82C43. The MOVD P_p,A instruction from the  $\mu$ PD8048/80C48 family writes the new data directly to the specified port (4, 5, 6, or 7). The old data previously latched at that port is lost. The ORLD P_p,A instruction performs a logical OR between the new data and the data currently latched at the selected port. The result is then latched at that port. The final write mode uses the ANLD P_p,A instruction. It performs a logical AND between the new data and the data currently latched at the specified port. The result is latched at that port.

The data remains latched at the selected port following the logical manipulation until new data is written to that port.

## **BLOCK DIAGRAM**



## PIN IDENTIFICATION

,	PIN	
NO.	SYMBOL	FUNCTION
2-5 1, 21-23 17-20 13-16	P40-P43 P50-P53 P60-P63 P70-P73	The four 4-bit static bi-directional I/O ports. They are programmable into the following modes: input mode (during a Read operation); low impedance latched output mode (after a Write operation); and the tri-state mode (following a Read operation). Data appearing on I/O lines P20-P23 can be written directly. That data can also be logically ANDed or ORed with the previous data on those lines.
6	<u>cs</u>	Chip Select input (active-low). When the $\mu$ PD82C43 is deselected (CS = 1), output or internal status changes are inhibited.
7	PROG	Clock input pin. The control and address information are present on port lines P20-P23 when PROG makes a high-to-low transition. Data is present on port lines P20-P23 when PROG makes a low-to-high transition.
8-11	P20-P23	P20-P23 form a 4-bit bi-directional port. Refer to PROG function for contents of P20-P23 at the rising and falling edges of PROG. Data from a selected port is present on P20-P23 prior to the rising edge of PROG if during a Read operation.
12	GND	The μPD8041/8741 ground potential.
24	Vcc	+5 volt supply.

# **μPD82C43**

Operating Temperature		
Storage Temperature	-65°C to +150°C	RATINGS*
Voltage on Any Pin	-0.5 to +7 Volts①	
Power Dissipation	1 \\/	

Note: 1 With respect to ground.

*Ta = 25°C

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

T_a = -40°C to +85°C; V_{CC} = +5V ± 10%

		LIN	AITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Low Voltage	· VIL	-0,3		8.0	>	
Input High Voltage	VtH	V _{CC} - 2.0		Vcc	>	
Output Low Voltage (Ports 4-7)	VOL1			0.45	٧	IOL - 5 mA
Output Low Voltage (Port 7)	VOL2			1	v	I _{OL} -20 mA
Output Low Voltage (Port 2)	VOL3			0.45	v	IOL = 0.6 mA
Output High Voltage (Ports 4-7)	V _{OH1}	V _{CC} - 0.5			V	OH " 240 µA
Output High Voltage (Port 2)	VOH2	V _{CC} - 0.5			·V	IOH = 100 µA
Sum of All IOL From 16 Outputs	lor			80	mA	5 mA Each Pin
Input Leakage Current (Ports 4-7)	IL1	-1		+1	μА	VIN = VCC to 0V
Input Leskage Current (Port 2, CS, PROG)	IL2	-1		+1	μΑ	VIN = VCC to 0V
V _{CC} Supply Current	ICC ₁			300	μA	<b></b>

Power Down Supply Current ICC2

Note: 


Refer to graph of additional sink current drive

## **DC CHARACTERISTICS**

٠, -	-40°C	10 +	85°C:	Vcc -	+5V	± 10%


***************************************		LIMITS				TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Code Valid Before PROG	t _A	100			ns	80 pF Load	
Code Valid After PROG	tB	60			ns	20 pF Load	
Data Valid Before PROG	tc	200			ns	80 pF Load	
Data Valid After PROG	t _D	20			ns	20 pF Load	
Port 2 Floating After PROG	tH	0		150	ns.	20 pF Load	
PROG Negative Pulse Width	tK	900			ns		
Ports 4-7 Valid After PROG	tPO	T		700	ns	100 pF Load	
Ports 4-7 Valid Before/After PROG	tLP1	100			ns		
Port 2 Valid After PROG	tACC			750	ns	80 pF Load	
CS Valid Before/After PROG	tCS	50			ns		

#### AC CHARACTERISTICS



#### **TIMING WAVEFORMS**


# CURRENT SINKING CAPABILITY ①



Note: ① This curve plots the guaranteed worst case current sinking capability of any I/O port line versus the total sink current of all pins,

The #PD82C43 is capable of sinking 5 mA (for V_{OL} = 0.4V) through each of the 16 I/O lines simultaneously. The current sinking curve shows how the individual I/O line drive increases if all the I/O lines are not fully loaded.

# PACKAGE OUTLINE µPD82C43



#### PLASTIC

TEM	MILLIMETERS	INCHES	
Α	33 MAX	1.3 MAX	
В	2.53	0.1	
С	2.54	0.1	
D	0.5 ± 0.1	0.02 ± 0.004	
E	27,94	1,1	
F	1.5	0.059	
G	2.54 MIN	0.1 MIN	
н .	0.5 MIN	0.02 MIN	
I	5.22 MAX	0.205 MAX	
J	5.72 MAX	0.225 MAX	
K	15.24	0.6	
L	13.2	0.52	
м	0.25 ^{+0.10} -0.05	0.01 +0.004	

#### NOTES

# PROGRAMMABLE COMMUNICATION INTERFACES

#### DESCRIPTION

The μPD8251 and μPD8251A Universal Synchronous/Asynchronous Receiver/ Transmitters (USARTs) are designed for microcomputer systems data communications. The USART is used as a peripheral and is programmed by the 8080A or other processor to communicate in commonly used serial data transmission techniques including IBM Bi-Sync. The USART receives serial data streams and converts them into parallel data characters for the processor. While receiving serial data, the USART will also accept data characters from the processor in parallel format, convert them to serial format and transmit. The USART will signal the processor when it has completely received or fransmitted a character and requires service. Complete USART status including data format errors and control signals such as TxE and SYNDET, is available to the processor at any time.

#### **FEATURES**

- Asynchronous or Synchronous Operation
  - Asynchronous:

Five 8-Bit Characters

Clock Rate - 1, 16 or 64 x Baud Rate

Break Character Generation

Select 1, 1-1/2, or 2 Stop Bits

False Start Bit Detector

Automatic Break Detect and Handling (µPD8251A)

– Synchronous:

Five 8-Bit Characters

Internal or External Character Synchronization

Automatic Sync Insertion

Single or Double Sync Characters

- Baud Rate (1X Mode) DC to 56K Baud (μPD8251)
  - DC to 64K Baud (μPD8251A)
- Full Duplex, Double Buffered Transmitter and Receiver
- Parity, Overrun and Framing Flags
- Fully Compatible with 8080A/8085/μPD780 (Z80TM)
- All Inputs and Outputs are TTL Compatible
- Single +5 Volt Supply, ± 10% (8251A) ± 5% (8251)
- Separate Device Receive and Transmit TTL Clocks
- 28 Pin Plastic DIP Package
- N-Channel MOS Technology

#### PIN CONFIGURATION

D ₂	1		28	Þ	D ₁
D3 [	2		27	Þ	D ₀
RxD 🗀	3		26	Þ	vcc
GND 🗀	4		25	Þ	RxC
D4 🗀	5		24	Þ	DTR
o ₅ 🗀	6	μPD	23	þ	RTS
D ₆	7	8251/	22	Þ	DSR
D7 🗖	8	8251A	21	þ	RESET
T×C [	9		20	Þ	CLK
WR C	10		19	Þ	TxD
cs C	11		18	Ь	TxE
C/ <b>□</b> □	12		17	Þ	CTS .
RD 🗀	13		16	Þ	SYNDET (µPD8251) SYNDET/BD (µPD8251
RxRDY [	14		15	Þ	TXRDY
				•	

#### PIN NAMES

D7-D0	Data Bus (8 bits)
C/Ď	Control or Data is to be Written or Read
RD	Read Date Command
WA	Write Data or Control Command
<b>ट</b> ई	Chip Enable
CLK	Clock Pulse (TTL)
RESET	Reset
TxC	Transmitter Clock (TTL)
TxD	Transmitter Data
RxC	Receiver Clock (TTL)
RxD	Receiver Data
RxRDY	Receiver Ready (has character for 8080)
TxRDY	Transmitter Ready (ready for char, from 8080)
DSR	Data Set Ready
DTR	Data Terminal Ready
SYNDET	Sync Detect
SYNDET/BD	Sync Detect/Break Detect
RTS	Request to Send Data
CTS	Clear to Send Data
TxE	Transmitter Empty
Vcc	+5 Volt Supply
GND	Ground

# иPD8251/8251A

The  $\mu$ PD8251 and  $\mu$ PD8251A Universal Synchronous/Asynchronous Receiver/ Transmitters are designed specifically for 8080 microcomputer systems but work with most 8-bit processors. Operation of the  $\mu$ PD8251 and  $\mu$ PD8251A, like other I/O devices in the 8080 family, are programmed by system software for maximum flexibility.

In the receive mode, the  $\mu$ PD8251 or  $\mu$ PD8251A converts incoming serial format data into parallel data and makes certain format checks. In the transmit mode, it formats parallel data into serial form. The device also supplies or removes characters or bits that are unique to the communication format in use. By performing conversion and formatting services automatically, the USART appears to the processor as a simple or "transparent" input or output of byte-oriented parallel data.

The  $\mu$ PD8251A is an advanced design of the industry standard 8251 USART. It operates with a wide range of microprocessors, including the 8080, 8085, and  $\mu$ PD780 (Z80TM). The additional features and enhancements of the  $\mu$ PD8251A over the  $\mu$ PD8251 are listed below.

- The data paths are double-buffered with separate I/O registers for control, status, Data In and Data Out. This feature simplifies control programming and minimizes processor overhead.
- The Receiver detects and handles "break" automatically in asynchronous operations, which relieves the processor of this task.
- The Receiver is prevented from starting when in "break" state by a refined Rx initialization. This also prevents a disconnected USART from causing unwanted interrupts.
- When a transmission is concluded the TxD line will always return to the marking state unless SBRK is programmed.
- 5. The Tx Disable command is prevented from halting transmission by the Tx Enable Logic enhancement, until all data previously written has been transmitted. The same logic also prevents the transmitter from turning off in the middle of a word.
- Internal Sync Detect is disabled when External Sync Detect is programmed. An
  External Sync Detect Status is provided through a flip-flop which clears itself
  upon a status read.
- 7. The possibility of a false sync detect is minimized by:
  - ensuring that if a double sync character is programmed, the characters be contiguously detected.
  - clearing the Rx register to all Logic 1s (VOH) whenever the Enter Hunt command is issued in Sync mode.
- The RD and WR do not affect the internal operation of the device as long as the μPD8251A is not selected.
- The μPD8251A Status can be read at any time, however, the status update will be inhibited during status read.
- The μPD8251A has enhanced AC and DC characteristics and is free from extraneous glitches, providing higher speed and improved operating margins.
- 11. Baud rate from DC to 64K.

C/D	RD	WR	CS	
0	0	1	0	μPD8251/μPD8251A → Data Bus
0	1	0	0	Data Bus → μPD8251/μPD8251A
1	0	1	0	Status → Data Bus
1	1	0	0	Data Bus → Control
X	Х	X	1	Data Bus → 3-State
X	1	1	0	Data bus - 3-State


TM: Z80 is a registered trademark of Zilog, Inc.

**FUNCTIONAL DESCRIPTION** 

μPD8251A FEATURES AND ENHANCEMENTS

**BASIC OPERATION** 

#### **BLOCK DIAGRAM**



#### ABSOLUTE MAXIMUM **RATINGS***

Storage Temperature ..... -65°C to +150°C -0.5 to +7 Volts Supply Voltages . . . . . . . . . . . . . . . . . . -0.5 to +7 Volts

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device

#### DC CHARACTERISTICS

 $T_a = 0^{\circ} C$  to  $70^{\circ} C$ ;  $V_{CC} = 5.0 V \pm 10\%$  for 8251A and  $\pm 5\%$  for 8251; GND = 0V.

		LIMITS							
		μPD8251		μPD8251A					
PARAMETER	SYMBOL	MIN	TYP	MAX	MIN	MAX	UNIT	TEST CONDITIONS	
Input Low Voltage	VIL	-0.5		0.8	0.5	0.8	V		
Input High Voltage	VIH	2.0		Vcc	2.2	Vcc	V		
0	VOL			0.45		0.45	V	μPD8251: IOL = 1.7 mA	
Output Low Voltage								μPD8251A: IOL = 2.2 mA_	
Outros High Malages	.,,	1			2.4	2.4	٧	μPD8251: IOH = -100 μA	
Output High Voltage	Vон	2.4		1				µPD8251A: IOH = -400 µA	
Data Bua Laskasa				-50		-10	μА	μА	V _{OUT} = 0.45V
Data Bus Leakage	1DL	Ì		10		10			VOUT = VCC
Input Load Current	THE			10		10	μА	At 5.5V	
Power Supply Current	lcc		45	15 80		100	mA	μPD8251A: All Outputs =	
		i	45					Logic 1	

CAPACITANCE Ta = 25°C; VCC = GND = 0V

			LIMITS		UNIT	TEST CONDITIONS
PARAMETER	SYMBOL	MIN	TYP	MAX		
Input Capacitance	CIN			10	pF	fc = 1 MHz
I/O Capacitance	C _{I/O}			20	pF	Unmeasured pins returned to GND

T₈ = 0°C to 70°C; V_{CC} = 5.0V ± 10% for 8251A; GND = 0V; V_{CC} = 5.0V ± 5% for 8251


		LIMITS					
	]		D8251	μPD	8215A	1	TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Address Stable before READ. (CS. C7D)	1	50 RE	AD .	50			<del></del>
Address Hold Time for READ, (CS, CD)	tAR	5	<del>                                     </del>	50		ns	ļ
READ Pulse Width	tRA	430		-		ns	<del> </del>
	TRR	430	200	250		ns	
Data Delay from READ	tRD		350		250	ns	μPD8251: C _L = 100 pF μPD8251A: C _L = 150 pl
READ to Data Floating	¹ DF	25	200	10	100	ns	μPD8251 CL = 100 pF CL = 15 pF
		WR	TE				
Address Stable before WRITE	¹AW	20		50		ns	
Address Hold Time for WRITE	_twa	20		50		ns	
WRITE Pulse Width	tww	400		250		ns	
Data Set-Up Time for WRITE	WQ1	200		150		ns	
Data Hold Time for WRITE	twp	40		30		ns	
Recovery Time Between WRITES ②	tRV	6		6		tCY	
		OTHER '	FIMING				
Clock Period 3	ICY	0.420	1.35	0.32	1.35	μ5	
Clock Pulse Width High	tow	220	0.7tcy	140	tCY-90	ns	
Clock Pulse Width Low	tφW			90		ns	
Clock Rise and Fall Time	te,te	0	50	5	20	ns	
TxD Delay from Falling Edge of TxC	¹DTx		1		1	μѕ	
Rx Data Set-Up Time to Sampling Pulse	†SR×	2		2		μs	µPD8251: CL = 100 pF
Rx Data Hold Time to Sampling Pulse	*HR×	2		2		μs	1
Transmitter Input Clock Frequency	¹ Tx						<del> </del>
1X Baud Rate 16X Baud Rate	, , ,	DC	56	<u> </u>	64	kHz	
64X Baud Rate		DC	520 520		310 615	kHz kHz	<del></del>
Transmitter Input Clock Pulse Width	TPW	<del></del>	-	<del></del>	0.0		
1X Baud Rate	1	12		12		tCY	ļ
16X and 64X Baud Rate						ICY	
Transmitter Input Clock Pulse Delay 1X Baud Rate	¹TPD	15	i .	15			
16X and 64X Baud Rate		3		3		1CY	<del></del>
Receiver Input Clock Frequency	18x	<del></del>					
1X Baud Rate 16X Baud Rate		DC	56		64	kHz	
64X Baud Rate	1	DC	520 520	<b></b>	310 615	kHz kHz	<del></del>
Receiver Input Clock Pulse Width	terw		-		0.0	AI 1E	f
1 X Baud Rate		12		12		1CY	
16X and 64X Baud Rate		1		1		ICY	
Receiver Input Clock Pulse Delay 1X Baud Rate	TRPD	15	<b>!</b> .	15			]
16X and 64X Baud Rate	j	3		3		†CY	
TxRDY Delay from Center of Data Bit	t _{Tx}		16		8	ICY	μPD8251. C _L = 50 pF
RxRDY Delay from Center of Data Bit	†RX		20		24	4CY	·
Internal SYNDET Delay from Center of Data Bit	tis .		25		24	τCΥ	
External SYNDET Set Up Time before Falling Edge of RxC	¹ES	16		16		†CY	
TxEMPTY Delay from Center of Data Bit	†TxE	1	16		20	tCY	µPD8251: С _L = 50 pF
Control Delay from Rising Edge of WRITE (TxE, DTR, RTS)	twc		16		8	ICY	
Control to READ Set-Up Time (DSR, CTS)	tCR	16		20		tcy	


This recovery time is for institution only, when MODE, SYNC1, SYNC2, COMMAND and first DATA BYTES are written into the USART. Subsequent writing of both COMMAND and DATA are only allowed when TxRDY = 1.

The TxC and RxC frequencies have the following limitations with respect to CLK.
For tx Baud Rate, Tr_x or f_{Rx} < 1/(30 Cyc)
For 16X and 64X Baud Rate, T_x or f_{Rx} < 1/(4.5 t_{Cy})

Reset Pulse Width = 6 t_{Cy} minimum.

- ⑤ TTXRDYCCR -2TCY + Tφ + TR + 200ns






Δ CAPACITANCE (pF)


Typical  $\Delta$  Output Delay Versus A Capacitance (pF)

# **TIMING WAVEFORMS**




Recording to the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second







RECEIVER CLOCK AND DATA




WRITE DATA CYCLE (PROCESSOR → USART)




READ DATA CYCLE (PROCESSOR + USART)






# WRITE CONTROL OR OUTPUT PORT CYCLE (PROCESSOR → USART)




#### READ CONTROL OR INPUT PORT CYCLE (PROCESSOR ← USART)

- NOTES: 1 TWC Includes the response timing of a control byte.
  - 2 TCR Includes the effect of CTS on the TxENBL circuitry




TRANSMITTER CONTROL AND FLAG TIMING (ASYNC MODE)

# TIMING WAVEFORMS (CONT.)




# RECEIVER CONTROL AND FLAG TIMING (ASYNC MODE)



EXAMPLE FORMAT = 5 BIT CHARACTER WITH PARITY AND 2 SYNC CHARACTERS.

# TRANSMITTER CONTROL AND FLAG TIMING (SYNC MODE)



# RECEIVER CONTROL AND FLAG TIMING (SYNC MODE)

Notes: ① Internal sync; 2 sync characters, 5 bits, with parity. ② External sync, 5 bits, with parity.

# PIN IDENTIFICATION

PIN			
NO.	SYMBOL	NAME	FUNCTION
1, 2, 27, 28 5 – 8	D ₇ – D ₀	Data Bus Buffer	An 8-bit, 3-state bi-directional buffer used to interface the USART to the processor data bus. Data is transmitted or received by the buffer in response to input/output or Read/Write instructions from the processor. The Data Bus Buffer also transfers Control words, Command words, and Status.
26	Vcc	V _{CC} Supply Voltage	+5 volt supply
4	GND	Ground	Ground
Read/Write Control Logic			This logic block accepts inputs from the pro- cessor Control Bus and generates control signals for overall USART operation. The Mode Instruction and Command Instruction registers that store the control formats for device func- tional definition are located in the Read/ Write Control Logic.
21	RESET	Reset	A "one" on this input forces the USART into the "Idle" mode where it will remain until reinitialized with a new set of control words. Minimum RESET pulse width is 6 tcy.
20	CLK	Clock Pulse	The CLK input provides for internal device timing and is usually connected to the Phase 2 (TTL) output of the µPB8224 Clock Generator.  External inputs and outputs are not referenced to CLK, but the CLK frequency must be at least 30 times the Receiver or Transmitter clocks in the synchronous mode and 4.5 times for the asynchronous mode.
10	WR	Write Data	A "zero" on this input instructs the USART to accept the data or control word which the processor is writing out on the data bus.
13	RD	Read Data	A "zero" on this input instructs the USART to place the data or status information onto the Data Bus for the processor to read.
12	C/D̄	Control/Data	The Control/Data input, in conjunction with the WR and RD inputs, informs the USART to accept or provide either a data character, control word or status information via the Data Bus. 0 = Data; 1 = Control.
11	ĊŚ	Chip Select	A "zero" on this input enables the USART to read from or write to the processor.
Modem Control			The µPD8251 and µPD8251A have a set of control inputs and outputs which may be used to simplify the interface to a Modem.
22	DSR	Data Set Ready	The Data Set Ready input can be tested by the processor via Status information. The DSR input is normally used to test Modern Data Set Ready condition.
24	DTR	Data Terminal Ready	The Data Terminal Ready output can be con- trolled via the Command word. The DTR output is normally used to drive Modem Data Terminal Ready or Rate Select lines.
23	RTS	Request to Send	The Request to Send output can be controlled via the Command word. The RTS output is normally used to drive the Modem Request to Send line.
17	CTS	Clear to Send	A "zero" on the Clear to Send input enables the USART to transmit serial data if the TxEN bit in the Command Instruction register is enabled (one).


#### TRANSMIT BUFFER

The Transmit Buffer receives parallel data from the Data Bus Buffer via the internal data bus, converts parallel to serial data, inserts the necessary characters or bits needed for the programmed communication format and outputs composite serial data on the TxD pin.

PIN IDENTIFICATION (CONT.)

		· PIN				
NO.	SYMBOL NAME		FUNCTION			
		it Control Logic	The Transmit Control Logic accepts and outputs all external and internal signals necessary for serial data transmission.			
15	TxRDY	Transmitter Ready	Transmitter Ready signals the processor that the transmitter is ready to accept a data character. TxRDY can be used as an interrupt or may be tested through the Status information for polled operation. Loading a character from the processor automatically resets TxRDY, on the leading edge.			
.18	TxE	Transmitter Empty	The Transmitter Empty output signals the processor that the USART has no further characters to transmit. TxE is automatically reset upon receiving a data character from the processor. In half-duplex, TxE can be used to signal end of a transmission and request the processor to "turn the line around." The TxEn bit in the command instruction does not effect TxE. In the Synchronous mode, a "one" on this output indicates that a Sync character or characters are about to be automatically transmitted as "fillers" because the next data character has not been loaded.			
9	TxC	Transmitter Clock	The Transmitter Clock controls the serial charac ter transmission rate. In the Asynchronous mode, the TxC frequency is a multiple of the actual Baud Rate. Two bits of the Mode Instruction select the multiple to be 1x, 16x, or 64x the Baud Rate. In the Synchronous mode, the TxC frequency is automatically selected to equal the actual Baud Rate. Note that for both Synchronous and Asynchronous modes, serial data is shifted out of the USART by the falling edge of TxC.			
19	TxD	Transmitter Data	The Transmit Control Logic outputs the composite serial data stream on this pin.			

μPD8251 AND μPD8251A INTERFACE TO 8080 STANDARD SYSTEM BUS



# μPD8251/8251A

The Receive Buffer accepts serial data input at the  $\overline{\text{RxD}}$  pin and converts the data from serial to parallel format. Bits or characters required for the specific communication technique in use are checked and then an eight-bit "assembled" character is readied for the processor. For communication techniques which require less than eight bits, the  $\mu$ PD8251 and  $\mu$ PD8251A set the extra bits to "zero."

#### RECEIVE BUFFER

PIN IDENTIFICATION (CONT.)

		PIN	FUNCTION		
NO.	SYMBOL NAME				
	Receiver Control Logic		This block manages all activities related to incoming data.		
14	R×RDY	Receiver Ready	The Receiver Ready output indicates that the Receiver Buffer is ready with an "assembled" character for input to the processor. For Polled operation, the processor can check RxRDY using a Status Read or RxRDY can be connected to the processor interrupt structure. Note that reading the character to the processor automatically resets RxRDY.		
25	R×C	Receiver Clock	The Receiver Clock determines the rate at which the incoming character is received. In the Asynchronous mode, the RxC frequency may be 1.16 or 64 times the actual Baud Rate but in the Synchronous mode the RxC frequency must equal the Baud Rate. Two bits in the mode instruction select Asynchronous at 1x, 16x or 64x or Synchronous operation at 1x the Baud Rate.  Unlike TxC, data is sampled by the μPD8251 and μPD8251 A on the rising edge of RxC. ①		
3	RxD	Receiver Data	A composite serial data stream is received by the Receiver Control Logic on this pin.		
16	SYNDET (µPD8251)	Sync Detect	The SYNC Detect pin is only used in the Synchronous mode. The μPD8251 may be programmed through the Mode Instruction to operate in either the internal or external Sync mode and SYNDET then functions as an output or input respectively. In the internal Sync mode, the SYNDET output will go to a "one" when the μPD8251 has located the SYNC character in the Receive mode. If double SYNC character (bi-sync) operation has been programmed, SYNDET will go to "one" in the middle of the last bit of the second SYNC character. SYNDET is automatically reset to "zero" upon a Status Read or RESET. In the external SYNC mode, a "zero" to "one" transition on the SYNDET input will cause the μPD8251 to start assembling data character on the next falling edge of RxC. The length of the SYNDET input should be at least one RxC period, but may be removed once the μPD8251 is in SYNC.		
16	SYNDET/BD (µPD8251A)	Sync Detect/ Break Detect	The SYNDET/BD pin is used in both Synchronous and Asynchronous modes. When in SYNC mode the features for the SYNDET pin described above apply. When in Asynchronous mode, the Break Detect output will go high which all zero word of the programmed length is received. This word consists of: start bit, data bit, parity bit and one stop bit. Reset only occurs when Rx data returns to a logic one state or upon chip reset. The state of Break Detect can be read as a status bit.		

Note: 1

Since the  $\mu$ PD8251 and  $\mu$ PD8251A will frequently be handling both the reception and transmission for a given link, the Receive and Transmit Baud Rates will be same.  $\overline{RxC}$  and  $\overline{TxC}$  then require the same frequency and may be tied together and connected to a single clock source or Baud Rate Generator.

Examples:

If the Baud Rate equals 110 (Async):

RxC or TxC equals 110 Hz (1x)
RxC or TxC equals 1.76 KHz (16x)
RxC or TxC equals 7.04 KHz (64x)

If the Baud Rate equals 300:

| RxC or TxC equals 300 Hz (1x) A or S |
| RxC or TxC equals 4800 Hz (16x) A only |
| RxC or TxC equals 19.2 KHz (64x) A only

# OPERATIONAL DESCRIPTION

A set of control words must be sent to the μPD8251 and μPD8251A to define the desired mode and communications format. The control words will specify the BAUD rate factor (1x, 16x, 64x), character length (5 to 8), number of STOP bits (1, 1-1/2, 2) Asynchronous or Synchronous mode, SYNDET (IN or OUT), parity, etc.

After receiving the control words, the  $\mu$ PD8251 and  $\mu$ PD8251A are ready to communicate. TxRDY is raised to signal the processor that the USART is ready to receive a character for transmission. When the processor writes a character to the USART, TxRDY is automatically reset.

Concurrently, the  $\mu$ PD8251 and  $\mu$ PD8251A may receive serial data; and after receiving an entire character, the RxRDY output is raised to indicate a completed character is ready for the processor. The processor fetch will automatically reset RxRDY.

Note:

The  $\mu$ PD8251 and  $\mu$ PD8251A may provide faulty RxRDY for the first read after power-on or for the first read after receive is re-enabled by a command instruction (RxE). A dummy read is recommended to clear faulty RxRDY. But this is not the case for the first read after hardware or software reset after the device operation has once been established.

The  $\mu$ PD8251 and  $\mu$ PD8251A cannot transmit until the TxEN (Transmitter Enable) bit has been set by a Command Instruction and until the CTS (Clear to Send) input is a "zero". TxD is held in the "marking" state after Reset awaiting new control words.

#### USART PROGRAMMING

The USART must be loaded with a group of two to four control words provided by the processor before data reception and transmission can begin. A RESET (internal or external) must immediately proceed the control words which are used to program the complete operational description of the communications interface. If an external RESET is not available, three successive 00 Hex or two successive 80 Hex command instructions ( $C/\overline{D} = 1$ ) followed by a software reset command instruction (40 Hex) can be used to initialize the  $\mu$ PD8251 and  $\mu$ PD8251A.

There are two control word formats:

- 1. Mode Instruction
- 2. Command Instruction


#### MODE INSTRUCTION

This control word specifies the general characteristics of the interface regarding the Synchronous or Asynchronous mode, BAUD rate factor, character length, parity, and number of stop bits. Once the Mode Instruction has been received, SYNC characters or Command Instructions may be inserted depending on the Mode Instruction content.

# COMMAND INSTRUCTION

This control word will be interpreted as a SYNC character definition if immediately preceded by a Mode Instruction which specified a Synchronous format. After the SYNC character(s) are specified or after an Asynchronous Mode Instruction, all subsequent control words will be interpreted as an update to the Command Instruction. Command Instruction updates may occur at any time during the data block. To modify the Mode Instruction, a bit may be set in the Command Instruction which causes an internal Reset which allows a new Mode Instruction to be accepted.





NOTE (1)

The second SYNC character is skipped if MODE instruction has programmed the  $\mu$ PD8251 and  $\mu$ PD8251A to single character Internal SYNC Mode. Both SYNC characters are skipped if MODE instruction has programmed the  $\mu$ PD8251 and  $\mu$ PD8251A to ASYNC mode.

The  $\mu$ PD8251 and  $\mu$ PD8251A can operate in either Asynchronous or Synchronous communication modes. Understanding how the Mode Instruction controls the functional operation of the USART is easiest when the device is considered to be two separate components (one asynchronous and the other synchronous) which share the same support circuits and package. Although the format definition can be changed at will or "on the fly," the two modes will be explained separately for clarity.

MODE INSTRUCTION DEFINITION


When a data character is written into the  $\mu$ PD8251 and  $\mu$ PD8251A, the USART automatically adds a START bit (low level or "space") and the number of STOP bits (high level or "mark") specified by the Mode Instruction. If Parity has been enabled, an odd or even Parity bit is inserted just before the STOP bit(s), as specified by the Mode Instruction. Then, depending on  $\overline{\text{CTS}}$  and TxEN, the character may be transmitted as a serial data stream at the TxD output. Data is shifted out by the falling edge of  $\overline{\text{TxC}}$  at  $\overline{\text{TxC}}$ ,  $\overline{\text{TxC}}/16$  or  $\overline{\text{TxC}}/64$ , as defined by the Mode Instruction.

ASYNCHRONOUS TRANSMISSION

If no data characters have been loaded into the  $\mu$ PD8251 and  $\mu$ PD8251A, or if all available characters have been transmitted, the TxD output remains "high" (marking) in preparation for sending the START bit of the next character provided by the processor. TxD may be forced to send a BREAK (continuously low) by setting the correct bit in the Command Instruction.

The RxD input line is normally held "high" (marking) by the transmitting device. A falling edge at RxD signals the possible beginning of a START bit and a new character. The START bit is checked by testing for a "low" at its nominal center as specified by the BAUD RATE. If a "low" is detected again, it is considered valid, and the bit assembling counter starts counting. The bit counter locates the approximate center of the data, parity (if specified), and STOP bits. The parity error flag (PE) is set, if a parity error occurs. Input bits are sampled at the RxD pin with the rising edge of RxC. If a high is not detected for the STOP bit, which normally signals the end of an input character, a framing error (FE) will be set. After a valid STOP bit, the input character is loaded into the parallel Data Bus Buffer of the \( \mu PD8251 \) and the RxRDY signal is raised to indicate to the processor that a character is ready to be fetched. If the processor has failed to fetch the previous character, the new character replaces the old and the overrun flag (OE) is set. All the error flags can be reset by setting a bit in the Command Instruction. Error flag conditions will not stop subsequent USART operation.

ASYNCHRONOUS RECEIVE



# μPD8251/8251A

As in Asynchronous transmission, the TxD output remains "high" (marking) until the  $\mu$ PD8251 and  $\mu$ PD8251A receive the first character (usually a SYNC character) from the processor. After a Command Instruction has set TxEN and after Clear to Send (CTS) goes low, the first character is serially transmitted. Data is shifted out on the falling edge of TxC and the same rate as TxC.

SYNCHRONOUS TRANSMISSION

Once transmission has started, Synchronous Mode format requires that the serial data stream at TxD continue at the  $\overline{TxC}$  rate or SYNC will be lost. If a data character is not provided by the processor before the  $\mu$ PD8251 and  $\mu$ PD8251A Transmit Buffer becomes empty, the SYNC character(s) loaded directly following the Mode Instruction will be automatically inserted in the TxD data stream. The SYNC character(s) are inserted to fill the line and maintain synchronization until new data characters are available for transmission. If the  $\mu$ PD8251 and  $\mu$ PD8251A become empty, and must send the SYNC character(s), the TxEMPTY output is raised to signal the processor that the Transmitter Buffer is empty and SYNC characters are being transmitted. TxEMPTY is automatically reset by the next character from the processor.

In Synchronous Receive, character synchronization can be either external or internal. If the internal SYNC mode has been selected, and the Enter HUNT (EH) bit has been set by a Command Instruction, the receiver goes into the HUNT mode.


SYNCHRONOUS RECEIVE

Incoming data on the RxD input is sampled on the rising edge of  $\overline{RxC}$ , and the Receive Buffer is compared with the first SYNC character after each bit has been loaded until a match is found. If two SYNC characters have been programmed, the next received character is also compared. When the SYNC character(s) programmed have been detected, the  $\mu$ PD8251 and  $\mu$ PD8251A leave the HUNT mode and are in character synchronization. At this time, the SYNDET (output) is set high. SYNDET is automatically reset by a STATUS READ.

If external SYNC has been specified in the Mode Instruction, a "one" applied to the SYNDET (input) for at least one  $\overline{R\times C}$  cycle will synchronize the USART.


Parity and Overrun Errors are treated the same in the Synchronous as in the Asynchronous Mode. If not in HUNT, parity will continue to be checked even if the receiver is not enabled. Framing errors do not apply in the Synchronous format.


The processor may command the receiver to enter the HUNT mode with a Command Instruction which sets Enter HUNT (EH) if synchronization is lost.



MODE INSTRUCTION FORMAT SYNCHRONOUS MODE

## TRANSMIT/RECEIVE FORMAT SYNCHRONOUS MODE





Note: 1 If character length is defined as 5, 6 or 7 bits, the unused buts are set to "zero."

# COMMAND INSTRUCTION FORMAT

After the functional definition of the µPD8251 and µPD8251A has been specified by the Mode Instruction and the SYNC character(s) have been entered (if in SYNC mode), the USART is ready to receive Command Instructions and begin communication. A Command Instruction is used to control the specific operation of the format selected by the Mode Instruction. Enable Transmit, Enable Receive, Error Reset and Modem Controls are controlled by the Command Instruction.

After the Mode Instruction and the SYNC character(s) (as needed) are loaded, all subsequent "control writes" (C/ $\overline{D}$  = 1) will load or overwrite the Command Instruction register. A Reset operation (internal via CMD IR or external via the RESET input) will cause the  $\mu$ PD8251 and  $\mu$ PD8251A to interpret the next "control write", which must immediately follow the reset, as a Mode Instruction.

#### STATUS READ FORMAT

It is frequently necessary for the processor to examine the status of an active interface device to determine if errors have occurred or if there are other conditions which require a response from the processor. The  $\mu$ PD8251 and  $\mu$ PD8251A have features which allow the processor to read the device status at any time. A data fetch is issued by the processor while holding the  $C/\overline{D}$  input "high" to obtain device Status Information. Many of the bits in the status register are copies of external pins. This dual status arrangement allows the  $\mu$ PD8251 and  $\mu$ PD8251A to be used in both Polled and interrupt driven environments. Status update can have a maximum delay of 16 clock periods in the  $\mu$ PD8251 and 28 clock periods in the  $\mu$ PD8251A.

#### **PARITY ERROR**

When a parity error is detected, the PE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. PE being set does not inhibit USART operation.

### OVERRUN ERROR

If the processor fails to read a data character before the one following is available, the OE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. Although OE being set does not inhibit USART operation, the previously received character is overwritten and lost.

#### FRAMING ERROR ①


If a valid STOP bit is not detected at the end of a character, the FE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. FE being set does not inhibit USART operation.

Note: 1 ASYNC mode only.

# μPD8251/8251A

COMMAND INSTRUCTION FORMAT


STATUS READ FORMAT




② TxRDY status bit is not totally equivalent to the TxRDY output pin, the relationship is as follows:

646 TxRDY status bit = DB Buffer Empty
TxRDY (pin 15) = DB Buffer Empty • CTS • TxEn


## APPLICATION OF THE $\mu$ PD8251 AND $\mu$ PD8251A




### ASYNCHRONOUS SERIAL INTERFACE TO CRT TERMINAL, DC to 9600 BAUD



#### **ASYNCHRONOUS INTERFACE TO TELEPHONE LINES**




#### SYNCHRONOUS INTERFACE TO TERMINAL OR PERIPHERAL DEVICE



SYNCHRONOUS INTERFACE TO TELEPHONE LINES 647

### μPD8251/8251A




PACKAGE OUTLINES μPD8251C μPD8251AC

Plastic

ITEM	MILLIMETERS	INCHES
Α	38.0 MAX.	1.496 MAX.
В "	2.49	0.098
С	2.54	0.10
О	, 0.5 ± 0.1	0.02 ± 0.004
. Е	33.02	1.3
F	1.5	0.059
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
I	5.22 MAX.	0.205 MAX.
j	5.72 MAX.	0.225 MAX.
К	15.24	0.6
L	13.2	0.52
М	0.25 ^{+ 0.10}	0.01 + 0.004 0.002

μPD8251D μPD8251AD



### Ceramic

ITEM	MILLIMETERS	INCHES
Α	36.2 MAX.	1.43 MAX,
В	1.59 MAX.	0.06 MAX.
С	2.54 ± 0.1	0.1 ± 0.004
۵	0.46 ± 0.01	0.02 ± 0.004
E	33.02 ± 0.1	1.3 ± 0.004
F	1.02 MIN,	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
H	1.0 MIN.	0.04 MIN.
I	3.5 MAX.	0.14 MAX.
J	4.5 MAX. 0.18 N	
K	15.24 TYP.	0.6 TYP.
L	14.93 TYP.	0.59 TYP.
М	0.25 ± 0.05	0.01 ± 0.002

# NEC Electronics U.S.A. Inc. Microcomputer Division

#### PROGRAMMABLE INTERVAL TIMER

#### DESCRIPTION

The NEC  $\mu$ PD8253-5 contains three independent, programmable, multi-modal 16-bit counter/timers. It is designed as a general purpose device, fully compatible with the 8080 family. The  $\mu$ PD8253-5 interfaces directly to the busses of the processor as an array of I/O ports.

The  $\mu$ PD8253-5 can generate accurate time delays under the control of system software. The three independent 16-bit counters can be clocked at rates from DC to 4 MHz. The system software controls the loading and starting of the counters to provide accurate multiple time delays. The counter output flags the processor at the completion of the time-out cycles.


System overhead is greatly improved by relieving the software from the maintenance of timing loops. Some other common uses for the  $\mu$ PD8253-5 in microprocessor based systems are:

- Programmable Baud Rate Generator
- Event Counter
- Binary Rate Multiplier
- Real Time Clock
- Digital One-Shot
- Complex Motor Controller
- NEC Now Supplies μPD8253-5 to all μPD8253 Requirements

#### **FEATURES**

- Three Independent 16-Bit Counters
- Clock Rate: DC to 4 MHz
- Count Binary or BCD
- Single +5 Volt Supply, ±10%
- 24 Dual-In-Line Plastic Package

#### PIN CONFIGURATION



#### PIN NAMES

D ₇ -D ₀	Data Bus (8-Bit)
CLK N	Counter Clock Inputs
GATEN	Counter Gate Inputs
OUT N	Counter Outputs
RD .	Read Counter
WR	Write Command or Data
CS	Chip Select
A ₀ , A ₁	Counter Select
Vcc	+5 Volts
GND	Ground

#### μPD8253-5

#### Data Bus Buffer

The 3-state, 8-bit, bi-directional Data Bus Buffer interfaces the  $\mu$ PD8253-5 to the 8080AF/8085A microprocessor system. It will transmit or receive data in accordance with the INput or OUTput instructions executed by the processor. There are three basic functions of the Data Bus Buffer.

- 1. Program the modes of the  $\mu$ PD8253-5.
- 2. Load the count registers.
- 3. Read the count values.

#### Read/Write Logic

The Read/Write Logic controls the overall operation of the  $\mu$ PD8253-5 and is governed by inputs received from the processor system bus.

#### Control Word Register

Two bits from the address bus of the processor,  $A_0$  and  $A_1$ , select the Control Word Register when both are at a logic "1" (active-high logic). When selected, the Control Word Register stores data from the Data Bus Buffer in a register. This data is then used to control:

- 1. The operational MODE of the counters.
- 2. The selection of BCD or Binary counting.
- 3. The loading of the count registers.

#### RD (Read)

This active-low signal instructs the  $\mu$ PD8253-5 to transmit the selected counter value to the processor.

#### WR (Write)

This active-low signal instructs the  $\mu$ PD8253-5 to receive MODE information or counter input data from the processor.

#### A1, A0

The A₁ and A₀ inputs are normally connected to the address bus of the processor. They control the one-of-three counter selection and address the control word register to select one of the six operational MODES.

#### CS (Chip Select)

The  $\mu$ PD8253-5 is enabled when an active-low signal is applied to this input. Reading or writing from this device is inhibited when the chip is disabled. The counter operation, however, is not affected.

#### Counters #0, #1, #2

The three identical, 16-bit down counters are functionally independent allowing for separate MODE configuration and counting operation. They function as Binary or BCD counters with their gate, input and output line configuration determined by the operational MODE data stored in the Control Word Register. The system software overhead time can be reduced by allowing the control word to govern the loading of the count data.


The programmer, with READ operations, has access to each counter's contents. The  $\mu$ PD8253-5 contains the commands and logic to read each counter's contents while still counting without disturbing its operation.

The following is a table showing how the counters are manipulated by the input signals to the Read/Write Logic.

<b>cs</b>	RD	WR	A ₁	A ₀	FUNCTION
0	1	0	0	0	Load Counter No. 0
0_	11	0	0	1	Load Counter No. 1
0	1	0	1	0	Load Counter No. 2
0	1	0	1	1	Write Mode Word
0	0	1	0	0	Read Counter No. 0
0	0	1	0	1	Read Counter No. 1
0	0	1	1	0	Read Counter No. 2
0	0	1	1	1	No-Operation, 3-State
1	X	Х	Х	Х	Disable, 3-State
0	1	1	Х	Х	No-Operation, 3-State

FUNCTIONAL DESCRIPTION





#### ABSOLUTE MAXIMUM **RATINGS***

0°C to +70°C Voltage on Any Pin.....-0.5 to +7 Volts 1

Note: (1) With respect to ground.

Ta = 25°C

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC CHARACTERISTICS

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5 V \pm 10\%$ 

		LIMITS				TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Input Low Voltage	VIL	-0.5		0.8	٧		
Input High Voltage	VIH	2.0		V _{CC} +0.5	~		
Output Low Voltage	VOL			0.45	~	IOL = 2.2 mA	
Output High Voltage	Voн	2.4			V	I _{OH} = -400 μA	
Input Load Current	111			±10	μА	VIN = VCC to 0 V	
Output Float Leakage Current	OFL			±10	μΑ	VOUT = VCC to 0 V	
V _{CC} Supply Current	¹cc	T	Ī	140	mA		

CAPACITANCE T_a = 25°C; V_{CC} = GND = 0V


:		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN			10	рF	f _C = 1 MHz
Input/Output Capacitance	C _{I/O}			20	pF	Unmeasured pins returned to VSS.

 $T_8 = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 10\%; \text{ GND} = 0V$ 

PARAMETER	SYMBOL	LIMITS SYMBOL µPD8253-5		UNIT	TEST CONDITIONS		
		MIN	TYP	MAX		CONDITIONS	
	RE	AD					
Address Stable Before READ	tAR-	0			ns		
Address Hold Time for READ	tRA	0			ns		
READ Pulse Width	tRR	250			ns		
Data Delay from READ	^t RD			170	ns	CL = 150 pF	
READ to Data Floating	†DF	25		100	ns	CL = 150 pF	
	WR	TE					
Address Stable Before WRITE	tAW	0			ns		
Address Hold Time for WRITE	twA	0	ļ —		ns		
WRITE Pulse Width	tww	250			ns		
Data Set Up Time for WRITE	tDW	150			ns		
Data Hold Time for WRITE	two	0			ns		
Recovery Time Between WRITES	^t RV	1			μs		
CL	OCK AND	SATE 1	IMING	3			
Clock Period	†CLK	250		DC	ns		
High Pulse Width	tPWH	160			ns		
Low Pulse Width	†PWL	90			ns		
Gate Pulse Width High	tGW	150			ns		
Gate Set Up Time to Clock 1	tGS	100			ns		
Gate Hold Time After Clock †	⁺GH	50			ns		
Low Gate Width	tGL	100			ns		
Output Delay from Clock	top			300	ns	CL = 150 pF	
Output Delay from Gate	topg	l —		300	n\$	CL = 150 pF	

Note: 1 AC Timing Measured at VOH = 2.2V; VOL = 0.8V.

#### **TIMING WAVEFORMS**



**CLOCK AND GATE TIMING** 

### THE μPD8253-5

PROGRAMMING The programmer can select any of the six operational MODES for the counters using system software. Individual counter programming is accomplished by loading the CONTROL WORD REGISTER with the appropriate control word data  $(A_0, A_1 = 11)$ .

#### CONTROL WORD FORMAT

D7	D ₆	D ₅	D4	D ₃	D ₂	D ₁	D ₀
SC1	SC0	RL1	RLO	M2	M1	МО	BCD

#### SC - Select Counter

SC1	SC0	
0	0	Select Counter 0
0	1	Select Counter 1
1	0	Select Counter 2
1	1	Invalid

#### RL - Read/Load

RL1	R LO	
0	0	Counter Latching Operation
1	0	Read/Load Most Significant Byte Only
0	1	Read/Load Least Significant Byte Only
1	1	Read/Load Least Significant Byte First, Then Most Significant Byte

#### BCD

<b>.</b>	Binary Counter, 16-Bits
1	BCD Counter, 4-Decades

#### M-Mode


M2	M1	MO	F '-
0	0	0	Mode 0
0	0	1	Mode 1
×	1	0	Mode 2
×	1	1	Mode 3
1	0	0	Mode 4
1	. 0	1	Mode 5

OPERATIONAL MODES 1

Each of the three counters can be individually programmed with different operating MODES by appropriately formatted Control Words. The following is a summary of the MODE operations.


#### Mode 0: Interrupt on Terminal Count

The initial MODE set operation forces the OUTPUT low. When the specified counter is loaded with the count value, it will begin counting. The OUTPUT will remain low until the terminal count sets it high. It will remain in the high state until the trailing edge of the second WR pulse loads in COUNT data. If data is loaded during the counting process, the first WR stops the count. Counting starts with the new count data triggered by the falling clock edge after the second WR. If a GATE pulse is asserted while counting, the count is terminated for the duration of GATE. The falling edge of CLK following the removal of GATE restarts counting from the terminated point.




#### Mode 1: Programmable One-Shot

The OUTPUT is set low by the falling edge of CLOCK following the trailing edge of GATE. The OUTPUT is set high again at the terminal count. The output pulse is not affected if new count data is loaded while the OUTPUT is low. The new data will be loaded on the rising edge of the next trigger pulse. The assertion of a trigger pulse while OUTPUT is low, resets and retriggers the One-Shot. The OUTPUT will remain low for the full count value after the rising edge of TRIGGER.



#### Mode 2: Rate Generator

The RATE GENERATOR is a variable modulus counter. The OUTPUT goes low for one full CLOCK period as shown in following timing diagram. The count data sets the time between OUTPUT pulses. If the count register is reloaded between output pulses the present period will not be affected. The subsequent period will reflect the new value. The OUTPUT will remain high for the duration of the asserted GATE input. Normal operation resumes on the falling CLOCK edge following the rising edge of GATE.




Note: ① All internal counter events occur at the falling edge of the associated clock in all modes of operation. 654

### OPERATIONAL MODES (Cont.)

#### Mode 3: Square Wave Generator

MODE 3 resembles MODE 2 except the OUTPUT will be high for half of the count and low for the other half (for even values of data). For odd values of count data the OUTPUT will be high one clock cycle longer than when it is low (High Period  $\rightarrow \frac{N+1}{2}$  clock cycles; Low Period  $\rightarrow \frac{N-1}{2}$  clock periods, where N is the decimal value of count data). If the count register is reloaded with a new value during counting, the new value will be reflected immediately after the output transition of the current count.


The OUTPUT will be held in the high state while GATE is asserted. Counting will start from the full count data after the GATE has been removed.



#### Mode 4: Software Triggered Strobe


The OUTPUT goes high when MODE 4 is set, and counting begins after the second byte of data has been loaded. When the terminal count is reached, the OUTPUT will pulse low for one clock period. Changes in count data are reflected in the OUTPUT as soon as the new data has been loaded into the count registers. During the loading of new data, the OUTPUT is held high and counting is inhibited.

The OUTPUT is held high for the duration of GATE. The counters are reset and counting begins from the full data value after GATE is removed.





#### Mode 5: Hardware Triggered Strobe

Loading MODE 5 sets OUTPUT high. Counting begins when count data is loaded and GATE goes high. After terminal count is reached, the OUTPUT will pulse low for one clock period. Subsequent trigger pulses will restart the counting sequence with the OUTPUT pulsing low on terminal count following the last rising edge of the trigger input (Reference bottom half of timing diagram).



### μPD8253-5





PACKAGE OUTLINE μPD8253-5C

Plastic

1 IBSLIC						
ITEM	MILLIMETERS	INCHES				
Α	33 MAX	1.3 MAX				
В	2.53	0.1				
С	2.54	0.1				
D	0.5 ± 0.1	0.02 ± 0.004				
E	27.94	1.1				
F.	1.5	0.059				
G	2.54 MIN	0.1 MIN				
н	0.5 MIN	0.02 MIN				
1	5.22 MAX	0.205 MAX				
J	5.72 MAX	0.225 MAX				
К	15.24	0.6				
L	13.2	0.52				
М	0.25 ^{+0.10} -0.05	0.01 +0.004 -0.0019				



#### PROGRAMMABLE PERIPHERAL INTERFACES


#### DESCRIPTION

The  $\mu PD8255A\text{-}5$  is a general purpose programmable INPUT/OUTPUT device designed for use with the 8080A/8085A microprocessors. Twenty-four (24) I/O lines may be programmed in two groups of twelve (group I and group II) and used in three modes of operation. In the Basic mode, (MODE 0), each group of twelve I/O pins may be programmed in sets of 4 to be input or output. In the Strobed mode, (MODE 1), each group may be programmed to have 8 lines of input or output. Three of the remaining four pins in each group are used for handshaking strobes and interrupt control signals. The Bi-directional Bus mode, (MODE 2), uses the 8 lines of Port A for a bi-directional bus, and five lines from Port C for bus control signals. The  $\mu PD8255A\text{-}5$  is packaged in 40-pin plastic dual-in-line packages.

#### **FEATURES**

- Fully Compatible with the 8080A/8085 Microprocessor Families
- All Inputs and Outputs TTL Compatible
- 24 Programmable I/O Pins
- Direct Bit SET/RESET Eases Control Application Interfaces
- 8 4 mA Darlington Drive Outputs for Printers and Displays
- LSI Drastically Reduces System Package Count
- Standard 40-Pin Dual-In-Line Plastic and Ceramic Packages

#### PIN CONFIGURATION



#### PIN NAMES

	<u>.</u>
D7-D0	Data Bus (Bi-Directional)
RESET	Reset Input
CS	Chip Select
ŔĎ	Read Input
WR	Write Input
A ₀ , A ₁	Port Address
PA7-PA0	Port A (Bit)
PB7-PB0	Port B (Bit)
PC7-PC0	Port C (Bit)
VCC	+5 Volts
GND	0 Volts

#### μPD8255A-5

#### General

The  $\mu$ PD8255A-5 Programmable Peripheral Interface (PPI) is designed for use in 8080A/8085A microprocessor systems. Peripheral equipment can be effectively and efficiently interfaced to the 8080A/8085A data and control busses with the  $\mu$ PD8255A-5. The  $\mu$ PD8255A-5 is functionally configured to be programmed by system software to avoid external logic for peripheral interfaces.

#### Data Bus Buffer

The 3-state, bidirectional, 8-bit Data Bus Buffer (D₀-D₇) of the  $\mu$ PD8255A-5 can be directly interfaced to the processor's system Data Bus (D₀-D₇). The Data Bus Buffer is controlled by execution of IN and OUT instructions by the processor. Control Words and Status information are also transmitted via the Data Bus Buffer.

#### Read/Write and Control Logic

This block manages all of the internal and external transfers of Data, Control and Status. Through this block, the processor Address and Control busses can control the peripheral interfaces.

#### Chip Select, CS, pin 6

A Logic Low, V₁L, on this input enables the  $\mu$ PD8255A-5 for communication with the 8080A/8085A.

#### Read, RD, pin 5

A Logic Low, V_{IL}, on this input enables the  $\mu$ PD8255A-5 to send Data or Status to the processor via the Data Bus Buffer.

#### Write, WR, pin 36

A Logic Low,  $V_{IL}$ , on this input enables the Data Bus Buffer to receive Data or Control Words from the processor.

#### Port Select 0, A₀, pin 9

#### Port Select 1, A₁, pin 8

These two inputs are used in conjunction with  $\overline{CS}$ ,  $\overline{RD}$ , and  $\overline{WR}$  to control the selection of one of three ports on the Control Word Register. And and And are usually connected to And and And of the processor Address Bus.

#### Reset, pin 35

A Logic High,  $V_{1H}$ , on this input clears the Control Register and sets ports A, B, and C to the input mode. The input latches in ports A, B, and C are not cleared.

#### Group I and Group II Controls

Through an OUT instruction in System Software from the processor, a control word is transmitted to the µPD8255A-5. Information such as "MODE," "Bit SET," and "Bit RESET" is used to initialize the functional configuration of each I/O port.

Each group (I and II) accepts "commands" from the Read/Write Control Logic and "control words" from the internal data bus and in turn controls its associated I/O ports.

Group I - Port A and upper Port C (PC7-PC4)

Group II - Port B and lower Port C (PC3-PC0)

While the Control Word Register can be written <u>into</u>, the contents cannot be read back to the processor.

#### Ports A, B, and C

The three 8-bit I/O ports (A, B, and C) in the  $\mu$ PD8255A-5 can all be configured to meet a wide variety of functional requirements through system software. The effectiveness and flexibility of the  $\mu$ PD8255A-5 are further enhanced by special features unique to each of the ports.

Port A = An 8-bit data output latch/buffer and data input latch.


Port B = An 8-bit data input/output latch/buffer and an 8-bit data input buffer.

Port C = An 8-bit output latch/buffer and a data input buffer (input not latched).

Port C may be divided into two independent 4-bit control and status ports for use with Ports A and B.

#### **FUNCTIONAL DESCRIPTION**

#### **BLOCK DIAGRAM**



### ABSOLUTE MAXIMUM RATINGS*

 Operating Temperature
 0° C to +70° C

 Storage Temperature
 −65° C to +150° C

 All Output Voltages ①
 −0.5 to +7 Volts

 All Input Voltages ①
 −0.5 to +7 Volts

 Supply Voltages ①
 −0.5 to +7 Volts

Note: 1 With respect to VSS

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC CHARACTERISTICS

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 10\%; V_{SS} = 0V$ 

		LIMITS µPD8255A-5				TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Input Low Voltage	VIL	-0.5		0.8	V		
Input High Voltage	VIH	2		Vcc	V		
Output Low Voltage	VоL			0.45	V	(2)	
Output High Voltage	Vон	2.4			V	(3)	
Darlington Drive Current	loh(1)	-1		-4	mA	VOH = 1.5V, REXT = 75012	
Power Supply Current	Icc			120	mA	VCC = +5V, Output Open	
Input Leakage Current	Lin			10	μА	VIN = VCC	
Input Leakage Current	ILIL			-10	μА	VIN 0.4V	
Output Leakage Current	ILOH			±10	μА	V _{OUT} - V _{CC} ; CS = 2.0V	
Output Leakage Current	LOL			-10	μА	V _{OUT} = 0.4V, CS = 2.0V	

Notes: 1 Any set of eight (8) outputs from either Port A, B, or C can source 4 mA into 1.5V.

- 2 IOL = 2.5 mA for DB Port; 1.7 mA for Peripheral Ports.
- ③ I_{OH} = -400 μA for dB Port; -200 μs for Peripheral Ports.


#### CAPACITANCE

Ta = 25°C; VCC = VSS = 0V


			LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN			10	ρF	f _C = 1 MHz
I/O Capacitance	C _{I/O}			20	рF	Unmeasured pins returned to VSS


		Γ	LIMITS		T-0-
PARAMETER	SYMBOL	MIN	MAX	UNIT	TEST CONDITIONS
Address Stable Before READ	tAR	0		ns	
Address Stable After READ	tRA	0		ns	
READ Pulse Width	tRR	250		ns	
Data Valid From READ	^t RD		170	ns	8255: C _L = 100 pF 8255A-5: C _L = 150 pF
Data Float After READ	^t DF	10	100	ns ns	C _L = 100 pF C _L = 15 pF
Time Between READS and/ WRITES	^t RV	850		ns	2
		WRITE			
Address Stable Before WRITE	tAW	0		ns	
Address Stable After WRITE	^t WA	20		ns	
WRITE Pulse Width	tww	250		ns	
Data Valid to WRITE (T.E.)	tDW	100		ns	
Data Valid After WRITE	tWD	0		ns	
	отн	ER TIM	NG		
WR = 0 To Output	tWB		350	ns	8255: C _L = 50 pF 8255A-5: C _L =150 pF
Peripheral Data Before RD	tIR	0		ns	
Peripheral Data After RD	tHR	0		ns	
ACK Pulse Width	^t AK	300		ns	
STB Pulse Width	tsT	350		ns	
Per, Data Before T.E. Of STB	tPS	0		ns	
Per, Data After T.E. Of STB	^t PH	150		ns	
ACK = 0 To Output	^t AD		300	ns	8255: Cլ = 50 pF 8255A-5: Cլ = 150 pF
ACK = 0 To Output Float	tKD	20	250	ns	8255 $\begin{cases} C_L = 50 \text{ pF} \\ C_L = 15 \text{ pF} \end{cases}$
WR = 1 To OBF = 0	tWOB		650	ns	
ACK = 0 To OBF = 1	^t AOB		350	ns	
STB = 0 To IBF = 1	tSIB		300	ns	8255: C _L = 50 pF
RD = 1 To IBF = 0	tRIB		300	ns	0200.00
RD = 0 To INTR = 0	t _{RIT}		400	ns	
STB = 1 To INTR = 1	^t SIT		300	ns	8255A-5: CL = 150 pF
ACK = 1 To INTR = 1	tAIT		350	ns	
WR = 0 To INTR = 0	twiT		850	ns	


Note:  $\bigcirc$  Period of Reset pulse must be at least 50  $\mu s$  during or after power on, Subsequent Reset pulse can be 500 ns min.



## TIMING WAVEFORMS MODE 0







TIMING WAVEFORMS (CONT.)
MODE 2

Note: ① Any sequence where  $\overline{WR}$  occurs before  $\overline{ACK}$  and  $\overline{STB}$  occurs before  $\overline{RD}$  is permissible. (INTR = IBF  $\cdot$   $\overline{MASK} \cdot \overline{STB} \cdot \overline{RD} + \overline{OBF} \cdot \overline{MASK} \cdot \overline{ACK} \cdot \overline{WR}$ )

2) When the µPD8255A-5 is set to Mode 1 or 2,  $\overline{OBF}$  is reset to be high (logic 1).

The µPD8255A-5 can be operated in modes (0, 1 or 2) which are selected by appropriate control words and are detailed below.

MODE 0 provides for basic Input and Output operations through each of the ports
 A, B, and C. Output data is latched and input data follows the peripheral. No "handshaking" strobes are needed.

16 different configurations in MODE 0

Two 8-bit ports and two 4-bit ports

Inputs are not latched

Outputs are latched

MODE 1 provides for Strobed Input and Output operations with data transferred through Port A or B and handshaking through Port C.

Two I/O Groups (I and II)

Both groups contain an 8-bit data port and a 4-bit control/data port

Both 8-bit data ports can be either Latched Input or Latched Output

MODE 2 provides for Strobed bidirectional operation using PA $_0$ .7 as the bidirectional latched data bus. PC $_3$ .7 is used for interrupts and "handshaking" bus flow controls similar to Mode 1. Note that PB $_0$ .7 and PC $_0$ .2 may be defined as Mode 0 or 1, input or output in conjunction with Port A in Mode 2.

An 8-bit latched bidirectional bus port (PA $_0.7$ ) and a 5-bit control port (PC $_3.7$ ) Both inputs and outputs are latched

to the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of th

An additional 8-bit input or output port with a 3-bit control port

MODES

MODE 0

MODE 1

MODE 2

#### **BASIC OPERATION**

INPUT OPERATION (READ)									
Α1	A1 A0 RD WR CS								
0	0	0	1	0	PORT A DATA BUS				
0	1	0	1	0	PORTB DATA BUS				
1	0	0	1	0	PORT C DATA BUS				


	OUTPUT OPERATION (WRITE)								
A ₁ A ₀ RD WR CS									
0	0	1	0	0	DATA BUS PORT A				
0	1	1	0	0	DATA BUS PORT B				
1	0	1	0	0	DATA BUS PORT C				
1	1	1	0	0	DATA BUS CONTROL				

	DISABLE FUNCTION							
A ₁	Ao	RD	WR	CS				
×	×	¥	x	1	DATA BUS			
<u> </u>	ı ^	^	^	l '	HIGH Z STATE			
×	×	1		_	DATA BUS			
^	l ^.	l '	l ' .	١ ٠	HIGH Z STATE			


NOTES: 1 X means "DO NOT CARE."

All conditions not listed are illegal and should be avoided.

#### **FORMATS**





### μPD8255A-5



Plastic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
I	5.22 MAX	0,206 MAX
J	5.72 MAX	0,225 MAX
К	15.24	0.600
L	13.2	0,520
м	0.25 ^{+ 0.1} 0.05	0.010 ^{+ 0.004} 0.002





#### Ceramic

ITEM	MILLIMETERS	INCHES
A	51.5 MAX	2.03 MAX
В	1.62 MAX	0.06 MAX
С	2,54 ± 0.1	0.1 ± 0,004
D	0.5 ± 0.1	0.02 ± 0,004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN	0.04 MIN
G	3.2 MIN	0.13 MIN
Н	1.0 MIN	0.04 MIN
I	3.5 MAX	0.14 MAX
J	4.5 MAX	0.18 MAX
K	15.24 TYP	0.6 TYP
L	14.93 TYP	0,59 TYP
М	0.25 ± 0.05	0.01 ± 0.0019




#### PROGRAMMABLE DMA CONTROLLER

#### DESCRIPTION

The µPD8257-5 is a programmable four-channel Direct Memory Access (DMA) controller. It is designed to simplify high speed transfers between peripheral devices and memories. Upon a peripheral request, the  $\mu PD8257-5$  generates a sequential memory address, thus allowing the peripheral to read or write data directly to or from memory. Peripheral requests are prioritized within the µPD8257-5 so that the system bus may be acquired by the generation of a single HOLD command to the 8080A. DMA cycle counts are maintained for each of the four channels, and a control signal notifies the peripheral when the preprogrammed member of DMA cycles has occurred. Output control signals are also provided which allow simplified sectored data transfers and expansion to other  $\mu$ PD8257-5 devices for systems requiring more than four DMA channels.


- FEATURES NEC Now Supplies μPD8257-5 to μPD8257 Requirements
  - Four Channel DMA Controller
  - Priority DMA Request Logic
  - Channel Inhibit Logic
  - Terminal Count and Modulo 128 Outputs
  - **Automatic Load Mode**
  - Single TTL Clock
  - Single +5V Supply ±10%
  - Expandable
  - 40 Pin Plastic Dual-In-Line Package


#### PIN CONFIGURATION



#### **PIN NAMES**

D ₇ -D ₀	Data Bus
A ₇ -A ₀	Address Bus
I/OR	I/O Read
I/OW	I/O Write
MEMR	Memory Read
MEMW	Memory Write
CLK	Clock Input
RESET	Reset Input
READY	Ready
HRQ	Hold Request (to 8080A)
HLDA	Hold Acknowledge (from 8080A)
AEN	Address Enable
ADSTB	Address Strobe
TC	Terminal Count
MARK	Modulo 128 Mark
DRQ3-DRQ0	DMA Request Input
DACK3-DACK0	DMA Acknowledge Out
ČŠ	Chip Select
v _{CC}	+5 Volts
GND	Ground





 Operating Temperature
 0°C to +70°C

 Storage Temperature
 -65°C to +150°C

..-65°C to +150°C RATINGS*

Note: 1 With Respect to Ground

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5 V \pm 10\% \text{ GND} = 0 V$ 

PARAMETER	SYMBOL	LIMITS				
PANAMETER	STMBUL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Input Low Voltage	V _{IL}	-0.5		0.8	Volts	
Input High Voltage	V _{IH}	2.0		V _{CC} + 0.5	Volts	
Output Low Voltage	VOL			0.45	Volts	I _{OL} = 1.7 mA
Output High Voltage	VOH	2.4		v _{cc}	Volts	I _{OH} = -150 μA for AB, DB and AEN I _{OH} = -80 μA for others
HRQ Output High Voltage	V _{НН}	3.3		v _{cc}	Volts	I _{OH} = -80 μA
V _{CC} Current Drain	^I cc			120	mA	
Input Leakage	- I _I L			10	μА	V _{IN} = V _{CC}
Output Leakage During Float	1 _{OFL}			10	μΑ	v _{out} ®

Note: ① V_{CC} > V_{OUT} > GND + 0.45V

 $T_a = 25^{\circ}C; V_{CC} = GND = 0V$ 

242445552	0)/14001		LIMITS			Trat constitute	
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS	
Input Capacitance	CIN			10	pF	f _c = 1 MHź	
I/O Capacitance	c _{I/O}			20	рF	Unmeasured pins returned to GND	

DC CHARACTERISTICS

**ABSOLUTE MAXIMUM** 

**CAPACITANCE** 


Ta = 0°C to 70°C; VCC = 5V ± 10%; GND = 0V 1

PARAMETER	SYMBOL		LIMIT		UNIT	TEST CONDITIONS	
PANAMETER	STMIDUL		_	MAX	5.4.1		
	RE	AD					
Adr or CS: Setup to Rd:	TAR	0			ns		
Adr or CSt Hold from Rdt	TRA	0			ns		
Data Access from Rd+	TRDE	0		170	ns	CL = 100 pF	
DB→Float Delay from Rd1	TROF	20		100	ns ns	C _L = 100 pF C _L = 15 pF	
Rd Width	TRW	250			ns		
	WR	ITE					
Adr Setup to Wri	TAW	20			ns		
Adr Hold from Wrt	TWA	0			Qs		
Data Setup to Wri	TDW	200			ns		
Data Hold from Wrt	TWD	0			ns		
Wr Width	Twws	200			ns		
	OTHER	TIMIN	3				
Reset Pulse Width	TRSTW	300			ns		
Power Supply 1 (VCC) Setup to Reset 1	TRSTD	500			μs		
Signal Rise Time	Tr			20	ns		
Signal Fall Time	Ti	<u></u>		20	ns		
Reset to First IOWR	TRSTS	2			tCY		

Note: ① All timing measurements are made at the following reference voltages unless specified otherwise: Input "1" at 2.0V, "0" at 0.8V, Output "1" at 2.0V, "0" at 0.8V.


#### **TIMING WAVEFORMS** PERIPHERAL (SLAVE) MODE

#### **READ TIMING**



#### WRITE TIMING

667



## AC CHARACTERISTICS DMA (MASTER) MODE

		LIMIT	rs			
PARAMETER	SYMBOL	μPD82	57-5	UNIT	TEST CONDITIONS	
		MIN	MAX		CONDITIONS	
Cycle Time (Period)	-					
Clock Active (High)	TCY	0.250	4 0T	μ5		
DRQ1 Setup to 01 (SI, S4)	Τ	30	.8TCY	ns		
DRQ+ Hold from HLDA1	TOS	0		-	<b>(4)</b>	
HRQ1 or ‡Delay from #1 (SI, S4)	ТОН	<u> </u>	160	<del>   </del>	<u> </u>	
(measured at 2.0V)	Τρα			ns		
HRQ1 or 4 Delay from 61 (SI, S4) (measured at 3.3V)	TDQ1		250	ns	3	
HLDA† or ↓Setup to θ↓ (SI, S4)	THS	100		ns		
AEN↑ Delay from θ↓ (S1)	TAEL		250	ns	①	
AEN↓ Delay from θ↑ (SI)	TAET		200	ns	①	
Adr (AB) (Active) Delay from AEN† (S1)	TAEA	20		ns	<b>4</b>	
Adr (AB) (Active) Delay from θ1 (S1)	TFAAB		250	ns	2	
Adr (AB) (Float) Delay from #1 (SI)	TAFAB		150	ns	2	
Adr (AB) (Stable) Delay from #1 (S1)	TASM		250	ns	2	
Adr (AB) (Stable) Hold from #1 (S1)	TAH	TASM-50			2	
Adr (AB) (Valid) Hold from Rd† (S1, SI)	TAHR	60		ns	<u>(4)</u>	
Adr (AB) (Valid) Hold from Wrt (S1, SI)	TAHW	300		ns	<u>(4)</u>	
Adr (DB) (Active) Delay from #1 (S1)	TEADB		250	ns	2	
Adr (DB) (Float) Delay from #1 (S2)	TAFDB	T _{STT} +20	170	ns	2	
Adr (DB) Setup to Adr Stb1 (S1-S2)	TASS	100		ns	4	
Adr (DB) (Valid) Hold from Adr Stb1 (S2)	TAHS	50		ns	<u>4</u> )	
Adr Stb1 Delay from θ1 (S1)	TSTL		200	ns	Ď	
Adr Stb1 Delay from θ† (S2)	TSTT		140	ns	<u> </u>	
Adr Stb Width (\$1-\$2)	TSW	TCY-100		ns	<u> </u>	
Rd+ or Wr (Ext)+ Delay from Adr Stb+ (S2)	TASC	70		ns	<u> </u>	
Rd t or Wr (Ext) t Delay from Adr (DB) (Float) (S2)	TDBC	20		ns	4	
DACK† or JDelay from $\theta$ ↓ (S2, S1) and TC/Mark † Delay from $\theta$ ↑ (S3) and TC/Mark ↓ Delay from $\theta$ ↑ (S4)	TAK		250	ns	06	
Rd+ or Wr (Ext)+ Delay from 01 (S2) and Wr+ Delay from 01 (S3)	TDCL		200	ns	26	
Rd† Delay from $\theta\downarrow$ (S1, SI) and Wr† Delay from $\theta\uparrow$ (S4)	Трст		200	ns	27	
Rd or Wr (Active) from 61 (S1)	TFAC		250	ns	2	
Rd or Wr (Float) from 61 (SI)	TAFC		150	ns	<u> </u>	
Rd Width (S2-S1 or SI)	TRWM	2T _{CY} + T _θ -50		ns	•	
Wr Width (S3-S4)	Twwm	T _{CY} -50		ns	<b>(4)</b>	
Wr (Ext) Width (S2-S4)	TWWME	2TCY-50		ns	<u> </u>	
READY Set Up Time to #1 (\$3, \$w)	TRS	30		ns		
READY Hold Time from #1 (\$3; Sw)	TRH	20		ns		

Notes: 1 Load = 1 TTL

② Load = 1 TTL + 50 pF

3 Load = 1 TTL + (R_L = 3.3K), V_{OH} = 3.3V

Tracking Specification

⑤ ΔT_{AK} <50 ns

⑥ △T_{DGL} <50 ns</p>

⑦ ∆T_{DCT} <50 ns

Data for comparison only

669

#### иPD8257-5

The µPD8257-5 is a programmable, Direct Memory Address (DMA) device, When used with an 8212 I/O port device, it provides a complete four-channel DMA controller for use in 8080A/8085A based systems. Once initialized by an 8080A/8085A CPU, the µPD8257-5 will block transfer up to 16,364 bytes of data between memory and a peripheral device without any attention from the CPU, and it will do this on all 4-DMA channels. After receiving a DMA transfer request from a peripheral, the following sequence of events occurs within the µPD8257-5.

**FUNCTIONAL** 

DESCRIPTION

- It acquires control of the system bus (placing 8080A/8085A in hold mode).
- Resolves priority conflicts if multiple DMA requests are made.
- A 16-bit memory address word is generated with the aid of an 8212 in the following manner:

The µPD8257-5 outputs the least significant eight bits (A₀-A₇) which go directly onto the address bus.

The  $\mu$ PD8257-5 outputs the most significant eight bits (A8-A15) onto the data bus where they are latched into an 8212 and then sent to the high order bits on the address bus.

The appropriate memory and I/O read/write control signals are generated allowing the peripheral to receive or deposit a data byte directly from or to the appropriate memory location.

Block transfer of data (e.g., a sector of data on a floppy disk) either to or from a peripheral may be accomplished as long as the peripheral maintains its DMA Request (DRQ_n). The  $\mu$ PD8257-5 retains control of the system bus as long as DRQ_n remains high or until the Terminal Count (TC) is reached. When the Terminal Count occurs, TC goes high, informing the CPU that the operation is complete.

There are three different modes of operation:

- DMA read, which causes data to be transferred from memory to a peripheral;
- DMA write, which causes data to be transferred from a peripheral to memory; and
- DMA verify, which does not actually involve the transfer of data.

The DMA read and write modes are the normal operating conditions for the  $\mu$ PD8257-5. The DMA verify mode responds in the same manner as read/write except no memory or I/O read/write control signals are generated, thus preventing the transfer of data. The peripheral gains control of the system bus and obtains DMA Acknowledgements for its requests, thus allowing it to access each byte of a data block for check purposes or accumulation of a CRC (Cylic Redundancy Code) checkword. In some applications it is necessary for a block of DMA read or write cycles to be followed by a block of DMA verify cycles to allow the peripheral to verify its newly acquired data.

## 9

#### DMA OPERATION


Internally the  $\mu$ PD8257-5 contains six different states (S0, S1, S2, S3, S4 and SW). The duration of each state is determined by the input clock. In the idle state, (S1), no DMA operation is being executed. A DMA cycle is started upon receipt of one or more DMA Requests (DRQn), then the  $\mu$ PD8257-5 enters the S0 state. During state S0 a Hold Request (HRQ) is sent to the 8080A/8085A and the  $\mu$ PD8257-5 waits in S0 until the 8080A/8085A issues a Hold Acknowledge (HLDA) back. During S0, DMA Requests are sampled and DMA priority is resolved (based upon either the fixed or priority scheme). After receipt of HLDA, the DMA Acknowledge line ( $\overline{DACK_n}$ ) with the highest priority is driven low, selecting that particular peripheral for the  $\overline{DMA}$  cycle. The DMA Request line (DRQn) must remain high until either a DMA Acknowledge ( $\overline{DACK_n}$ ) or both  $\overline{DACK_n}$  and TC (Terminal Count) occur, indicating the end of a block or sector transfer (burst model).

The DMA cycle consists of four internal states; S1, S2, S3 and S4. If the access time of the memory or I/O device is not fast enough to return a Ready command to the  $\mu$ PD8257-5 after it reaches state S3, then a Wait state is initiated (SW). One or more than one Wait state occurs until a Ready signal is received, and the  $\mu$ PD8257-5 is allowed to go into state S4. Either the extended write option or the DMA Verify mode may eliminate any Wait state.

If the  $\mu$ PD8257-5 should lose control of the system bus (i.e., HLDA goes low) then the current DMA cycle is completed, the device goes into the S1 state, and no more DMA cycles occur until the bus is reacquired. Ready setup time (tRS), write setup time (tDW), read data access time (tRD) and HLDA setup time (tOS) should all be carefully observed during the handshaking mode between the  $\mu$ PD8257-5 and the 8080A/8085A.

During DMA write cycles, the I/O Read ( $\overline{\text{I/O R}}$ ) output is generated at the beginning of state S2 and the Memory Write ( $\overline{\text{MEMW}}$ ) output is generated at the beginning of S3. During DMA read cycles, the Memory Read ( $\overline{\text{MEMR}}$ ) output is generated at the beginning of state S2 and the I/O Write ( $\overline{\text{I/O W}}$ ) goes low at the beginning of state S3. No Read or Write control signals are generated during DMA verify cycles.


### DMA OPERATION STATE DIAGRAM




Notes: 1 HRQ is set if DRQ_n is active.

② HRQ is reset if DRQ_n is not active.

TYPICAL μPD8257-5 SYSTEM INTERFACE SCHEMATIC



## PACKAGE OUTLINE μPD8257C-5



#### Plastic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2,028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0,047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
I	5.22 MAX	0,206 MAX
J	5.72 MAX	0.225 MAX
К	15.24	0.600
L	13,2	0,520
м	0.25 ^{+ 0.1} - 0.05	0.010 ⁺ 0.004 - 0.002

#### NOTES

#### PROGRAMMABLE INTERRUPT CONTROLLER


#### **DESCRIPTION**

The NEC  $\mu$ PD8259A is a programmable interrupt controller directly compatible with the 8080A/8085A/8086/8088 microprocessors. It can service eight levels of interrupts and contains on-chip logic to expand interrupt capabilities up to 64 levels with the addition of other  $\mu$ PD8259As. The user is offered a selection of priority algorithms to tailor the priority processing to meet his system requirements. These can be dynamically modified during operation, expanding the versatility of the system. The  $\mu$ PD8259A is completely upward compatible with the  $\mu$ PD8259-5, so software written for the  $\mu$ PD8259-5 will run on the  $\mu$ PD8259A.

#### **FEATURES**

- Eight Level Priority Controller
- Programmable Base Vector Address
- Expandable to 64 Levels
- Programmable Interrupt Modes (Algorithms)
- Individual Request Mask Capability
- Single +5V Supply (No Clocks)
- Full Compatibility with 8080A/8085A/8086/8088
- Available in 28-Pin Plastic and Ceramic Packages

#### PIN CONFIGURATION




#### PIN NAMES

D ₇ – D ₀	Data Bus (Bi-Directional)
RD	Read Input
WA	Write Input
A ₀	Command Select Address
CAS2 - CASO	Cascade Lines
SP/EN	Slave Program Input/ Enable Buffer
INT	Interrupt Output
INTA	Interrupt Acknowledge Input
IRO – IR7	Interrupt Request Inputs
CS	Chip Select

### **μPD8259A**





 Operating Temperature
 0°C to +70°C
 ABSOLUTE MAXIMUM

 Storage Temperature
 -65°C to +150°C
 RATINGS*

 Voltage on Any Pin
 -0.5 to +7 Volts
 1W

Note: (1) With respect to ground.

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### FUNCTIONAL DESCRIPTION

#### INTERRUPT REQUEST REGISTER (IRR) AND IN-SERVICE REGISTER (ISR)

The interrupt request register and in-service register store the in-coming interrupt request signals appearing on the IR0-7 lines (refer to functional block diagram). The inputs requesting service are stored in the IRR while the interrupts actually being serviced are stored in the ISR.

A positive transition on an IR input sets the corresponding bit in the Interrupt Request Register, and at the same time the INT output of the  $\mu$ PD8259 is set high. The IR input line must remain high until the first  $\overline{\text{INTA}}$  input has been received. Multiple, non-masked interrupts occurring simultaneously can be stored in the IRR. The incoming  $\overline{\text{INTA}}$  sets the appropriate ISR bit (determined by the programmed interrupt algorithm) and resets the corresponding IRR bit. The ISR bit stays high-active during the interrupt service subroutine until it is reset by the programmed End-of-Interrupt (EOI) command.

#### PRIORITY RESOLVER

The priority resolver decides the priority of the interrupt levels in the IRR. When the highest priority interrupt is determined it is loaded into the appropriate bit of the In-Service register by the first INTA pulse.

#### **DATA BUS BUFFER**

The 3-state, 8-bit, bi-directional data bus buffer interfaces the  $\mu$ PD8259 to the processor's system bus. It buffers the Control Word and Status Data transfers between the  $\mu$ PD8259 and the processor bus.

#### READ/WRITE LOGIC

The read/write logic accepts processor data and stores it in its Initialization Command Word (ICW) and Operation Command Word (OCW) registers. It also controls the transfer of the Status Data to the processor's data bus.

#### CHIP SELECT (CS)

The  $\mu$ PD8259 is enabled when an active-low signal is received at this input. Reading or writing of the  $\mu$ PD8259 is inhibited when it is not selected.

#### WRITE (WR)

This active-low signal instructs the  $\mu PD8259$  to receive Command Data from the processor.

#### READ (RD)

When an active-low signal is received on the  $\overline{\text{RD}}$  input, the status of the Interrupt Request Register, In-Service Register, Interrupt Mask Register or binary code of the Interrupt Level is placed on the data bus.

#### INTERRUPT (INT)

The interrupt output from the µPD8259 is directly connected to the processor's INT input. The voltage levels of this output are compatible with the 8080A/8085A/8086.8088.

#### INTERRUPT MASK REGISTER (IMR)

The interrupt mask register stores the bits for the individual interrupt bits to be masked. The IMR masks the data in the ISR. Lower priority lines are not affected by masking a higher priority line.

### **μPD8259A**

#### INTERRUPT ACKNOWLEDGE (INTA)

 $\overline{\text{INTA}}$  pulses cause the  $\mu\text{PD8259A}$  to put vectoring information on the bus. The number of pulses depends upon whether the  $\mu\text{PD8259A}$  is in  $\mu\text{PD8085A}$  mode or 8086/8088 mode.

A₀

 $A_0$  is usually connected to the processor's address bus. Together with  $\overline{WR}$  and  $\overline{RD}$  signals it directs the loading of data into the command register or the reading of status data. The following table illustrates the basic operations performed. Note that it is divided into three functions: Input, Output and Bus Disable distinguished by the  $\overline{RD}$ ,  $\overline{WR}$ , and  $\overline{CS}$  inputs.

				μPD	8259	A BASIC OPERATION
A ₀	D4	D3	RD	WR	CS	PROCESSOR INPUT OPERATION (READ)
0			0	1	0	IRR, ISR or IR → Data Bus ①
1			0	1	0	IMR → Data Bus
						PROCESSOR OUTPUT OPERATION (WRITE)
0	0	0,	1	0	0	Data Bus → OCW2
0	0	1	1	0	0	Data Bus → OCW3
0	1	х	1	0	0	Data Bus → ICW1
1	×	×	1	0	0	Data Bus → OCW1, ICW2, ICW3 ②
						DISABLE FUNCTION
Х	х	х	1	1	0	Data Bus → 3-State
X	×	Х	х	Х	1	Data Bus → 3-State

Notes: ① The contents of OCW2 written prior to the READ operation governs the selection of the IRR. ISR or Interrupt Level.

② The sequencer logic on the μPD8259A aligns these commands in the proper order.

#### CASCADE BUFFER/COMPARATOR. (For Use in Multiple µPD8259 Array.)

The IDs of all µPD8259As are buffered and compared in the cascade buffer/comparator. The master µPD8259A sends the ID of the interrupting slave device along the CASO, 1, 2 lines to all slave devices. The cascade buffer/comparator compares its preprogrammed ID to the CASO, 1, 2 lines. The next two INTA pulses strobe the preprogrammed, 2 byte CALL routine address onto the data bus from the slave whose ID matches the code on the CASO, 1, 2 lines.

#### SLAVE PROGRAM (SP). (For Use in Multiple µPD8259A Array.)

The interrupt capability can be expanded to 64 levels by cascading multiple  $\mu PD8259As$  in a master-plus-slaves array. The master controls the slaves through the CASO, 1, 2 lines. The  $\overline{SP}$  input to the device selects the CASO-2 lines as either outputs  $\overline{(SP=1)}$  for the master or as inputs  $\overline{(SP=0)}$  for the slaves. For one device only the  $\overline{SP}$  must be set to a logic "1" since it is functioning as a master.

FUNCTIONAL DESCRIPTION (CONT.)

DC CHARACTERISTICS  $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = +5V \pm 10\%$ 

			LIMI	TS		TEST
PARAMETER	SYMBOL	MIN TYP MAX		UNIT	CONDITIONS	
Input Low Voltage	V _{IL}	-0.5		0.8	V	
Input High Voltage	V _{IH}	2.0		V _{CC} + 0.5V	V	l
Output Low Voltage	V _{OL}			0.45	٧.	I _{OL} = 2.2 mA
Output High Voltage	Voн	2.4			V	I _{OH} = -400 μA
Interrupt Output-	V _{OH-INT}	2.4			V	I _{OH} = -400 μA
High Voltage		3.5			V	I _{OH} = -100 μA
Input Leakage Current	IIL (IR 0-7)			-300	μА	V _{IN} = 0V
for IR ₀₋₇	0-7			10	μА	VIN = VCC
Input Leakage Current for other Inputs	I _{IL}			10	μА	VIN = VCC to 0V
Output Leakage Current	ILOL			- 10	μΑ	V _{OUT} = 0.45 V
Output Leakage Current	I _{LOH}			10	μΑ	VOUT = VCC
V _{CC} Supply Current	I _{CC}			85	mΑ	

CAPACITANCE T_a = 25°C; V_{CC} = GND = 0V

			LIMIT	S		TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Input Capacitance	CIN			10	pF	f _C = 1 MHz	
I/O Capacitance	CI/O		-	20	pF	Unmeasured Pins Returned to VSS	

#### AC CHARACTERISTICS T₈ = 0°C to 70°C; V_{CC} = 5V ± 10% (µPD8259A)

		μPD8	3259A	l	TEST	
PARAMETER	SYMBOL	MIN	MAX	UNIT	CONDITIONS	
AO/CS Setup to RD/INTA↓	tAHRL	0		ns		
AO/CS Hold after RD/INTA†	tRHAX	0		ns		
RD Pulse Width	†RLRH	235		ns		
AO/CS Setup to WR↓	tAHWL	0		ns		
AO/CS Hold after WR†	tWHAX	0		ns		
WR Pulse Width	tWLWH	290		ns .		
Data Setup to WR↑	†DVWH	240		ns		
Data Hold after WR↑	tWHDX	0		ns		
Interrupt Request Width (Low)	tJLJH	100		ns	0	
Cascade Setup to Second or Third INTA↓ (Slave Only)	tCVIAL	55		ns		
End of RD to Next Command	tRHRL.	160		ns		
End of WR to Next Command	tWHRL	190		กร		

Note: 1 This is the low time required to clear the input latch in the edge triggered mode.

		μPD8	259A		TEST	
PARAMETER	SYMBOL	MIN MAX		UNIT	CONDITIONS	
Data Valid from RD/INTA;	†RLDV		200	ns	C of Date Bus = 100 pF	
Date Float after RD/INTA†	tRHDZ		100	ns	C of Data Bus Max Test C = 100 pF Min Test C = 15 pF	
Interrupt Output Delay	tjeje		350	ns		
Cascade Valid from First INTA + (Master Only)	tIALCV		565	ns	C _{INT} = 100 pF	
Enable Active from RD1 or INTA1	tRLEL		125	ns	CCASCADE = 100 pF	
Enable Inactive from RD† or INTA†	tRHEH		150	ns		
Data Valid from Stable Address	tAHDV		200	ns		
Cascade Valid to Valid Data	tCVDV		300	ns		


### μPD8259A



AC CHARACTERISTICS (CONT.)

**TIMING** 

**WAVEFORMS** 



WRITE MODE


WR


TAHWL

TOVWH


TWHDX

#### .





#### TIMING WAVEFORMS (CONT.)



### DETAILED OPERATIONAL DESCRIPTION

The sequence used by the  $\mu$ PD8259A to handle an interrupt depends upon whether an 8080A/8085A or 8086/8088 CPU is being used.

The following sequence applies to 8080A/8085A systems:

The µPD8259A derives its versatility from programmable interrupt modes and the ability to jump to any memory address through programmable CALL instructions. The following sequence demonstrates how the µPD8259A interacts with the processor.

- 1. An interrupt or interrupts appearing on IR0.7 sets the corresponding IR bit(s) high. This in turn sets the corresponding IRR bit(s) high.
- Once the IRR bit(s) has been set, the μPD8259A will resolve the priorities
  according to the preprogrammed interrupt algorithm. It then issues an INT signal
  to the processor.
- 3. The processor group issues an INTA to the µPD8259A when it receives the INT.
- 4. The INTA input to the μPD8259A from the processor group sets the highest priority ISR bit and resets the corresponding IRR bit. The INTA also signals the μPD8259A to issue an 8-bit CALL instruction op-code (11001101) onto its Data bus lines.
- The CALL instruction code instructs the processor group to issue two more INTA pulses to the μPD8259A.
- The two INTA pulses signal the μPD8259A to place its preprogrammed interrupt vector address onto the Data bus. The first INTA releases the low-order 8-bits of the address and the second INTA releases the high-order 8-bits.
- The μPD8259A's CALL instruction sequence is complete. A preprogrammed EOI (End-of-Interrupt) command is issued to the μPD8259A at the end of an interrupt service routine to reset the ISR bit and allow the μPD8259A to service the next interrupt.

For 8086/8088 systems the first three steps are the same as described above, then the following sequence occurs:

- During the first INTA from the processor, the μPD8259A does not drive the data bus. The highest priority ISR bit is set and the corresponding IRR bit is reset.
- The μPD8259A puts vector onto the data bus on the second INTA pulse from the 8086/8088.
- There is no third INTA pulse in this mode. In the AEOI mode the ISR bit is reset at the end of the second INTA pulse, or it remains set until an EOI command is issued.

#### 8080A/8085A MODE

INTERRUPT SEQUENCE

For these processors, the  $\mu$ PD8259A is controlled by three  $\overline{\text{INTA}}$  pulses. The first  $\overline{\text{INTA}}$  pulse will cause the  $\mu$ PD8259A to put the CALL op-code onto the data bus. The second and third  $\overline{\text{INTA}}$  pulses will cause the upper and lower address of the interrupt vector to be released on the bus.

	D7	D6	O5	D4	D3	D2	D1	D0
CALL CODE	1	1	0	0	1	1	0	1

F	۱	ł	₹	S	П	Γ	1	ı	V	ı	1	4

IR	interval = 4								
	<b>D</b> 7	D6	D5	D4	D3	D2	D1	D0	
7	A7	A6	A5	1	1	1	0	0	
6	A7	A6	A5	1	1	0	0	0	
5	A7	A6	A5	1	0	1	0	0	
4	A7	A6	A5	1	0	0	0	0	
3	A7	A6	A5	0	1	1	0	0	
2	A7	A6	A5	0	1	0	0	0	
1	A7	A6	A5	0	0	1	0	0	
0	A7	A6	A5.	0	0	0	0	-0	

SECOND INTA

IR	Interval = 8								
	D7	D6	_ D5	D4	D3	D2	D1	D0	
7	A7 ,	A6	, 1	1	1 .	0	0	0	
6	A7 -	A6	1	1 .	0	0	0	0	
5	A7	A6	1	0	1	0	0	0	
4	A7	A6	1	0	0	0 .	0	0	
3	A7	A6	0	1	1	0	0	0	
2	A7	A6	0	1	0	0	0	0	
1	A7	A6	0	0	1	0	0.	0	
0	A7	A6	0	0	0	0	0	0	

D7 D6 D5 D4 D3 D2 D1 D0 TH

THIRD INTA

In this mode only two  $\overline{\text{INTA}}$  pulses are sent to the  $\mu\text{PD8259A}$ . After the first  $\overline{\text{INTA}}$  pulse, the  $\mu\text{PD8259A}$  does not output a CALL but internally sets priority resolution. If it is a master, it sets the cascade lines. The interrupt vector is output to the data bus on the second  $\overline{\text{INTA}}$  pulse.

	<b>D</b> 7	D6	D5	D4	D3.	D2	D1	DO
IR7	T7	Т6	T5	T4	Т3	1	1	1
IR6	T7	Т6	T5	T4	Т3	1	1	0
IR5	T7	Т6	T5	T4	Т3	1	0	1
IR4	<b>T</b> 7	Т6	<b>T</b> 5	T4	Т3	1	0	0
IR3	T7	Т6	T5	T4	Т3	0	1	1
IR2	T7	Т6	T5	T4	Т3	0	1	0
IR1	T7	T6	T5	T4	Т3	0	0	1
IRO	T7	Т6	Т5	∙T4	Т3	0	0	0

## INITIALIZATION ICW1 AND ICW2 COMMAND WORDS

A5-A15, Page starting address of service routines. In an 8085A system, the 8 request levels generate CALLs to 8 locations equally spaced in memory. These can be programmed to be spaced at intervals of 4 or 8 memory locations, thus the 8 routines occupy a page of 32 or 64 bytes, respectively.

The address format is 2 bytes long (A0-A15). When the routine interval is 4, A0-A4 are automatically inserted by the µPD8259A, while A5-A15 are programmed externally. When the routine interval is 8, An-A5 are automatically inserted by the µPD8259A, while A6-A15 are programmed externally.

The 8-byte interval maintains compatibility with current software, while the 4-byte interval is best for a compact jump table,

In an MCS-86 system, T7-T3 are inserted in the five most significant bits of the vectoring byte and the µPD8259A sets the three least significant bits according to the interrupt level. A10-A5 are ignored and ADI (Address Interval) has no effect.

LTIM: If LTIM = 1, then the  $\mu$ PD8259A operates in the level interrupt mode. Edge detect logic on the interrupt inputs is disabled.

ADI: CALL address interval. ADI = 1 then interval = 4: ADI = 0 then interval = 8.

SNGL: Single. Means that this is the only  $\mu$ PD8259A in the system. If SNGL = 1 no ICW3 is issued.

If this bit is set - ICW4 has to be read, If ICW4 is not needed, set IC4: 1C4 = 0.

## ICW3

This word is read only when there is more than one µPD8259A in the system and cascading is used, in which case SNGL = 0. It will load the 8-bit slave register. The functions of this register are:

- a. In the master mode (either when SP = 1, or in buffered mode when M/S = 1 in ICW4) a "1" is set for each slave in the system. The master then releases byte 1 of the call sequence (for 8085A system) and enables the corresponding slave to release bytes 2 and 3 (for 8086/8088 only byte 2) through the cascade lines
- b. In the slave mode (either when SP = 0, or if BUF = 1 and M/S = 0 in ICW4) bits 2-0 identify the slave. The slave compares its cascade input with these bits and if they are equal, bytes 2 and 3 of the CALL sequence (or just byte 2 for 8086/8088) are released by it on the Data Bus.

### ICW4

SFNM: If SFNM = 1 the special fully nested mode is programmed.


BUF: If BUF = 1 the buffered mode is programmed. In buffered mode SP/EN becomes an enable output and the master/slave determination is by M/S.

M/S: If buffered mode is selected: M/S = 1 means the  $\mu$ PD8259A is programmed to be a master, M/S = 0 means the  $\mu$ PD8259A is programmed to be a slave. If BUF = 0, M/S has no function.

AEOI: If AEOI = 1 the automatic end of interrupt mode is programmed.

μPM: Microprocessor mode:  $\mu$ PM = 0 sets the  $\mu$ PD8259A for 8085A system operation,  $\mu$ PM = 1 sets the  $\mu$ PD8259A for 8086 system operation.





Once the  $\mu$ PD8259A has been programmed with Initialization Command Words, it can be programmed for the appropriate interrupt algorithm by the Operation Command Words. Interrupt algorithms in the  $\mu$ PD8259A can be changed at any time during program operation by issuing another set of Operation Command Words. The following sections describe the various algorithms available and their associated OCW's.

### INTERRUPT MASKS

The individual Interrupt Request input lines are maskable by setting the corresponding bits in the Interrupt Mask Register to a logic "1" through OCW1. The actual masking is performed upon the contents of the In-Service Register (e.g., if Interrupt Request line 3 is to be masked, then only bit 3 of the IMR is set to logic "1." The IMR in turn acts upon the contents of the ISR to mask bit 3). Once the μPD8259A has acknowledged an interrupt, i.e., the μPD8259A has sent an INT signal to the processor and the system controller has sent it an INTA signal, the interrupt input, although it is masked, inhibits lower priority requests from being acknowledged. There are two means of enabling these lower priority interrupt lines. The first is by issuing an End-of-Interrupt (EOI) through Operation Command Word 2 (OCW2), thereby resetting the appropriate ISR bit. The second approach is to select the Special Mask Mode through OCW3. The Special Mask Mode (SMM) and End-of-Interrupt (EOI) will be described in more detail further on.

## **FULLY NESTED MODE**

The fully nested mode is the  $\mu$ PD8259A's basic operating mode. It will operate in this mode after the initialization sequence, without requiring Operation Command Words for formatting. Priorities are set IR₀ through IR₇, with IR₀ the highest priority. After the interrupt has been acknowledged by the processor and system controller, only higher priorities will be serviced. Upon receiving an INTA, the priority resolver determines the priority of the interrupt, sets the corresponding IR bit, and outputs the vector address to the Data bus. The EOI command resets the corresponding ISR bits at the end of its service routines.

Notes: 1 Reference Figure 2
2 Reference Figure 3

## **ROTATING PRIORITY MODE COMMANDS**


OPERATIONAL COMMAND WORDS (CONT.)

The two variations of Rotating Priorities are the Auto Rotate and Specific Rotate modes. These two modes are typically used to service interrupting devices of equivalent priorities.

#### 1. Auto Rotate Mode


Programming the Auto Rotate Mode through OCW2 assigns priorities 0-7 to the interrupt request input lines. Interrupt line IRO is set to the highest priority and IR7 to the lowest. Once an interrupt has been serviced it is automatically assigned the lowest priority. That same input must then wait for the devices ahead of it to be serviced before it can be acknowledged again. The Auto Rotate Mode is selected by programming OCW2 in the following way (refer to Figure 3): set Rotate Priority bit "R" to a logic "1"; program EOI to a logic "1" and SEOI to a logic "0." The EOI and SEOI commands are discussed further on. The following is an example of the Auto Rotate Mode with devices requesting interrupts on lines IR2 and IR5.

Before Interrupts are Serviced:



According to the Priority Status Register, IR2 has a higher priority than IR5 and will be serviced first.

After Servicing:



At the completion of IR2's service routine the corresponding In-Service Register bit, IS2 is reset to "0" by the preprogrammed EOI command. IR2 is then assigned the lowest priority level in the Priority Status Register. The \( \mu \text{PD8259A} \) is now ready to service the next highest interrupt, which in this case, is IR5.

## 2. Specific Rotate Mode

The priorities are set by programming the lowest level through OCW2. The  $\mu$ PD8259A then automatically assigns the highest priority. If, for example, IR3 is set to the lowest priority (bits L2, L1, L0 form the binary code of the bottom priority level), then IR4 will be set to the highest priority. The Specific Rotate Mode is selected by programming OCW2 in the following manner: set Rotate Priority bit "R" to a logic "1," program EOI to a logic "0," SEOI to a logic "1" and L2, L1, L0 to the lowest priority level. If EOI is set to a logic "1," the ISR bit defined by L2, L1, L0 is reset.

# OPERATIONAL COMMAND WORDS (CONT.)

## END-OF-INTERRUPT (EOI) AND SPECIFIC END-OF-INTERRUPT (SEOI)

The End-of-Interrupt or Specific End-of-Interrupt command must be issued to reset the appropriate In-Service Register bit before the completion of a service routine. Once the ISR bit has been reset to logic "0," the µPD8259A is ready to service the next interrupt.

Two types of EOIs are available to clear the appropriate ISR bit depending on the  $\mu$ PD8259A's operating mode.

1. Non-Specific End-of-Interrupt (EOI)

When operating in interrupt modes where the priority order of the interrupt inputs is preserved (e.g., fully nested mode), the particular ISR bit to be reset at the completion of the service routine can be determined. A non-specific EOI command automatically resets the highest priority ISR bit of those set. The highest priority ISR bit must necessarily be the interrupt being serviced and must necessarily be the service subroutine returned from.

2. Specific End-of-Interrupt (SEOI)

When operating in interrupt modes where the priority order of the interrupt inputs is not preserved (e.g., rotating priority mode) the last serviced interrupt level may not be known. In these modes a Specific End-of-Interrupt must be issued to clear the ISR bit at the completion of the interrupt service routine. The SEOI is programmed by setting the appropriate bits in OCW3 (Figure 2) to logic "1"s. Both the EOI and SEOI bits of OCW3 must be set to a logic "1" with L₂, L₁, L₀ forming the binary code of the ISR bit to be reset.

## SPECIAL MASK MODE

Setting up an interrupt mask through the Interrupt Mask Register (refer to Interrupt Mask Register section) by setting the appropriate bits in OCW1 to a logic "1" inhibits lower priority interrupts from being acknowledged. In applications requiring that the lower priorities be enabled while the IMR is set, the Special Mask Mode can be used. The SMM is programmed in OCW3 by setting the appropriate bits to a logic "1." Once the SMM is set, the  $\mu$ PD8259A remains in this mode until it is reset. The Special Mask Mode does not affect the higher priority interrupts.

#### **POLLED MODE**

In Poll Mode the processor must be instructed to disable its interrupt input (INT). Interrupt service is initiated through software by a Poll Command. Poll Mode is programmed by setting the Poll Mode bit in OCW3 (P = 1), during a  $\overline{WR}$  pulse. The following  $\overline{RD}$  pulse is then considered as an interrupt acknowledge. If an interrupt input is present, that  $\overline{RD}$  pulse sets the appropriate ISR bit and reads the interrupt priority level. Poll Mode is a one-time operation and must be programmed through OCW3 before every read. The word strobed onto the Data bus during Poll Mode is of the form:

	•	_	, •		D ₂			_
I	х	X	Х	х	W ₂	W ₁	w _o	I


where: I = 1 if there is an interrupt requesting service

= 0 if there are no interrupts

W2-0 forms the binary code of the highest priority level of the interrupts requesting service

Poll Mode can be used when an interrupt service routine is common to several interrupt inputs. The INTA sequence is no longer required, thus saving in ROM space. Poll Mode can also be used to expand the number of interrupts beyond 64.

INITIALIZATION COMMAND WORD FORMAT



NOTE 1: SLAVE ID IS EQUAL TO THE CORRESPONDING MASTER IR INPUT.

STATUS The following major registers' status is available to the processor by appropriately formatting OCW3 and issuing RD command.

## **INTERRUPT REQUEST REGISTER (8-BITS)**

The Interrupt Request Register stores the interrupt levels awaiting acknowledgement. The highest priority in-service bit is reset once it has been acknowledged. (Note that the Interrupt Mask Register has no effect on the IRR.) A WR command must be issued with OCW3 prior to issuing the RD command. The bits which determine whether the IRR and ISR are being read from are RIS and ERIS. To read contents of the IRR, ERIS must be logic "1" and RIS a logic "0."

## **IN-SERVICE REGISTER (8-BITS)**

The In-Service Register stores the priorities of the interrupt levels being serviced.


Assertion of an End-of-Interrupt (EOI) updates the ISR to the next priority level. A WR command must be issued with OCW3 prior to issuing the RD command. Both ERIS and RIS should be set to a logic "1."

### INTERRUPT MASK REGISTER (8-BITS)

The Interrupt Mask Register holds mask data modifying interrupt levels. To read the IMR status a  $\overline{WR}$  pulse preceding the  $\overline{RD}$  is not necessary. The IMR data is available to the data bus when  $\overline{RD}$  is asserted with  $A_0$  at a logic "1."

A single OCW3 is sufficient to enable successive status reads providing it is of the same register. A status read is over-ridden by the Poll Mode when bits P and ERIS of OCW3 are set to a logic "1."

# OPERATION COMMAND WORD FORMAT



							SUM	MA	17 0	7 6	23¥A	RUCTION SET
nst.#	Mnen	nonic	A0	D7	De	D5	D4	D3	D2	D1	D0	Operation Description
1	ICW1	A	0	A7	A6	A5	1	0	1	1	0	Format = 4, single, edge triggered
2	ICW1	B	0	: A7	A6	A5	1	1	1	1	0.	Format = 4, single, level triggered
3 <b>4</b>	ICW1	C	0	A7	A6	A5	1	0	1	0	0	Byte 1 Initialization Format = 4, not single, edge triggere
5	ICW1	D E	0	A7	A6	A5	1	1	1	0	0	Format = 4, not single, level triggere
,5 6	ICW1	F	0	A7	A6	0	1	0	0	1	0	No ICW4 Required Format = 8, single, edge triggered
7	ICW1	Ğ	0	A7 A7	A6 A6	0	1	1	0	0	0	Format = 8, single, level triggered
8	ICW1	н	0	A7	A6	0	1	1	0	0	. 0	Format = 8, not single, edge triggered Format = 8, not single, level triggered
												<u>_</u>
9	ICW1	١.	0	A7	A6	A5	1	0	1	1	1	Format = 4, single, edge triggered
10	ICW1	J	0	A7	A6	A5	1	1	1	1	1	Format = 4, single, level triggered  Byte 1 Initialization Format = 4, not single, edge triggered
11 12	ICW1	K L	0	A7 A7	A6	A5	1	0	1	0	1	Format = 4, not single, edge triggered Format = 4, not single, level triggered
13	ICW1	м	0	A7	A6 A6	A5 0	1	Ö	0	1	i	ICW4 Required Format = 8, single, edge triggered
14	ICW1	Ñ ·	ŏ	Ã7	A6	ŏ	i	- 1	ŏ	i	i	Format = 8, single, level triggered
15	ICW1	0	0	A7	A6	0	1.	0	0	0	1	Format = 8, not single, edge triggered
16	ICW1	. P	0	A7	A6	0 -	1 :	1	0 .	0	1	Format = 8, not single, level triggered
17	ICW2		1	A15	A14	A13	A12	A11	A10	. A9	<b>A8</b>	Byte 2 initialization
18	ICW3	M	1	<b>S7</b>	S6	S5	S4	<b>S</b> 3	S2	<b>S</b> 1	<b>S</b> 0	Byte 3 initialization — master
19	ICW3	s	1	0	0	0	0	0	<b>S2</b>	S1	S0	Byte 3 initialization — slave
20	ICW4	A	1	0	0	0	0	0 .	0	. 0	0	No action, redundant
21	ICW4	8	1	0	0	0	0	0	0	0	1	Non-buffered mode, no AEOI, 8086/8088
22	ICW4	С	1	0	0	0	0	0	0	1	0	Non-buffered mode, AEOI, 80/85
23	ICW4	D	1	0	0	0	0	0	0	1	1	Non-buffered mode, AEOI, 8086/8088
24	ICW4	E	1	0	-0	0	0	0	1	0	0	No action, redundant
25 ~~	ICW4	F	1	0	0	0	0	0	1	0	1 .	Non-buffered mode, no AEOI, 8086/8088
26 . 27	ICW4	G H	1	0	0	0	0	0	1	1	1	Non-buffered mode, AEOI, 80/85
21 28	ICW4	n I	,	0	0	0	0	1	ò	Ó	o	Non-buffered mode, AEOI, 8086/8088
29	ICW4	J	i	0	0	ő	o	,	0	ō	1	Buffered mode, slave, no AEOI, 80/85
30	ICW4	ĸ	1	ō	ō	ő	ō	1	ō	1	Ö	Buffered mode, slave, no AEOI, 8086/8088
31	ICW4	L	1	ō	ō	0	0	1	0	1	1	Buffered mode, slave, AEOI, 80/85
32	ICW4	м	1	0	0	0	0	1	1	0	0	Buffered mode, slave, AEOI, 8086/8088
33	ICW4	N	1	0	0	0	0	1	1	0	1	Buffered mode, master, no AEOI, 80/85
34	ICW4	0	1	0	0	0	0	1	1	1	0	Buffered mode, master, no AEOI, 8086/8088
35	ICW4	P	1 .	0	0	0	0	1	1	1	1	Buffered mode, master, AEOI, 80/85
36	ICW4	NA	1	0	0	0	1	0	0	0	., 0	Buffered mode, master AEOI, 8086, 8088
37	ICW4	NB.	. 1	. 0	0	0	1	0	0	0	1	Fully nested mode, 8085A, non-buffered, no AEOI
38	ICW4	NC	1	0	. 0	0	1	0	0	1	0	ICW4 NB through ICW4 ND are identical to
39	ICW4	ND	. 1	0	0	0	1	0	0	1	1	ICW4 B through ICW4 D with the addition of
40	ICW4	NE	1	0	0	0	1	0	1	0	0	Fully Nested Mode
41	ICW4	NF	. 1	0	0	0	1	0	1	0	1	Fully Nested Mode, 80/85, non-buffered, no AEOI
42 43	ICW4	NG NH	1	0	0	0	1	0	1	1	0	
44	ICW4	NI	1	0	0	0	1	1	0	ò	o	
45	ICW4	NJ	1	0	0	0	i	1	0	0	1	
46	ICW4	NK	1	o	o	0	1	1	ō	1	ò	ICW4 NF through ICW4 NP are identical to
47	ICW4	NL	1	ō	ō	o	1	1	ō	1	1	ICW4 F through ICW4 P with the addition of
48	ICW4	NM	1	0	0	0	1	1	1	0	0	Fully Nested Mode
49	ICW4	NN	1	0	0	0	1	1	1	0	1	
50	ICW4	NO	11	0	0	0	1	1	1	1	0	
51	ICW4	NP.	1	0	0	0	1	1	1	1	1	†
52	OCW1		1	M7	M6	M5	M4	мз	M2	M1	MO	Load mask register, read mark register
53	OCW2	E	0	0	0	1	0	0	0	0	0	Non-specific EOI
54	OCW2	SE	0	0	1.	1	0	0	L2	L1	LO	Specific EOI, L0-L2 code of IS FF to be reset
55	OCW2	RE	0	1	0	1	0	0	0	0	0	Rotate on Non-Specific EOI
56	OCW2	ASE	0	1	1	1	0	0	L2	L1	LO	Rotate on Specific EOI LO-L2 code of line
57	OCW2		0	1	0	0	0	0	0	0	0	Rotate in Auto EOI (set)
8	OCW2		0	0	0	0	0	0	0	0	0	Rotate in Auto EOI (clear)
9	OCW2		0	1	1	0	0	0	L2	L1	LO	Set Priority Command
60	OCW3		0	0	0	0	0	1	1	0	0	Poll mode
61	OCW3	DIC	0	0	0	0	0	1	0	1	1	

## SUMMARY OF OPERATION COMMAND WORD PROGRAMMING


	A ₀	D4	Dз	Ì		
OCW1	1	×	×	M ₇ -	Mo	IMR (Interrupt Mask Register) WR loads IMR data while
OCW2	0	0	0	R SEC	I EOI	
				0 0	. 0	No Action
	1			0 0	1.	Non-Specific End-of-Interrupt
				0 1	0	No Action
				0 1	1	Specific-End-of-Interrupt $L_2$ , $L_1$ , $L_0$ forms binary representation of level to be reset.
	l			1 0	0	No Action
	ļ			1 0	1	Rotate Priority at End-of-Interrupt (Auto Mode)
			1 / 1 1 / 1	1 1	0	Rotate Priority, L ₂ , L ₁ , L ₀ specifies bottom priority without End-of-Interrupt
				1 1	1	Rotate Priority at End-of-Interrupt (Specific Mode). L ₂ , L ₁ , L ₀ specifies bottom priority, and its In-Service Register bit is reset.
OCW3	0	0	1	ESMM	SMM	
				0	0	
	1			0	1	Special Mask not affected
				11	0	Reset Special Mask
	٠,		·r	1	.1	Set Special Mask
	1			ERIS	RIS	
	1			0	0	No Action
			; ,	0	1	NO ACTION
	l			1	0	Read IR Register Status
				1	1	Reed IS Register Status

## LOWER MEMORY INTERRUPT VECTOR ADDRESS


	INTERVAL = 4								l	INTERVAL = 8						
	D7	D ₆	Dg	D4	D3	D ₂	D ₁	D ₀	D7	D ₆	D ₅	D4	D ₃	D ₂	D ₁	DO
IR ₇	A7	Ά6	A ₅	1	1	1	0	0.	A7	A ₆	1	1	1	0	0	0
IR ₆	A7	A ₆	A ₅	1	1	0	0	0	A7	A6	1	1	0	0	0	0
IR ₅	A7	. A ₆	As	1	0	1	0	0	A7	A6	-1	0	1	0	0	0
IR4	A7	A ₆	A ₅	1	. 0	0	0	. 0	A7	A6	1	0	0	0	0	0
IR ₃	A7	A6	A ₅	0	1	1	0	0	A7	A6	0	1	1	0	0	0
IR ₂	A7	A6	A ₅	0	1	0	0	0	A7	A6	0	1	0	0	0	0
IR ₁	A7	A6	A ₅	0	0	1	0	0	A7	A ₆	0	0	1	0	0	0
IRo	A7	A ₆	A ₅	0	0	0	0	0	A7	A6	0	0	0	0	0	0

## FIGURE 4

Note: Insure that the processor's interrupt input is disabled during the execution of any control command and initialization sequence for all µPD8259A's,




## μPD8259A



PACKAGE OUTLINE μPD8259AC

## Plastic

ITEM	MILLIMETERS	INCHES			
A	38.0 MAX.	1.496 MAX.			
В	2.49	0.098			
С	2.54	0.10			
0	0.5 ± 0,1	0.02 ± 0.004			
E	33.02	1.3			
F	1.5	0.059			
G	2,54 MIN.	0.10 MIN.			
Н	0.5 MIN.	0.02 MIN.			
ı	5.22 MAX.	0.205 MAX.			
J	5.72 MAX.	0.225 MAX.			
к	15.24	0.6			
L	13.2	0.52			
м	0.25 ⁺ 0.10 - 0.05	0.01 + 0.004 - 0.002			



μPD8259AD

## Ceramic

ITEM	MILLIMETERS	INCHES
Α	36.2 MAX.	1,43 MAX.
В	1.59 MAX.	0,06 MAX.
С	2.54 ± 0.1	0.1 ± 0.004
D	0.46 ± 0.01	0.02 ± 0.004
E	33.02 ± 0.1	1,3 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
Н	1.0 MIN.	0.04 MIN.
I	3.5 MAX.	0.14 MAX.
J	4.5 MAX.	0,18 MAX.
K	15.24 TYP.	0,6 TYP.
L	14.93 TYP.	0.59 TYP.
М	0.25 ± 0.05	0.01 ± 0.002



## PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

## DESCRIPTION

The µPD8279-5 is a programmable keyboard and display Input/Output device. It provides the user with the ability to display data on alphanumeric segment displays or simple indicators. The display RAM can be programmed as 16 x 8 or a dual 16 x 4 and loaded or read by the host processor. The display can be loaded with right or left entry with an auto-increment of the display RAM address.

The keyboard interface provides a scanned signal to a 64 contact key matrix expandable to 128. General sensors or strobed keys may also be used. Keystrokes are stored in an 8 character FIFO and can be either 2 key lockout or N key rollover. Keyboard entries generate an interrupt to the processor.

- FEATURES Programmable by Processor
  - 32 HEX or 16 Alphanumeric Displays
  - 64 Expandable to 128 Keyboard
  - Simultaneous Keyboard and Display
  - 8 Character Keyboard FIFO
  - 2 Key Lockout or N Key Rollover
  - Contact Debounce
  - Programmable Scan Timer
  - Interrupt on Key Entry
  - Single +5 Volt Supply, ±10%
  - Fully Compatible with 8080A, 8085A, μPD780 (Z80TM)
  - Available in 40 Pin Plastic Package

## PIN CONFIGURATION

RL ₂ RL ₃	nn	1 2		40 39		V _{CC} RL ₁
CLK		3		38	Þ	RL ₀
IRQ		4		37	Ы	CNTL/STB
RL4		5		36	6	SHIFT
RL ₅		6		35	6	SL3
RL6		7		34	6	SL ₂
RL7		8		33	6	SL ₁
RESET		9	μPD	32	Ь	SLO
RD		10	8279-5	31	Ы	OUT BO
WR		11		30	6	OUT B1
DB ₀		12		29	D	OUT B2
DB ₁		13	•	28	b	OUT B3
DB ₂		14		27	Þ	OUT A ₀
DB3		15		26		OUT A1
DB ₄		16		25		OUT A2
DB ₅		17		24	П	OUT A3
DB ₆		18	41	23	П	BD
DB ₇		19		22	Ь	<del>cs</del>
Vss		20		21	П	Aο

## **PIN NAMES**

	The second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second secon
DB ₀₋₇	Data Bus (Bi-directional)
CLK	Clock Input
RESET	Reset Input
ČŠ.	Chip Select
RD	Read Input
WA	Write Input
A ₀	Buffer Address
IRQ	Interrupt Request Output
SL _{0.3}	Scan Lines
RL ₀₋₇	Return Lines
SHIFT	Shift Input
CNTL/STB	Control/Strobe Input
OUT A ₀₋₃	Display (A) Outputs
OUT B ₀₋₃	Display (B) Outputs
BD	Bland Display Output

## μPD8279-5

The  $\mu$ PD8279-5 has two basic functions: 1) to control displays to output and 2) to control a keyboard for input. Its specific purpose is to unburden the host processor from monitoring keys and refreshing displays. The  $\mu$ PD8279-5 is designed to directly interface the microprocessor bus. The microprocessor must program the operating mode to the  $\mu$ PD8279-5, these modes are as follows:

# FUNCTIONAL DESCRIPTION


## **Output Modes**

- 8 or 16 Character Display
- · Right or Left Entry

## Input Modes

- Scanned Keyboard with Encoded 8 x 8 x 4 Key Format or Decoded 4 x 8 x 8
   Scan Lines
- Scanned Sensor Matrix with Encoded 8 x 8 or Decoded 4 x 8 Scan Lines.
- · Strobed Input.

## **BLOCK DIAGRAM**



ABSOLUTE MAXIMUM RATINGS*

 Operating Temperature
 0° C to +70° C

 Storage Temperature
 -65° C to +150° C

 All Output Voltages
 -0.5 to +7 Volts ①

 All Input Voltages
 -0.5 to +7 Volts ①

 Supply Voltages
 -0.5 to +7 Volts ①

 Power Dissipation
 1W

Note: 1 With respect to VSS

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PIN IDENTIFICATION

	PIN		
NO.	SYMBOL	NAME	DESCRIPTION
1, 2, 5, 6, 7, 8, 38, 39	RL ₀₋₇	Return Lines	Return line inputs which are connected to the scan lines through the keys or sensor switches. They have active internal pullups to keep them high until a switch closure pulls one low. They also serve as an 8-bit input in the Strobed Input mode.
3	CLK	Clock	Clock from system used to generate internal timing.
4	IRQ	Interrupt Request	Interrupt Request. In a keyboard mode, the interrupt line is high when there is data in the FIFO/Sensor RAM. The interrupt line goes low with each FIFO/Sensor RAM read and returns high if there is still information in the RAM. In a sensor mode, the interrupt line goes high whenever a change in a sensor is detected.
9	Reset	Reset Input	A high signal on this pin resets the $\mu$ PD8279-5.
10	RD WR	Read Input Write Input	Input/Output read and write. These signals enable the data buffers to either send data to the external bus or receive it from the external bus.
12-19	DB _{0.7}	Data Bus	Bi-Directional data bus. All data and commands between the processor and the $\mu$ PD8279-5 are transmitted on these lines.
20	V _{SS}	Ground Reference	Power Supply Ground
21	Α ₀ .	Buffer Address	Buffer Address. A high on this line indicates the signals in or out are interpreted as a command or status. A low indicates that they are data.
22	C.S	Chip Select	Chip Select. A low on this pin enables the inter- face functions to receive or transmit.
23	BD	Blank Display Output	Blank Display. This output is used to blank the display during digit switching or by a display blanking command.
24-27	OUT A ₀₋₃	Display A Outputs	These two ports are the outputs for the $16 \times 4$ display refresh registers. The data from these out-
28-31	OUT B ₀₋₃	Display B Outputs	puts is synchronized to the scan lines (SL ₀ -SL ₃ ) for multiplexed digit displays. The two 4-bit ports may be blanked independently. These two ports may also be considered as one 8-bit port.
32-35	SL0.3	Scan Lines	Scan Lines which are used to scan the key switch or sensor matrix and the display digits. These lines can be either encoded (1 of 16) or decoded (1 of 4).
36	Shift	Shift Input	The shift input status is stored along with the key position on key closure in the Scanned Keyboard modes. It has an active internal pullup to keep it high until a switch closure pulls it low.
37	CNTL/STB	Control/ Strobe Input	For keyboard modes this line is used as a control input and stored like status on a key closure. The line is also the strobe line that enters the data into the FIFO in Strobed input mode (Rising Edge). It has an active internal pullup to keep it high until a switch closure pulls it low.
40	Vcc	+5V Input	Power Supply Input

## μPD8279-5

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5 V \pm 10\%; V_{SS} = 0 V.$ 

0.0.445750	avaana.		LIMI	TS .		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Low Voltage for Return Lines	VIL1	-0.5		1.4	V	
Input Low Voltage (Others)	VIL2	-0.5		0.8	٧	
Input High Völtage for Return Lines	V _{IH1}	2.2			٧	
Input High Voltage (Others)	VIH2	2.0			٧	
Output Low Voltage	VOL .			0.45	. V	IOL = 2.2 mA
0	IRQ	+3.5			٧.	10н = -50μΑ
Output High Voltage on Interrupt Line	Pin	+2.4			٧	IOH = -400µA
	OTHERS	+2.4			٧	IOH = -400μA
Input Current on Shift,	IIL1			+10	μΑ	V _{IN} = V _{CC}
Control and Return Lines				-100	μΑ	V _{IN} = 0V
Input Leakage Current (Others)	IIL2			±10	μΑ	V _{IN} = V _{CC} to 0V
Output Float Leakage	lOF L			±10	μΑ	VOUT = VCC to 0
Power Supply Current	Icc		·	120	mA	

## DC CHARACTERISTICS

PARAMETER	SYMBOL		LIMITS	3	UNIT	TEST		
FARAMETER.	STWIDGE	MIN	TYP	MAX	CIVIT	CONDITIONS		
Input Capacitance	CIN	5		10	pF	VIN = VCC		
Output Capacitance	COUT	10		20	pF	V _{OUT} = V _{CC}		

CAPACITANCE

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C$ ;  $V_{CC} = +5V \pm 10\%$ ;  $V_{SS} = 0V$ 

AC CHARACTERISTICS

DADAMETED	0)/140.04		LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
	REA	٩D				
Address Stable Before READ	tAR	0			ns	
Address Hold Time for READ	tRA	0			ns	
READ Pulse Width	tRR	250			ns	
Data Delay from READ	tRD			150	ns	C _L = 150 pF
Address to Data Valid	tAD			250	ns	C _L = 150 pF
READ to Data Floating	tDF	10		100	ns	
Read Cycle Time	tRCY	1			μs	
	WRI	TE				
Address Stable Before WRITE	tAW	0			ns	
Address Hold Time for WRITE	tWA	0			ns	
WRITE Pulse Width	tww	250			ns	
Data Set Up Time for WRITE	tDW	150			ns	
Data Hold Time for WRITE	tWD	0			ns	
Write Cycle Time		1μs				
	отн	ER				
Clock Pulse Width	t _φ W	120			ns	
Clock Period	tCY	320			ns	

## **GENERAL TIMING**

Keyboard Scan Time:

5.1 ms

Digit-on Time: Blanking Time: 480 μs 160 μs 10 μs


Keyboard Debounce Time: Key Scan Time: 10.3 ms 80 μs

Internal Clock Cycle:


Display Scan Time:


10.3 ms

## INPUT FOR AC TESTS




## **READ**





## **CLOCK INPUT**



## μPD8279-5

The following is a description of each section of the  $\mu PD8279$ -5. See the block diagram for functional reference.

OPERATIONAL DESCRIPTION

#### I/O Control and Data Buffers

Communication to and from the  $\mu$ PD8279-5 is performed by selecting  $\overline{CS}$ ,  $A_0$ ,  $\overline{RD}$  and  $\overline{WR}$ . The type of information written or read by the processor is selected by  $A_0$ . A logic 0 states that information is data while a 1 selects command or status.  $\overline{RD}$  and  $\overline{WR}$  select the direction by which the transfer occurs through the Data Buffers. When the chip is deselected ( $\overline{CS}$  = 1) the bi-directional Data Buffers are in a high impedance state thus enabling the  $\mu$ PD8279-5 to be tied directly to the processor data bus.

#### **Timing Registers and Timing Control**

The Timing Registers store the display and keyboard modes and other conditions programmed by the processor. The timing control contains the timing counter chain. One counter is a divide by N scaler which may be programmed to match the processor cycle time. The scaler must take a value between 2 and 31 in binary. A value which scales the internal frequency to 100 KHz gives a 5.1 ms scan time and 10.3 ms switch debounce. The other counters divide down to make key, row matrix and display scans.

#### Scan Counter

The scan counter can operate in either the encoded or decoded mode. In the encoded mode, the counter provides a count which must be decoded to provide the scan lines. In the decoded mode, the counter provides a 1 out of 4 decoded scan. In the encoded mode the scan lines are active high and in the decoded mode they are active low.

## Return Buffers, Keyboard Debounce and Control

The eight return lines are buffered and latched by the return buffers. In the keyboard mode these lines are scanned sampling for key closures in each row. If the debounce circuit senses a closure, about 10 ms are timed out and a check is performed again. If the switch is still pressed, the address of the switch matrix plus the status of shift and control are written into the FIFO. In the scanned sensor mode, the contents of return lines are sent directly to the sensor RAM (FIFO) each key scan. In the strobed mode, the transfer takes place on the rising edge of CNTL/STB.

## FIFO/Sensor RAM and Status

This section is a dual purpose 8 x 8 RAM. In strobe or keyboard mode it is a FIFO. Each entry is pushed into the FIFO and read in order. Status keeps track of the number of entries in the FIFO. Too many reads or writes to the FIFO will be treated as an error condition. The status logic generates an IRQ whenever the FIFO has an entry. In the sensor mode the memory is a sensor RAM which detects changes in the status of a sensor. If a change occurs, the IRQ is generated until the change is acknowledged.

## Display Address Registers and Display RAM

The Display Address Register contains the address of the word being read or written by the processor, as well as the word being displayed. This address may be programmed to auto-increment after each read or write. The display RAM may be read by the processor any time after the mode and address is set. Data entry to the display RAM may be set to either right or left entry.

## COMMAND OPERATION

The commands programmable to the  $\mu PD8279.5$  via the data bus with  $\overline{CS}$  active (0) and A $_0$  high are as follows:

## Keyboard/Display Mode Set

	0	0	0	D	D	Κ	Κ	Κ	]
١	иsв							LS	В

#### Display Mode:

DE	):	
0	0 _	8-8-bit character display — Left entry
0	₁ ①	16-8 bit character display — Left entry
1	0	8-8 bit character display — Right entry
1	1 -	16-8 bit character display - Right entry

Note: 1 Power on default condition

## Keyboard Mode:

generated.

ΚK	<u>K</u>		
0	0	0	Encoded Scan — 2 Key Lockout
0	0	1	Decoded Scan - 2 Key Lockout
0	1	0	Encoded Scan - N Key Rollover
0	1	1.	Decoded Scan — N Řey Rollover
1	0 -	0	Encoded Scan-Sensor Matrix
1	0	- 1	Decoded Scan-Sensor Matrix
1	1	0	Strobed Input, Encoded Display Scan
1	1	1	Strobed Input. Decoded Display Scan

# Program Clock 0 0 1 P P P P P

Where PPPPP is the prescaler value between 2 and 31 this prescaler divides the external clock by PPPPP to develop its internal frequency. After reset, a default value of 31 is

## Read FIFO/Sensor RAM

			_					1
0	1.	0	A1	X	Α	Α	Α	A ₀ = 0


A1 is the auto-increment flag. AAA is the row to be read by the processor. The read command is accomplished with  $(\overline{CS} \cdot RD \cdot \overline{AO})$  by the processor. If A1 is 1, the row select counter will be incremented after each read. Note that auto-incrementing has no effect on the display.

## Read Display RAM

0	1	1	A1	Α	A	Α	Α	ŀ	A ₀ = 0

Where  $A_1$  is the auto-increment flag and AAAA is the character which the processor is about to read.

## Write Display RAM



where AAAA is the character the processor is about to write.

## Display Write Inhibit Blanking

1	0	1	X		BL	

Where IWA and IWB are Inhibit Writing nibble A and B respectively, and BLA, BLB are blanking. When using the display as a dual 4-bit, it is necessary to mask one of the 4-bit halves to eliminate interaction between the two halves. This is accomplished with the IW flags. The BL flags allow the programmer to blank either half of the display independently. To blank a display formatted as a single 8-bit, it is necessary to set both BLA and BLB. Default after a reset is all zeros. All signals are active high (1).

## **иPD8279-5**

						U	ear			
			1	1	0	CD	CD	CD	CF	CA
CD	CD	CD								
1	0	X	All z	eros						
1	1	0	AB =	2016	i					
1	1	1	All o	nes						
0	Х	Х	Disal	ole cle	ar dis	play				

This command is used to clear the display RAM, the FIFO, or both. The CD options allow the user the ability to clear the display RAM to either all zeros or all ones.

COMMAND OPERATION

(CONT.)

CF clears the FIFO.

C_A clears all.

Clearing the display takes one complete display scan. During this time the processor can't write to the display RAM.

 $C_F$  will set the FIFO empty flag and reset IRQ. The sensor matrix mode RAM pointer will then be set to row 0.

CA is equivalent to CF and CD. The display is cleared using the display clear code specified and resets the internal timing logic to synchronize it.

## End Interrupt/Error Mode Set

		-	-			г	
1	1	1	E	Х	X.	X.	[ X ]

In the sensor matrix mode, this instruction clears IRQ and allows writing into RAM.

In N key rollover, setting the E bit to 1 allows for operating in the special Error mode. See Description of FIFO status.

## FIFO Status

Dυ	S/E	0	U	F	N	N	N

Where: D_U = Display Unavailable because a clear display or clear all command is in progress.

S/E = Sensor Error flag due to multiple closure of switch matrix.

O = FIFO Overrun since an attempt was made to push too many characters into the FIFO.

U = FIFO Underrun. An indication that the processor tried to read an empty FIFO.

F = FIFO Full Flag.

NNN = The Number of characters presently in the FIFO.

The FIFO Status is Read with A0 high and  $\overline{\text{CS}}$ ,  $\overline{\text{RD}}$  active low.

The Display not available is an indication that the C_D or C_A command has not completed its clearing. The S/E flags are used to show an error in multiple closures has occurred. The O or U, overrun or underrun, flags occur when too many characters are written into the FIFO or the processor tries to read an empty FIFO. F is an indication that the FIFO is full and NNN is the number of characters in the FIFO.

## Data Read

Data can be read during  $A_0 = 0$  and when  $\overline{CS}$ ,  $\overline{RD}$  are active low. The source of the data is determined by the Read Display or Read FIFO commands.

## **Data Write**

Data is written to the chip when  $A_0$ ,  $\overline{CS}$ , and  $\overline{WR}$  are active low. Data will be written into the display RAM with its address selected by the latest Read or Write Display command.

# COMMAND OPERATION (CONT.)

## **Data Format**


CNTL SH SCAN RET				 	
CNTL SH   SCAN   RET	<b>!</b>		, , ,	•	,
	CNT	SH	I SCAN	I RFT	•
3.1.1	10111	011	l coult		

In the Scanned Key mode, the characters in the FIFO correspond to the above format where CNTL and SH are the most significant bits and the SCAN and return lines are the scan and column counters.


	RL7	RL ₆	RL5	RL4	RL3	RL ₂	RL ₁	RLO	l
ı								_	ı

In the Sensor Matrix mode, the data corresponds directly to the row of the sensor RAM being scanned. Shift and control (SH, CNTL) are not used in this mode.

## **Control Address Summary**



## PACKAGE OUTLINE µPD8279-5C



(Plastic)

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0,5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
К	15.24	0.600
L	13.2	0.520
М	0.25 ^{+ 0,1} 0.05	0.010 ⁺ 0.004 0.002

## NOTES

## **OCTAL LATCH**


## DESCRIPTION

The  $\mu$ PB8282/8283 are 8-bit latches with tri-state output buffers. The 8282 is non-inverting and the 8283 inverts the input data. These devices are ideal for demuxing the address/data buses on the 8085A/8086 microprocessors.

The 8282/8283 are fabricated using NEC's Schottky bipolar process.

## **FEATURES**

- Supports 8080, 8085A, 8048, 8086 Family Systems
- Transparent During Active Strobe
- Fully Parallel 8-Bit Data Register and Buffer
- High Output Drive Capability (32 mA) for Driving the System Data Bus
- Tri-State Outputs
- 20-Pin Package




## PIN NAMES

ĺ	DI ₀ -DI ₇	DATA IN					
	DO ₀ DO ₇	DATA OUT					
	ŌĒ	OUTPUT ENABLE					
	STB	STROBE					

# FUNCTIONAL DESCRIPTION

The  $\mu PB8282/8283$  are 8-bit latches with tri-state output buffers. Data on the inputs is latched into the data latches on a high to low transition of the STB line. When STB is high, the latches appear transparent. The  $\overline{OE}$  input enables the latched data to be transferred to the output pins. When  $\overline{OE}$  is high, the outputs are put in the tri-state condition.  $\overline{OE}$  will not cause transients to appear on the data outputs.



**BLOCK DIAGRAMS** 

Operating Temperature
Storage Temperature
All Output and Supply Voltages0.5V to +7V
All Input Voltages
T ₂ = 25°C

ABSOLUTE MAXIMUM RATINGS*

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Conditions:  $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0^{\circ}C$  to  $70^{\circ}C$ 

#### SYMBOL **PARAMETER** MAX UNITS **TEST CONDITIONS** Input Clamp Voltage ٧c -1 ٧ Ic = -5 mA Power Supply Current 160 mΑ Icc Forward Input Current -0.2 VF = 0.45V mΑ ۱F VR = 5.25V Reverse Input Current 50 μΑ lR Output Low Voltage 0.45 ٧ IOL = 32 mA VOL Output High Voltage Vон 2.4 ٧ IOH = -5 mA Output Off Current VOFF = 0.45 to 5.25V ±50 μΑ IOFF Input Low Voltage V_{CC}=5.0V(1) VIL ٧ Input High Voltage V_{CC}=5.0V(1) VIH 2.0 Input Capacitance CIN 12 рF VBIAS=2.5V, VCC=5V Ta=25°C, F=1 MHz

Note: 1) Output Loading IOL = 32 mA, IOH = -5 mA, CL = 300 pF

DC CHARACTERISTICS


## AC CHARACTERISTICS

Conditions: V_{CC} = 5V ± 10%, T_a = 0°C to 70°C


Loading: Outputs - IOL = 32 mA, IOH = -5 mA, CL = 300 pF

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input to Output Delay	TIVOV	5		
<ul><li>Inverting</li><li>Non-Inverting</li></ul>		5	22 30	ns
		- 5	30	ns
STB to Output Delay	TSHOV			ł
Inverting		10	40	ns
-Non-Inverting		10	45	ns
Output Disable Time	TEHOZ	5	22	ns
Output Enable Time	TELOV	10	30	ns
Input to STB Setup Time	TIVSL	0		ns
Input to STB Hold Time	TSLIX	25		ns
STB High Time	TSHSL	15		ns
Input, Output Rise Time	T _{ILIH} , T _{OLOH}		20	ns
Input, Output Fall Time	TIHIL, TOHOL		12	nw


## **TIMING WAVEFORMS**




Note: Output may be momentarily invalid following the high going into STB transition.




# AC TESTING INPUT, OUTPUT WAVEFORM





Plastic


ITEM	MILLIMETERS	INCHES				
Α	26.7 MAX.	1.05 MAX.				
В	1.05	0.041				
0	2.54	0.1				
D	0.5 ± 0.1	0.02 ± 0.004				
E	22.86	0.9				
F	1.4	0.055				
F'	1.1	0.043				
G	2,54 MIN.	0.1 MIN.				
н	0.5 MIN.	0.02 MIN.				
1	3.55	0.14				
J	5.08 MAX.	0.2 MAX,				
K	7.62	0.3				
L 6.4		0.25				
M	0.25 + 0.10	0.01 + 0.004				
	- 0.05	-0.002				
R	1.0R	0.04R				




Cerdip


ITEM	MILLIMETERS	INCHES		
Α	26.7 MAX.	1.05 MAX.		
В	0.7	0.028		
С	2.54	0.1		
D	0.46 ± 0.1	0.018 ± 0.004		
E	22.86	0.9		
F	1.4	0.055		
F'	0.9	0.035		
G	2.54 MIN.	0.1 MIN.		
H 0.5 MIN.		0.02 MIN.		
1 4.32 MAX.		0.17 MAX.		
J	5.08 MAX.	0.2 MAX.		
К	7.62	0.3		
L	6.8	0.27		
M	0.25 + 0.10	0.01 + 0.004		
	- 0.05	-0.002		
R	0.8R	0.03R		


PACKAGE OUTLINES μPB8282C μPB8283C





μPB8282D μPB8283D





8282/8283DS/REV1/-1-82-CAT



## **CLOCK GENERATOR AND DRIVER FOR** 8086/8088 MICROPROCESSORS

## DESCRIPTION

The  $\mu$ PB8284 is a clock generator and driver for the 8086 and 8088 microprocessors This bipolar driver provides the microprocessor with a reset signal and also provides properly synchronized READY timing. A TTL clock is also provided for peripheral devices.

- FEATURES Generate System Clock for the 8086 and 8088
  - Frequency Source can be a Crystal or a TTL Signal
  - MOS Level Output for the Processor
  - TTL Level Output for Peripheral Devices
  - Power-Up Reset for the Processor
  - READY Synchronization
  - +5V Supply
  - 18 Pin Package

## PIN CONFIGURATION

## CYSNC [ PCLK [ AEN1 13 RDY1 4 15 TNK READY 5 RDY2 6 13 F/C 12 D osc AEN2 11 RES CLK 🔲 GND 10 RESET

## **PIN NAMES**

$X_1, X_2$	Crystal Connections
TANK	For Overtone Crystal
F/C	Clock Source Select
EFI	External Clock Input
CSYNC	Clock Synchronization Input
RDY1)	Ready Signal from
RDY2∫	Multibus ^{TM*} Systems
AEN1 (	Address Enable Qualifiers
AEN2	for the two RDY Signals
RES	Reset Input
RESET	Synchronized Reset Output
osc	Oscillator Output
CLK	MOS Clock for the Processor
PCLK	TTL Clock for Peripherals
READY	Synchronized Ready Output


^{*}TM - Multibus is a trademark of Intel Corporation.

## PIN IDENTIFICATION

## PIN IDENTIFICATION

NO.	SYMBOL	NAME	FUNCTION
1	CSYNC	Clock Synchronization	An active high signal which allows multiple 8284s to be synchronized. When CYSNC is low, the internal counters count and when high the counters are reset. CYSNC should be grounded when the internal oscillator is used.
2	PCLK	Peripheral Clock	A TTL level clock for use with per- ipheral devices. This clock is one- half the frequency of CLK.
3, 7	AEN1, AEN2	Address Enable	This active low signal is used to qualify its respective RDY inputs. If there is only one bus to interface to, AEN inputs are to be grounded.
4, 6	RDY1, RDY2	Bus Ready	This signal is sent to the 8284 from a peripheral device on the bus to indicate that data has been received or data is available to be read.
5	READY	Ready	The READY signal to the micro- processor is synchronized by the RDY inputs to the processor CLK. READY is cleared after the guaran- teed hold time to the processor has been met.
8	CLK	Processor Clock	This is the MOS level clock output of 33% duty cycle to drive the microprocessor and bipolar support devices (8288) connected to the processor. The frequency of CLK is one third of the crystal or EFI frequency.
10	RESET	Reset	This is used to initialize the processor, Its input is derived from an RC connection to a Schmitt trigger input for power up operation.
11	RES	Reset In	This Schmitt trigger input is used to determine the timing of RESET out via an RC circuit.
12	osc	Oscillator Output	This TTL level clock is the output of the oscillator circuit running at the crystal frequency.
13	F/C	Frequency Crystal Select	$F/\overline{C}$ is a strapping option used to determine where CLK is generated. A high is for the EFI input, and a low is for the crystal.
14	EFI	External Frequency In	A square wave in at three times the CLK output. A TTL level clock to generate CLK.
16, 17	X1, X2	Crystal In	A crystal is connected to these inputs to generate the processor clock. The crystal chosen is three times the desired CLK output.
15	TNK	Tank	This is used for overtone type crystals. (See diagram below.)
18	VCC	VCC	+5V

## **BLOCK DIAGRAM**



# ABSOLUTE MAXIMUM RATINGS*

Operating Temperature0°C to 70°C
Storage Temperature
All Output and Supply Voltages0.5V to +7V
All Input Voltages

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC CHARACTERISTICS

Conditions:  $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5V \pm 10\%$ 

PARAMETER	SYMBOL	MIN	MAX	UNIT	TEST CONDITIONS
Forward Input Current	lF		-0.5	mA	VF = 0.45V
Reverse Input Current	IR		50	μΑ	V _R = 5.25V
Input Forward Clamp Voltage	V _C		-1.0	٧	IC = -5 mA
Power Supply Current	loc		140	mA	
Input Low Voltage	VIL		0.8	٧	V _{CC} = 5.0V
Input High Voltage	VIH	2.0		٧	V _{CC} = 5.0V
Reset Input High Voltage	VIHR	2.6		٧	V _{CC} = 5.0V
Output Low Voltage	VOL		0.45	٧	5 mA =IOL
Output High Voltage CLK Other Outputs	∨он	4 2.4	-	V	-1 mA } lOH
RES Input Hysteresis	VIHR VILR	0.25		. V	V _{CC} = 5.0V

## **uPB8284**

The clock generator can provide the system clock from either a crystal or an external TTL source. There is an internal divide by three counter which receives its input from either the crystal or TTL source (EFI Pin) depending on the state of the F/C input strapping. There is also a clear input (C SYNC) which is used for either inhibiting the clock, or synchronizing it with an external event (or perhaps another clock generator chip). Note that if the TTL input is used, the crystal oscillator section can still be used for an independent clock source, using the OSC output.


**FUNCTIONAL DESCRIPTION** 

For driving the MOS output level, there is a 33% duty cycle MOS output (CLK) for the microprocessor, and a TTL output (PCLK) with a 50% duty cycle for use as a peripheral clock signal. This clock is at one half of the processor clock speed.

Reset timing is provided by a Schmitt Trigger input (RES) and a flip-flop to synchronize the reset timing to the falling edge of CLK. Power-on reset is provided by a simple RC circuit on the RES input.

There are two READY inputs, each with its own qualifier (AEN1, AEN2). The unused AEN signal should be tied low.

The READY logic in the 8284 synchronizes the RDY1 and RDY2 asynchronous inputs to the processor clock to insure proper set up time, and to guarantee proper hold time before clearing the ready signal.



TANK INSERT CIRCUIT DIAGRAM

The tank input to the oscillator allows the use of overtone mode crystals. The tank circuit shunts the crystal's fundamental and high overtone frequencies and allows the third harmonic to oscillate. The external LC network is connected to the TANK input and is AC coupled to ground.

## AC CHARACTERISTICS

Conditions:  $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5V \pm 10\%$ 

## TIMING REQUIREMENTS


PARAMETER	SYMBOL.	MIN	MAX	UNITS	TEST CONDITIONS
External Frequency High Time	TEHEL	13		ris	90%-90% ∨ _{IN}
External Frequency Low Time	TELEH	13		ns	10%-10% V _{IN}
EFI Period	TELEL	TEHEL + TELEH + δ		ns	0
XTAL Frequency		12	25	MHz	
RDY1, RDY2 Set-Up to CLK	TR1VCL	35		ns	
RDY1, RDY2 Hold to CLK	TCLR1X	0		ns_	
AEN1, AEN2 Set-Up to RDY1, RDY2	TAIVRIV	15		ns	
AEN1, AEN2 Hold to CLK	TCLA1X	0		ns	
CSYNC Set-Up to EFI	TYHEH	. 20		ns	
CSYNC Hold to EFI	TEHYL	20		ns	
CSYNC Width	TYHYL	2 TELEL		ns	
RES Set-Up to CLK	TITHCL	65		ns	@
RES Hold to CLK	TCLI1H	20		ns	@

## TIMING RESPONSES


PARAMETER	SYMBOL	MIN	MAX	UNITS	TEST CONDITIONS
CLK Cycle Period	TCLCL	125		ns	
CLK High Time	TCHCL	(1/3 TCLCL) +2.0		ns	Figure 1 and Figure 2
CLK Low Time	TCLCH	(2/3 TCLCL) ~15.0		ns	Figure 1 and Figure 2
CLK Rise and Fall Time	TCH1CH2 TCL2CL1		10	ns	1.0V to 3.5V
PCLK High Time	TPHPL.	TCLCL -20		ns	
PCLK Low Time	TPLPH	TCLCL -20	.5	ns	
Ready Inactive to CLK 4	TRYLCL	-8		ns	Figure 3 and Figure 4
Ready Active to CLK 3	TRYHCH	(2/3 TCLCL) -15.0		ns	Figure 3 and Figure 4
CLK To Reset Delay	TCLIL	,	40	ns	
CLK to PCLK High Delay	TCLPH		22	ns	
CLK to PCLK Low Delay	TCLPL		22	ns	
OSC to CLK High Delay	TOLCH	-5	12	ns	
OSC to CLK Low Delay	TOLCL	2	22	ns	

Notes: ① \$\delta = EFI rise (5 ns max) + EFI fall (5 ns max).
② Set up and hold only necessary to guarantee recognition at next clock.
③ Applies only to T3 and TW states.
④ Applies only to T2 states.

## **TIMING WAVEFORMS***



*ALL TIMING MEASUREMENTS ARE MADE AT 1.5V UNLESS OTHERWISE NOTED.




INPUT-OUTPUT

AC TEST CIRCUITS


AC TESTING INPUT, OUTPUT WAVEFORM

A.C. TESTING: INPUTS ARE DRIVEN AT 2.4V FOR A LOGIC "1" AND 0.45V FOR A LOGIC "0" TIMING, MEASUREMENTS ARE MADE AT 1.5V FOR BOTH A LOGIC "1" AND "0."






A Ticke



Plastic

ITEM	MILLIMETERS	INCHES
A	23.2 MAX.	0.91 MAX
В	1.44	0.055
Č	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 MIN.	0.1 MIN
н	0.5 MIN.	0.02 MIN
T	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX
К	7.62	0.3
L	6.7	0.26
м	0.25	0.01



Cerdip

ITEM	MILLIMETERS	INCHES		
Α	23.2 MAX.	0.91 MAX		
В	1.44	0.055		
C	2.54	0.1		
D	0.45	0.02		
E	20.32	0.8		
F	1.2	0.06		
G	2.5 MIN.	0.1 MIN		
н	0.5 MIN.	0.02 MIN		
ī	4.6 MAX.	0.18 MAX		
J	5.1 MAX	0.2 MAX		
K	7.62	0.3		
L	6.7	0.26		
M	0.25	0.01		

#### NOTES




## **CLOCK GENERATOR AND DRIVER FOR** 8086/8088 MICROPROCESSORS

## **DESCRIPTION**

The µPB8284A is a clock generator and driver for the 8066 and 8088 microprocessors. This bipolar driver provides the microprocessor with a reset signal and also provides properly synchronized READY timing. A TTL clock is also provided for peripheral devices.

- FEATURES Generate System Clock for the 8086 and 8088
  - Frequency Source can be a Crystal or a TTL Signal
  - . MOS Level Output for the Processor
  - TTL Level Output for Peripheral Devices
  - Power-Up Reset for the Processor
  - READY Synchronization +5V Supply
  - 18 Pin Package

## PIN CONFIGURATION



## **PIN NAMES**


X ₁ , X ₂	Crystal Connections			
TANK	For Overtone Crystal			
F/C	Clock Source Select			
EFI .	External Clock Input			
CSYNC	Clock Synchronization Input			
RDY1)	Ready Signal from			
RDY2	Multibus ^{TM*} Systems			
AEN1 )	Address Enable Qualifiers			
ĀĒN2 ∮	for the two RDY Signals			
RES	Reset Input			
RESET	Synchronized Reset Output			
osc	Oscillator Output			
CLK	MOS Clock for the Processor			
PCLK	TTL Clock for Peripherals			
READY	Synchronized Ready Output			

^{*}TM - Multibus is a trademark of Intel Corporation.

## PIN IDENTIFICATION

NO.	SYMBOL	NAME	FUNCTION
1	CSYNC	Clock Synchronization	An active high signal which allows multiple 8284s to be synchronized. When CYSNC is low, the internal counters count and when high the counters are reset. CYSNC should be grounded when the internal oscillator is used.
2	PCLK	Peripheral Clock	A TTL level clock for use with per- ipheral devices. This clock is one- half the frequency of CLK.
3, 7	AEN1, AEN2	Address Enable	This active low signal is used to qualify its respective RDY inputs. If there is only one bus to interface to, AEN inputs are to be grounded.
4, 6	RDY1, RDY2	Bus Ready	This signal is sent to the 8284 from a peripheral device on the bus to indicate that data has been received or data is available to be read.
5	READY	Ready	The READY signal to the micro- processor is synchronized by the RDY inputs to the processor CLK. READY is cleared after the guaran- teed hold time to the processor has been met.
8	CLK	Processor Clock	This is the MOS level clock output of 33% duty cycle to drive the microprocessor and bipolar support devices (8288) connected to the processor. The frequency of CLK is one third of the crystal or EFI frequency.
10	RESET	Reset	This is used to initialize the processor. Its input is derived from an RC connection to a Schmitt trigger input for power up operation.
11	RES	Reset In	This Schmitt trigger input is used to determine the timing of RESET out via an RC circuit.
12	osc	Oscillator Output	This TTL level clock is the output of the oscillator circuit running at the crystal frequency.
13	F/C	Frequency Crystal Select	$F/\overline{C}$ is a strapping option used to determine where CLK is generated. A high is for the EFI input, and a low is for the crystal.
14	EFI	External Frequency In	A square wave in at three times the CLK output. A TTL level clock to generate CLK.
16, 17	X ₁ , X ₂	Crystal In	A crystal is connected to these inputs to generate the processor clock. The crystal chosen is three times the desired CLK output.
15	ASYNC	Asynchronous Input	Ready Synchronization Select.  ASYNC is an input which defines the synchronization mode of the READY logic. When ASYNC is low, 2 stages of READY synchronization are provided. When ASYNC is left open or HIGH, a single stage of READY synchronization is provided.

## **BLOCK DIAGRAM**



# ABSOLUTE MAXIMUM RATINGS*

Operating Temperature
Storage Temperature
All Output and Supply Voltages0.5V to +7V
All Input Voltages -1.0V to +5.5V

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC CHARACTERISTICS

Conditions:  $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5V \pm 10\%$ 

PARAMETER	SYMBOL	MIN	MAX	UNIT	TEST CONDITIONS
Forward Input Current	1F		-0.5	mA	VF = 0.45V
Reverse Input Current	IR		50	μΑ	VR = 5.25V
Input Forward Clamp Voltage	Vc		~1.0	٧	IC = -5 mA
Power Supply Current	Icc		140	mA	
Input Low Voltage	VIL		0.8	٧	VCC = 5.0V
Input High Voltage	VIH	2.0		٧	VCC = 5.0V
Reset Input High Voltage	VIHR	2.6		٧	VCC = 5.0V
Output Low Voltage	VOL		0.45	٧	5 mA =I _{OL}
Output High Voltage CLK Other Outputs	Vон	4 2.4		V V	-1 mA } lOH
RES Input Hysteresis	VIHR-VILR	0.25		٧	V _{CC} = 5.0V

## **µPB8284A**

The clock generator can provide the system clock from either a crystal or an external TTL source. There is an internal divide by three counter which receives its input from either the crystal or TTL source (EFI Pin) depending on the state of the F/C input strapping. There is also a clear input (C SYNC) which is used for either inhibiting the clock, or synchronizing it with an external event (or perhaps another clock generator chip). Note that if the TTL input is used, the crystal oscillator section can still be used for an independent clock source, using the OSC output.

**FUNCTIONAL DESCRIPTION** 

For driving the MOS output level, there is a 33% duty cycle MOS output (CLK) for the microprocessor, and a TTL output (PCLK) with a 50% duty cycle for use as a peripheral clock signal. This clock is at one half of the processor clock speed.

Reset timing is provided by a Schmitt Trigger input (RES) and a flip-flop to synchronize the reset timing to the falling edge of CLK. Power-on reset is provided by a simple RC circuit on the RES input.

There are two READY inputs, each with its own qualifier ( $\overline{AEN1}$ ,  $\overline{AEN2}$ ). The unused  $\overline{AEN}$  signal should be tied low.

The READY logic in the 8284A synchronizes the RDY1 and RDY2 asynchronous inputs to the processor clock to insure proper set up time, and to guarantee proper hold time before clearing the ready signal.

Conditions: Ta = 0°C to 70°C; VCC = 5V ± 10%

#### TIMING REQUIREMENTS

PARAMETER	SYMBOL	MIN	MAX	UNITS	TEST CONDITIONS
External Frequency High Time	TEHEL	13		ns	90%-90% V _{IN}
External Frequency Low Time	TELEH	13		ns	10%-10% V _{IN}
EFI Period	TELEL	TEHEL + TELEH + δ		ns	0
XTAL Frequency		12	25	MHz	
RDY1, RDY2 Set-Up to CLK	TR1VCL	35		ns	
RDY1, RDY2 Hold to CLK	TCLR1X	. 0		ns	
AEN1, AEN2 Set-Up to RDY1, RDY2	TA1VR1V	15		ns	
AEN1, AEN2 Hold to CLK	TCLA1X	0		ns	
CSYNC Set-Up to EFI	TYHEH	20		ns	
CSYNC Hold to EFI	TEHYL	20		ns	
CSYNC Width	TYHYL	2 TELEL		ns	
RES Set-Up to CLK	TITHCL	65		ns	2
RES Hold to CLK	TCLI1H	20		ns	2
RDY1, RDY2 Active Set-Up to CLK	tR1VCH	35		ns	ASYNC = LOW
RDY1, RDY2 Inactive Set-Up to CLK	tR1VCL	35		ns	
ASYNC Set-Up to CLK	tAYVCL	50		ns	
ASYNC Hold to CLK	tCLAYX	0		ns	1 1
Input Rise Time	чын		20	ns	From 0.8V to 2.0V
Input Fail Time	tilil		12	ns	From 2.0V to 0.8V

## AC CHARACTERISTICS


#### AC CHARACTERISTICS (CONT.)

TIMING RESPONSES

PARAMETER	SYMBOL	MIN	MAX	UNITS	TEST CONDITIONS
CLK Cycle Period	TCLCL	125		ns	
CLK High Time	TCHCL.	(1/3 TCLCL) +2.0		ns	Figure 3 and Figure 4
CLK Low Time	TCLCH	(2/3 TCLCL) -15.0		ns	Figure 3 and Figure 4
CLK Rise and Fall Time	TCH1CH2 TCL2CL1		10	ns	1,0V to 3.5V
PCLK High Time	TPHPL	TCLCL -20		ns	
PCLK Low Time	TPLPH	TCLCL -20		ns	
Ready Inactive to CLK (4)	TRYLCL	-8		ns	Figure 5 and Figure 6
Ready Active to CLK (3)	TRYHCH	. (2/3 TCLCL) -15,0		ns	Figure 5 and Figure 6
CLK To Reset Delay	TCLIL		40	ns	r' r
CLK to PCLK High Delay	TCLPH		22	ns	
CLK to PCLK Low Delay	TCLPL		22	ns	
OSC to CLK High Delay	TOLCH	-5	12	ns	
OSC to CLK Low Delay	TOLCL	2	22	ns	
Output Rise Time (except CLK)	tOLOH .		20	ns	From 0.8V to 2.0V
Output Fall Time (except CLK)	tOHOL		12	ns	From 2,0V to 0.8V


- Notes: ① 6 = EFI rise (5 ns max) + EFI fall (5 ns max).
  ② Set up and hold only necessary to guarantee recognition at next clock.
  ③ Applies only to T3 and TW states.
  ④ Applies only to T2 states.

#### **TIMING WAVEFORM***



^{*}ALL TIMING MEASUREMENTS ARE MADE AT 1.5V UNLESS OTHERWISE NOTED.

#### μPB8284A





**AC TEST CIRCUITS** 

AC TESTING INPUT, OUTPUT WAVEFORM

#### μPB8284A









#### Plastic

ITEM	MILLIMETERS	INCHES
Α	23.2 MAX.	0.91 MAX
В	1.44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 MIN	0.1 MIN
н	0.5 MIN	0.02 MIN
ı	4.6 MAX	0.18 MAX
J	5.1 MAX	0.2 MAX.
К	7.62	0.3
L	6.7	0.26
М	0.25	0.01





Cerdip

- · · · · ·				
ITEM	MILLIMETERS	INCHES		
A	23.2 MAX	0.91 MAX		
В	1.44	0.055		
С	2.54	0.1		
D	0.45	0.02		
E	20.32	0.8		
F	1.2	0.06		
G	2.5 MIN	0.1 MIN		
Н	0.5 MIN	0.02 MIN		
I	4.6 MAX.	0.18 MAX		
J	5.1 MAX	0,2 MAX.		
К	7.62	0.3		
L	6.7	0.26		
M	0.25	0.01		

#### NOTES

#### **8-BIT BUS TRANSCEIVER**


#### DESCRIPTION

The 8286 and 8287 are octal bus transceivers used for buffering microprocessor bus lines. Being bi-directional, they are ideal for buffering the data bus lines on 8- or 16-bit microprocessors. Each B output is capable of driving 32 mA low or 5 mA high.

#### **FEATURES**

- Data Bus Buffer Driver for μCOM-8 (8080, 8085A, 780) and μCOM-16 (8086) families
- Low Input Load Current 0.2 mA max
- High Output Drive Capability for Driving System Data Bus
- Tri-State Outputs
- 20 Pin Package with Fully Parallel 8-Bit Transceivers


#### PIN CONFIGURATIONS



#### **PIN NAMES**

A ₀ -A ₇	Local Bus Data			
B ₀ -B ₇	System Bus Data			
ŌĒ	Output Enable			
Т	Transmit			

#### μPB8286/8287



**BLOCK DIAGRAMS** 

ŌĒ	Т	RESULT
0	0	B→A
0	1	A → B
1	0	A and B
1	1	HIGH

Operating Temperature
Storage Temperature
All Output and Supply Voltages0.5V to +7V
All Input Voltages1.0V to +5.5V

ABSOLUTE MAXIMUM RATINGS*

#### $T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC CHARACTERISTICS T_a = 0°C to 70°C, V_{CC} = 5V ± 10%

PARAMETER		SYMBOL	MIN	MAX	UNITS	TEST CONDITIONS
Input Clamp Voltage		Vc		-1	V	I _C = -5 mA
Power Supply Current	- 8287	Icc		130	mA	
rower supply Current	- 8286	Icc		160	mΑ	
Forward Input Curren	t	l _E		-0.2	mA	VF = 0.45V
Reverse Input Current		I _R		50	μΑ	V _R = 5.25V
Output Low Voltage - B Outputs		VOL		0.45	V	I _{OL} = 32 mA
Output Low Voltage	<ul><li>A Outputs</li></ul>	VOL	1	0.45	\	IOL = 16 mA
Output High Voltage	- B Outputs	VOH	2.4		٧	I _{OH} = -5 mA
Output riigii voitage	<ul><li>A Outputs</li></ul>	VOH.	2.4		V	I _{OH} = ~1 mA
Output Off Current		IOFF	1	1F	}	VOFF = 0.45V
Output Off Current		OFF		IR.		VOFF = 5.25V
Input Low Voltage	- A Side	VIL		0.8	V	V _{CC} = 5.0V ①
input Low Voltage	- B Side	VIL	T	0.9	\ \	V _{CC} = 5.0V 1
Input High Voltage		VIH 2	2.0		v	V _{CC} = 5.0V 1
			2.0		[	F = 1 MHz
Input Capacitance	- A Side	CIN		16	ρF	V _{BIAS} = 2.5V, V _{CC} = 5V T _a = 25°C F = 1 MHz

Note: ① B Outputs  $-I_{OL}$  = 32 mA,  $I_{OH}$  = -5 mA,  $C_L$  = 300 pF A Outputs  $- I_{OL} = 16 \text{ mA}$ ,  $I_{OH} = -1 \text{ mA}$ ,  $C_{L} = 100 \text{ pF}$ 


AC CHARACTERISTICS  $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 10\%$ 

SYMBOL	PARAMETER	MIN	MAX	UNITS
TIVOV	Input to Output Delay			
	Inverting	5	22	ns
	Non-Inverting	5	30	ns
TEHTV	Transmit/Receive Hold Time	TEHOZ		ns
TTVEL	Transmit/Receive Setup	10		ns
TEHOZ	Output Disable Time	5	22	ns
TELOV	Output Enable Time	10	30	ns
TILIH, TOLOH	Input Output Rise Time		20	ns
TIHIL, TOHOL	Input Output Fall Time		12	ns


Notes: See waveforms and test load circuit.

B Outputs - IOL = 32 mA, IOH = -5 mA, CL = 300 pF A Outputs - IOL = 16 mA, IOH = -1 mA, CL = 100 pF


#### AC TESTING INPUT. OUTPUT WAVEFORM



#### µPB8286/8287



**WAVEFORMS** 



**TEST LOAD CIRCUITS** 

MOS microprocessors like the 8080/8085A/8086 are generally capable of driving a single TTL load. This also applies to MOS memory devices. While sufficient for minimum type small systems on a single PC board, it is usually necessary to buffer the microprocessor and memory signals when a system is expanded or signals go to other PC boards.

A OUTPUT

These octal bus transceivers are designed to do the necessary buffering.

#### **Bi-Directional Driver**

**BOUTPUT** 

Each buffered line of the octal driver consists of two separate tri-state buffers. The B side of the driver is designed to drive 32 mA and interface the system side of the bus to I/O, memory, etc. The A side is connected to the microprocessor.


#### Control Gating, OE, T


The  $\overline{OE}$  (output enable) input is an active low signal used to enable the drivers selected by T on to the respective bus.

T is an input control signal used to select the direction of data through the transceivers. When T is high, data is transferred from the A₀-A₇ inputs to the B₀-B₇ outputs, and when low, data is transferred from B₀-B₇ to the A₀-A₇ outputs.

FUNCTIONAL DESCRIPTION


A OUTPUT






#### Plastic

ITEM	MILLIMETERS	INCHES
Α	26.7 MAX.	1.05 MAX.
В	1.05	0.041
С	2.54	0.1
D	0.5 ± 0.1	0.02 + 0.004
E	22.86	0.9
F	1.4	0.055
F'	1.1	0.043
G	2.54 MIN.	0.1 MIN.
Н	0.5 MIN.	0.02 MIN.
T	3.55	0.14
J	5.08 MAX.	0.2 MAX.
К	7.62	0.3
L	6.4	0.25
M	0.25 + 0.10	0.01 + 0.004
	- 0.05	-0.002
R	1.0R	0.04R





Cerdip

ITEM	MILLIMETERS	INCHES
A	26.7 MAX.	1.05 MAX.
В	0.7	0.028
С	2.54	0.1
D	0.46 ± 0.1	0.018 ± 0.004
E	22.86	0.9
F	1.4	0.055
F'	0.9	0.035
G	2,54 MIN.	0.1 MIN.
Н	0.5 MIN.	0.02 MIN.
	4.32 MAX.	0.17 MAX.
J	5.08 MAX.	0.2 MAX.
K	7.62	0.3
	6.8	0.27
М	0.25 + 0.10	0.01 + 0.004
	- 0.05	-0.002
R	0.8R	0.03R

8286/8287-DS-REV1-12-81-CAT

#### **NOTES**




#### μPD8086/8088 CPU SYSTEM BUS CONTROLLER

#### DESCRIPTION

The  $\mu PB8288$  bus controller is for use in medium to large  $\mu PD8086/8088$  systems. This 20-pin bipolar component provides command and control timing generation, plus bipolar drive capability and optimal system performance. It provides both MultibusTM command signals and control outputs for the microprocessor system. There is an option to use the controller with a multi-master system bus and separate I/O bus.

- FEATURES System Controller for μPD8086/8088 Systems
  - Bipolar Drive Capability
  - Provides Advanced Commands
  - Tri-State Output Drivers
  - . Can be used with an I/O Bus
  - Enables Interface to One or Two Multi-Master Buses
  - 20-Pin Package

#### PIN CONFIGURATION




#### **PIN NAMES**

	1114 147311120
S0-S2	Status Input Pins
CLK	Clock
ALE	Address Latch Enable
DEN	Data Enable
DT/Ā	Data Transmit/Receive
AEN	Address Enable
CEN	Command Enable
IOB	I/O Bus Mode
AIOWC	Advanced I/O Write
IOWC	I/O Write Command
IORC	I/O Read Command
AMWC	Advanced Memory Write
MWTC	Memory Write Command
MRDC	Memory Read Command
INTA	Interrupt Acknowledge
MCE/PDEN	Master Cascade/Peripheral Data Enable

PIN		PIN	FUNCTION	
NO.	SYMBOL	NAME	1 0,10 11011	
1	IOB	I/O Bus Mode	Sets mode of $\mu$ P88288, high for the I/O bus mode and low for the system bus mode.	
2	CLK	Clock	The clock signal from the µPB8284 clock generator synchronizes the generation of command and control signals.	
3, 19, 18	\$6, \$1, \$2	Status Input Pins	The µPB8288 decodes these status lines from the µPB8086 to generate command and control signals. When not in use, these pins are high.	
4	DT/R	Data Transmit/Receive	This signal is used to control the bus transceivers in a system. A high for writing to I/O or memory and a low for reading data.	
5	ALE	Address Latch Enable	This signal is used for controlling transparent D type latches (µPB8282/8283). It will strobe in the address on a high to low transition.	
6	AEN	Address Enable	In the I/O system bus mode, AEN enables the command outputs of the $\mu$ PB8288 105 ns after it becomes active. If AEN is inactive, the command outputs are tri-stated.	
7	MRDC	Memory Read Command	This active low signal is for switching the data from memory to the data bus.	
8	AMWC	Advanced Memory Write Command	This is an advanced write command which occurs early in the machine cycle, with timing the same as the read command.	
9	MWTC	Memory Write Command	This is the memory write command to transfer data bus to memory, but not as early as AMWC. (See timing waveforms.)	
11	TOWC	I/O Write Command	This command is for transferring information to I/O devices.	
12	AIOWC	Advanced I/O Write Command	This write command occurs earlier in the machine cycle than IOWC.	
13	IORC	I/O Read Command	This signal enables the CPU to read data from an I/O device.	
14	ĪNTĀ	Interrupt Acknowledge	This is to signal an interupt- ing device to put the vector information on the data bus	
15	CEN	Command Enable	This signal enables all command and control outputs. If CEN is low, these outputs are inactive.	
16	DEN	Data Enable	This signal enables the data transceivers onto the bus.	
17	MCE/ PDEN	Master Cascade Enable Peripheral Data Enable	Dual function pin system.  MC/E — In the bus mode, this signal is active during an interrupt sequence to read the cascade address from the master interrupt controller onto the data bus.  PDEN — In the I/O bus mode, it enables the transceivers for the I/O bus just as DEN enables bus transceivers in the system bus mode.	

#### **BLOCK DIAGRAM**



CLK S₀ READY μPB8284 18 **S**₂ DESET COMMAND DEN ^{µPB8288} 16 μPD8086/ 8088 DT/R CPU ALF MANI/MAY <u> 1</u>33 TO STB OF µPB8282/8283 LATCH TO T OF µPB8286/8287 TRANSCEIVER TO OE OF µPB8286/8287 TRANSCEIVER

## ABSOLUTE MAXIMUM RATINGS*

OPERATING TEMPERATURE ... 0°C to 70°C Storage Temperature ... -65°C to +150°C All Output and Supply Voltages ... -0.5V to +7V All Input Voltages ... -1.0V to +5.5V Note: 1) With Respect to Ground.

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **μPB8288**

The three status lines  $(\overline{S0}, \overline{S1}, \overline{S2})$  from the  $\mu$ PD8086 CPU are decoded by the command logic to determine which command is to be issued. The following chart shows the decoding:

FUNCTIONAL DESCRIPTION

•	s ₂	<u>s</u>	<u>s</u> 0	μPD8086 State μ	PB8288 Command
	0	0	0	Interrupt Acknowledge	INTA
	0	0	1	Read I/O Port	IORC
	0	1	0	Write I/O Port	TOWC, ATOWC
	0	1	1	Halt	None .
	1	0	0	Code Access	MRDC
	1	0	1	Read Memory	MRDC
	1	1	0	Write Memory	MWTC, AMWC
	1	1	1	Passive	None

There are two ways the command is issued depending on the mode of the µPB8288.

The I/O bus mode is enabled if the IOB pin is pulled high. In this mode, all I/O command lines are always enabled and not dependent upon  $\overline{\text{AEN}}$ . When the processor sends out an I/O command, the  $\mu\text{PB8288}$  activates the command lines using  $\overline{\text{PDEN}}$  and  $\overline{\text{DT/R}}$  to control any bus transceivers.

This mode is advantageous if I/O or peripherals dedicated to one microprocessor are in a multiprocessor system, allowing the  $\mu$ PB8288 to control two external buses. No waiting is required when the CPU needs access to the I/O bus, as an  $\overline{\text{AEN}}$  low signal is needed to gain normal memory access.

If the IOB pin is tied to ground, the  $\mu$ PB8288 is in the system bus mode. In this mode, command signals are dependent upon the  $\overline{AEN}$  line. Thus the command lines are activated 105 ns after the  $\overline{AEN}$  line goes low. In this mode, there must be some bus arbitration logic to toggle the  $\overline{AEN}$  line when the bus is free for use. Here, both memory and I/O are shared by more than one processor, over one bus, with both memory and I/O commands waiting for bus arbitration.

Among the command outputs are some advanced write commands which are initiated early in the machine cycle and can be used to prevent the CPU from entering unnecessary wait states.

The INTA signal acts as an I/O read during an interrupt cycle. This is to signal the interrupting device that its interrupt is being acknowledged, and to place the interrupt vector on the data bus.

The control outputs of the µPB8288 are used to control the bus transceivers in a system. DT/R determines the direction of the data transfer, and DEN is used to enable the outputs of the transceiver. In the IOB mode the MCE/PDEN pin acts as a dedicated data enable signal for the I/O bus.

The MCE signal is used in conjunction with an interrupt acknowledge cycle to control the cascade address when more than one interrupt controller (such as a  $\mu$ PD8259A) is used. If there is only one interrupt controller in a system, MCE is not used as the INTA signal gates the interrupt vector onto the processor bus. In multiple interrupt controller systems, MCE is used to gate the  $\mu$ PD8259A's cascade address onto the processors local bus, where ALE strobes it into the address latches. This occurs during the first INTA cycle. During the second INTA cycle the addressed slave  $\mu$ PD8259A gates its interrupt vector onto the processor bus.

The ALE signal occurs during each machine cycle and is used to strobe data into the address latches and to strobe the status  $(\overline{S0}, \overline{S1}, \overline{S2})$  into the  $\mu$ PB8288. ALE also occurs during a halt state to accomplish this.

The CEN (Command Enable) is used to control the command lines. If pulled high the  $\mu$ PB8288 functions normally and if grounded all command lines are inactive.

### DC CHARACTERISTICS Vcc = 5V ± 10%, Ta = 0°C to 70°C

PARAMETER	SYMBOL	MIN	MAX	UNIT	TEST CONDITIONS
Input Clamp Voltage	Vc		-1	V	I _C = -5 m A
Power Supply Current	Icc	<u> </u>	230	mA	
Forward Input Current	1 _F		-0.7	mA	V _F = 0.45V
Reverse Input Current	I _R		50	μА	V _R = V _{CC}
Output Low Voltage — Command Outputs Control Outputs	VOL		0.5 0.5	V	I _{OL} = 32 mA I _{OL} = 16 mA
Output High Voltage — Command Outputs Control Outputs	Voн	2.4 2.4		V V	I _{OH} = -5 m A I _{OH} = -1 mA
Input Low Voltage	VIL		8.0	V	
Input High Voltage	ViH	2.0		V	
Output Off Current	lOFF		100	μА	V _{OFF} = 0.4 to 5.25V

#### AC CHARACTERISTICS VCC = 5V ± 10%, Ta = 0°C to 70°C


#### TIMING REQUIREMENTS

PARAMETER	SYMBOL	MIN	MAX	UNIT	LOADING
CLK Cycle Period	TCLCL	100		ns	
CLK Low Time	TCLCH	50		ns	1
CLK High Time	TCHCL	30		ns	1
Status Active Setup Time	тѕусн	35		ns	1
Status Active Hold Time	TCHSV	10		ns	1
Status Inactive Setup Time	TSHCL	35		ns	]
Status Inactive Hold Time	TCLSH	10		ns	1
Input Rise Time	TILIH		20	ns	1
Input Fall Time	TIHIL		12	ns	

#### TIMING RESPONSES

PARAMETER	SYMBOL	MIN	MAX	UNIT	LOADING
PARAMETER  Control Active Delay  Control Inactive Delay  ALE MCE Active Delay (from CLK)  ALE MCE Active Delay (from Status)  ALE Inactive Delay  Command Active Delay  Direction Control Active Delay	SYMBOL TCVNV TCVNX TCLLH, TCLMCH TSVLH, TSVMCH TCHLL TCLML TCLML TCHML TCHDTL	## MIN   5   10   4   10   10   10   10   10   10	MAX 45 45 20 20 15 35 35	UNIT  INS  INS  INS  INS  INS  INS  INS	MRDC IORC MWTC IOWC IOH = -5 mA
Direction Control Inactive Delay  Command Enable Time  Command Disable Time	TCHDTH TAELCH TAEHCZ		30 40 40	ns ns	ANWC ALOWC
Enable Delay Time AEN to DEN CEN to DEN, PDEN CEN to Command	TAELCV TAEVNV TCEVNV TCELRH	105	275 25 20 TCLML	ns ns ns	Other   I _{OL} = 16 mA I _{OH} = -1 mA C _L = 80 pF
Output Rise Time Output Fall Time	TOLOH TOHOL		20 12	ns ns	


#### **μPB8288**



#### **TIMING WAVEFORMS**


NOTES:

- 1. ADDRESS/DATA BUS IS SHOWN ONLY FOR REFERENCE PURPOSES.
- (2) LEADING EDGE OF ALE AND MCE IS DETERMINED BY THE FALLING EDGE OF CLK OR STATUS GOING ACTIVE, WHICHEVER OCCURS LAST.
- (3) ALL TIMING MEASUREMENTS ARE MADE AT 1.5V UNLESS SPECIFIED OTHERWISE.




DEN, PDEN QUALIFICATION TIMING


#### μPB8288 ADDRESS ENABLE (AEN) TIMING (3-STATE ENABLE/DISABLE)




#### **TEST LOAD CIRCUITS**




3-STATE COMMAND OUTPUT TEST LOAD




AC TESTING INPUT, OUTPUT WAVEFORM




#### PACKAGE OUTLINES






#### Hastic

ITEM	MILLIMETERS	INCHES	
Α	26.7 MAX.	1.05 MAX.	
В	1.05	0.041	
n	2.54	0.1	
D	0.5 + 0.1	0.02 • 0.004	
E	22.86	0.9	
F	1.4	0.055	
F'	1,1	0.043	
G	2.54 MIN.	0.1 MIN.	
Н	0.5 MIN.	0.02 MIN.	
1	3.55	0.14	
J	5.08 MAX.	0.2 MAX.	
K	7.62	0.3	
L	6.4	0.25	
М	0.25 + 0.10	0.01 + 0.004	
	- 0.05	-0.002	
	4.05		





Cerdip

ITEM	MILLIMETERS	INCHES		
Α	26.7 MAX.	1.05 MAX.		
В	0.7	0.028		
С	2.54	0.1		
D	0.46 ± 0.1	0.018 ± 0.004		
6	22.86	0.9		
F	1.4	0.055		
F'	0.9	0.035		
G	2.54 MIN.	0.1 MIN.		
I	0.5 MIN.	0.02 MIN.		
_	4.32 MAX.	0.17 MAX.		
J	5.08 MAX.	0.2 MAX.		
K	7.62	0.3		
L	6.8	0.27		
М	0.25 + 0.10	0.01 + 0.004		
	- 0.05	-0.002		
R	0.8R	0.03R		

## Electronics U.S.A. Inc. Microcomputer Division

PRELIMINATE

## **BUS ARBITER**

#### Description

The µPB8289 Bus Arbiter is used with the µPD8288 Bus Controller to interface 8086 and 8088 microprocessors to a multimaster system bus. The uPD8289 controls the μPD8288 bus controller and the bus transceivers and address latches, preventing them from accessing the system bus if the processor does not have use of the bus.


An external command sequence will cause the associated microprocessor to enter a wait state until the bus is ready. The processor remains in the wait state until the bus arbiter acquires use of the multimaster system bus. Then, the arbiter allows the bus controller, data transceivers, and address latches to access the system.

Once use of the bus has been acquired and data has been transferred, transfer acknowledge (XACK) is returned to the processor to indicate that the accessed slave device is ready. The processor may then complete its transfer cycle.

#### **Features**


- ☐ Multimaster system bus protocol □ 8086 and 8088 processor synchronization with multimaster bus
- ☐ Simple interface with the 8288 bus controller and 8283/8282 address latches to a system bus
- ☐ Four operating modes for flexible system configuration
- ☐ Simplified interface to Multibus™ systems
- ☐ Parallel, Serial, and Rotating priority resolution
- ☐ Bipolar buffering and drive capability

#### **Pin Configuration**



TM: Multibus is a registered trademark of Intel Corporation.


#### **Functional Configuration**



#### Pin Identification

Pin Nymber	Pin Name	Direction	Pin Functions
18, 19, 1	S0, S1, S2	IN	Status inputs from the 8086 or 8088 processor. The µPB8289 decodes them to begin bus requests and surrenders.
17	CLK	IN	Clock signal from the 8284 clock generator.
16	LOCK	IN	
15	CRQLCK	IN	Common Request Lock. Prevents the μPB8289 from surrendering the bus in response to request on the CBRQ input.
4	RESB	IN	Resident Bus Input. This signal tells the µPB8289 that there is a multimaster and resident bus. When this signal is high, the SYSB/RESB pin handles bus arbitration.
14	ANYRQST	IN	This signal allows the multimaster bus to be surrendered to a lower priority arbiter.
2	IOB	IN .	I/O Bus. This signal tells the µPB8289 that there is an I/O peripheral bus and a multimaster system bus.
13	ĀĒN	OUT	Address Enable. This output tells the 8288 bus controller, 8284 clock driver, and the processor's address latches when to tri-state their output drivers.
3	SYSB/RESB	IN.	System Bus/Resident Bus. This signal determines when bus requests and sur- renders are permitted in SR mode.
12	CBRQ	IN/OUT	Common Bus Request. This is an input from a lower priority arbiter requesting the bus. It is an output from arbiters that surrender the multimaster bus upon request.
6	INIT	in	Initialize. This is an active low input that resets all bus arbiters on the multi-master bus. No arbiters have use of the bus following INIT.
5	BCLK	IN.	System Bus Clock. This clock syn- chronizes all system bus interface signals.
7	BREQ	OUT	Bus Request. This output is used by an arbiter to request use of the multimaster system bus.
9	BPRN	IN .	Bus Priority in. This signal tells the arbiter it may acquire the bus on the next falling edge of BCLK.

#### **Block Diagram**



#### **Pin Functions (Cont.)**

Pin Number	Pin Name	Direction	Pin Functions .
8	BPRO	OUT	Bus Priority Out. In serial priority resolv- ing schemes, this output daisy-chains to BPRN of the next lower priority arbiter.
11	BUSY	IN/OUT	Busy notifies all arbiters on the bus when the bus is available. The highest requesting arbiter seizes the bus and pulla BUSY low to keep other arbiters off the bus.
20	Vcc	IN	+5V
10	GND	IN	Ground

#### **Bus Master Arbitration**

Higher priority masters generally acquire use of the bus when a lower priority master completes its present transfer cycle. Lower priority masters acquire the bus when no higher priority master is accessing the system bus. The ANYRQST strapping option allows the arbiter to surrender the bus to a lower priority master as if it were a higher priority master. The arbiter maintains the bus as long as no other bus masters are requesting the bus and its processor has not entered the Halt state. The arbiter does not voluntarily surrender the bus and must be forced off by a request from another bus master, unless the arbiter's processor has entered the Halt state. Additional strapping options allow for other sets of conditions.


#### **Priority Resolving Techniques**

The μPB8289 provides several techniques for resolving priority between the many possible bus masters of a multimaster system bus. All of these techniques assume that one bus master will have priority over all others at any given time. You may use Parallel, Serial, or Rotating Priority Resolving.


#### **Parallel Priority Resolving**

This technique uses a Bus Request line (BREQ) for each arbiter on the multimaster system bus. Each BREQ line goes to a priority encoder that generates the address of the highest priority active BREQ line. This binary address is decoded to select the Bus Priority In line (BPRN) that is returned to the highest priority active arbiter. The arbiter that receives priority (BPRN true) allows its bus master onto the multimaster system bus as soon as the bus becomes available. An arbiter that gets priority over another arbiter cannot immediately seize the bus, but must wait until the current bus transaction is complete. When the transaction is complete, the current occupant of the bus surrenders the bus by releasing BUSY. BUSY is an active low OR tied line which goes to every arbiter on the system bus. When BUSY goes high (inactive), the priority arbiter seizes the bus and brings BUSY low to keep other arbiters off the bus. Note that all multimaster system bus transactions are synchronized to the bus clock (BCLK).

#### **Parallel Priority Resolving**



## Higher Priority Arbiter Obtaining the Bus from a Lower Priority Arbiter




#### Notes:

- 1 Higher priority arbiter requests the system bus.
- Attains priority.
- Lower priority arbiter releases BUSY.
- Higher priority arbiter then acquires the bus and pulls BUSY low.

#### Serial Priority Resolving

The serial priority resolving technique daisy-chains the bus arbiters together by connecting the higher priority arbiter's BPRO output to the BPRN of the next lowest priority arbiter. This eliminates the need for the priority encoder-decoder arrangement. The number of arbiters that may be daisy-chained together is a function of BCLK and the propagation delay from arbiter to arbiter. At 10 MHz, only 3 arbiters may be daisy-chained.



#### **Rotating Priority Resolving**

This technique resembles the parallel priority resolving technique except that priority is dynamically reassigned. The priority encoder is replaced by a circuit that rotates priority between arbiters to allow each arbiter an equal chance to use the system bus.

#### **Modes of Operation**

The  $\mu$ PB8289 has two basic operating modes: I/O Peripheral Bus mode (IOB mode), and Resident Bus mode (RESB mode). The  $\overline{\text{IOB}}$  strapping option configures the  $\mu$ PB8289 into  $\overline{\text{IOB}}$  mode and the RESB strapping option configures it to RESB mode. If both options are strapped false, the arbiter interfaces the processor to a multimaster system bus only. If both options are strapped true, the arbiter interfaces the processor to a multimaster system bus, a resident bus, and an I/O bus.

#### **IOB** Mode

IOB mode allows the processor to access both an I/O peripheral bus and a multimaster system bus. On an I/O peripheral bus, all devices on the bus, including memory, are treated as I/O devices and addressed by I/O commands. All memory commands are directed to the multimaster system bus. In IOB mode, the processor communicates with and controls peripherals over the peripheral bus and communicates with system memory over the system memory bus.

#### **RESB Mode**

RESB mode allows the processor to communicate over both a resident bus and a multimaster system bus. A resident bus can issue memory and I/O commands, but it is separate from the multimaster system bus. The resident bus has one master and is dedicated to only that master. The 8086 and 8088 can communicate with a resident bus and a multimaster system bus. The processor can access the memory and peripherals of both buses. Memory mapping selects which bus is accessed. The SYSB/RESB input on the arbiter instructs the arbiter on which bus to access. The signal connected to SYSB/RESB also enables and disables commands from one of the bus controllers.

#### **Mode Summary**

	From 8086		Status Lines From 8086 or 8088 or 8089				IOB Mode RESB Mode IOB = Low RESB = High		Single Bus Mode IOB = High RESB = Low
	<b>\$</b> 2	\$1	80	IOB = Low	SYSB/RESB = High	SYSB/RESB = Low	SYSB/RESB = High	SYSB/RESB = Low	
. , ,	0	0	0	x		x	x	×	
I/O Commands	0	0	1	x	•	x	x	X	Bus Mode IOB = High RESB = Low
	0	1	0	×	~	×	×	x	-
Halt	0	1	1	x	x	x	x	x	x
	1	0	0	<i>u</i>	,	x	,	x	_
Memory Commands	1	0	1	<u>,                                    </u>	~	×	,	x	<u></u>
•	1	1	0	~	~	x	~	×	·
idle	1	1	1	×	x	x	x	x	x

#### Notes:

- 1 x = Multimaster System Bus is allowed to be surrendered.
- Multimaster System Bus is requested.

#### **Multimaster System Bus**

Mode	Pin Strapping	Requested ①	Surrendered 2
Single Bus Multimaster Mode	IOB = High RESB = Low	When the proc- essor's status lines go active	HLT + TI • HPBRQ†
RESB Mode Only	IOB = High RESB = High	SYSB/RESB = High 2 Active	(SYSB/RESB = Low + Ti) CBRQ + HLT + HPBRQ
IOB Mode Only	IOB = Low RESB = Low	Memory Commands	(I/O Status + TI) • CBRQ + HLT + HPBRQ
IOB Mode • RESB Mode		(Memory Command) • (SYSB/RESB == High)	((I/O Status Commands) + (TI) (SYSB/RESB = Low) • CBRQ + HPBRQ† + HLT)

#### Notes:

- 1 Except for HALT and Idle status.
- 2 LOCK prevents surrender of bus to any other arbiter. CRQLCK prevents surrender of bus to a lower priority arbiter.
- ③ HLT = processor halt;  $\overline{S}_2 \overline{S}_0 = 011$ . ④ TI = processor idle;  $\overline{S}_2 \overline{S}_0 = 111$ .
- 5 + means OR.
- 6 means AND.
- † HPBRQ = higher priority bus request or BPRN = 1.

#### Absolute Maximum Ratings*

Ta = 25°C	
Operating Temperature	0°C to 70°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin	- 0.5V to + 7V
All input Voltages	- 1.0V to +5.5V
Power Dissipation	1.5W

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


#### **DC Characteristics**

Ta = 0°C to +70°C; Vcc = 5V ± 10%


			Limit	8		
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input Low Voltage	VIL			0.8	٧	
Input High Voitage	VIH	2.0			٧	
Input Clamp Voltage	vc			-1.0	٧	V _{CC} = 4.50V, I _C = -5 mA
Input Forward Current	1 _F			-0.5	mA	V _{CC} = 5.50V, V _F = 0.45V
Reverse Input Leakage Current	1 _R			60	μΑ	V _{CC} = 5.50V V _R = 5.50V
Output Low Voltage BUSY, CBRQ AEN BPRO, BREQ	V _{OL}			0.45 0.45 0.45	V V V	I _{OL} = 20 mA I _{OL} = 16 mA I _{OL} = 10 mA
Output High Voltage BUSY, CBRQ	VOH		Open	Collector		
All Other Outputs		2.4			٧	I _{OH} = 400 μA
Power Supply Current	lcc			165	mA	


#### Capacitance

Limits							
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions	
Input Capacitance	Cin Status	~		25	pF		
Input Capacitance	Cin (Others)			12	pF		









#### **uPB8289**

## AC Characteristics Timing Requirements

Ta = 0°C to +70°C; VCC = 5V ± 10%

-				_		
	Limits					
Parameter	Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
CLK Cycle Period	†CLCL	125			ns	
CLK Low Time	¹ CLCH	65			ns	
CLK High Time	tCHCL	35			ns	
Status Active Setup	tsvcH	65		tCLCL-10	ns	4
Status Inactive Setup	^t SHCL	50		tCLCL-10	ns	
Status Active Hold	tHVCH	10			ns	
Status Inactive Hold	tHVCL	10			กร	
BUSY†↓ Setup to BCLK↓	^t BYSBL	20			ns	
CBRQ++ Setup to BCLK+	^t CBSBL	20			ns	
BCLK Cycle Time	†BLBL	100			ns	
BCLK High Time	†BHCL	30		0.65 (t _{BLBL} )	ns	
LOCK Inactive Hold	[†] CLLL1	10			ns	
LOCK Active Setup	tCLLL2	40			ns	
BPRN# to BCLK Setup Time	^t PNBL	15			ns	
SYSB/RESB Setup	tCLSR1	0			ns	
SYSB/RESB Hold	tCLSR2	20			ns	
Initialization Pulse Width	^t IVIH	3 tBLBL +			ns	
Input Rise Time	tILIH			20	ns	From 0.8V to 2.0V
Input Fall Time	tHIL			12	ns	From 2.0V to 0.8V

#### **Timing Responses**


			Limits			
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
BCLK to BREQ Delay ①	^t BLBRL			35	ns	
BCLK to BPRO ① ②	^t BLPOH			40	ns	
BPRNIt to BPROIT Delay ① ②	[†] PNPO			25	ns	
BCLK to BUSY Low	^t BLBYL			60	ns	
BCLK to BUSY Float 3	^t BLBYH			35	ns	
CLK to AEN High	tCLAEH			65	ns	
BCLK to AEN Low	^t BLAEL			40	ns	
BCLK to CBRQ Low	^t BLCBL			60	ns	
BCLK to CBRQ Float 3	^t RLCRH			35	ns	
Output Rise Time	tOLOH			20	ns	From 0.8V to 2.0V
Output Fall Time	^t OHOL			12	ns	From 2.0V to 0.8V

#### Notes:

- ① Denotes that the spec applies to both transitions of the signal.
- BCLK generates the first BPRO. Subsequent changes of BPRO are generated through BPRON.
- ③ Measured at 0.5V above GND.

#### **AC Test Condition Waveform**

Input/Output




AC Testing inputs are driven at 2.4V for LOGIC 1 and 0.45V for LOGIC 0. The clock is driven at 4.3V and 0.25. Timing measurements are made at 1.5V for LOGIC 1 and 0.

#### **Timing Waveforms**


The signals related to CLK are typical processor signals and do not relate to the depicted sequence of events of the signals referenced to BCLK. The signals shown related to the BCLK represent a hypothetical sequence of events for illustration. Assume three bus arbiters of priorities 1, 2, and 3 configured in the serial priority resolving scheme. Assume arbiter 1 has the bus and is holding BUSY low. Arbiter 2 detects its processor wants the bus and pulls BREQ #2 low. If BPRN #2 is high (as shown), arbiter 2 pulls CBRQ low. CBRQ signals to higher priority arbiter 1 that a lower priority arbiter wants the bus. A higher priority arbiter would be given BPRN when it makes the bus request rather than having to wait for another arbiter to release the bus through CBRQ. Arbiter 1 relinquishes the multimaster system bus when it enters a state of not requiring it, by lowering its BPRO #1 (tied to BPRN #2) and releasing BUSY. Arbiter 2 now sees that it has priority from BPRN #2 being low and releases CBRQ. As soon as BUSY signifies the bus is available (high), arbiter 2 pulls BUSY low on the next falling edge of BCLK. Note that if arbiter 2 didn't want the bus at the time it received priority, it would pass priority to the next lower priority by lowering its BPRO #2 (TPNPO). Note also that even a higher priority aribiter which is acquiring the bus through BPRN will momentarily drop CBRQ until it has acquired the bus.


#### **Timing Waveforms**




#### μ**PD8289**


## Package Outlines µPB8289D Cerdip





#### μ**PB8289C** Plastic





## 16,384-BIT ROM WITH I/O PORTS *16,384-BIT EPROM WITH I/O PORTS

#### DESCRIPTION

The  $\mu$ PD8355 and the  $\mu$ PD8755A are  $\mu$ PD8085A Family components. The  $\mu$ PD8355 contains 2048 x 8 bits of mask ROM and the  $\mu$ PD8755A contains 2048 x 8 bits of mask EPROM for program development. Both components also contain two general purpose 8-bit I/O ports. They are housed in 40 pin packages, are designed to directly interface to the  $\mu$ PD8085A, and are pin-for-pin compatible with each other.

#### **FEATURES**

- 2048 X 8 Bits Mask ROM (μPD8355 and μPD8355-2)
- 2048 X 8 Bits Mask EPROM (μPD8755A)
- 2 Programmable I/O Ports
- Single Power Supplies: +5V
- Directly Interfaces to the μPD8085A
- Pin for Pin Compatible
- μPD8755A: UV Erasable and Electrically Programmable
- μPD8335 and μPD8355-2 Available in Plastic Package
- μPD8755A Available in Ceramic Package

#### PIN CONFIGURATIONS

IO/M IOF IOF IOF IOF IOF IOF IOF IOF IOF IOF	3	μPD 8355/ 8355-2	40 39 38 37 36 35 34 33 32 31 30 29 28	VCC PB7 PB6 PB5 PB4 PB3 PB1 PB0 PA7 PA6 PA5 PA4	CE CE CLK RESET VDD READY IO/M IOR RD IOW ALE AD0 AD1	3 4 5 6 7 8 9 10 11 12 13	•
Œd	1		40	b vcc	CE	d 1	
RESET	4					_	
NC 🗖	5 -		36	<b>Б</b> РВ₄	V _{DD}	_ 5	
READY 🗖	6	47	35	PB ₃		<b>d</b> 6	
10/M 🗖	7		34	PB ₂	10/M	<b>a</b> ,	
TOR 🗖	8		33	D PB₁	ĪŌR	┛8	
RD 🗖	9		32	D PB _O	RD	<b>口</b> 9	
IOW 🗖 1			31	PA7	iow	10	μPD
ALE 🗖 1	1	8355/	30	□ PA6	ALE	ᆸᄞ	8755
AD ₀ 🗖 1	12 - 1	8355-2	- 29		AD ₀	<b>二</b> 12	
AD1 🗖 1	3		28	PA4	AD ₁	<b>[</b> ] 13	
AD2 □ 1	4		27	□ PA3	AD ₂	<b>1</b> 4	
AD3 🗖 1	5		26	PA ₂	AD ₃	<b>1</b> 5	
	6		25	□ PA ₁ .	AD4	<b>二</b> 16	
AD5 🗖 1	7		24	PA ₀	AD ₅	<b>口</b> 17	
	8		23	□ A ₁₀	AD ₆	<b>1</b> 8	
AD7 🗖 1	9		22	<b>□</b> A9	AD ₇	<b>1</b> 9	
∨ss □ 2	20		21	<b>□</b> A8	VSS	<b>2</b> 0	
				•			

NC: Not Connected

40 VCC
39 PB7
38 PB6
37 PB5
36 PB4
37 PB5
31 PB2
33 PB1
32 PB0
31 PA7
30 PA6
29 PA6
27 PA3

27 PA3
26 PA2
25 PA1
24 PA0
23 A10
22 A9
21 A8


#### μPD8355/8755A

The  $\mu$ PD8355 and  $\mu$ PD8755A contain 16,384 bits of mask ROM and EPROM respectively, organized as 2048 X 8. The 2048 word memory location may be selected anywhere within the 64K memory space by using the upper 5 bits of address from the  $\mu$ PD8085A as a chip select.

The two general purpose I/O ports may be programmed input or output at any time. Upon power up, they will be reset to the input mode.

**FUNCTIONAL DESCRIPTION** 

**BLOCK DIAGRAM** 



Note: 1 V_{DD} applies to μPD8755A only.

Operating Temperature (μPD8355)
(μPD8755A) 0°C to +70°C
Storage Temperature
Voltage on Any Pin (μPD8355)0.5 to +7V ①
(μPD8755A) −0.5 to +7V ①
Power Dissipation
Note: (1) With Respect to Ground

 $T_a = 25^{\circ}C$ 

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = 5V \pm 5\%$ 

		LIMITS			TEST	
PARAMÉTER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Low Voltage	۷۱۲	-0.5		0.8	V	v _{CC} = 5.0v ①
Input High Voltage	VIH	2.0		V _{CC} +0.5	٧	V _{CC} = 5.0V [*] ①
Output Low Voltage	VOL			0.45	V.	IOL = 2 mA
Output High Voltage	Voн	2.4			V	I _{OH} = -400 μA
Input Leakage	1 ₁ L			10	μΑ	V _{IN} = V _{CC} to 0V
Output Leakage Current	ILO			±10	μΑ	0.45V <vout <vcc<="" td=""></vout>
V _{CC} Supply Current	Icc			180	mA	

Note: ① These conditions apply to μPD8355 only.

ABSOLUTE MAXIMUM RATINGS*

DC CHARACTERISTICS

#### PIN IDENTIFICATION

	PIN	I	
NO.	SYMBOL	NAME	FUNCTION
1,2	CE, CE	Chip Enables	Enable Chip activity for memory or I/O
3	CLK	Clock Input	Used to Synchronize Ready
4	Reset	Reset Input	Resets PA and PB to all inputs
5①	NC	Not Connected	
5 ②	V _{DD}	Programming Voltage	Used as a programming voltage, tied to +5V normally
6	Ready	Ready Output	A tri-state output which is active during data direction register loading
7	IO/M	I/O or Memory Indicator	An input signal which is used to indicate I/O or memory activity
8	IOR	I/O Read	I/O Read Strobe In
9	RD	Memory Read	Memory Read Strobe In
10	IOW	I/O Write	I/O Write Strobe In
11	ALE	Address Low Enable	Indicates information on Address/Data lines is valid
12-19	AD ₀ -AD ₇	Low Address/Data Bus	Multiplexed Low Address and Data Bus
20	VSS	Ground	Ground Reference
21-23	A8-A10	High Address	High Address inputs for ROM reading
24-31	PA ₀ -PA ₇	Port A	General Purpose I/O Port
32-39	PB ₀ -PB ₇	Port B	General Purpose I/O Port
40	Vcc	5V Input	Power Supply

Notes: ① μPD8355 ② μPD8755A

#### I/O PORTS

I/O port activity is controlled by performing I/O reads and writes to selected I/O port numbers. Any activity to and from the  $\mu\text{PD8355}$  requires the chip enables to be active. This can be accomplished with no external decoding for multiple devices by utilizing the upper address lines for chip selects. 1 Port activity is controlled by the following I/O addresses:

AD ₁	AD ₀	PORT SELECTED	FUNCTION
0	0	Α	Read or Write PA
0	1	В	Read or Write PB
1	0	A	Write PA Data Direction
1	1	В	Write PB Data Direction

Since the data direction registers for PA and PB are each 8-bits, any pin on PA or PB may be programmed as input of output (0 = in, 1 = out).

Note: ① During ALE time the data/address lines are duplicated on A15-A8.


#### μPD8355/8755A

		8:	355	83	55-2		Test
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit.	Conditions
tCYC	Clock Cycle Time	320		200		ns	
T ₁	CLK Pulse Width	80		40		ns	0
T ₂	CLK Pulse Width	120		70		ns	CLOAD = 150 pF
t _f ,t _r	CLK Rise and Fall Time		30		30	ns	1
†AL	Address to Latch Set Up Time	50		30		ns	
tLA	Address Hold Time after Latch	80		30		ns	1
tLC .	Latch to READ/WRITE Control	100		40		ns	]
†RD	Valid Data Out Dealy from READ Control		170		140	ns	1
†AD	Address Stable to Data Out Valid		400		330	ns	]
tLL	Latch Enable Width	100	1	70		ns	1
tRDF	Data Bus Float after READ	0	100	0	86	ns	1
*CL	READ/WRITE Control to Latch Enable	20		10		ns	150 pF Load
tcc	READ/WRITE Control Width	250		200		ns	1
tDW	Data in to Write Set Up Time	150		150		ns	1
tWD	Date in Hold Time After WRITE	10		10		ns	1
tWP	WRITE to Port Output	T	400		400	ns	1
tPR	Port Input Set Up Time	50		60		ns	
tRP	Port Input Hold Time	50		50		ns	
tRYH	READY HOLD Time	0	160	0	160	ns	1
tARY	ADDRESS (CE) to READY		160	1	160	ns	1
tRV	Recovery Time Between Controls	300		200		ns	]
†RDE	READ Control to Data Bus Enable	10		10		ns	]

Notes: 30 ns for µPD8755A

#### CLOAD = 150 pF

IOW



ROM READ, I/O READ AND WRITE ①

#### **AC CHARACTERISTICS**

#### TIMING WAVEFORMS

two


tow-

-tcc


Notes: ① µPD8355
② µPD8755A
③ CE must remain low for the entire cycle


9

## TIMING WAVEFORMS (CONT.)




#### WAIT STATE TIMING (READY = 0)






#### OUTPUT MODE:



## EPROM PROGRAMMING μPD8755A


Erasure of the  $\mu$ PD8755A occurs when exposed to ultraviolet light sources of wavelengths less than 4000 Å. It is recommended, if the device is exposed to room fluorescent lighting or direct sunlight, that opaque labels be placed over the window to prevent exposure. To erase, expose the device to ultraviolet light at 2537 Å at a minimum of 15 W-sec/cm² (intensity X expose time). After erasure, all bits are in the logic 1 state. Logic 0's must be selectively programmed into the desired locations. It is recommended that NEC's PROM programmer be used for this application.

#### μPD8355/8755A



PLASTIC

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
Ε	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
I	5.22 MAX	0,206 MAX
J	5.72 MAX	0.225 MAX
K	15,24	0,600
L	13,2	0.520
М	0.25 ^{+ 0.1} - 0.05	0.010 ⁺ 0.004 - 0.002



1.3 2.54 0.25 0.5 0.1 45.26 0.25 0.05 0.15

 $\mu$ PD8755AD Cerdip



## **NEC Electronics U.S.A. Inc.**

Microcomputer Division

#### **U.S. REPRESENTATIVES**

20th Century Marketing, Inc. Huntsville, AL 35801 205-533-9281

Fred Board Associates, Inc. Scottsdale, AZ 85252 602-994-9388

California

San Diego, CA 92111 714-560-9143

Quorum Technical Sales San Jose, CA 95110 408-297-1640

Los Alamitos, CA 90720 714-827-9100

Colorado

D/Z Associates Denver, CO 80221 303-429-9369

Connecticut HLM Associates

Waterbury, CT 06708 203-753-9894

Semtronics, Inc. Altamonte, FL 32701 305-831-8233 Clearwater, FL 33515 813-461-4675

Montgomery Marketing, Inc. Norcross, GA 30092 404-447-6124

T. A. Carroll and Associates Schaumburg, IL 60195 312-843-1125

M/S Sales & Associates, Inc. Fort Wayne, IN 46808 219-484-1904 Indianapolis, IN 46260 317-257-8915

Kansas

Advanced Technical Sales Overland Park, KS 66214 913-492-4333

Maryland

Professional Representatives Baltimore, MD 21208 301-653-3600

Massachusetts

Compass Technology Woburn, MA 01801 617-933-3336

Michigan

Miltimore Sales, Inc. Grand Rapids, MI 49506 616-942-9721 Novi, MI 48050 313-257-8915

Minnesota

Electronic Innovators, Inc. Eden Prairie, MN 55344 612-941-0830

Advanced Technical Sales, Inc. St. Louis, MO 63011 314-227-4448

B.G.R. Associates Mariton, NJ 08053 609-428-2440

HLM Associates, Inc. Parsippany, NJ 07054 201-263-1535

New Maylen

Rontek, Inc. Albuquerque, NM 87191 505-299-4124

**New York** 

D. L. Eiss & Associates, Inc. Kingston, NY 12401 914-338-7588 Rochester, NY 14624 716-328-3000 Syracuse, NY 13220 315-457-0492

HLM Associates, Inc. Northport, NY 11768 516-757-1606

North Carolina

Montgomery Marketing Cary, NC 27511 919-467-6319

Ohlo

Imtech, Inc. Akron, OH 44321 216-666-1185 Dayton, OH 45414 513-278-6507

Oregon Electronic Technical Sales Associates Hillsboro, OR 97123 503-640-8086

Tannassaa

20th Century Marketing, Inc. Knoxville, TN 37922 615-966-3608

Texas

Technical Marketing, Inc. Austin, TX 78758 512-835-0064 Carrollton, TX 75006 214-387-3601 Houston, TX 77081 713-777-9228

D/Z Associates Salt Lake City, UT 84115 801-268-2876

Electronic Technical Sales Associates Kirkland, WA 98033 206-827-8086

Wisconsin

T. A. Carroll and Associates Milwaukee, WI 53207 414-744-6842

#### CANADIAN REPRESENTATIVES

**British Columbia** 

Kaytronics Western Blaine, WA 98230 604-581-8411

Ontario

Kaytronics, Inc. Concord, Ontario L4K 1B1 416-669-2262 Kanata, Ontario K2K 2A3 613-592-6606 Ville St. Pierre, QU H8R 3Y8 514-367-0101

#### **II.S. DISTRIBUTORS**

Alabama

Marshall Industries Huntsville, AL 35801 205-881-9235

RM/Alabama, Inc. Huntsville, AL 35805 205-852-1550

Arizona Marshall Industries

Tempe, AZ 85281 602-968-6181

Sterling Electronics Phoenix, AZ 85034 602-258-4531

Western Microtechnology Scottsdale, AZ 85260 602-948-4240

California

Cetec Electronics San Diego, CA 92123 714-278-5020 South Gate, CA 90280 213-773-6521

Diplomat Electronics Sunnyvale, CA 94086 408-734-1900

Image Electronics Tustin, CA 92680 714-730-0303

Marshall Industries Canoga Park, CA 91304 213-999-5001 El Monte, CA 91731 213-686-0141 Irvine, CA 92707 714-556-6400 San Diego, CA 92131 714-578-9600 Sunnyvale, CA 94086 408-732-1100

Pacesetter Electronics Santa Ana, CA 92704 714-557-4800

Ryno Electronics San Diego, CA 92111 714-292-6022

United Components, Inc. Santa Clara, CA 95050 408-496-6900

Western Microtechnology Cupertino, CA 95014 408-725-1660

Active Component Technology Lakewood, CO 80215 303-233-4431

Diplomat Electronics Englewood, CO 80112 303-740-8300

Marshall Industries Denver, CO 80221 303-427-1818

Connecticut

Cronin Electronics Wallingford, CT 06492 203-265-3134

Diplomat Electronics Danbury, CT 06810 203-797-9674

Marshall Industries Wallingford, CT 06492 203-265-3822 Milgray Electronics, Inc. Orange, CT 06477 203-795-0711

Diversified Electronic Components Ft. Lauderdale, FL 33309 305-973-8700

Diplomat Electronics Clearwater, FL 33515 813-443-4514 Ft. Lauderdale, FL 33309 305-971-7160 Palm Bay, FL 32905 305-725-4520

Marshall Industries Orlando, FL 32805 305-841-1878

Milgray Electronics Winter Park, FL 32789 305-647-5747

Reptron Electronics, Inc. Tampa, FL 36240 813-855-4656

Georgia

Diplomat Electronics Norcross, GA 30092 404-449-4133 800-241-4874

Marshall Industries Norcross, GA 30093 404-923-5750

Milgray/Atlanta, Inc. Dunwoody, GA 30338 404-393-9666

Illinois

Diplomat Electronics Bensenville, IL 60106 312-595-1000

Inter Comp, Inc. Hoffman Estates, IL 60195 312-843-2040

Marshall Industries Bensenville, IL 60106 312-595-6622

**NEP Electronics** Chicago, IL 60634 312-625-8400

Reptron Electronics, Inc. Arlington Heights, IL 60005 312-593-7070

RM Illinois, Inc. Lombard, IL 61048 312-932-5150

Graham Electronics Ft. Wayne, IN 46803 219-423-3422 Indianapolis, IN 46204 317-634-8202

LCOMP, Inc Wichita, KS 67214 316-265-8501

Milgray/Kansas City, Inc. Overland Park, KS 66202 913-236-8800

Louisiana

Sterling Electronics Metairie, LA 70002 504-887-7610

Maryland

Almo Electronics Corp. Rockville, MD 20850 301-251-1161

Diplomat Electronics Columbia, MD 21045 301-995-1226

Marshall Industries Gaithersburg, MD 20760 301-840-9450

Milgray/Washington, Inc. Rockville, MD 20852 301-486-6400

Massachusetts

Diplomat Electronics Holliston, MA 01746 617-429-4120

**Future Electronics** Westboro, MA 01581 617-366-2400

Marshall Industries Burlington, MA 01803 617-272-8200

Milgray New England, Inc. Burlington, MA 01803 617-272-6800

RC Components Wilmington, MA 01887 617-273-1860

Sterlina Electronics Waltham, MA 02154 617-894-6200

Michigan

Reptron Electronics, Inc. Livonia, MI 48150 313-525-2700

Minnesota

Diplomat/Electro-Com Corp. Fridly, MN 55432 612-572-0313

Industrial Components, Inc. Minneapolis, MN 55435 612-831-2666

Marshall Industries Plymouth, MN 55441 612-559-2211

LCOMP, Inc. Kansas City, MO 64120 316-221-2400 Maryland Heights, MO 63043 314-291-6200

New Jersey Diplomat Electronics Totowa, NJ 07512 201-785-1830

General Radio Supply Corp. Camden, NJ 01802 609-964-8560

Marshall Industries Clifton, NJ 07015 201-340-1900 Mt. Laurel, NJ 08054 609-234-9100

Milgray/Delaware Valley, Inc. Marlton, NJ 08002 609-983-5010

Sterling Electronics Perth Amboy, NJ 08861 201-442-8000

New Mexico

Sterling Electronics Albuquerque, NM 87107 505-884-1900

New York Diplomat Electronics Liverpool, NY 13088 315-652-5000 Melville, NY 11747 516-454-6400

Marshall Industries E. Syracuse, NY 13057 315-432-0644 Haupauge, NY 11738 516-273-2424 Rochester, NY 14611 716-235-7620

Milgray Electronics, Inc. Freeport, NY 11520 516-546-5600 Pittsford, NY 14534 716-385-9330

Rochester Radio Rochester, NY 14603 716-454-7800

North Carolina Resco/Raleigh Raleigh, NC 27612 919-781-5700

Electronic Marketing Corp. Columbus, OH 43212 614-299-4161

Marshall Industries Dayton, OH 45424 513-236-8088

Milgray/Cleveland, Inc. Cleveland, OH 44131 213-447-1520

Reptron Electronics, Inc. Columbus, OH 43229 614-436-6675

Oklahoma

Component Specialties, Inc. Tulsa, OK 74145 918-644-2820

Sterling Electronics Tulsa, OK 74145 918-663-2410

Radar Electric Co.. Inc. Portland, OR 97214 503-232-3404

United Components, Inc. Milwaukee, OR 97222 503-653-5940

Pennsylvania Almo Electronics Philadelphia, PA 19114 215-698-4000 Pittsburgh, PA 15237 412-931-5990

Texas

Active Component Technology Addison, TX 75001 214-980-1888 Austin, TX 78758 512-452-5254 Houston, TX 77082 713-496-4000

Component Specialties, Inc. Austin, TX 78758 512-837-8922 Dallas, TX 75220 214-357-6511 Houston, TX 77036 713-771-7237

Diplomat Electronics Houston, TX 77099 713-530-1900

Kent Electronics Houston, TX 77036 713-780-7770

Marshall Industries Dallas, TX 75234 214-233-5200 Houston, TX 77042 713-789-6600

Sterling Electronics Austin, TX 78758 512-836-1341 Dallas, TX 75229 214-243-1600 Houston, TX 77027 713-627-9800

Diplomat Electronics Salt Lake City, UT 84115 801-486-4134

Virginia

Sterling Electronics Richmond, VA 23231 804-226-2190

Washington Bell Industries Bellevue, WA 98005 206-747-1515

Marshall Industries Tukwila, WA 98188 206-575-3120

United Components, Inc. Bellevue, WA 98007 206-643-7444

Western Electromotive Tukwila, WA 98188 206-575-1910

Wisconsin

Marsh Electronics Milwaukee, WI 53214 414-475-6000

#### **CANADIAN DISTRIBUTORS**

British Columbia

Martin Electronic Marketing Corp. Surrey, B.C. V4A 2J4 206-332-6904

Ontario

Carsten Electronics Ottawa, Ontario K2A 7C8 613-729-5138 Scarborough, Ontario M1R 3E8 416-751-5095

**Euture Electronics** Downsview, Ontario M3H 5S9 416-663-5563

**Euture Electronics** Chemin de Baxter, Ottawa 613-820-8313

Quebec

Carsten Electronics St. Laurent, Quebec H45 1R7 514-334-8321

**Future Electronics** Montreal, Quebec H9R 5C7 514-694-7710

# **NEC NEC Electronics U.S.A. Inc.**Microcomputer Division

#### **REGIONAL SALES OFFICES**

#### **EASTERN REGION**

275 Broadhollow Road, Route 110 Melville, NY 11747

TEL: 516-293-5660 TWX: 510-224-6090

#### **MIDATLANTIC REGION**

2000 Grosvenor Century Plaza, Suite 333 10632 Little Patuxent Parkway Columbia. MD 21044

TEL: 301-730-8600 TWX: 710-862-2868

#### **MIDWESTERN REGION**

5105 Tollview Drive, Suite 190 Rolling Meadows, IL 60008 TEL: 312-577-9090

TWX: 910-233-4332

#### **NORTHEASTERN REGION**

21-G Olympia Avenue Woburn, MA 01801 TEL: 617-935-6339 TWX: 710-348-6515

#### **NORTHWESTERN REGION**

20480 Pacifica Drive, Suite E Cupertino, CA 95014 TEL: 408-446-0650

TWX: 910-338-2085

#### **OHIO VALLEY REGION**

19675 West Ten Mile Road Southfield, MI 48075 TEL: 313-352-3770 TWX: 810-224-4625

#### **SOUTHWESTERN REGION**

1940 West Orangewood Avenue, Suite 205

Orange, CA 92668 TEL: 714-937-5244 TWX: 910-593-1629

#### **SOUTH CENTRAL REGION**

16475 Dallas Parkway, Suite 290 Dallas, TX 75248

TEL: 214-931-0641 TWX: 910-860-5284

#### **SOUTHEASTERN REGION**

Vantage Point Office Center, Suite 209 4699 North Federal Highway Pompano Beach, FL 33064

TEL: 305-785-8250 TWX: 510-956-9722

