

LS/S/TTL Logic

Databook

Contains former Fairchild products and consolidation information

LS/S/TTL Logic

Databook

1989

Introduction to Bipolar Logic

Low Power Schottky

Schottky

TTL

TTL - Low Power

Physical Dimensions

TRADEMARKS

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

Abuseable™ **FAIRCADTM** MSTTM SERIES/800TM Anadig™ Naked-8TM FairtechTM Series 900™ National® ANS-R-TRAN™ FAST® Series 3000™ **APPSTM** 5-Star Service™ National Semiconductor® Series 32000® **ASPECT™ GENIXTM** National Semiconductor Shelf Chek™ **GNXTM** Auto-Chem Deflasher™ Corp.® SofChekTM ВСРТМ HAMRIM NAX 800TM SONICTM BI-FETTM HandiScan™ Nitride Plus™ SPIRETM HEX 3000™ BI-FET IITM Nitride Plus Oxide™ Staggered Refresh™ BI-LINETM **НРС**ТМ **NMLTM** STARTM **BIPLANTM** |3L® **NOBUSTM** StarlinkTM **ІСМ**ТМ **BLCTM** NSC800™ STARPLEXTM. **BLXTM** INFOCHEX™ **NSCISETM** Super-Block™ Brite-Lite™ Integral ISETM NSX-16™ SuperChipTM BTI TM IntelisplayTM NS-XC-16TM SuperScriptTM ISETM **NTERCOM™** SYS32TM CheckTrack™ СІМТМ ISE/06™ **NURAM™** TapePak® **TDSTM CIMBUSTM** ISE/08TM OXISSTM. **CLASICTM** ISE/16TM P2CMOSTM TeleGate™ Clock≠Chek™ ISE32TM PC Master™ The National Anthem® СОМВОТМ **ISOPLANARTM** Perfect Watch™ Time Chek™ COMBO ITM ISOPLANAR-ZTM Pharma Chek™ TINATM COMBO IITM KevScanTM PLANTM TLCTM COPS™ microcontrollers **LMCMOSTM PLANARTM** TrapezoidalTM TRI-CODE™ Datachecker® M2CMOSTM Plus-2TM **DENSPAKTM** MacrobusTM Polvcraft™ TRI-POLY™ DIBTM MacrocomponentTM POSilinkTM TRI-SAFETM Digitalker® MAXI-ROM® POSitalker™ TRI-STATE® DISCERN™ Meat ✓ Chek™ Power + Control™ TURBOTRANSCEIVER™ DISTILLIM MenuMasterTM POWERplanar™ VIPTM Microbus™ data bus QUAD3000TM DNR® VR32TM **DPVMTM** MICRO-DACTM QUIKLOOKTM **WATCHDOG™ ELSTAR™** utalker™ **RATTM XMOSTM** Embedded System Microtalker™ RTX16™ **XPUTM** ProcessorTM MICROWIRE™ SABRTM Z STARTM E-Z-LINKTM MICROWIRE/PLUSTM Script Chek™ 883B/RETS™ 883S/RETS™ **FACTTM MOLETM** SCXTM

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 (408) 721-5000 TWX (910) 339-9240

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry or specifications.

Table of Contents

Alpha-Numeric Index by Family	vi
Section 1—Introduction to Bipolar Logic Guide to Bipolar Logic Device Families Consolidation of National Semiconductor and Fairchild Semiconductor IC Device Testing Functional Index Glossary of Terms Test Waveforms	1-3 1-7 1-9 1-17 1-26 1-31
Section 2—Low Power Schottky	2-3
Section 3—Schottky	3-3
Section 4—TTL	4-3
Section 5—TTL - Low Power	5-3
Section 6—Physical Dimensions Physical Dimensions	6-3

Alpha-Numeric Index by Family

Low Power Schottky—Commercial Products
DM74LS00 Quad 2-Input NAND Gate
DM74LS02 Quad 2-Input NOR Gate
DM74LS03 Quad 2-Input NAND Gate with Open-Collector Outputs2-7
DM74LS04 Hex Inverter2-9
DM74LS05 Hex Inverter with Open-Collector Outputs2-11
DM74LS08 Quad 2-Input AND Gate2-13
DM74LS09 Quad 2-Input AND Gate with Open-Collector Outputs2-15
DM74LS10 Triple 3-Input NAND Gate2-17
DM74LS11 Triple 3-Input AND Gate2-19
DM74LS12 Triple 3-Input NAND Gate with Open-Collector Outputs
DM74LS13 Dual 4-Input Schmitt Trigger2-23
DM74LS14 Hex Inverter with Schmitt Trigger Inputs2-26
DM74LS15 Triple 3-Input AND Gate with Open-Collector Outputs2-29
DM74LS20 Dual 4-Input NAND Gate
DM74LS21 Dual 4-Input AND Gate
DM74LS22 Dual 4-Input NAND Gate with Open-Collector Outputs
DM74LS26 Quad 2-Input NAND Buffers with High-Voltage Open-Collector Outputs
DM74LS27 Triple 3-Input NOR Gate
DM74LS28 Quad 2-Input NOR Buffer2-43
DM74LS30 8-Input NAND Gate
DM74LS32 Quad 2-Input OR Gate2-48
DM74LS33 Quad 2-Input NOR Buffer with Open-Collector Outputs
DM74LS37 Quad 2-Input NAND Buffer2-52
DM74LS38 Quad 2-Input NAND Buffer with Open-Collector Outputs
DM74LS40 Dual 4-Input NAND Buffer2-56
DM74LS42 BCD to Decimal Decoder
DM74LS47 BCD to 7-Segment Decoder/Driver2-62
DM74LS48 BCD to 7-Segment Decoder2-67
DM74LS51 Dual 2-Wide 2-Input, 2-Wide 3-Input AND-OR-INVERT Gate2-74
DM74LS54 4-Wide 2-Input AND-OR-INVERT Gate2-77
DM74LS55 2-Wide 4-Input AND-OR-INVERT Gate2-79
DM74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and
Complementary Outputs
DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear, and Complementary
Outputs
DM74LS75 Quad Latch
DM74LS83A 4-Bit Binary Adder with Fast Carry2-90
DM74LS85 4-Bit Magnitude Comparator2-94
DM74LS86 Quad 2-Input EXCLUSIVE-OR Gate
DM74LS90 Decade Counter
DM74LS93 4-Bit Binary Counter2-101
DM74LS95B 4-Bit Right/Left Shift Register2-108
DM74LS107A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and
Complementary Outputs
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and
Complementary Outputs
DM74LS112A Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and
Complementary Outputs
DM74LS122 Retriggerable Monostable Multivibrator (One-Shot) with Clear and Complementary
Outputs2-129
DM74LS123 Dual Retriggerable Monostable Multivibrator (One-Shot) with Clear and
Complementary Outputs

Alpha-Numeric Index by Family (Continued) Low Power Schottky—Commercial Products (Continued)

Low Power Schottky—Commercial Products (Continued)	
DM74LS125A Quad TRI-STATE Buffer	2-137
DM74LS126A Quad TRI-STATE Buffer	
DM74LS132 Quad 2-Input Schmitt Trigger NAND Gate	
DM74LS133 13-Input NAND Gate	2-146
DM74LS136 Quad 2-Input EXCLUSIVE-OR Gate with Open-Collector Outputs	
DM74LS138 3-to-8 Line Decoder/Demultiplexer	2-150
DM74LS139 Dual 2-to-4 Line Decoder/Demultiplexer	
DM74LS151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs	
DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers	
DM74LS154 4-to-16 Line Decoder/Demultiplexer	
DM74LS155 Dual 2-to-4 Line Decoder/1-to-4 Line Demultiplexer	
DM74LS156 Dual 2-to-4 Line Decoder/1-to-4 Line Demultiplexer with Open-Collector Outputs	2-167
DM74LS157 Quad 2-to-1 Line Data Selector/Multiplexer	2-171
DM74LS158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer	
DM74LS160A Synchronous Presettable BCD Decade Counter	2-175
DM74LS161A Synchronous 4-Bit Binary Counter with Asynchronous Clear	2-180
DM74LS162A Synchronous Presettable BCD Decade Counter	
DM74LS163A Synchronous 4-Bit Binary Counter with Synchronous Clear	
DM74LS164 8-Bit Serial In/Parallel Out Shift Register with Asynchronous Clear	
DM74LS165 8-Bit Parallel In/Serial Out Shift Register with Complementary Outputs	
DM74LS166 8-Bit Parallel or Serial In/Serial Out Shift Register	
DM74LS169A Synchronous 4-Bit Up/Down Binary Counter	
DM74LS170 4-by-4 Register File with Open-Collector Outputs	
DM74LS173A 4-Bit TRI-STATE D Register	
DM74LS174 Hex D Flip-Flop with Clear	
DM74LS175 Quad D Flip-Flop with Clear and Complementary Outputs	
DM74LS181 4-Bit Arithmetic Logic Unit	
DM74LS190 Synchronous BCD Up/Down Decade Counter with Mode Control	
DM74LS191 Synchronous 4-Bit Up/Down Binary Counter with Mode Control	
DM74LS192 Up/Down Decade Counter with Separate Up/Down Clocks	
DM74LS193 Synchronous 4-Bit Up/Down Binary Counter with Dual Clock	
DM74LS194A 4-Bit Bidirectional Universal Shift Register	
DM74LS195A 4-Bit Parallel Access Shift Register	
DM74LS196 Presettable Decade Counter	. 2-251
DM74LS197 Presettable Binary Counter	
DM74LS221 Dual Monostable Multivibrator (One-Shot) with Schmitt Trigger Input	
DM74LS240 Octal TRI-STATE Inverting Buffer/Line Driver/Line Receiver	
DM74LS241 Octal TRI-STATE Buffer/Line Driver/Line Receiver	
DM74LS243 Quadruple Bus Transceiver	
DM74LS244 Octal TRI-STATE Buffer/Line Driver/Line Receiver	
DM74LS245 Octal TRI-STATE Bus Transceiver	
DM74LS247 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs	
DM74LS248 BCD to 7-Segment Decoder with 2 k Ω Pull-Up Resistors	. 2-279
DM74LS249 BCD to 7-Segment Decoder with Open-Collector Outputs	.2-282
DM74LS251 TRI-STATE 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs	
DM74LS253 Dual TRI-STATE 1-of-4 Line Data Selector/Multiplexer	. 2-289
DM74LS256 Dual 4-Bit Addressable Latch	
DM74LS257B Quad TRI-STATE 2-to-1 Line Data Selector/Multiplexer	
DM74LS258B Quad TRI-STATE 2-to-1 Line Inverting Data Selector/Multiplexer	
DM74LS259 8-Bit Serial In to Parallel Out Addressable Latch	.2-301
DM74LS260 Dual 5-Input NOR Gate	
DM74LS266 Quad 2-Input EXCLUSIVE-NOR Gate with Open-Collector Outputs	.2-306

Low Power Schottky—Commercial Products (Continued)	
DM74LS273 8-Bit Register with Clear	
DM74LS279 Quad S-R Latch	.2-311
DM74LS283 4-Bit Binary Adder with Fast Carry	.2-314
DM74LS290 Decade Counter	
DM74LS293 4-Bit Binary Counter	
DM74LS295A 4-Bit Shift Register with TRI-STATE Outputs	
DM74LS298 Quad 2-Port Register (Multiplexer with Storage)	.2-330
DM74LS299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins	
DM74LS322 8-Bit Serial/Parallel Register with Sign Extend	. 2-338
DM74LS323 8-Bit Universal Shift/Storage Register with Synchronous Reset and Common I/O	
Pins	
DM74LS347 BCD to 7-Segment Decoder/Driver	.2-348
DM74LS352 Dual 1-of-4 Line Inverting Data Selector/Multiplexer	
DM74LS353 Dual 4-Input Multiplexer with TRI-STATE Outputs	. 2-353
DM74LS365A Hex TRI-STATE Buffer/Bus Driver	
DM74LS366A Hex TRI-STATE Inverting Buffer/Bus Driver	.2-360
DM74LS367A Hex TRI-STATE Buffer/Bus Driver	
DM74LS368A Hex TRI-STATE Inverting Buffer/Bus Driver	
DM74LS373 Octal TRI-STATE Transparent D Latch	
DM74LS374 Octal TRI-STATE Positive Edge-Triggered D Flip-Flop	
DM74LS375 4-Bit Latch	
DM74LS377 Octal D Flip-Flop with Common Enable and Clock	
DM74LS378 Parallel D Register with Enable	
DM74LS379 Quad Parallel Register with Enable	.2-384
DM74LS380 Multifunction Octal Register	
DM74LS380A Multifunction Octal Register	.2-390
DM74LS390 Dual Decade (Bi-Quinary) Counter	
DM74LS393 Dual 4-Bit Binary Counter	.2-398
DM74LS395 4-Bit Shift Register with TRI-STATE Outputs	.2-401
DM74LS447 BCD to 7-Segment Decoder/Driver	
DM74LS450 16:1 Multiplexer	.2-407
DM74LS450A 16:1 Multiplexer	.2-410
DM74LS451 Dual 8:1 Multiplexer	.2-414
DM74LS451A Dual 8:1 Multiplexer	.2-417
DM74LS453 Quad 4:1 Multiplexer	.2-421
DM74LS453A Quad 4:1 Multiplexer	.2-424
DM74LS460 10-Bit Comparator	.2-428
DM74LS460A 10-Bit Comparator	.2-431
DM74LS461 Octal Counter	.2-435
DM74LS461A Octal Counter	
DM74LS465 (DM71/81LS95A) Octal TRI-STATE Buffer/Bus Driver	.2-442
DM74LS466 (DM71/81LS96A) Octal TRI-STATE Inverting Buffer/Bus Driver	
DM74LS467 (DM71/81LS97A) Octal TRI-STATE Buffer/Bus Driver	
DM74LS468 (DM71/81LS98A) Octal TRI-STATE Inverting Buffer/Bus Driver	.2-442
DM74LS469 8-Bit Up/Down Counter	.2-446
DM74LS469A 8-Bit Up/Down Counter	.2-449
DM74LS490 Dual Decade Counter	
DM74LS491 10-Bit Counter	
DM74LS491A 10-Bit Counter	
DM74LS498 Octal Shift Register	
DM74LS498A Octal Shift Register	
DM74LS502 8-Bit Successive Approximation Register	.2-470

Low Power Schottky—Commercial Products (Continued)	
DM74LS503 8-Bit Successive Approximation Register with Expansion Control	2-474
DM74LS533 Octal Transparent Latch with TRI-STATE Outputs	
DM74LS534 Octal D Flip-Flop with TRI-STATE Outputs	
DM74LS540 Octal Buffer/Line Driver with TRI-STATE Outputs	2-483
DM74LS563 Octal D Latch with TRI-STATE Outputs	2-486
DM74LS564 Octal D Flip-Flop with TRI-STATE Outputs	
DM74LS573 Octal D Latch with TRI-STATE Outputs	2-492
DM74LS574 Octal D Flip-Flop with TRI-STATE Outputs	
DM74LS645 Octal TRI-STATE Bus Transceiver	2-498
DM74LS670 TRI-STATE 4-by-4 Register File	
DM74LS952 Dual TRI-STATE 8-Bit Positive Edge-Triggered Rank Shift Register	
DM74LS962 Dual TRI-STATE 8-Bit Positive Edge-Triggered Rank Shift Register	
DM96LS02 Dual Retriggerable Resettable Monostable Multivibrator (One-Shot)	
Low Power Schottky—MIL/Aero Products	
54LS00/DM54LS00 Quad 2-Input NAND Gate	2-3
54LS02/DM54LS02 Quad 2-Input NOR Gate	
54LS03/DM54LS03 Quad 2-Input NAND Gate with Open-Collector Outputs	
54LS04/DM54LS04 Hex Inverter	20
54LS05/DM54LS05 Hex Inverter with Open-Collector Outputs	
54LS08/DM54LS08 Quad 2-Input AND Gate	0.10
54LS09/DM54LS09 Quad 2-Input AND Gate with Open-Collector Outputs	
54LS10/DM54LS10 Triple 3-Input NAND Gate	
54LS11/DM54LS11 Triple 3-Input AND Gate	
DM54LS12 Triple 3-Input NAND Gate with Open-Collector Outputs	
54LS13 Dual 4-Input Schmitt Trigger	.2-23
54LS14 Hex Inverter with Schmitt Trigger Inputs	
54LS15 Triple 3-Input AND Gate with Open-Collector Outputs	
54LS20/DM54LS20 Dual 4-Input NAND Gate	
54LS21/DM54LS21 Dual 4-Input AND Gate	
54LS22 Dual 4-Input NAND Gate with Open-Collector Outputs	
54LS26 Quad 2-Input NAND Buffers with High-Voltage Open-Collector Outputs	. 2-39
54LS27/DM54LS27 Triple 3-Input NOR Gate	.2-41
54LS28 Quad 2-Input NOR Buffer	
54LS30/DM54LS30 8-Input NAND Gate	
54LS32/DM54LS32 Quad 2-Input OR Gate	.2-48
54LS33 Quad 2-Input NOR Buffer with Open-Collector Outputs	. 2-50
54LS37 Quad 2-Input NAND Buffer	
54LS38/DM54LS38 Quad 2-Input NAND Buffer with Open-Collector Outputs	
54LS40 Dual 4-Input NAND Buffer	.2-56
54LS42/DM54LS42 BCD to Decimal Decoder	.2-59
54LS47 BCD to 7-Segment Decoder/Driver	.2-62
54LS48 BCD to 7-Segment Decoder	
54LS49 BCD to 7-Segment Decoder with Open-Collector Outputs	
54LS51 Dual 2-Wide 2-Input, 2-Wide 3-Input AND-OR-INVERT Gate	
54LS54 4-Wide 2-Input AND-OR-INVERT Gate	
54LS55 2-Wide 4-Input AND-OR-INVERT Gate	.2-79
DM54LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and	
Complementary Outputs	.2-81
54LS74/DM54LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear, and	0.
Complementary Outputs	2-84
DM54LS75 Quad Latch	
54LS83A/DM54LS83A 4-Bit Binary Adder with Fast Carry	2-90
	00

Low Power Schottky—MIL/Aero Products (Continued)	
54LS85/DM54LS85 4-Bit Magnitude Comparator	
DM54LS86 Quad 2-Input EXCLUSIVE-OR Gate	
54LS95B 4-Bit Right/Left Shift Register	2-108
DM54LS107A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and	
Complementary Outputs	2-113
54LS109/DM54LS109A Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and	
Complementary Outputs	2-116
54LS112/DM54LS112A Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and	
Complementary Outputs	2-119
54LS113 Dual Positive-Edge-Triggered J-K Flip-Flop with Preset and Complementary Outputs	2-122
54LS114 Dual Negative-Edge-Triggered J-K Flip-Flop with Common Clocks, Clear, and	
Complementary Outputs	
54LS125/DM54LS125A Quad TRI-STATE Buffer	
54LS126 Quad TRI-STATE Buffer	
DM54LS132 Quad 2-Input Schmitt Trigger NAND Gate	
54LS133 13-Input NAND Gate	
54LS136/DM54LS136 Quad 2-Input EXCLUSIVE-OR Gate with Open-Collector Outputs	
54LS138/DM54LS138 3-to-8 Line Decoder/Demultiplexer	
54LS139/DM54LS139 Dual 2-to-4 Line Decoder/Demultiplexer	2-150
54LS151/DM54LS151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs	2-155
54LS152 8-Input Multiplexer	
54LS153/DM54LS153 Dual 1-of-4 Line Data Selectors/Multiplexers	2-161
DM54LS154 4-to-16 Line Decoder/Demultiplexer	2-164
54LS155/DM54LS155 Dual 2-to-4 Line Decoders/1-to-4 Line Demultiplexer	2-167
54LS156/DM54LS156 Dual 2-to-4 Line Decoders/1-to-4 Line Demultiplexer with	
Open-Collector Outputs	2-167
54LS157/DM54LS157 Quad 2-to-1 Line Data Selector/Multiplexer	2-171
54LS158/DM54LS158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer	
54LS160A Synchronous Presettable BCD Decade Counter	2-175
54LS161A/DM54LS161A Synchronous 4-Bit Binary Counter with Asynchronous Clear	2-180
54LS162A Synchronous Presettable BCD Decade Counter	2-175
54LS163A/DM54LS163A Synchronous 4-Bit Binary Counter with Synchronous Clear	2-180
54LS164/DM54LS164 8-Bit Serial In/Parallel Out Shift Register with Asynchronous Clear	2-188
54LS165 8-Bit Parallel In/Serial Out Shift Register with Complementary Outputs	
54LS168 Synchronous Bi-Directional BCD Decade Counter	
54LS169/DM54LS169A Synchronous 4-Bit Up/Down Binary Counter	2-203
54LS170 4-by-4 Register File with Open-Collector Outputs	
54LS173 4-Bit TRI-STATE D Register	2-212
54LS174/DM54LS174 Hex D Flip-Flop with Clear	2-216
54LS175/DM54LS175 Quad D Flip-Flop with Clear and Complementary Outputs	2-216
54LS181 4-Bit Arithmetic Logic Unit	
DM54LS190 Synchronous BCD Up/Down Decade Counter with Mode Control	
DM54LS191 Synchronous 4-Bit Up/Down Binary Counter with Mode Control	
54LS192 Up/Down Decade Counter with Separate Up/Down Clocks	
54LS193/DM54LS193 Synchronous 4-Bit Up/Down Binary Counter with Dual Clock	
54LS194A 4-Bit Bidirectional Universal Shift Register	
54LS195A 4-Bit Parallel Access Shift Register	
54LS240/DM54LS240 Octal TRI-STATE Inverting Buffer/Line Driver/Line Receiver	
54LS241/DM54LS241 Octal TRI-STATE Buffer/Line Driver/Line Receiver	
54LS244 Octal TRI-STATE Buffer/Line Driver/Line Receiver	
54LS245/DM54LS245 Octal TRI-STATE Bus Transceiver	
54LS247 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs	

Low Power Schottky—MIL/Aero Products (Continued)	
54LS248 BCD to 7-Segment Decoder with 2 k Ω Pull-Up Resistors	.2-279
54LS249 BCD to 7-Segment Decoder with Open-Collector Outputs	.2-282
DM54LS251 TRI-STATE 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs	.2-286
54LS253/DM54LS253 Dual TRI-STATE 1-of-4 Line Data Selector/Multiplexer	.2-289
54LS256 Dual 4-Bit Addressable Latch	
54LS257A/DM54LS257B Quad TRI-STATE 2-to-1 Line Data Selector/Multiplexer	
54LS258A/DM54LS258B Quad TRI-STATE 2-to-1 Line Inverting Data Selector/Multiplexer	
54LS259 8-Bit Serial In to Parallel Out Addressable Latch	2-301
54LS260 Dual 5-Input NOR Gate	
54LS266 Quad 2-Input EXCLUSIVE-NOR Gate with Open-Collector Outputs	
54LS273 8-Bit Register with Clear	
54LS279/DM54LS279 Quad S-R Latch	
54LS283/DM54LS283 4-Bit Binary Adder with Fast Carry	
54LS295A 4-Bit Shift Register with TRI-STATE Outputs	
54LS298 Quad 2-Port Register (Multiplexer with Storage)	
54LS299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins	
54LS322 8-Bit Serial/Parallel Register with Sign Extend	
54LS323 8-Bit Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins \ldots	
54LS347 BCD to 7-Segment Decoder/Driver	
54LS352 Dual 1-of-4 Line Inverting Data Selector/Multiplexer	
54LS353 Dual 4-Input Multiplexer with TRI-STATE Outputs	.2-353
54LS365A/DM54LS365A Hex TRI-STATE Buffer/Bus Driver	.2-357
54LS366A Hex TRI-STATE Inverting Buffer/Bus Driver	.2-360
54LS367A/DM54LS367A Hex TRI-STATE Buffer/Bus Driver	.2-363
54LS368A/DM54LS368A Hex TRI-STATE Inverting Buffer/Bus Driver	
DM54LS373 Octal TRI-STATE Transparent D Latch	
54LS374/DM54LS374 Octal TRI-STATE Positive Edge-Triggered D Flip-Flop	
54LS375 4-Bit Latch	
54LS377 Octal D Flip-Flop with Common Enable and Clock	
54LS378 Parallel D Register with Enable	
54LS379 Quad Parallel Register with Enable	
DM54LS380 Multifunction Octal Register	
DM54LS380A Multifunction Octal Register	
54LS395 4-Bit Shift Register with TRI-STATE Outputs	
54LS447 BCD to 7-Segment Decoder/Driver	
DM54LS450 16:1 Multiplexer	
DM54LS450A 16:1 Multiplexer	
DM54LS451 Dual 8:1 Multiplexer	
DM54LS451A Dual 8:1 Multiplexer	
DM54LS453 Quad 4:1 Multiplexer	
DM54LS453A Quad 4:1 Multiplexer	
DM54LS460 10-Bit Comparator	.2-428
DM54LS460A 10-Bit Comparator	
DM54LS461 Octal Counter	.2-435
DM54LS461A Octal Counter	.2-438
DM54LS469 8-Bit Up/Down Counter	.2-446
DM54LS469A 8-Bit Up/Down Counter	
54LS490 Dual Decade Counter	
DM54LS491 10-Bit Counter	
DM54LS491A 10-Bit Counter	
DM54LS498 Octal Shift Register	
DM54LS498A Octal Shift Register	

Low Power Schottky—MIL/Aero Products (Continued)
54LS502 8-Bit Successive Approximation Register2-470
54LS503 8-Bit Successive Approximation Register with Expansion Control
54LS670/DM54LS670 TRI-STATE 4-by-4 Register File
96LS02 Dual Retriggerable Resettable Monostable Multivibrator (One-Shot)
Schottky—Commercial Products
DM74S00 Quad 2-Input NAND Gate
DM74S02 Quad 2-Input NOR Gate
DM74S03 Quad 2-Input NAND Gate with Open-Collector Outputs
DM74S04 Hex Inverter
DM74S05 Hex Inverter with Open-Collector Outputs
DM74S08 Quad 2-Input AND Gate
DM74S09 Quad 2-Input AND Gate with Open-Collector Outputs
DM74S10 Triple 3-Input NAND Gate3-17
DM74S11 Triple 3-Input AND Gate
DM74S20 Dual 4-Input NAND Gate
DM74S30 8-Input NAND Gate
DM74S32 Quad 2-Input OR Gate
DM74S40 Dual 4-Input NAND Buffer
DM74S51 Dual 2-Wide 2-Input AND-OR-INVERT Gate
DM74S64 4-Wide AND-OR-INVERT Gate
DM74S74 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear, and Complementary
Outputs
DM74S86 Quad 2-Input EXCLUSIVE-OR Gate
DM74S109 Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary
Outputs
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs3-41
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary OutputsOutputs3-41DM74S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary Outputs3-44DM74S132 Quad 2-Input Schmitt Trigger NAND Gate3-47DM74S133 13-Input NAND Gate3-50DM74S138 3-to-8 Line Decoder/Demultiplexer3-52DM74S139 Dual 2-to-4 Line Decoder/Demultiplexer3-52DM74S140 Dual 4-Input NAND 50Ω Line Driver3-56DM74S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs3-59DM74S153 Dual 1-of-4 Line Data Selector/Multiplexer3-63DM74S157 Quad 2-to-1 Line Data Selector/Multiplexer3-66DM74S158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer3-66
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary OutputsOutputs3-41DM74S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary Outputs3-44DM74S132 Quad 2-Input Schmitt Trigger NAND Gate3-47DM74S133 13-Input NAND Gate3-50DM74S138 3-to-8 Line Decoder/Demultiplexer3-52DM74S139 Dual 2-to-4 Line Decoder/Demultiplexer3-52DM74S140 Dual 4-Input NAND 50Ω Line Driver3-56DM74S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs3-59DM74S153 Dual 1-of-4 Line Data Selector/Multiplexer3-63DM74S157 Quad 2-to-1 Line Data Selector/Multiplexer3-66DM74S158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer3-66DM74S161 Synchronous 4-Bit Binary Counter with Asynchronous Clear3-71
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary OutputsOutputs3-41DM74S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary Outputs3-44DM74S132 Quad 2-Input Schmitt Trigger NAND Gate3-47DM74S133 13-Input NAND Gate3-50DM74S138 3-to-8 Line Decoder/Demultiplexer3-52DM74S139 Dual 2-to-4 Line Decoder/Demultiplexer3-52DM74S140 Dual 4-Input NAND 50Ω Line Driver3-56DM74S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs3-59DM74S153 Dual 1-of-4 Line Data Selector/Multiplexer3-63DM74S157 Quad 2-to-1 Line Data Selector/Multiplexer3-66DM74S158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer3-66DM74S161 Synchronous 4-Bit Binary Counter with Asynchronous Clear3-71DM74S163 Synchronous 4-Bit Binary Counter with Synchronous Clear3-71
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs3-41DM74S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary Outputs3-44DM74S132 Quad 2-Input Schmitt Trigger NAND Gate3-47DM74S133 13-Input NAND Gate3-50DM74S138 3-to-8 Line Decoder/Demultiplexer3-52DM74S139 Dual 2-to-4 Line Decoder/Demultiplexer3-52DM74S140 Dual 4-Input NAND 50Ω Line Driver3-56DM74S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs3-59DM74S153 Dual 1-of-4 Line Data Selector/Multiplexer3-63DM74S157 Quad 2-to-1 Line Data Selector/Multiplexer3-66DM74S158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer3-66DM74S161 Synchronous 4-Bit Binary Counter with Asynchronous Clear3-71DM74S163 Synchronous 4-Bit Binary Counter with Synchronous Clear3-71DM74S174 Hex D Flip-Flop with Clear3-77
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs3-41DM74S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary Outputs3-44DM74S132 Quad 2-Input Schmitt Trigger NAND Gate3-47DM74S133 13-Input NAND Gate3-50DM74S138 3-to-8 Line Decoder/Demultiplexer3-52DM74S139 Dual 2-to-4 Line Decoder/Demultiplexer3-52DM74S140 Dual 4-Input NAND 50Ω Line Driver3-56DM74S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs3-59DM74S153 Dual 1-of-4 Line Data Selector/Multiplexer3-63DM74S157 Quad 2-to-1 Line Data Selector/Multiplexer3-66DM74S158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer3-66DM74S161 Synchronous 4-Bit Binary Counter with Asynchronous Clear3-71DM74S163 Synchronous 4-Bit Binary Counter with Synchronous Clear3-71DM74S174 Hex D Flip-Flop with Clear3-77
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs3-41DM74S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary Outputs3-44DM74S132 Quad 2-Input Schmitt Trigger NAND Gate3-47DM74S133 13-Input NAND Gate3-50DM74S138 3-to-8 Line Decoder/Demultiplexer3-52DM74S139 Dual 2-to-4 Line Decoder/Demultiplexer3-52DM74S140 Dual 4-Input NAND 50Ω Line Driver3-56DM74S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs3-59DM74S153 Dual 1-of-4 Line Data Selector/Multiplexer3-63DM74S157 Quad 2-to-1 Line Data Selector/Multiplexer3-66DM74S158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer3-66DM74S161 Synchronous 4-Bit Binary Counter with Asynchronous Clear3-71DM74S163 Synchronous 4-Bit Binary Counter with Synchronous Clear3-71DM74S174 Hex D Flip-Flop with Clear3-77DM74S175 Quad D Flip-Flop with Clear and Complementary Outputs3-77DM74S181 Arithmetic Logic Unit/Function Generator3-81
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary OutputsOutputs3-41DM74S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary Outputs3-44DM74S132 Quad 2-Input Schmitt Trigger NAND Gate3-47DM74S133 13-Input NAND Gate3-50DM74S138 3-to-8 Line Decoder/Demultiplexer3-52DM74S139 Dual 2-to-4 Line Decoder/Demultiplexer3-52DM74S140 Dual 4-Input NAND 50Ω Line Driver3-56DM74S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs3-59DM74S153 Dual 1-of-4 Line Data Selector/Multiplexer3-63DM74S157 Quad 2-to-1 Line Data Selector/Multiplexer3-66DM74S158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer3-66DM74S161 Synchronous 4-Bit Binary Counter with Asynchronous Clear3-71DM74S163 Synchronous 4-Bit Binary Counter with Synchronous Clear3-71DM74S174 Hex D Flip-Flop with Clear3-77DM74S175 Quad D Flip-Flop with Clear and Complementary Outputs3-77DM74S181 Arithmetic Logic Unit/Function Generator3-81DM74S182 Look-Ahead Carry Generator3-90
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs3-41DM74S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary Outputs3-44DM74S132 Quad 2-Input Schmitt Trigger NAND Gate3-47DM74S133 13-Input NAND Gate3-50DM74S138 3-to-8 Line Decoder/Demultiplexer3-52DM74S139 Dual 2-to-4 Line Decoder/Demultiplexer3-52DM74S140 Dual 4-Input NAND 50Ω Line Driver3-56DM74S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs3-59DM74S157 Quad 2-to-1 Line Data Selector/Multiplexer3-66DM74S158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer3-66DM74S161 Synchronous 4-Bit Binary Counter with Asynchronous Clear3-71DM74S163 Synchronous 4-Bit Binary Counter with Synchronous Clear3-71DM74S175 Quad D Flip-Flop with Clear3-77DM74S175 Quad D Flip-Flop with Clear and Complementary Outputs3-77DM74S175 Quad D Flip-Flop with Clear and Complementary Outputs3-77DM74S181 Arithmetic Logic Unit/Function Generator3-81DM74S194 4-Bit Bidirectional Universal Shift Register3-90DM74S195 4-Bit Parallel Access Shift Register3-98DM74S240 Octal TRI-STATE Inverting Buffer/Line Driver/Line Receiver3-102DM74S241 Octal TRI-STATE Buffer/Line Driver/Line Receiver3-102DM74S241 Octal TRI-STATE Buffer/Line Data Selector/Multiplexer with Complementary Outputs3-105DM74S253 Dual TRI-STATE 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs3-109

Schottky—Commercial Products (Continued)
DM74S280 9-Bit Parity Generator/Checker
DM74S283 4-Bit Binary Adder with Fast Carry
DM74S299 TRI-STATE 8-Bit Universal Shift/Storage Register
DM74S373 Octal TRI-STATE Transparent D Latch
DM74S374 Octal TRI-STATE Positive-Edge-Triggered D Flip-Flop3-130
DM74S381 Arithmetic Logic Unit/Function Generator3-135
DM93S00 4-Bit Universal Shift Register
DM93S41 4-Bit Arithmetic Logic Unit3-142
DM93S43 4-Bit by 2-Bit Twos Complement Multiplier
DM93S46 High Speed 6-Bit Identity Comparator3-153
DM93S47 High Speed 6-Bit Identity Comparator3-157
DM93S62 9-Input Parity Checker/Generator
DM96S02 Dual Retriggerable Resettable Monostable Multivibrator (One-Shot)
Schottky—Mil/Aero Products
DM54S00 Quad 2-Input NAND Gate
DM54S02 Quad 2-Input NOR Gate
DM54S04 Hex Inverter
DM54S08 Quad 2-Input AND Gate
DM54S10 Triple 3-Input NAND Gate
DM54S11 Triple 3-Input AND Gate
DM54S20 Dual 4-Input NAND Gate
DM54S30 8-Input NAND Gate
DM54S32 Quad 2-Input OR Gate
DM54S40 Dual 4-Input NAND Buffer
DM54S64 4-Wide AND-OR-INVERT Gate
DM54S74 Dual Positive-Edge-Triggered D Flin-Flon with Preset Clear, and Complementary
DM54S74 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear, and Complementary Outputs
Outputs3-33
Outputs 3-33 DM54S86 Quad 2-Input EXCLUSIVE-OR Gate 3-36
Outputs
Outputs 3-33 DM54S86 Quad 2-Input EXCLUSIVE-OR Gate 3-36 DM54S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs 3-41 DM54S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary Outputs 3-44 DM54S133 13-Input NAND Gate 3-50 DM54S138 3-to-8 Line Decoder/Demultiplexer 3-52 DM54S139 Dual 2-to-4 Line Decoder/Demultiplexer 3-52 DM54S140 Dual 4-Input NAND 50Ω Line Driver 3-56 DM54S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs 3-59 DM54S153 Dual 1-of-4 Line Data Selector/Multiplexer 3-63 DM54S157 Quad 2-to-1 Line Data Selector/Multiplexer 3-66
Outputs 3-33 DM54S86 Quad 2-Input EXCLUSIVE-OR Gate 3-36 DM54S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs 3-41 DM54S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary Outputs 3-44 DM54S133 13-Input NAND Gate 3-50 DM54S138 3-to-8 Line Decoder/Demultiplexer 3-52 DM54S139 Dual 2-to-4 Line Decoder/Demultiplexer 3-52 DM54S140 Dual 4-Input NAND 50Ω Line Driver 3-56 DM54S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs 3-59 DM54S153 Dual 1-of-4 Line Data Selector/Multiplexer 3-63 DM54S157 Quad 2-to-1 Line Data Selector/Multiplexer 3-66 DM54S158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer 3-66
Outputs 3-33 DM54S86 Quad 2-Input EXCLUSIVE-OR Gate 3-36 DM54S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs 3-41 DM54S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary Outputs 3-44 DM54S133 13-Input NAND Gate 3-50 DM54S138 3-to-8 Line Decoder/Demultiplexer 3-52 DM54S139 Dual 2-to-4 Line Decoder/Demultiplexer 3-52 DM54S140 Dual 4-Input NAND 50Ω Line Driver 3-56 DM54S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs 3-59 DM54S153 Dual 1-of-4 Line Data Selector/Multiplexer 3-63 DM54S157 Quad 2-to-1 Line Data Selector/Multiplexer 3-66
Outputs 3-33 DM54S86 Quad 2-Input EXCLUSIVE-OR Gate 3-36 DM54S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs 3-41 DM54S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary Outputs 3-44 DM54S133 13-Input NAND Gate 3-50 DM54S138 3-to-8 Line Decoder/Demultiplexer 3-52 DM54S139 Dual 2-to-4 Line Decoder/Demultiplexer 3-52 DM54S140 Dual 4-Input NAND 50Ω Line Driver 3-56 DM54S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs 3-59 DM54S153 Dual 1-of-4 Line Data Selector/Multiplexer 3-63 DM54S157 Quad 2-to-1 Line Data Selector/Multiplexer 3-66 DM54S158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer 3-66 DM54S161 Synchronous 4-Bit Binary Counter with Asynchronous Clear 3-71 DM54S163 Synchronous 4-Bit Binary Counter with Synchronous Clear 3-71
Outputs 3-33 DM54S86 Quad 2-Input EXCLUSIVE-OR Gate 3-36 DM54S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs 3-41 DM54S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary Outputs 3-44 DM54S133 13-Input NAND Gate 3-50 DM54S138 3-to-8 Line Decoder/Demultiplexer 3-52 DM54S139 Dual 2-to-4 Line Decoder/Demultiplexer 3-52 DM54S140 Dual 4-Input NAND 50Ω Line Driver 3-56 DM54S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs 3-59 DM54S153 Dual 1-of-4 Line Data Selector/Multiplexer 3-63 DM54S157 Quad 2-to-1 Line Data Selector/Multiplexer 3-66 DM54S158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer 3-66 DM54S161 Synchronous 4-Bit Binary Counter with Asynchronous Clear 3-71 DM54S174 Hex D Flip-Flop with Clear 3-77
Outputs 3-33 DM54S86 Quad 2-Input EXCLUSIVE-OR Gate 3-36 DM54S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs 3-41 DM54S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary Outputs 3-44 DM54S133 13-Input NAND Gate 3-50 DM54S138 3-to-8 Line Decoder/Demultiplexer 3-52 DM54S139 Dual 2-to-4 Line Decoder/Demultiplexer 3-52 DM54S140 Dual 4-Input NAND 50Ω Line Driver 3-56 DM54S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs 3-59 DM54S153 Dual 1-of-4 Line Data Selector/Multiplexer 3-63 DM54S157 Quad 2-to-1 Line Data Selector/Multiplexer 3-66 DM54S158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer 3-66 DM54S161 Synchronous 4-Bit Binary Counter with Asynchronous Clear 3-71 DM54S163 Synchronous 4-Bit Binary Counter with Synchronous Clear 3-71
Outputs3-33DM54S86 Quad 2-Input EXCLUSIVE-OR Gate3-36DM54S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs3-41DM54S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary Outputs3-44DM54S133 13-Input NAND Gate3-50DM54S138 3-to-8 Line Decoder/Demultiplexer3-52DM54S139 Dual 2-to-4 Line Decoder/Demultiplexer3-52DM54S140 Dual 4-Input NAND 50Ω Line Driver3-56DM54S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs3-59DM54S153 Dual 1-of-4 Line Data Selector/Multiplexer3-63DM54S158 Quad 2-to-1 Line Data Selector/Multiplexer3-66DM54S161 Synchronous 4-Bit Binary Counter with Asynchronous Clear3-71DM54S163 Synchronous 4-Bit Binary Counter with Synchronous Clear3-71DM54S174 Hex D Flip-Flop with Clear3-77DM54S175 Quad D Flip-Flop with Clear and Complementary Outputs3-77
Outputs3-33DM54S86 Quad 2-Input EXCLUSIVE-OR Gate3-36DM54S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs3-41DM54S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary Outputs3-44DM54S133 13-Input NAND Gate3-50DM54S138 3-to-8 Line Decoder/Demultiplexer3-52DM54S139 Dual 2-to-4 Line Decoder/Demultiplexer3-52DM54S140 Dual 4-Input NAND 50Ω Line Driver3-56DM54S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs3-59DM54S153 Dual 1-of-4 Line Data Selector/Multiplexer3-63DM54S157 Quad 2-to-1 Line Data Selector/Multiplexer3-66DM54S158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer3-66DM54S161 Synchronous 4-Bit Binary Counter with Asynchronous Clear3-71DM54S163 Synchronous 4-Bit Binary Counter with Synchronous Clear3-71DM54S174 Hex D Flip-Flop with Clear3-77DM54S175 Quad D Flip-Flop with Clear and Complementary Outputs3-77DM54S181 Arithmetic Logic Unit/Function Generator3-81
Outputs 3-33 DM54S86 Quad 2-Input EXCLUSIVE-OR Gate 3-36 DM54S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs 3-41 DM54S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary Outputs 3-44 DM54S133 13-Input NAND Gate 3-50 DM54S138 3-to-8 Line Decoder/Demultiplexer 3-52 DM54S139 Dual 2-to-4 Line Decoder/Demultiplexer 3-52 DM54S140 Dual 4-Input NAND 50Ω Line Driver 3-56 DM54S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs 3-59 DM54S153 Dual 1-of-4 Line Data Selector/Multiplexer 3-63 DM54S157 Quad 2-to-1 Line Data Selector/Multiplexer 3-66 DM54S158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer 3-66 DM54S161 Synchronous 4-Bit Binary Counter with Asynchronous Clear 3-71 DM54S163 Synchronous 4-Bit Binary Counter with Synchronous Clear 3-71 DM54S174 Hex D Flip-Flop with Clear 3-77 DM54S181 Arithmetic Logic Unit/Function Generator 3-81 DM54S184 4-Bit Bidirectional Universal Shift Register 3-90 DM54S195 4-Bit Parallel Access Shift Register 3-98
Outputs
Outputs
Outputs

Schottky—Mil/Aero Products (Continued)	
DM54S253 Dual TRI-STATE 1-of-4 Line Data Selector/Multiplexer	3-109
DM54S257 Quad TRI-STATE 2-to-1 Line Data Selector/Multiplexer	3-112
DM54S258 Quad TRI-STATE 2-to-1 Line Inverting Data Selector/Multiplexer	3-112
DM54S280 9-Bit Parity Generator/Checker	3-117
DM54S283 4-Bit Binary Adder with Fast Carry	3-121
DM54S373 Octal TRI-STATE Transparent D Latch	3-130
DM54S374 Octal TRI-STATE Positive-Edge-Triggered D Flip-Flop	3-130
TTL—Commercial Products	
DM7400 Quad 2-Input NAND Gate	4-3
DM7401 Quad 2-Input NAND Gate with Open-Collector Outputs	4-5
DM7402 Quad 2-Input NOR Gate	
DM7403 Quad 2-Input NAND Gate with Open-Collector Outputs	
DM7404 Hex Inverter	4-11
DM7405 Hex Inverter with Open-Collector Outputs	
DM7406 Hex Inverting Buffer/Driver with High-Voltage Open-Collector Outputs	4-15
DM7407 Hex Buffer/Driver with High-Voltage Open-Collector Outputs	4-17
DM7408 Quad 2-Input AND Gate	
DM7409 Quad 2-Input AND Gate with Open-Collector Outputs	
DM7410 Triple 3-Input NAND Gate	
DM7411 Triple 3-Input AND Gate	
DM7414 Hex Schmitt Trigger Inverter	
DM7416 Hex Inverting Buffer/Driver with High-Voltage Open-Collector Outputs	
DM7417 Hex Buffer/Driver with High-Voltage Open-Collector Outputs	4-32
DM7420 Dual 4-Input NAND Gate	
DM7425 Dual 4-Input NOR Gate with Strobe	
DM7426 Quad 2-Input NAND Buffer with High-Voltage Open-Collector Outputs	
DM7427 Triple 3-Input NOR Gate	
DM7430 8-Input NAND Gate	
DM7432 Quad 2-Input OR Gate	
DM7437 Quad 2-Input NAND Buffer	
DM7438 Quad 2-Input NAND Buffer with Open-Collector Output	
DM7439 Quad 2-Input NAND Buffer with Open-Collector Output	
DM7440 Dual 4-Input NAND Buffer	
DM7442A BCD to Decimal Decoder	4-55
DM7445 BCD to Decimal Decoder/Driver	
DM7446A BCD to 7-Segment Decoder/Driver with Open-Collector Outputs	
DM7447A BCD to 7-Segment Decoder/Driver with Open-Collector Outputs	
DM7450 Expandable Dual 2-Wide 2-Input AND-OR-INVERT Gate	
DM7451 Dual 2-Wide 2-Input AND-OR-INVERT Gate	
DM7473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Compleme	entary
Outputs	
DM7474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary	
Outputs	4-75
DM7475 4-Bit Bistable Latch	
DM7476 Dual J-K Flip-Flop with Preset and Clear	
DM7485 4-Bit Magnitude Comparator	
DM7486 Quad 2-Input EXCLUSIVE-OR Gate	
DM7490A Decade Counter	
DM7493A 4-Bit Binary Counter	
DM7495 4-Bit Parallel Access Shift Register	
DM7497 Synchronous Modulo 64 Bit Rate Multiplier	
5 101 Cynonicus Michael Of Dictiato Maltipliel	, 104

TTL—Commercial Products (Continued)	
DM74121 Monostable Multivibrator (One-Shot) with Schmitt Trigger Input, Clear, and	
Complementary Outputs	
DM74122 Retriggerable Resettable Multivibrator (One-Shot) with Clear	4-120
DM74123 Dual Retriggerable Monostable Multivibrator (One-Shot) with Clear and	
Complementary Outputs	
DM74125 Quad TRI-STATE Buffer	
DM74132 Quad 2-Input NAND Gate with Schmitt Trigger Inputs	
DM74145 BCD to Decimal Decoder/Driver	4-134
DM74150 1-of-16 Line Data Selector/Multiplexer	
DM74151A 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs	
DM74153 Dual 1-of-4 Line Data Selector/Multiplexer	
DM74154 4-to-16 Line Decoder/Demultiplexer	
DM74155 Dual 2-to-4 Line Decoder/1-to-4 Line Demultiplexer	
DM74157 Quad 2-to-1 Line Data Selector/Multiplexer	
DM74161A Synchronous 4-Bit Binary Counter with Asynchronous Clear	
DM74163A Synchronous 4-Bit Binary Counter with Synchronous Clear	
DM74164 8-Bit Serial In/Parallel Out Shift Register with Asynchronous Clear	4-167
DM74165 8-Bit Parallel-to-Serial Converter	
DM74170 4-by-4 Register File with Open-Collector Outputs	4-177
DM74173 4-Bit TRI-STATE D Register	4-181
DM74174 Hex D Flip-Flop with Clear	4-185
DM74175 Quad D Flip-Flop with Clear and Complementary Outputs	4-185
DM74180 9-Bit Parity Generator/Checker	4-190
DM74184 BCD-to-Binary Converter	4-201
DM74185A Binary-to-BCD Converter	
DM74191 Synchronous Up/Down 4-Bit Binary Counter with Mode Control	
DM74197 Presettable Binary Counter	
DM74279 Quad Set-Reset Latch	4-227
DM74283 4-Bit Binary Full Adder with Fast Carry	
DM9300 4-Bit Positive-Edge-Triggered Parallel or Serial Access Shift Register	
DM9301 1-of-10 Line Decoder	4-259
DM9308 Dual 4-Bit Latch	
DM9309 Dual 1-of-4 Line Data Selector/Multiplexer with Complementary Outputs	
DM9311 4-to-16 Line Decoder/Demultiplexer	
DM9312 1-of-8 Line Data Selector/Multiplexer	
DM9314 Quad Latch	
DM9316 Synchronous 4-Bit Binary Counter	
DM9318 8 to 3 Line Priority Encoder	4-287
DM9321 Dual 1-of-4 Decoder	
DM9322 Quad 1-of-2 Line Data Selector/Multiplexer	
DM9324 5-Bit Comparator	
DM9328 Dual 8-Bit Shift Register	
DM9334 8-Bit Addressable Latch	
DM9338 8-Bit Multiple Port Register	
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs	
DM9370 7-Segment Decoder/Driver/Latch with Open-Collector Outputs	
DM9374 7-Segment Decoder/Driver/Latch with Constant Current Sink Outputs	
DM9386 4-Bit Quad EXCLUSIVE-NOR with Open-Collector Outputs	
DM9601 Retriggerable Monostable Multivibrator (One-Shot) with Complementary Outputs	
DM9602 Dual Retriggerable Monostable Multivibrator (One-Shot) with Complementary Outputs	
DM96101 Quad 2-Input Positive NAND Buffer with Open-Collector Outputs	4-346

TTL—Mil/Aero Products	
5400/DM5400 Quad 2-Input NAND Gate	
DM5401 Quad 2-Input NAND Gate with Open-Collector Outputs	
5402/DM5402 Quad 2-Input NOR Gate	
DM5403 Quad 2-Input NAND Gate with Open-Collector Outputs	
5404/DM5404 Hex Inverter	
DM5405 Hex Inverter with Open-Collector Outputs	4-13
DM5406 Hex Inverting Buffer/Driver with High-Voltage Open-Collector Outputs	4-15
DM5407 Hex Buffer/Driver with High-Voltage Open-Collector Outputs	4-17
5408/DM5408 Quad 2-Input AND Gate	4-19
5409 Quad 2-Input AND Gate with Open-Collector Outputs	4-21
5410/DM5410 Triple 3-Input NAND Gate	4-23
DM5414 Hex Schmitt Trigger Inverter	
DM5416 Hex Inverting Buffer/Driver with High-Voltage Open-Collector Outputs	4-30
DM5417 Hex Buffer/Driver with High-Voltage Open-Collector Outputs	4-32
5420/DM5420 Dual 4-Input NAND Gate	4-34
5425 Dual 4-Input NOR Gate with Strobe	4-36
DM5426 Quad 2-Input NAND Buffer with High-Voltage Open-Collector Outputs	4-38
5430/DM5430 8-Input NAND Gate	4-42
5432/DM5432 Quad 2-Input OR Gate	
5437/DM5437 Quad 2-Input NAND Buffer	4-46
DM5438 Quad 2-Input NAND Buffer with Open-Collector Output	
5440 Dual 4-Input NAND Buffer	
5442A/DM5442A BCD to Decimal Decoder	
DM5445 BCD to Decimal Decoder/Driver	4-58
DM5447A BCD to 7-Segment Decoder/Driver with Open-Collector Outputs	4-61
5451 Duai 2-Wide 2-Input AND-OR-INVERT Gate	4-69
5451 Dual 2-Wide 2-Input AND-OR-INVERT Gate	4-69
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and	
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs	4-72
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and	4-72
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs	4-72
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs	4-72 4-75 4-78
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs	4-72 4-75 4-78 4-81
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs 5474/DM5474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary Outputs 5475/DM5475 4-Bit Bistable Latch 5476/DM5476 Dual J-K Flip-Flop with Preset and Clear 5483A 4-Bit Binary Full Adder with Fast Carry	4-72 4-75 4-78 4-81 4-84
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs 5474/DM5474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary Outputs 5475/DM5475 4-Bit Bistable Latch 5476/DM5476 Dual J-K Flip-Flop with Preset and Clear 5483A 4-Bit Binary Full Adder with Fast Carry 5485/DM5485 4-Bit Magnitude Comparator	4-72 4-75 4-78 4-81 4-84 4-87
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs 5474/DM5474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary Outputs 5475/DM5475 4-Bit Bistable Latch 5476/DM5476 Dual J-K Flip-Flop with Preset and Clear 5483A 4-Bit Binary Full Adder with Fast Carry 5485/DM5485 4-Bit Magnitude Comparator 5486/DM5486 Quad 2-Input EXCLUSIVE-OR Gate	4-72 4-75 4-78 4-81 4-84 4-87 4-91
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs 5474/DM5474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary Outputs 5475/DM5475 4-Bit Bistable Latch 5476/DM5476 Dual J-K Flip-Flop with Preset and Clear 5483A 4-Bit Binary Full Adder with Fast Carry 5485/DM5485 4-Bit Magnitude Comparator 5486/DM5486 Quad 2-Input EXCLUSIVE-OR Gate 5490/DM5490A Decade Counter	4-72 4-75 4-78 4-81 4-84 4-87 4-91 4-94
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs 5474/DM5474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary Outputs 5475/DM5475 4-Bit Bistable Latch 5476/DM5476 Dual J-K Flip-Flop with Preset and Clear 5483A 4-Bit Binary Full Adder with Fast Carry 5485/DM5485 4-Bit Magnitude Comparator 5486/DM5486 Quad 2-Input EXCLUSIVE-OR Gate 5490/DM5490A Decade Counter DM5493A 4-Bit Binary Counter	4-72 4-75 4-78 4-81 4-84 4-87 4-91 4-94
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs 5474/DM5474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary Outputs 5475/DM5475 4-Bit Bistable Latch 5476/DM5476 Dual J-K Flip-Flop with Preset and Clear 5483A 4-Bit Binary Full Adder with Fast Carry 5485/DM5485 4-Bit Magnitude Comparator 5486/DM5486 Quad 2-Input EXCLUSIVE-OR Gate 5490/DM5490A Decade Counter DM5493A 4-Bit Binary Counter 5495A 4-Bit Parallel Access Shift Register	4-72 4-75 4-78 4-81 4-84 4-91 4-94 4-94
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs 5474/DM5474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary Outputs 5475/DM5475 4-Bit Bistable Latch 5476/DM5476 Dual J-K Flip-Flop with Preset and Clear 5483A 4-Bit Binary Full Adder with Fast Carry 5485/DM5485 4-Bit Magnitude Comparator 5486/DM5486 Quad 2-Input EXCLUSIVE-OR Gate 5490/DM5490A Decade Counter DM5493A 4-Bit Binary Counter 5495A 4-Bit Parallel Access Shift Register 5497 Synchronous Modulo 64 Bit Rate Multiplier	4-72 4-75 4-81 4-84 4-87 4-91 4-94 4-101 4-104
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs 5474/DM5474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary Outputs 5475/DM5475 4-Bit Bistable Latch 5476/DM5476 Dual J-K Flip-Flop with Preset and Clear 5483A 4-Bit Binary Full Adder with Fast Carry 5485/DM5485 4-Bit Magnitude Comparator 5486/DM5486 Quad 2-Input EXCLUSIVE-OR Gate 5490/DM5490A Decade Counter DM5493A 4-Bit Binary Counter 5495A 4-Bit Parallel Access Shift Register 5497 Synchronous Modulo 64 Bit Rate Multiplier DM54107 Dual Master-Slave J-K Flip-Flop with Clear and Complementary Outputs	4-72 4-75 4-81 4-84 4-87 4-91 4-94 4-101 4-104
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs 5474/DM5474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary Outputs 5475/DM5475 4-Bit Bistable Latch 5476/DM5476 Dual J-K Flip-Flop with Preset and Clear 5483A 4-Bit Binary Full Adder with Fast Carry 5485/DM5485 4-Bit Magnitude Comparator 5486/DM5486 Quad 2-Input EXCLUSIVE-OR Gate 5490/DM5490A Decade Counter DM5493A 4-Bit Binary Counter 5495A 4-Bit Parallel Access Shift Register 5497 Synchronous Modulo 64 Bit Rate Multiplier DM54107 Dual Master-Slave J-K Flip-Flop with Clear and Complementary Outputs DM54109 Dual Positive-Edge-Triggered J-K Flip-Flops with Preset and Clear	4-72 4-75 4-81 4-84 4-87 4-91 4-94 4-101 4-104
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs 5474/DM5474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary Outputs 5475/DM5475 4-Bit Bistable Latch 5476/DM5476 Dual J-K Flip-Flop with Preset and Clear 5483A 4-Bit Binary Full Adder with Fast Carry 5485/DM5485 4-Bit Magnitude Comparator 5486/DM5486 Quad 2-Input EXCLUSIVE-OR Gate 5490/DM5490A Decade Counter DM5493A 4-Bit Binary Counter 5495A 4-Bit Parallel Access Shift Register 5497 Synchronous Modulo 64 Bit Rate Multiplier DM54107 Dual Master-Slave J-K Flip-Flop with Clear and Complementary Outputs DM54109 Dual Positive-Edge-Triggered J-K Flip-Flops with Preset and Clear 54121/DM54121 Monostable Multivibrator (One-Shot) with Schmitt Trigger Input, Clear, and	4-72 4-75 4-81 4-84 4-91 4-94 4-101 4-104 4-113
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs 5474/DM5474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary Outputs 5475/DM5475 4-Bit Bistable Latch 5476/DM5476 Dual J-K Flip-Flop with Preset and Clear 5483A 4-Bit Binary Full Adder with Fast Carry 5485/DM5485 4-Bit Magnitude Comparator 5486/DM5486 Quad 2-Input EXCLUSIVE-OR Gate 5490/DM5490A Decade Counter DM5493A 4-Bit Binary Counter 5495A 4-Bit Parallel Access Shift Register 5497 Synchronous Modulo 64 Bit Rate Multiplier DM54107 Dual Master-Slave J-K Flip-Flop with Clear and Complementary Outputs DM54109 Dual Positive-Edge-Triggered J-K Flip-Flops with Preset and Clear 54121/DM54121 Monostable Multivibrator (One-Shot) with Schmitt Trigger Input, Clear, and Complementary Outputs	4-72 4-75 4-81 4-84 4-91 4-94 4-101 4-104 4-113
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs 5474/DM5474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary Outputs 5475/DM5475 4-Bit Bistable Latch 5476/DM5476 Dual J-K Flip-Flop with Preset and Clear 5483A 4-Bit Binary Full Adder with Fast Carry 5485/DM5485 4-Bit Magnitude Comparator 5486/DM5486 Quad 2-Input EXCLUSIVE-OR Gate 5490/DM5490A Decade Counter DM5493A 4-Bit Binary Counter 5495A 4-Bit Parallel Access Shift Register 5497 Synchronous Modulo 64 Bit Rate Multiplier DM54107 Dual Master-Slave J-K Flip-Flop with Clear and Complementary Outputs DM54109 Dual Positive-Edge-Triggered J-K Flip-Flops with Preset and Clear 54121/DM54121 Monostable Multivibrator (One-Shot) with Schmitt Trigger Input, Clear, and Complementary Outputs	4-72 4-75 4-81 4-84 4-91 4-94 4-101 4-104 4-113
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs 5474/DM5474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary Outputs 5475/DM5475 4-Bit Bistable Latch 5476/DM5476 Dual J-K Flip-Flop with Preset and Clear 5483A 4-Bit Binary Full Adder with Fast Carry 5485/DM5485 4-Bit Magnitude Comparator 5486/DM5486 Quad 2-Input EXCLUSIVE-OR Gate 5490/DM5490A Decade Counter DM5493A 4-Bit Binary Counter 5495A 4-Bit Parallel Access Shift Register 5497 Synchronous Modulo 64 Bit Rate Multiplier DM54107 Dual Master-Slave J-K Flip-Flop with Clear and Complementary Outputs DM54109 Dual Positive-Edge-Triggered J-K Flip-Flops with Preset and Clear 54121/DM54121 Monostable Multivibrator (One-Shot) with Schmitt Trigger Input, Clear, and Complementary Outputs 54122 Retriggerable Resettable Multivibrator (One-Shot) with Clear and Complementary	4-72 4-75 4-81 4-84 4-91 4-94 4-101 4-110 4-113 4-116 4-120
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs 5474/DM5474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary Outputs 5475/DM5475 4-Bit Bistable Latch 5476/DM5476 Dual J-K Flip-Flop with Preset and Clear 5483A 4-Bit Binary Full Adder with Fast Carry 5485/DM5485 4-Bit Magnitude Comparator 5486/DM5486 Quad 2-Input EXCLUSIVE-OR Gate 5490/DM5490A Decade Counter DM5493A 4-Bit Binary Counter 5495A 4-Bit Parallel Access Shift Register 5497 Synchronous Modulo 64 Bit Rate Multiplier DM54107 Dual Master-Slave J-K Flip-Flop with Clear and Complementary Outputs DM54109 Dual Positive-Edge-Triggered J-K Flip-Flops with Preset and Clear 54121/DM54121 Monostable Multivibrator (One-Shot) with Schmitt Trigger Input, Clear, and Complementary Outputs 54122 Retriggerable Resettable Multivibrator (One-Shot) with Clear and Complementary Outputs	4-72 4-75 4-81 4-84 4-91 4-94 4-101 4-110 4-113 4-116 4-120
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs	4-72 4-75 4-81 4-84 4-91 4-94 4-101 4-110 4-113 4-116 4-120
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs 5474/DM5474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary Outputs 5475/DM5475 4-Bit Bistable Latch 5476/DM5476 Dual J-K Flip-Flop with Preset and Clear 5483A 4-Bit Binary Full Adder with Fast Carry 5485/DM5485 4-Bit Magnitude Comparator 5486/DM5486 Quad 2-Input EXCLUSIVE-OR Gate 5490/DM5490A Decade Counter DM5493A 4-Bit Binary Counter 5495A 4-Bit Parallel Access Shift Register 5497 Synchronous Modulo 64 Bit Rate Multiplier DM54107 Dual Master-Slave J-K Flip-Flop with Clear and Complementary Outputs DM54109 Dual Positive-Edge-Triggered J-K Flip-Flops with Preset and Clear 54121/DM54121 Monostable Multivibrator (One-Shot) with Schmitt Trigger Input, Clear, and Complementary Outputs 54122 Retriggerable Resettable Multivibrator (One-Shot) with Clear 54123 Dual Retriggerable Monostable Multivibrator (One-Shot) with Clear and Complementary Outputs 54125/DM54125 Quad TRI-STATE Buffer DM54132 Quad 2-Input NAND Gate with Schmitt Trigger Inputs	4-72 4-75 4-81 4-84 4-91 4-94 4-101 4-113 4-116 4-120 4-124 4-128 4-131
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs 5474/DM5474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary Outputs 5475/DM5475 4-Bit Bistable Latch 5476/DM5476 Dual J-K Flip-Flop with Preset and Clear 5483A 4-Bit Binary Full Adder with Fast Carry 5485/DM5485 4-Bit Magnitude Comparator 5486/DM5486 Quad 2-Input EXCLUSIVE-OR Gate 5490/DM5490A Decade Counter DM5493A 4-Bit Binary Counter DM5493A 4-Bit Binary Counter 5495A 4-Bit Parallel Access Shift Register 5497 Synchronous Modulo 64 Bit Rate Multiplier DM54107 Dual Master-Slave J-K Flip-Flop with Clear and Complementary Outputs DM54109 Dual Positive-Edge-Triggered J-K Flip-Flops with Preset and Clear 54121/DM54121 Monostable Multivibrator (One-Shot) with Schmitt Trigger Input, Clear, and Complementary Outputs 54122 Retriggerable Resettable Multivibrator (One-Shot) with Clear and Complementary Outputs 54123 Dual Retriggerable Monostable Multivibrator (One-Shot) with Clear and Complementary Outputs 54125/DM54125 Quad TRI-STATE Buffer DM54132 Quad 2-Input NAND Gate with Schmitt Trigger Inputs DM54145 BCD to Decimal Decoder/Driver	4-72 4-75 4-81 4-84 4-91 4-94 4-101 4-113 4-116 4-120 4-124 4-128 4-131 4-134
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and Complementary Outputs 5474/DM5474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary Outputs 5475/DM5475 4-Bit Bistable Latch 5476/DM5476 Dual J-K Flip-Flop with Preset and Clear 5483A 4-Bit Binary Full Adder with Fast Carry 5485/DM5485 4-Bit Magnitude Comparator 5486/DM5486 Quad 2-Input EXCLUSIVE-OR Gate 5490/DM5490A Decade Counter DM5493A 4-Bit Binary Counter 5495A 4-Bit Parallel Access Shift Register 5497 Synchronous Modulo 64 Bit Rate Multiplier DM54107 Dual Master-Slave J-K Flip-Flop with Clear and Complementary Outputs DM54109 Dual Positive-Edge-Triggered J-K Flip-Flops with Preset and Clear 54121/DM54121 Monostable Multivibrator (One-Shot) with Schmitt Trigger Input, Clear, and Complementary Outputs 54122 Retriggerable Resettable Multivibrator (One-Shot) with Clear 54123 Dual Retriggerable Monostable Multivibrator (One-Shot) with Clear and Complementary Outputs 54125/DM54125 Quad TRI-STATE Buffer DM54132 Quad 2-Input NAND Gate with Schmitt Trigger Inputs	4-72 4-75 4-81 4-84 4-91 4-94 4-101 4-113 4-116 4-120 4-124 4-128 4-131 4-134

TTL—Mil/Aero Products (Continued)	
54153/DM54153 Dual 1-of-4 Line Data Selector/Multiplexer4-14	
54154/DM54154 4-to-16 Line Decoder/Demultiplexer	
DM54155 Dual 2-to-4 Line Decoder/1-to-4 Line Demultiplexer	53
54157/DM54157 Quad 2-to-1 Line Data Selector/Multiplexer4-1	56
54161/DM54161A Synchronous 4-Bit Binary Counter with Asynchronous Clear	59
DM54163A Synchronous 4-Bit Binary Counter with Synchronous Clear	59
54164 8-Bit Serial In/Parallel Out Shift Register with Asynchronous Clear4-1	67
54165 8-Bit Parallel-to-Serial Converter	70
DM54166 8-Bit Parallel or Serial In/Serial Out Shift Register	73
54170 4-by-4 Register File with Open-Collector Outputs4-1	77
54173/DM54173 4-Bit TRI-STATE D Register	81
54174/DM54174 Hex D Flip-Flop with Clear	85
54175/DM54175 Quad D Flip-Flop with Clear and Complementary Outputs4-1	85
DM54180 9-Bit Parity Generator/Checker	90
DM54181 Arithmetic Logic Unit/Function Generator	93
54191/DM54191 Synchronous Up/Down 4-Bit Binary Counter with Mode Control	.09
DM54193 Synchronous Up/Down 4-Bit Binary Counter with Dual Clock	
DM54194 4-Bit Bidirectional Universal Shift Register4-2	
54279 Quad Set-Reset Latch	
54283 4-Bit Binary Full Adder with Fast Carry	29
54298 Quad 2-Port Register (Multiplexer with Storage)	.33
DM54365 Hex TRI-STATE Buffer/Bus Driver	36
DM54367 Hex TRI-STATE Buffer/Bus Driver4-2:	
DM54368 Hex TRI-STATE Inverting Buffer/Bus Driver4-2	
DM7123 Quad TRI-STATE 1-of-2 Line Data Selector/Multiplexer4-2-	
DM7130 10-Bit Magnitude Comparator with Open-Collector Outputs	
DM7136 6-Bit Unified Bus Comparator with Open-Collector Outputs	50
DM7160 6-Bit Magnitude Comparator with Open-Collector Outputs	53
9300 4-Bit Positive-Edge-Triggered Parallel or Serial Access Shift Register	
9301 1-of-10 Line Decoder	
9308 Dual 4-Bit Latch	
9309 Dual 1-of-4 Line Data Selector/Multiplexer with Complementary Outputs4-2	65
9311/DM9311 4-to-16 Line Decoder/Demultiplexer	
9312 1-of-8 Line Data Selector/Multiplexer	
9314 Quad Latch4-2	
9316/DM9316 Synchronous 4-Bit Binary Counter4-2	
9318/DM9318 8 to 3 Line Priority Encoder	
9321 Dual 1-of-4 Decoder	
9322/DM9322 Quad 1-of-2 Line Data Selector/Multiplexer4-2	94
9324 5-Bit Comparator	
9328 Dual 8-Bit Shift Register	01
9334/DM9334 8-Bit Addressable Latch	
9338 8-Bit Multiple Port Register	
9348 12-Input Parity Checker/Generator4-3	
9601/DM9601 Retriggerable Monostable Multivibrator (One-Shot) with Complementary	
Outputs	37
9602/DM9602 Dual Retriggerable Monostable Multivibrator (One-Shot) with Complementary	
Outputs4-3	41
TTL (Low Power)—Mil/Aero	
DM54L00 Quad 2-Input NAND Gate	5-3
DM54L02 Quad 2-Input NOR Gate	
DM54L04 Hex Inverter	

TTL (Low Power)—Mil/Aero (Continued)	
DM54L10 Triple 3-Input NAND Gate	5-9
DM54L72 AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs5-	-11
DM54L73 Dual J-K Flip-Flop with Clear and Complementary Outputs5-	14
DM54L74 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear, and Complementary	
Outputs	·17
DM54L93 4-Bit Binary Counter5-	·20
DM54L95 4-Bit Parallel Access Shift Register5-	-23
DM54L98 4-Bit Data Selector/Storage Register5-	-26
93L00 4-Bit Universal Shift Register5-	.28
93L01 1-of-10 Decoder5-	.33
93L08 Dual 4-Bit Latch5-	
93L09 Dual 4-Input Multiplexer5-	.39
93L10 BCD Decade Counter/4-Bit Binary Counter5-	.42
93L12 8-Input Multiplexer5-	∙48
93L14 Quad Latch	
93L16 BCD Decade Counter/4-Bit Binary Counter5-	.42
93L21 Dual 1-of-4 Decoder	
93L22 Quad 2-Input Multiplexer5-	.59
93L24 5-Bit Comparator5-	-62
93L28 Dual 8-Bit Shift Register5-	
93L34 8-Bit Addressable Latch5-	
93L38 8-Bit Multiple Port Register	
96L02 Dual Retriggerable Resettable Monostable Multivibrator (One-Shot)5-	-78



Section 1
Introduction to
Bipolar Logic



Section 1—Introduction to Bipolar Logic

Guide to Bipolar Logic Device Families	1-3
Consolidation of National Semiconductor and Fairchild Semiconductor	1-7
IC Device Testing	1-9
Functional Index	1-17
Glossary of Terms	1-26
Test Waveforms	1-31

Guide to Bipolar Logic Device Families



Since the introduction of the first saturating logic bipolar integrated circuit family (DM54/DM74), there have been many developments in the process and manufacturing technologies as well as circuit design techniques which have produced new generations (families) of bipolar logic devices. Each generation had advantages and disadvantages over the previous generations. Today National provides seven bipolar logic families.

TTL (DM54/DM74)
Low Power TTL (54L)
Low Power Schottky (DM54LS/DM74LS)
Advanced Low Power Schottky (DM54ALS/DM74ALS)
Schottky (DM54S/DM74AS)
Advanced Schottky (DM54S/DM74AS)
FAST (54F/74F)

TTL LOGIC (DM54/DM74) and (54xx)

TTL logic was the first saturating logic integrated circuit family introduced, thus setting the standard for all the future families. It offers a combination of speed, power consumption, output source and sink capabilities suitable for most applications. This family offers the greatest variety of logic functions. The basic gate (see *Figure 1*) features a multiple-emitter input configuration for fast switching speeds, active pull-up output to provide a low driving source impedance which also improves noise margin and device speed. Typical device power dissipation is 10 mW per gate and the typical propagation delay is 10 ns when driving a 15 pF/400Ω load.

LOW POWER TTL (DM54L)

The low power family has essentially the same circuit configuration as the TTL devices. The resistor values, however, are increased by nearly tenfold, which results in tremendous reduction of power dissipation to less than $\frac{1}{10}$ of the TTL family. Because of this reduction of power, the device speed

V_{CC}

1.6 kΩ

1.6 kΩ

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)

1.7 (04)


1.7 (04)

1.7

is sacrificed. The propagation delays are increased threefold. These devices have a typical power dissipation of 1 mW per gate and typical propagation delay of 33 ns, making this family ideal for applications where power consumption and heat dissipation are the critical parameters.

LOW POWER SCHOTTKY (DM54LS/DM74LS and 54LS)

The low power Schottky family features a combined fivefold reduction in current and power when compared to the TTL family. Gold doping commonly used in the TTL devices reduces switching times at the expense of current gain. The LS process overcomes this limitation by using a surface barrier diode (Schottky diode) in the baker clamp configuration between the base and collector junction of the transistor. In this way, the transistor is never fully saturated and recovers quickly when base drive is interrupted. Using shallower diffusion and soft-saturating Schottky diode clamped transistors, higher current gains and faster turn-on times are obtained. The National LS circuits and a majority of the former Fairchild LS circuits do not use the multi-emitter inputs. They use diode-transistor inputs which are faster and give increased input breakdown voltage; the input threshold is ~0.1V lower than TTL. A few of the former Fairchild LS circuits use the traditional emitter inputs and thus have input breakdown ratings of 5.5V. These circuits are the open-collector gate types 'LS03, 'LS05, 'LS22 and 'LS136; flip-flop types 'LS74, 'LS109, 'LS112 and 'LS113; and the clock inputs of the 'LS490. Another commonly used input is the vertical substrate PNP transistor. In addition to fast switching, it exhibits very high impedance at both the high and low input states, and the transistor's current gain (β) significantly reduces input loading and provides better output performance. The output structure is also modified with a Darlington transistor pair to increase speed and improve drive capability. An active pull-down transistor (Q3) is incorporated to



1-3

yield a symmetrical transfer characteristic (squaring network). This family achieves circuit performance exceeding the standard TTL family at fractions of its power consumption. The typical device power dissipation is 2 mW per gate and typical propagation delay is 10 ns while driving a 15 pF/ 2 k Ω load.

SCHOTTKY (DM54S/DM74S)

This family features the high switching speed of unsaturated bipolar emitter-coupled logic, but consumes more power than standard TTL devices. To achieve this high speed, the Schottky barrier diode is incorporated as a clamp to divert the excess base current and to prevent the transistor from reaching deep saturation. The Schottky gate input and internal circuitry resemble the standard TTL gate except the resistor values are about one-half the TTL value. The output section has a Darlington transistor pair for pull-up and an active pull-down squaring network. This family has power dissipation of 20 mW per gate and propagation delays three times as fast as TTL devices with the average time of 3 ns while driving 15 pF/280 Ω load.

ADVANCED LOW POWER SCHOTTKY (DM54ALS/DM74ALS)

The advanced low power Schottky family is one of the most advanced TTL families. It delivers twice the data handling efficiency and still provides up to 50% reduction in power consumption compared to the LS family. This is possible because of a new fabrication process where components are isolated by a selectively grown thick-oxide rather than the P-N junction used in conventional processes. This refined process, coupled with improved circuit design techniques, yields smaller component geometries, shallower diffusions, and lower junction capacitances. This enables the devices to have increased fT in excess of 5 GHz and improved switching speeds by a factor of two, while offering much lower operating currents.

In addition to the pin-to-pin compatibility of the ALS family, a large number of MSI and LSI functions are introduced in the high density 24-pin 300 mil DIP. These devices offer the designers greater cost effectiveness with the advantages of reduced component count, reduced circuit board real-estate, increased functional capabilities per device and improved speed-power performance.

The basic ALS gate schematic is guite similar to the LS

The basic ALS gate schematic is quite similar to the LS gate. It consists of either the PNP transistor or the diode inputs, Darlington transistor pair pull-up and active pull-down (squaring network) at the output. Since the shallower diffusions and thinner oxides will cause ALS devices to be more susceptible to damage from electro-static discharge, additional protection via a base-emitter shorted transistor is included at the input for rapid discharge of high voltage static electricity. Furthermore, the inputs and outputs are clamped by Schottky diodes to prevent them from swinging excessively below ground level. A buried N+ guard ring around all input and output structures prevents crosstalk. The ALS family has a typical power dissipation of 1 mW per gate and typical propagation delay time of 4 ns into a 50 pF/2 k Ω load.

ADVANCED SCHOTTKY (DM54AS/DM74AS)

This family of devices is designed to meet the needs of the system designers who require the ultimate in speed. Utilizing Schottky barrier diode clamped transistors with shallower diffusions and advanced oxide-isolation fabrication techniques, the AS family achieves the fastest propagation delay that bipolar technology can offer. The AS family has virtually the same circuit configuration as the ALS family. It has PNP transistor or diode inputs with electrostatic protection base-emitter shorted transistors. The output totem-pole consists of a Darlington pair transistor pull-up and an active





FIGURE 3. DM54LS00/DM74LS00



pull-down squaring network. The inputs and outputs are Schottky clamped to attenuate critical transmission line reflections. In addition, the circuit contains the "Miller Killer" network at the output section to improve output rise time and reduce power consumption during switching at high repetition rates. The AS family yields typical power dissipation of 7 mW per gate and propagation delay time of 1.5 ns when driving a 50 pF/2 $k\Omega$ load.

FAST® TECHNOLOGY

FAST (Fairchild Advanced Schottky TTL) circuits are made with the advanced isoplanar II process, which produces transistors with very high, well-controlled switching speeds, extremely small parasitic capacitances and \mathbf{f}_T in excess of 5 GHz. Isoplanar is an established National process, used for years in the manufacture of bipolar memories. CMOS, subnanosecond ECL and $\mathbf{i}^3\mathbf{L}^\intercal\mathbf{M}$ (Isoplanar Integrated Injection Logic) LSI devices.

In the isoplanar process, components are isolated by a selectively grown thick oxide rather than the p⁺ isolation region used in the planar process. Since this oxide needs no separation from the base-collector regions, component and

chip sizes are substantially reduced. The base and emitter ends terminate in the oxide wall; masks can thus overlap the device area into the isolation oxide. This overlap feature eliminates the extremely close tolerances normally required for base and emitter masking, and the standard photolithographic processes can be used.

SELECTING A FAMILY

Two factors shoud be considered when choosing a logic family for application, speed and power consumption. New logic families were created to improve the speed or lower the power consumption of the previous families. The following tables rate each family.

Spe	ed	Power Consumption					
Fastest ↓	AS/F S ALS LS TTL	Low ↓	L ALS LS F AS TTI				
Slowest	L	Hìgh	S				





FIGURE 4. DM54S00/DM74S00



TL/F/5534-5




FIGURE 6. DM54AS00/DM74AS00

TL/F/5534-6



Consolidation of National Semiconductor and Fairchild Semiconductor

The combination of National Semiconductor and Fairchild Semiconductor provides the largest selection of Bipolar Logic Devices available anywhere. Recognizing that two of the major product lines overlap—Low Power Schottky and Standard TTL—both the Mil/Aero and Commercial products were consolidated so as to have the least impact on their customers.


Military/Aerospace Products

All of the Mil/Aero MIL-STD-883 devices were maintained for both National and Fairchild. In other words, the same mask set, fab processes and electrical tests and specifications were continued for all devices previously made by Fairchild Semiconductor as well as National Semiconductor, whether there was duplication of a device or not. For exam-

ple, the QUAD 2-INPUT NAND Gates, DM54LS00 and 54LS00 are both available. The former's performance is described by RET's (Reliability Electrical Test specifications); and the latter's by a Table I. This is done to prevent considerable inconvenience to our customers who would have had to modify their Source Control Drawings were a change made to the device or its name.

While the datasheets in this databook do not describe the full performance of the Mil/Aero devices, the Table I and/or the RET's do, and may be obtained through your local Field Sales Offices or Representatives.


In terms of nomenclature, National Semiconductor uses the prefix "DM" to represent all National-origin Mil/Aero devices. The Fairchild-origin Mil/Aero devices uses no "DM" prefix. Ordering information is included as well.



Commercial Products

The majority of products in the Low Power Schottky, Schottky and TTL logic families produced by National and Fairchild are nearly identical in performance and considerably overlap in portfolio size. All of the sole source functions were retained after the consolidation to minimize the impact

to our customers. Fairchild devices that remain in the logic family portfolios are now designated by the National nomenclature. Where a Fairchild device was named 74LS373PC, it will now be referenced to as a DM74LS373N. Please refer to the ordering format below.



IC Device Testing



Understanding the intent and practice of IC device testing is vital to insuring both the quality and proper usage of integrated circuits. All National Semiconductor data sheets list the AC and DC parameters with min and/or max limits, along with forcing functions. Understanding when a part fails the limit, and which forcing functions are really tighter, is critical when determining if an IC device is good or bad.

All of National's databook parameters are defined and guaranteed for "worst-case testing." Input loading currents (fanin) are tested at the input and $V_{\rm CC}$ levels that most increase that loading, while the output drive capability (fan-out) is tested at the input and $V_{\rm CC}$ levels that most decrease that capability. $I_{\rm CC}$ is tested with the input conditions and $V_{\rm CC}$ level that yield the greatest $I_{\rm CC}$ value, and $V_{\rm CLAMP}$ is tested such that the negative voltage is maximized for the given clamp current. The fan-in and fan-out specs are contained in the $I_{\rm IH}$, $I_{\rm CH}$, $I_{\rm IL}$ and $I_{\rm OL}$ values. To guarantee these fan-in and fan-out limits at 10, the $I_{\rm OL}$ must be at least 10 times the $I_{\rm IL}$ and the $I_{\rm OH}$ must be at least 10 times the $I_{\rm IH}$. Be aware that the fan-in and fan-out specifications are valid only within a given device family. The standard input loading and output drives are shown in Table I.

Notice that the I_{OL} is at least 10 times the I_{IL} and that the I_{OH} is greater than 10 times the I_{IH} . Also notice that these are "standard" drive and load currents for single sink ouputs and inputs. Certain devices may have multiple load inputs where the input line goes to several input structures and has, say, 2 or 3 times the normal I_{IL} and I_{IH} loading.

Certain other devices will have "triple sink" outputs that can drive 3 times the standard l_{OL} and l_{OH} currents. These devices are generally bus drivers, or drivers intended to drive highly capacitive loads. Finally, there are certain devices that have PNP inputs that reduce the l_{IL} loading to typically $-200~\mu\text{A}$, thus allowing an increased DC fan-in of 20. One must therefore be careful when interfacing many different types of devices, even in the same family, and not simply go the "fan-out of 10" rule.

When dealing with any kind of device specification, it is important to note that there exists a pair of test conditions that define that test: the forcing function and the limit. Forcing functions appear under the column labeled "Conditions" and define the external operating constraints placed upon the device tested. The actual test limit defines how well the device responds to these constraints. For example, take the parameter VOH(min) for the DM74LS00. It is tested at $V_{CC(min)} = 4.75V$ commercial, using an $I_{OH} = -400 \mu A$. If we required an $I_{OH} = -800 \mu A$, this would be a "tighter" test, as the output voltage drops with increased IOH. Hence, a device that would pass the $-800~\mu\text{A}$ l_{OH} would also pass the $-400 \,\mu\text{A}$ l_{OH}, but not necessarily the other way around. Futhermore, VOH tracks with VCC, which is why VCC(min) is the worst-case testing, and not V_{CC(max)}. Finally, forcing inputs to threshold represents the most difficult testing because this puts those inputs as close as possible to the actual switching point and guarantees that the device will meet the VIH/VIL spec.

TABLE I. Fan-In/Fan-Out

Device Family	Input Loading	Output Drive
TTL	$I_{IL} = -1.6 \text{ mA}$ $I_{IH} = 40 \mu\text{A}$	$I_{OL} = 16 \text{ mA}$ $I_{OH} = -400 \mu\text{A}$
Low Power Schottky	$I_{IL} = -400 \mu\text{A}$ $I_{IH} = 20 \mu\text{A}$	$I_{OL}=4$ mA (Mil) $I_{OL}=8$ mA (Com) $I_{OH}=-400~\mu$ A
Schottky	$I_{IL} = -2 \text{ mA}$ $I_{IH} = 50 \mu\text{A}$	$I_{OL} = 20 \text{ mA}$ $I_{OH} = -1 \text{ mA}$

Tables II and III show the "direction" of the looser/tighter testing for most common DC parameters. Notice that one can tighten either the forcing function or the limit, or both. Tightening either one is sufficient to insure a tighter test. Also notice the difference between max and min limits. For \log (double-ended limits), even though -20 mA is more positive than -100 mA, and is mathematically the max limit,

the magnitude of the number is the determining factor when deciding which is the max limit. The negative sign simply implies the direction that the current is going, with a negative current leaving the device, and a positive current entering the device. Table II shows the direction of tighter forcing functions, while Table III shows the direction of tighter limits.

TABLE II. Looser/Tighter Forcing Functions Example: DM74LS00

Condition	Test	Looser	Nominal	Tighter	Units
lik	V _{IK}	-17	-18	-19	mA
ЮН	V _{OH}	-350	-400	-450	μΑ
loL	VOL	3	4	5	mA
V _I	l ₁	6.5	7	7.5	V
V _{IH}	l _{IH}	2.6	2.7	2.8	V
V _{IL}	l _{IL}	0.5	0.4	0.3	V
v_0	los	0.1	0.0	-0.1	V
V _{CC}	lcc	5.0	5.5	6.0	٧

TABLE III. Looser/Tighter Test Limits Example: DM74LS00

Parameter	Looser	Nominal	Tighter	Units
V _{IH(min)}	2.1	2.0	1.9	ν
V _{IL(max)}	0.7	8.0	0.9	V
V _{IK(max)}	-1.6	-1.5	-1.4	V
V _{OH(min)}	2.6	2.7	2.8	V
V _{OL(max)}	0.6	0.5	0.4	V
I _{I(min)}	6.5	7.0	7.5	v
I _{IH(max)}	50	40	30	μΑ
I _{IL(max)}	-450	-400	-390	μΑ
I _{OS(max)}	-110	-100	-90	mA
los(min)	-10	-20	-30	mA
I _{CCH(max)}	1.7	1.6	1.5	mA
ICCL(max)	4.5	4.4	4.3	mA


•


Following are the test set-ups that are used to test the DC parametrics. In each case, the gate connection, equivalent circuit schematic and resultant voltage/current plot are shown.


The indicated graphs are typical of LS products and are similiar to other bipolar logic families. The schematics shown are for single inversion devices and represent generalized circuits.

OUTPUT VOLTAGE LOW LEVEL (VOL)

Both inputs are connected to logic "1" values (assuming an inverting gate) and forced at the V_{IH} specs. V_{CC} minimum is used, and I_{OL} is forced on the output. The resulting V_{OL} is










measured. For typical LS products, the military and commercial test points are indicated on the V_{OL} vs I_{OL} graph. In each case, the device must not exceed the V_{OL} spec when the I_{OL} current is being forced.

OUTPUT VOLTAGE HIGH LEVEL (VOH)

One input is tied high (any value above 2.0V) and the other input is forced at the V $_{IL}$ threshold (assuming a single inversion gate). The minimum V $_{CC}$ value is used. Each input is tested independently and the I $_{OH}$ current is forced. The resulting V $_{OH}$ is measured. The V $_{OH}$ vs I $_{OH}$ graph shows the military and commercial V $_{OH}$ /I $_{OH}$ test points for standard LS products.








INPUT CURRENT HIGH LEVEL (IIH)

 I_{IH} tests the input leakage in the high state. For MET, diode, and PNP input, the test set-up consists of all inputs except the one under test tied high (greater than V_{IH}). The remaining input has the V_{IH} value forced upon it, and the resultant I_{IH} is measured. This test checks for emitter-to-collector inverse transistor action for MET inputs, and reverse bias leakage for diode and PNP inputs.


For MET inputs, there is also an additional set-up for $I_{\rm IH}$ testing that checks for emitter-to-emitter transistor action. This is done with all the other inputs tied to ground.


MAXIMUM INPUT CURRENT (II)

 I_{l} or BV_{IN} testing is the same as the emitter-to-collector leakage test (I_{lH}) and guarantees that the input will not pass more than the specified current at the stated specification (100 μ A at 7V for LS).



TL/F/6731-7







INPUT CURRENT LOW LEVEL (IIL)


One input at a time is tested with the other inputs tied to a solid "1" value. V_{CC} is set to the maximum value and the V_{IL} value is forced. I_{IL} is then measured.

$$\begin{split} I_{IL} &= \frac{[V_{CC} - (V_{IL} + V_{BE})]}{R1} \quad \text{Standard Inputs} \\ I_{IL} &= \frac{[V_{CC} - (V_{IL} + V_{SH})]}{R1} \quad \text{Diode Inputs} \\ I_{IL} &= \frac{[V_{CC} - (V_{IL} + V_{BE})]}{R1 \times \beta} \quad \text{PNP Inputs} \end{split}$$

 $I_{\rm IL}$ is intended to measure the value of the base pull-up resistor on the input, and to guarantee the maximum input load an IC presents.








OUTPUT SHORT CIRCUIT CURRENT (IOS)


 l_{OS} is measured with $V_{CC(max)}$ and the 0V forced on the output while it is in the high state. The resultant current is measured. The purpose of this is to check the l_{OS} resistor that forms the Darlington's collector pull-up. This parameter is important as it reflects both the maximum current the device will draw and the maximum drive it will provide when it is switching from low to high.

Caution must be taken when measuring TTL, LS and S outputs as the power dissipated on the die will be substantial. IoS shorts should not be maintained in excess of one second or damage to the device may result.




Vo (V)

TL/F/6731-13




TL/F/6731~15





TL/F/6731-17

SUPPLY CURRENT HIGH LEVEL (I_{CCH}) AND SUPPLY CURRENT LOW LEVEL (I_{CCL})

Both I_{CCH} and I_{CCL} are tested using the V_{CC} maximum value. The inputs are set to the values necessary to achieve the output in the desired state. All outputs are left open, neither sourcing nor sinking current. The goal of this test is to guarantee the maximum quiescent operating power that the device will draw.







INPUT CLAMP VOLTAGE (VIC OR VIK)


V_{CLAMP}(V_{IK}) is measured with all but one input tied high and the lik current forced on the remaining input. V_{CC} is set to the minimum and the VIK voltage is measured.


OUTPUT TRI-STATE CURRENT HIGH LEVEL (IOZH) AND OUTPUT TRI-STATE CURRENT LOW LEVEL (IOZL)

TRI-STATE® ISINK and ISOURCE are measured with the output control input tied to the appropriate threshold value (usually $V_{IL} = 0.8V$) and with $V_{CC(max)}$. This is to insure that the output will have the greatest drive capability and the TRI-STATE control can effectively "turn off" the output under these conditions.

TRI-STATE ISINK: Output is set in the high state and then TRI-STATE mode. V_{OZL} = 0.4V is then applied. The current drawn out of the device is then measured.

TRI-STATE ISOURCE: Output is set in the low state and then TRI-STATE mode. $V_{OZH} = 2.7V$ is then applied. The current drawn into the device is then measured.






I_{OZH} vs V_{OZH} (TRI-STATE I_{SOURCE}),


TL/F/6731-20

Voz

loz


Vcc = MIN TL/F/6731-21






HIGH LEVEL OUTPUT CURRENT (OPEN-COLLECTOR DEVICES ONLY)

 I_{CEX} is tested with the output in the high state. V_{CC} is set to 5.0V and the specified voltage (5.5V for LS) is applied to the output. The inputs are at the threshold values (0.8V and 2.0V, depending upon the logic to put output in the high state) and the resulting I_{CEX} leakage current is measured.





AC SWITCHING CHARACTERISTICS

The AC switching characteristics are generally measured in units of time (commonly in nanoseconds), and define how long it takes for the signal to propagate from the input to the output. The definitions used in determining the pass/fail status of each limit are not the same for AC as they are for DC. The distinction lies in the fact that for DC operation there exists one characteristic V-I curve on which the device must operate. Devices are good if they operate on the correct side of the limit, and bad if they operate on the wrong side of the limit. When dealing with certain AC parameters (fMAX, tSET-UP, tHOLD, tRELEASE, tpw), the device can, and usually does, operate on both sides of the databook limit. The limit really implies a boundary that all devices are guaranteed to exceed. Depending upon the parameter, the device will either operate at all values above and some below the limit, or it will operate at all values below and some above the limit. In each case, the device is only guaranteed to operate for all values on one side of the limit. Although the device will also operate beyond the limit, it is not guaranteed to. Furthermore, device operation beyond the limit is not considered a failure. For instance, take the f_{MAX} parameter with a min limit of 25 MHz. All devices are guaranteed to operate at all frequencies below 25 MHz and will operate in excess of 25 MHz, although this is not guaranteed. Now, take the example of tSET-UP with a minimum limit of 25 ns. All of the devices are guaranteed to operate with a set-up time of 25 ns and longer, and will operate with set-up times below 25 ns, although this is not guaranteed either. Be aware that both of these specifications are listed in the minimum column in the databook, but the interpretation of what is failing differs significantly.

Propagation delays (called prop delays and denoted by the symbols t_{PHL} and t_{PLH}) are specified as maximum limits, and guarantee the maximum time one must wait to insure that the correct data has appeared at the device's output. Each propagation delay is specified from one input to one output only.

Input set-up and hold times (including t_{RELEASE}) specify how long one input must be stable at a particular logic level prior to an action occurring at another input. For example, take the DM54/74LS74 positive-edge-triggered D flip-flop. The "set-up 1" specification defines how long a logic "1" must be present and stable at the DATA input prior to the positive edge of the CLOCK to insure that the device will recognize that data as a "1". There also exists a "hold 1" specification which specifies how long a logic "1" must be held after the active edge of CLOCK for the device to recognize that logic "1". Both the set-up and hold times must always be met or the device will not necessarily bring in the proper data. Set-up times are generally positive, while hold

times may be either positive or negative, usually negative. The meaning of a negative hold time is that the data may be removed from the input prior to the active edge of CLOCK, and the CLOCK will still bring in the desired data. Set-up and hold times are specified as minimum values, since this defines the minimum time data must be stable prior to any change at the CLOCK input. Removing the data sooner than the minimum time may cause improper action on the part of the device.

trelease is specified on devices where there is an input that must be set inactive prior to the active edge of CLOCK. Such inputs are usually overriding inputs like CLEAR and PRESET. With CLEAR active, it will prevent the device from switching on the CLOCK signal. trelease is defined as the time it takes for the CLEAR input to "release" the device for clocking action, and is specified as a minimum. This represents the maximum delay required between CLEAR going inactive and the active edge of CLOCK to insure proper device operation.

All devices that have a CLOCK input also have a specification that defines the maximum speed that the CLOCK can be driven, called f_{MAX}. This specification is defined as a minimum specification and states that all of the devices will

be able to operate at frequencies up to 25 MHz. For the DM54/74LS74 with an f_{MAX} of 25 MHz, all of the devices are guaranteed to operate at all clock frequencies, up to and including 25 MHz. Although no devices are guaranteed to operate above f_{MAX} (only below it), most devices will operate beyond the maximum specification. The minimum limit does *not* state that the device will not operate below f_{MAX} or that any devices that do are bad, but rather that all the devices will operate up to the limit.

Table IV shows the direction of the tighter testing for the more common AC parameters. All prop dealys (those AC parameters that have the symbols tp_{LH} or tp_{HL}) have simple min/max limits. The device is guaranteed to operate within the bounds of the min/max limits, and any operation outside these limits denotes a device failure. tset_up, thold, that and trelease parameters have limits that denote guaranteed operation boundaries (i.e., the device is guaranteed to operate up to the boundary) but no guarantee is made concerning the device operation (or lack of it) beyond the boundary.

For detailed information on the AC waveforms, please see the test waveforms in this section.

TABLE IV. Looser/Tighter AC Test Limits Example: DM74LS74

Test	From	Nominal	Tighter	Units	
f _{max(min)}		24	25	26	MHz
t _{PLH(max)}	CLR, PRE, CLK	26	25	24	ns
t _{PHL(max)}	CLR, PRE, CLK	31	30	29	ns
t _{W(min)}	CLOCK HIGH	21	20	19	ns
t _{W(min)}	PRE, CLR LOW	26	25	24	ns
tSET-UP(min)	DATA HIGH	21	20	19	ns
tSET-UP(min)	DATA LOW	21	20	19	ns
t _{HOLD(min)}	All DATA	1	0	-1	ns



Functional Index

Arithmetic Operators

						Techr	nology					
Function/Description		Туре	1	TD TL	1	L	,	S	L	.s	No. of Bits	No. of Pins
	_		54	74	54	74	54	74	54	74		
	4-Bit with Fast	'83	Х						Х	Х	4	16
Carry		'283	Х	Х			Х	Х	Х	Х	4	16
ALU with Carn	y Look Ahead	'181	Х				Х	Х	Х	Х	4	24
		'381						Х			4	20
		93S41						Х			4	24
Binary to BCD	Converter	'185		Х							6	16
BCD to Binary	Converter	'184		Х							6	16
Lookahead Ca	arry Generator	'182					Х	Х				16
Multiplier/Two	os Complement	93S43						Х			4×2	24
9-Bit Parity Ge	enerator/Checker	'180	Х	Х							9	14
		'280					Х	Х			9	14
		93S62						Х			9	14
12-Bit Parity G	enerator/Checker	9348	Х								12	16
Comparator	4-Bit Magnitude with Expander	'85	×	x					х	×	4	16
	5-Bit Magnitude	9324	х	Х	Х						5	16
	Hi-Speed 6-Bit Identity with Expander	93S46						х			6	16
	Hi-Speed 6-Bit Identity with OC*	93S47						х			6	16
	6-Bit Unified Bus with OC*	7136	×								6	16
	6-Bit Magnitude with OC*	7160	×								6	16
	10-Bit Magnitude with OC*		X								10	24
6-Bit Binary Ra	ate Multiplier	'97	Х	X							64	16

^{*}OC : Open Collector

Counters **Technology** STD Clock No. LS Function/Description s Up/Down Type L of Pins TTL Edge 54 74 54 74 54 74 54 74 х х '93 Х х 4-Bit Binary Counter 14 '293 х 14 Synchronous Modulo 64-Bit '97 х 16 х Rate Multiplier Asynchronous Decade Counter '90 Х Х Х Х 14 Х х Synchronous 4-Bit Binary 161 х х Х Х 16 Counter with Asynchronous Synchronous Presettable BCD Х х х '160 16 Decade Counter '163 Х х х Х х х Synchronous 4-Bit Binary 16 Counter with Synchronous Clear Synchronous Presettable BCD '162 х Х 16 **Decade Counter** Synchronous Bidirectional BCD '168 х Х 16 **Decade Counter** х Х Synchronous 4-Bit Up/Down '169 Х 16 **Binary Counter** Synchronous Up/Down Decade 190 х Х Х 16 Counter with Mode Control Synchronous 4-Bit Up/Down 191 Х х Х Х Х 16 Binary Counter with Mode Control Synchronous 4-Bit Up/Down '193 Х Х Х Х 16 Binary Counter with Dual Clock Asynchronous Presettable 196 х 14 **Decade Counter** Asynchronous Presettable '197 Х Х 14 **Binary Counter** BCD Decade Counter/4-Bit 9310 Х 16 **Binary Counter** Х 9316 Х Х 16 х TRI-STATE® Programmable 7556 16 4-Bit Binary Counter Х Decade Counter with Separate 192 Х Х 16 Up/Down Clocks '290 Х **Decade Counter** 14 '390 х 16 Dual Decade (Bi-Quinary) Counter '393 **Dual 4-Bit Binary Counter** Х 14 х **Dual Decade Counter** '490 Х 16

				D	ecode	ers/De	multip	olexer	s				
Function/Description		Technology											
	Туре	STD TTL		L		s		LS		Address Input	Active Low Enable	Active Low Outputs	No. of Pins
		54	74	54	74	54	74	54	74		Lilable	Outputs	
Dual 1 of 4	9321	Х	Х	Х						2+2	1+1	4+4	16
	'139					х	Х	х	х	2+1	1+1	4+4	16
	'155	х	х					Х	Х	2	2+1	4+4	16
	'156							х	Х	2	2+1	4+4	16
1 of 8	9301	Х	х		Х					3	1	8	16
	'45	Х	Х							3	1	8	16
	'42	х	Х					Х	Х	3	1	8	16
	'138					Х	Х	Х	×	3	2	8	16
	'145	х	х							3	1	8	, 16
1 of 10	9301	Х	Х	Х						4 (BCD)		10	16
	'45	Х	Х					}		4 (BCD)		10	16
	'42	Х	Х					Х	Х	4 (BCD)		10	16
	'145	X	Х							4 (BCD)		10	16
1 of 16	9311	Х	х							4	2	16	24
	'154	Х	х					Х	Х	4	2	16	24
8 to 3-Line Priority	9318	х	Х							8			16
Encoder	'148	Х								8			16

Display Decoders/Drivers

Function/Description					Techi	nology						
	Туре	-	TD TL		L		S	L	.s	Active Hi/Low	Ripple Blanking	No. of Pins
	l	54	74	54	74	54	74	54	74			
1 of 10 Driver (OC*)	'45	Х	Х							L		16
	'145	Х	Х							L		16
BCD to 7-Seg	'46		Х							L	Х	16
Decoder/Driver (OC*)	'47	Х	Х			1		Х	Х	L	Х	16
	'49							Х		Н	Х	14
	'247							Х	Х	L	Х	16
	'249							Х	Х	Н	Х	16
	'347							Х	Х	L	Х	16
	'447							Х	Х	L	Х	16
BCD to 7-Seg	'48							Х	Х	Н	Х	16
Decoder/Driver	'248 .							Х	Х	н	Х	16
	9370		Х							L	Х	16
	9374		Х							L	х	16
	9368		Х							Н	Х	16

*OC : Open Collector

Flip Flops—Single & Dual

					Techr	nology	y							
Function/Description	Туре	1	TD TL	L		s		LS		Inputs	Clock Edge	Direct Set	Direct Clear	No. of Pins
		54	74	54	74	54	74	54	74	i i				
Dual JK	'73	Х	Χ.	Х				Х	Х	J, K	7		х	14
	'76	Х	X							J, K	/	х	Х	16
	'107	X.						х	х	J, K	~		Х	14
	'109	Х					х	×	Х	J, K	~	х	х	16
	'112					х	Х	Х	Х	J, K	~	×	×	16
	'113					Х	х	Х		J, K	~	X*		14
	'114							х		J, K	~	×	×	14
	'72			Х						J, K	~	×	×	14
Dual D	'74	х	х	х		X	Х	х	X	D	~	Х	Х	14

^{*}Does not apply to LS.

Flip Flops-Multiple

					echr	olog	у							
Function/Description	Туре	1 -	TD TL	ı	L	s		LS		Data Inputs	Clock Inputs	Broadside Pinout	TRI-STATE Output	No. of Pins
		54	74	54	74	54	74	54	74					
4-Bit D Flip Flop	'175	Х	Х			Х	Х	Х	Х	4×D	\			16
6-Bit D Flip Flop	'174	Х	Х			Х	Х	Х	Х	6×D	<i></i>		Х	16
8-Bit D Flip Flop	'374					х	Х	Х	Х	8×D	~		Х	20
	'377							Х	Х	8×D	~			20
	'534								Х	8×D	~		Х	20
	'574								Х	8×D	~	Х	Х	20
	'564								Х	8×D	~	Х		20
	'373					Х	Х	Х	Х	8×D	~		X	20
8-Bit Multiple Port Register	le Port 9338 X X X							1×D	L			16		
Quad 2-Port Register	'298	Х						Х	Х	2×4×D	~			16

			-			Techr	ology				
Functio	n/Description	Туре	_	ΓD ΓL	1	L		3	L	.s	No. of Pins
		1	54	74	54	74	54	74	54	74	
NAND	Quad 2-Input NAND	'00	Х	Х	Х		Х	Х	Х	Х	14
	Quad 2-Input NAND	'01	Х	Х							14
	with OC*	'03	Х	Х				Х	Х	Х	14
	Triple 3-Input NAND	'10	Х	Х	Х		Х	Х	Х	Х	14
	Triple 3-Input NAND with OC*	'12							X	X	14
	Dual 4-Input Schmitt Trigger	'13							×	×	14
	Dual 4-Input NAND	'20	X	X			X	X	Х	X	14
	Dual 4-Input NAND with OC*	'22							х	X	14
	8-Input NAND Gate	,30	X	X			X	X	X	X	14
	Quad 2-Input Schmitt Trigger NAND	'132	X	Х				Х	Х	Х	14
	13-Input NAND	'133					X	X	Х	X	16
NOR	Quad 2-Input NOR	'02	Х	Х	X		X	X	X	X	14
	Dual 4-Input NOR with Strobe	'25	X	X							14
	Triple 3-Input NOR	'27		Х					X	X	14
	Dual 5-Input NOR	'260							X	X	14
AND	Quad 2-Input AND	'08	Х	X			X	X	X	X	14
	Quad 2-Input AND with OC*	'09	X	X				X	X	X	14
	Triple 3-Input AND	'11		X			X	Х	X	X	14
	Triple 3-Input AND with OC*	'15							Х	X	14
	Dual 4-Input AND	'21							Х	X	14
Exclusive-OR	Quad Ex-OR	'86	X	X			Х	Х	Х	X	14
	Quad 2-Input Ex-OR with OC*	'136							Х	X	14
OR	Quad 2-Input OR/	'32	X	X	ļ		X	X	X	X	14
Exclusive-NOR	4-Bit Quad Ex-NOR with OC*	9386		X							14
	Quad 2-Input Ex- NOR with OC*	'266							Х	Х	14
AND	Expandable Dual 2-Wide 2-Input	'50		Х							14
OR Gates	Dual 2-Wide 2-Input	'51	X	X				X	X	X	14
Invert	4-Wide 2-Input	'54							X	X	14
	2-Wide 4-Input	'55							X	X	14
	4-Wide	'64			ļ		X	X	ļ	ļ	14
Inverters	Hex Inverters	'04	X	X	X		X	X	X	X	14
	Hex Inverter with OC*	'05	X	X				X	X	X	14
	Hex Schmitt Trigger Inverter	'14	×	Х					X	×	14

*OC : Open Collector

Latches **Technology** Enable STD Data TRI-STATE No. s **Function** Type L LS Inputs TTL Inputs Outputs of Pins (Level) 54 74 54 74 54 74 54 74 4-Bit D Latch '75 Х Х Х Х $4 \times D$ 2(H) 16 Х '375 Х $4\times D$ 16 2(H) Dual 4-Bit D Latch 9308 Х Х Х $8 \times D$ 2×2 24 AND 4-Bit D Latch 9314 Х Х Х 4×D 1(L) 16 8-Bit D Latch '373 Х Х Х Х 8×D* 1(H) Х 20 '533 Х Х 20 $\mathsf{D}{\times}\mathsf{B}$ 1(H) '563 Х $8 \times D$ 1(H) Х 20 Х '573 Х 8×D 1(L) 20 8-Bit Addressable 9334 Х Х Х 1×D 1(L) 16 Latch '259 16 Х Х 1×D 1(L) Dual 4-Bit '256 Х Х $8 \times D$ 2(L) 16 Addressable Latch '279 Х Х 4×(RS) 4-Bit RS Latch Х Х 16

[&]quot;"D" only for SKY.

Technology											
For the Open Latter		S	ГD							No.	
Function/Description	Туре	<u> </u>	TL	1	· · · · · ·		6		s	of Pins	
		54	74	54	74	54	74	54	74		
Quad 2 NAND Buffer	'37	X	X					Х	X	14	
Quad 2 NAND Buffer with OC*	'26	X	X					Х	X	14	
	'38	X	X					X	X	14	
	'39	<u> </u>	X							14	
	'96101		X							14	
Dual 4 NAND Buffer	'40	X	Х			X	X	Х	X	14	
	'140			ļ		×	Х			14	
Quad 2 NOR Buffer	'28							X	Х	14	
Quad 2 NOR Buffer with OC*	'33							X	X	14	
Quad TRI-STATE Buffer	'125	X	X					Х	Х	14	
·	'126			<u> </u>	ļ			Х	Х	14	
lex Buffer/Driver with High oltage OC*	'07	X	X							14	
	'17	X	X							14	
Hex Inverting Buffer/Driver with	'06	X	X							14	
gh Voltage OC*	'16	X	×							14	
Hex TRI-STATE Buffer/Bus	'365	X						Х	X	16	
Driver	'367	X						X	X	16	
Hex Inverting TRI-STATE	'368	X				<u> </u>		Х	X	16	
Buffer/Bus Driver	'366					!		X	X	16	
Octal Buffer/Line Driver with TRI-STATE Outputs	'540								Х	20	
Octal TRI-STATE Buffer/Bus	'465								Х	20	
Driver	'467								Х	20	
Octal TRI-STATE Inverting	'466								Х	20	
Buffer/Bus Driver	'468								Х	20	
Octal TRI-STATE Buffer/Line	'241					Х	Х	Х	Х	20	
Driver/Line Receiver	'244					Х	Х	Х	Х	20	
Octal TRI-STATE Inverting	'240					Х	Х	Х	Х	20	
Buffer/Line Driver/Line Receiver	'243								Х	14	
Octal TRI-STATE Bus	'245			<u> </u>				Х	Х	20	
Transceiver	'645								х	20	

^{*}OC: Open Collector

Monostables (One-Shots)

							(-		,					
				•	Techr	nolog	y							
Function/Description	Туре		TD TL	L		s		LS		No. of Inputs		Resettable	Min Output (t _W) ns	No. of Pins
		54	74	54	74	54	74	54	74	Pos.	Neg.		(100)110	
Single Retriggerable	9601	Х	Х							2	2		50	14
	'122	Х	Х							2	2	Х	45	14
	'122								Х	2	2		40	14
Single Non- Retriggerable	'121	х	х							1	2		40	14
Dual Retriggerable	9602	Х	Х	Х						1	1	Х	72	16
	96S02						Х			1	1	Х	27	16
	96LS02							Х	Х	1	1	Х	35	16
	'123	Х	Х							1	1	Х	45	16
	'123								Х	1	1	х	40	16
Dual Non- Retriggerable	'221								Х	1	1	х	40	16

Multiplexers

				1	Techr	olog	у				i			
Function/Description	Туре	ST	ΓD ΓL	L			3	L	s	Enable Inputs	True Outputs	Complementary Outputs	No. of Pins	
		54	74	54	74	54	74	54	74					
Quad 2-Input	9322	Х	Х	Х						1	Х		16	
	'157	Х	Х			Х	Х	Х	Х	1	Х		16	
	'158					Х	Х	Х	Х	1		X	16	
	'257					Х	Х	Х	- X	1	TRI-STATE		16	
	'258					Х	Х	Х	Х	1		TRI-STATE	16	
	'298	Х						Х	Х	Clocked	Х		16	
Dual 4-Input	'153	Х	Х			Х	Х	Х	Х	2	Х		16	
	'253					Х	Х	Х	Х	2	TRI-STATE		16	
	'352							Х	Х	2		X	16	
	'353							Х	Х	2		TRI-STATE	16	
	9309	Х	Х	Х							Х	X	16	
8-Input	'151	Х	Х			Х	Х	Х	Х	1	Х	X	16	
	'251					Х	Х	Х	Х	1	TRI-STATE	TRI-STATE	16	
	'152							Х				X	14	
	9312	Х	Х	Х						1	Х	Х	16	
Quad 2-Input TRI-STATE	7123	Х								1	Х		16	
16-Input	'150	Х	Х							1		Х	24	

							R	egist	ers						
						Techr	nolog	у							
Function	/Description	Туре		TD TL	ı		,	S	L	s	No. of Bits	Serial Entry	Parallel Entry No. of Bits	Clock Edge	No. of Pins
			54	74	54	74	54	74	54	74					
	/Parallel Out	9300	Х	Х	Х			Х			4	J, K	4S		16
Shift Righ	t	'95	Х	Х	Х				X	х	4	D	4S		14
		'195					Х	х	Х	Х	4	J, K	4S		16
	/Parallel Out	'295							Х	Х	4	D	4S	~	14
Shift Righ	t (TRI-STATE)	'395							Х	Х	4	D	4S	~	16
Parallel In Bidirection	/Parallel Out nal	'194	X				Х	х	х	х	4	DR, DL	4S	~	16
Quad D		'173	Х	Х					Х	Х	4		4S		16
		'379							Х	Х	4		4S	~	16
Quad 2 Po	ort Register	'298	Х						Х	Х	4		2 D (Mux)	~	16
Parallel D	Register	'378							Х	Х	6		6S	~	16
Multiport I	Register	9338	Х	Х							8	D		~	16
Serial/Pa Parallel, S Right	rallel In, Serial Out, Shift	'322							X	X	8	2D	8S	<i></i>	20
Serial In/I Shift Righ	Parallel Out, t	'164	×	х					х	х	8	2D		~	14
	Berial In, Serial	'165	х	Х					Х	Х	8	D	8A	~	16
Out, Shift	Right	'166	X							Х	8	D	88	~	16
	e Approx.	'502							X	Х	8	D		~	16
Register		'503							Х	Х	8	D			16
		2503	х								8	D		~	16
	/Parallel Out	'299						Х	Х	Х	8	DR, DL	88	~	20
Bidirection (TRI-STA		'323							Х	Х	8	DR, DL	88	~	20
Serial In/S Shift Righ	Serial Out, t	9328	x	х	x						2×8	2×2 D Mux		~	16
Octal D R	egister	'273							X	Х	8		88		20
Register	(OC*)	'170	Х	Х					Х	Х	4×4		4A	~	16
File	(TRI-STATE)	'670							Х	Х	4×4		4A	_	16
8-Bit Shift		'952								Х	8	l		~	18
(TRI-STA	TE)	'962								Х	8				18
Data Sele Register	ctor/Storage	'98			x						4		2 D (Mux)	~	16

^{*}S = Synchronous, A = Asynchronous, OC : Open Collector

Glossary of Terms



DC Operating Conditions and Characteristics

GENERAL DEFINITIONS

I: Current is the flow of electric charge from one potential to another through a conductor. The unit of measure is the Ampere, or Amp, abbreviated A. One Amp is equal to the current flowing through one ohm of resistance when one volt is applied across that resistance. Common units found in the semiconductor industry are the milliampere, abbreviated mA, equal to 0.001A and the microampere, abbreviated μ A, equal to 0.00001A. Negative current is defined as current flowing out of a device terminal and positive current is defined as current flowing into a device terminal.

V: Voltage, or the electromotive force which causes current to flow through a conductor. One Ampere of current flowing through one ohm of resistance develops a potential difference of one volt across that resistance. The unit of measure is the Volt, abbreviated V, and a common unit is the millivolt, abbreviated mV, equal to 0.001V.

INPUT CURRENT PARAMETERS

I₁ Maximum High Level Input Current: Current flowing into an input when that input has the maximum voltage specified for the family applied to it. This test is used to guarantee the minimum reverse breakdown voltage of the input structure.

I_{IH} High Level Input Current: The current flowing into an input when that input has a high level voltage equal to the minimum high level output voltage specified for the family. This test is used to check the emitter-to-emitter leakage and the inverse transistor action of a multi-emitter transistor input, the input leakage of a diode, PNP transistor, or C-B short type of input, and to guarantee the fan-in specified for the family.

I_{IK} Input Clamp Current: The current flowing out of an input when that input is pulled below ground. This test is used to guarantee the integrity of the input clamp diode. The input clamp diode is used to limit the voltage swings on the input by clamping the negative excursions to a level equal to one diode drop below ground. This serves to reduce ringing on an incoming signal. Pulling the input below ground for an extended length of time can cause parasitic transistor action to occur between adjacent tanks on the die which can cause erroneous data to occur on the outputs of the device. To prevent this, voltages on the inputs during operation (other than high speed ringing) should be limited to no more than 0.5V below ground at all times.

I_{IL} Low Level Input Current: The current flowing out of an input when a low level voltage equal to the maximum low level output voltage specified for the family is applied to the input. This test is used to check the input pullup resistor on an MET or a diode input and to guarantee the specified fanin of the family.

 I_T+ Current at Positive-Going Threshold Point: The current flowing out of a transition-operated (Schmitt trigger) input when a voltage equal to the positive going threshold voltage is applied to the input.

I_T — Current at Negative-Going Threshold Point: The current flowing out of a transition-operated (Schmitt trigger) input when a voltage equal to the negative going threshold voltage is applied to the input.

OUTPUT CURRENT PARAMETERS

ICEX Output Leakage Current: The current flowing into an open collector output when input conditions have been applied that, according to the product specification, will cause the output to be in the logic high state. This test checks the reverse breakdown of the output transistor.

lo(off) Off-State Output Current: The current flowing into an output with input conditions applied that, according to the product specification, will cause the output switching element to be in the off state.

NOTE: This parameter is usually specified for open collector outputs intended to drive devices other than logic circuits, such as displays. Any leakage current applied to a display may cuase the display to be

IoH High Level Output Current: The current flowing out of an output with input conditions applied that, according to the product specification, will establish a logic high level at the output. This test guarantees the current sourcing (drive) capability of the output and the fan-out specified for the family.

IoL Low Level Output Current: The current flowing into an output with input conditions applied that, according to the product specification, will establish a logic low level at the output. This test guarantees the current sinking capability of the output and the fan-out specified for the family.

Ios Output Short-Circuit Current: The current out of an output when that output is shorted to ground, or another specified potential, with input conditions applied that, according to the product specification, will establish a logic high level at the output.

Ioz High-Impedance State Output Current: These tests guarantee that the device will not excessively load a bus line when the device output is put into the TRI-STATE® mode

IozH (or I_{SINK}): The current flowing into an output with input conditions applied to the output control pin such that the output is in the high impedance state and input conditions applied to the other inputs that, according to the product specification, will establish a logic low level at the output.

lozL(or Isource): The current flowing out of an output with input conditions applied to the output control pin such that the output is in the high impedance state and input conditions applied to the other inputs that, according to the product specification, will establish a logic high level at the output.

SUPPLY CURRENT PARAMETERS

 I_{CCH} Supply Current (outputs in the high state): The current flowing into the V_{CC} terminal of a device with input conditions applied that, according to the product specification, will establish a logic high level at the output(s).

 I_{CCL} Supply Current (outputs in the low state): The current flowing into the V_{CC} terminal of a device with input conditions applied that, according to the product specification, will establish a logic low level at the output(s).

DC Operating Conditions and Characteristics (Continued)

l_{CCZ} Supply Current (outputs in the high-impedance state): The current flowing into the V_{CC} terminal of a device with input conditions applied that, according to the product specification, will establish a high impedance state at the output.

INPUT VOLTAGE PARAMETERS

BV_{IN} Input Breakdown Voltage: The maximum voltage that the device is guaranteed to be able to withstand without exceeding the maximum input current specification.

V_F Input Forward Voltage: The voltage applied to the input of a device that causes the input structure to become forward biased; usually equal to the maximum output low voltage specified for the family.

V_{IH} High Level Input Voltage: The minimum positive voltage level that can be applied to an input terminal of a device and be recognized as a logic high level.

V_{IK} Input Clamp Voltage: The input clamp voltage specification checks the quality of the input diode whose purpose is to damp out ringing. This is not intended to be an operating condition and if this voltage is allowed to persist for any length of time, parasitic transistor action will occur between adjacent geometry tanks and circuit performance will be degraded, in some cases to the point of failure.

V_{IL} Low Level Input Voltage: The maximum positive voltage level that can be applied to an input terminal of a device and be recognized as a logic low level.

V_R Input Reverse Voltage: The voltage applied to an input of a device that causes the input structure to become reverse biased; usually equal to the minimum high level output voltage specified for the family.

 \mbox{V}_T+ Positive-Going Threshold Voltage: The voltage level at a transition-operated (Schmitt trigger) input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, \mbox{V}_T- .

 $\textbf{V}_{T}-\textbf{Negative-Going Threshold Voltage}:$ The voltage level at a transition-operated (Schmitt trigger) input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, $\textbf{V}_{T}+.$

OUTPUT VOLTAGE PARAMETERS

V_{OH} High Level Output Voltage: The voltage at an output terminal with input conditions applied that, according to the product specification, will establish a high level at the output.

V_{OL} Low Level Output Voltage: The voltage at an output terminal with input conditions applied that, according to the product specification, will establish a low level at the output.

V_O(off) Off-State Output Voltage: The voltage at an output terminal with input conditions applied that, according to the product specification, will cause the output switching element to be in the off state.

NOTE: This characteristic is usually specified only for outputs without internal pull-up elements intended for driving devices other than logic circuits.

V_O(on) On-State Output Voltage: The voltage at an output terminal with input conditions applied that, according to the product specification, will cause the output switching element to be in the on state.

NOTE: This characteristic is usually specified only for outputs without internal pull-up elements intended for driving devices other than logic circuits.

AC Operating Conditions and Characteristics

INPUT PARAMETERS

f_{MAX} Maximum Clock Frequency: The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic levels at the output with input conditions established that should cause changes of output logic level in accordance with the specification. Unless otherwise specified, this test is performed with no restrictions on input rise and fall times or duty cycle.

NOTE: A minimum value is specified that is the highest frequency at which all devices are guaranteed to function correctly.

t_H Hold Time: The interval during which a signal must be maintained at a given data input after an active transition at another given input.

NOTE: A minimum value is specified that is the smallest time interval above which all devices are guaranteed to function correctly.

tw Pulse Width: The time interval between specified voltage reference points on the leading and trailing edges of a pulse waveform.

NOTE: A minimum value is specified that is the smallest time interval at which correct operation of the logic element is guaranteed.

trace. Recovery Time: The time interval needed to switch a memory-type device from a write mode to a read mode and to obtain valid data signals at the output.

NOTE: A minimum value is specified that is the smallest time interval at which correct operation of the device is guaranteed.

t_{REL} Release Time: The time interval between one control input going inactive and another input going active after which the inactive input no longer has any influence on the device operation.

NOTE: A minimum value is specified that is the smallest time interval at which correct operation of the logic element is guaranteed.

ts Set-Up Time: The time interval during which a stable signal must be maintained at a specified input terminal before an active transition at another specified input terminal.

NOTE: A minimum value is specified that is the smallest time interval at which correct operation of the logic element is guaranteed.

t_R Rise Time: The time interval between a specified low-level voltage and a specified high-level voltage on a waveform that is changing from a defined low level to a defined high level. Common defined levels are from 10% of the signal amplitude to 90% of the signal amplitude.

 $t_{\rm F}$ Fall Time: The time interval between a specified high-level voltage and a specified low-level voltage on a waveform that is changing from a defined high level to a defined low level. Common defined levels are from 90% of the signal amplitude to 10% of the signal amplitude.

OUTPUT PARAMETERS

tpzH Output Enable Time to a High Logic Level: The propagation delay time between the specified voltage reference points on the input and output waveforms with a TRI-STATE output changing from a high impedance (off) state to the defined high state.

tpZL Output Enable Time to a Low Logic Level: The propagation delay time between the specified voltage reference points on the input and output waveforms with a TRI-STATE output changing from a high impedance (off) state to the defined low state.

t_{PHZ} Output Disable Time from a High Logic Level: The propagation delay time between the specified voltage reference points on the input and output waveforms with a TRI-STATE output changing from the defined high state to the high impedance (off) state .

tpLZ Output Disable Time from a Low Logic Level: The propagation delay time between the specified voltage reference points on the input and output waveforms with a TRI-STATE output changing from the defined low state to the high impedance (off) state .

twout Output Pulse Width: The time interval between specified voltage reference points on the leading and trailing edges of an output waveform.

NOTE: This is usually only specified for monostable elements.

t_{PLH} **Propagation Time, Low to High:** The time between the specified voltage reference points on the input and output waveforms with the output changing from a low logic level to a high logic level.

tpHL Propagation Delay, High to Low: The time between the specified voltage reference points on the input and output waveforms with the output changing from a high logic level to a low logic level.

t_{TLH}, t_r Transition Time, or Rise Time: The time interval between a specified low-level voltage and a specified highlevel voltage on a waveform that is changing from a defined low level to a defined high level. Common defined levels are from 10% of the signal amplitude to 90% of the signal amplitude, or from 0.6V to 2.6V.

 t_{THL} , t_f Transition Time, or Fall Time: The time interval between a specified high-level voltage and a specified low-level voltage on a waveform that is changing from a defined high level to a defined low level. Common defined levels are from 90% of the signal amplitude to 10% of the signal amplitude, or from 2.6V to 0.6V.

Note A: All AC Specifications are for one output switching at a time.

EXPLANATION OF DEVICE FUNCTIONS

Circuit Complexity

SSI: Small Scale Integration; the lowest level of complexity in integrated circuits.

MSI: Medium Scale Integration; small subsystems integrated into a single microcircuit.

LSI: Large Scale Integration; large subsystems or small systems integrated into a single microcircuit.

FUNCTIONAL DESCRIPTIONS

Buffer: A logic gate with high output drive capability, or fanout. Buffers are used where a single circuit must drive a large number of loads.

Comparator: A logic circuit that will compare two separate input signals and produce an output based on that comparison. A simple comparator is the Exclusive-NOR gate, which produces a high level output only when its two inputs are identical.

Counter: A logic circuit that counts the number of input pulses it receives. Counters can be used for frequency division, counting, and sequencing digital operations. Common counter configurations are Binary, where the device counts from 0 to 15 and Decade, where the device counts from 0 to 9.

AC Operating Conditions and Characteristics (Continued)

Data Selector/Multiplexer: A logic circuit that will select one of several input signals and feed that signal onto a common bus line. It can be thought of as a multipole, multiposition switch with each switch pole representing one output and each switch position representing one input.

Decoder/Demultiplexer: A logic circuit that is the complement of the Data Selector/Multiplexer; that is, this circuit takes an input signal and feeds it to any one of several output lines depending on the information placed on its steering, or control, inputs.

Driver: Same as Buffer, above.

Flip-Flop: A logic circuit that is used to store information. A flip-flop is called "bistable" since it has two stable states.

Gate: The basic building block of all logic circuits; an element whose output is a Boolean function of its inputs. The basic functions are the AND, OR, and NOT. By combining these functions, NAND, NOR, and Exclusive-OR and Exclusive-NOR gates are built.

Latch: A bistable element that latches, or holds, data which is present at its input at the time the Enable input goes to its inactive state. When the Enable input is active, the data, present at the input, is passed directly to the output, similar to the operation of a gate.

One-Shot: Monostable multivibrator; a flip-flop that only has one stable state. When triggered by an input transient, it flips to its unstable state for a time period determined by an external R-C network connected to its timing inputs, and then returns to its stable state.

Shift Register: A series of flip-flops in which the data signal is shifted out of one flip-flop and into the succeeding flip-flop during an active transition on the clock input.

Transceiver: A logic circuit that can transmit data onto a bus line and receive data off of the bus line using the same terminal as an input and output. The direction of signal flow is determined by logic levels present at a Direction Control input

OTHER TERMS

Asynchronous: A mode of operation that does not require any specific timing relationship between different control inputs.

Open Collector: Output configuration that has no internal pullup. This configuration enables outputs that are connected together (wired-OR) to assume opposite states without incurring damage.

Schmitt Trigger: An input configuration that has a different threshold point depending on whether the input signal is rising or falling. This is especially useful in electrically noisy environments.

Synchronous: A mode of operation where specific timing requirements must be met between control inputs before an indicated action can occur.

Totem Pole: An output configuration that contains an internal pullup structure, usually a transistor pullup allowing higher output drive capability than is available with open collector outputs.

TRI-STATE: A registered trademark for a circuit configuration in which the device can be switched 'off' during which time the output presents a very high impedance to the bus it is connected to. This allows multiple outputs to be connected to a bus line while only one output drives the line, the other outputs being switched into their high impedance states.

EXPLANATION OF FUNCTION TABLES

The following symbols are used in the function tables found in NSC data sheets:

H = high logic level (steady state)

L = low logic level (steady state)

Х

↑ = transition from low to high logic level

↓ = transition from high to low logic level

= irrelevant (any level, including transitions)

Z = off (high impedance) state of a TRI-STATE output

a...h = the level of steady state inputs at inputs A through H respectively

Q₀ = the level of Q before the indicated steady state input conditions were established

 $\overline{\mathbb{Q}}_0$ = complement of \mathbb{Q}_0 or level of \mathbb{Q} before the indicated steady state input conditons were established

Q_n = level of Q before the most recent active transition indicated by ↑ or ↓

☐ = one low level pulse

toggle = each output changes to the complement of its previous level on each active transition indicated by \uparrow or \downarrow

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with \uparrow and/or \downarrow , this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady state levels. If the output is shown as a level (H, L, Q_0 , or \overline{Q}_0), it persists so long as the steady state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect on the output. If the output is shown as a pulse, \Box or \Box , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.

Among the most complex function tables in this book are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. As an example, *Figure 1* is the function table for a 4-bit bidirectional universal shift register, similar to the DM54LS194.

The first line of the table represents "asynchronous" clearing of the register and indicates that if CLEAR is low, all four outputs will be reset low regardless of the states of the other inputs. In the succeeding lines, CLEAR is inactive (high) and consequently has no effect.

AC Operating Conditions and Characteristics (Continued)

The second line indicates that so long as the CLOCK input remains low (while CLEAR is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of CLEAR high and CLOCK low was established. Since on all the other lines of the table only the rising edge of the CLOCK is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the CLOCK remains high or on the high-to-low transition of the CLOCK.

The third line of the table represents "synchronous" parallel loading of the register and indicates that if S1 and S0 are both high, then regardless of the levels at the SERIAL inputs, the data present at A will transfer to QA, the data present at B will transfer to QB, and so forth, following a low-to-high transition on CLOCK.

The fourth and fifth lines represent the "synchronous" loading of high and low level data, respectively, from the SHIFT RIGHT SERIAL input and the shifting one bit to the right of previously entered data; data previously at QA is now at QB, data previously at QB and QC is now at QC and QD respec-

tively, and the data previously at QD has been shifted out of the register. This entry of data and shifting takes place on the low-to-high level transition of CLOCK when S1 is low and S0 is high and as shown, the levels at the PARALLEL inputs, A through D, have no effect.

The sixth and seventh lines represent the "synchronous" loading of high and low level data respectively, from the SHIFT LEFT SERIAL input and the shifting one bit to the left of previously entered data; data previously at QD is now at QC, data previously at QC and QB is now at QB and QA respectively, and the data previously at QA has been shifted out of the register. This entry of serial data and shifting to the left takes place on the low-to-high level transition of CLOCK when S1 is high and S0 is low and as seen, the levels at the PARALLEL inputs, A through D, have no effect.


The last line indicates that so long as both MODE inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady state combination of CLEAR high and both MODE inputs low was established.

	Мо	de			Inpu	ts				Outputs				
Clear			Clock	Se	erial		Par	allel						
	S1	SO	Olook	Left	Right	Α	В	С	D	QA	Q _B	Qc	Q _D	
L	Х	Х	X	Х	Х	Х	Х	Х	Х	L	L	L	L	
Н	Х	X	L	Х	X	X	X	Х	Х	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}	
Н	Н	Н	1	Х	X	a	b	С	d	а	b	С	d	
Н	L	н	1	Х	н	X	X	Х	Х	н	Q_{An}	Q_{Bn}	Q_{Cn}	
Н	L	H	1 ↑	Х	L	X	Х	Х	Х	L	Q_{An}	Q_{Bn}	Q_{Cn}	
Н	н	L	1	Н	X	X	X	Х	Х	Q _{Bn}	Q_{Cn}	Q_{Dn}	н	
Н	н	L	1	L	X	X	Х	Х	Х	Q _{Bn}	Q_{Cn}	Q_{Dn}	L	
Н	L	L	Х	X	X	X	X	X	X	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}	


FIGURE 1. Function Table

DM54/74, 54S/74S Test Waveforms


Parameter Measurement Information



Load Circuit for Open-Collector Outputs




Load Circuit for TRI-STATE® Outputs




Note A: C_L includes probe and jig capacitance. Note B: All diodes are 1N916 or 1N3064.


Input Waveform



Voltage Waveforms

 $\begin{aligned} 54/74 \ t_r &\leq 7 \ \text{ns;} \ t_f \leq 7 \ \text{ns} \\ 54S/74S \ t_r &\leq 2.5 \ \text{ns,} \ t_f \leq 2.5 \ \text{ns} \\ \text{Generator:} \ Z_{OUT} &\approx 50 \Omega \\ \text{PRR} &\leq 1 \ \text{MHz} \end{aligned}$






DM54/74, 54S/74S Test Waveforms (Continued)


Parameter Measurement Information (Continued)

Voltage Waveforms Propagation Delay Times



TL/X/0003-7

Voltage Waveforms Enable and Disable Times, TRI-STATE Outputs



TL/X/0003-8


Note C: Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Note D: In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Note E: When measuring propagation delay times of TRI-STATE outputs, switches S1 and S2 are closed.

DM54L/DM54LS/74LS Test Waveforms


Parameter Measurement Information



Note A: C_L includes probe and jig capacitance.


Note B: All diodes are 1N916 or 1N3064.

Note C: C1 (30 pF) is used for testing Series 54L/74L devices only.



$$\begin{split} &54\text{LS}/74\text{LS:}\ t_r \leq 6\ \text{ns},\ t_f \leq 6\ \text{ns} \\ &54\text{L gates and inverters:}\ t_r \leq 60\ \text{ns},\ t_f \leq 60\ \text{ns} \\ &54\text{L flip-flops and MSI:}\ t_f \leq 25\ \text{ns},\ t_f \leq 25\ \text{ns} \\ &\text{Generator:}\ Z_{OUT} \approx 50\Omega \end{split}$$


PRR ≤ 1 MHz



DM54L/DM54LS/74LS Test Waveforms (Continued)


Parameter Measurement Information (Continued)

Voltage Waveforms Propagation Delay Times



TL/X/0003-16

Voltage Waveforms Enable and Disable Times, TRI-STATE Outputs



TL/X/0003-17

Note D: Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Note E: In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Note F: When measuring propagation delay times of TRI-STATE outputs, switches S1 and S2 are closed.



Section 2 Low Power Schottky



Section 2—Low Power Schottky

Low Power Schottky—Commercial Products	
DM74LS00 Quad 2-Input NAND Gate	. 2-3
DM74LS02 Quad 2-Input NOR Gate	. 2-5
DM74LS03 Quad 2-Input NAND Gate with Open-Collector Outputs	
DM74LS04 Hex Inverter	. 2-9
DM74LS05 Hex Inverter with Open-Collector Outputs	. 2-11
DM74LS08 Quad 2-Input AND Gate	. 2-13
DM74LS09 Quad 2-Input AND Gate with Open-Collector Outputs	. 2-15
DM74LS10 Triple 3-Input NAND Gate	
DM74LS11 Triple 3-Input AND Gate	. 2-19
DM74LS12 Triple 3-Input NAND Gate with Open-Collector Outputs	
DM74LS13 Dual 4-Input Schmitt Trigger	. 2-23
DM74LS14 Hex Inverter with Schmitt Trigger Inputs	
DM74LS15 Triple 3-Input AND Gate with Open-Collector Outputs	. 2-29
DM74LS20 Dual 4-Input NAND Gate	. 2-32
DM74LS21 Dual 4-Input AND Gate	. 2-34
DM74LS22 Dual 4-Input NAND Gate with Open-Collector Outputs	. 2-36
DM74LS26 Quad 2-Input NAND Buffers with High-Voltage Open-Collector Outputs	. 2-39
DM74LS27 Triple 3-Input NOR Gate	
DM74LS28 Quad 2-Input NOR Buffer	
DM74LS30 8-Input NAND Gate	
DM74LS32 Quad 2-Input OR Gate	. 2-48
DM74LS33 Quad 2-Input NOR Buffer with Open-Collector Outputs	. 2-50
DM74LS37 Quad 2-Input NAND Buffer	. 2-52
DM74LS38 Quad 2-Input NAND Buffer with Open-Collector Outputs	. 2-54
DM74LS40 Dual 4-Input NAND Buffer	. 2-56
DM74LS42 BCD to Decimal Decoder	
DM74LS47 BCD to 7-Segment Decoder/Driver	. 2-62
DM74LS48 BCD to 7-Segment Decoder	. 2-67
DM74LS51 Dual 2-Wide 2-Input, 2-Wide 3-Input AND-OR-INVERT Gate	. 2-74
DM74LS54 4-Wide 2-Input AND-OR-INVERT Gate	
DM74LS55 2-Wide 4-Input AND-OR-INVERT Gate	. 2-79
DM74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and	
Complementary Outputs	. 2-81
DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear, and	
Complementary Outputs	. 2-84
DM74LS75 Quad Latch	. 2-87
DM74LS83A 4-Bit Binary Adder with Fast Carry	. 2-90
DM74LS85 4-Bit Magnitude Comparator	
DM74LS86 Quad 2-Input EXCLUSIVE-OR Gate	. 2-98
DM74LS90 Decade Counter	. 2-101
DM74LS93 4-Bit Binary Counter	. 2-101
DM74LS95B 4-Bit Right/Left Shift Register	. 2-108
DM74LS107A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and	
Complementary Outputs	. 2-113
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and	
Complementary Outputs	. 2-116
•	

Section 2—Low Power Schottky (Continued) Low Power Schottky—Commercial Products (Continued) DM74LS112A Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and DM74LS122 Retriggerable Monostable Multivibrator (One-Shot) with Clear and DM74LS123 Dual Retriggerable Monostable Multivibrator (One-Shot) with Clear and DM74LS136 Quad 2-Input EXCLUSIVE-OR Gate with Open-Collector Outputs 2-148 DM74LS151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs 2-155 DM74LS156 Dual 2-to-4 Line Decoder/1-to-4 Line Demultiplexer with Open-Collector DM74LS160A Synchronous Presettable BCD Decade Counter 2-175 DM74LS164 8-Bit Serial In/Parallel Out Shift Register with Asynchronous Clear 2-188 DM74LS165 8-Bit Parallel In/Serial Out Shift Register with Complementary Outputs 2-191 DM74LS190 Synchronous BCD Up/Down Decade Counter with Mode Control 2-228 DM74LS193 Synchronous 4-Bit Up/Down Binary Counter with Dual Clock 2-238 DM74LS244 Octal TRI-STATE Buffer/Line Driver/Line Receiver 2-270 DM74LS245 Octal TRI-STATE Bus Transceiver 2-273

DM74LS251 TRI-STATE 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs . 2-286

Low Power Schottky—Commercial Products (Continued)	
DM74LS253 Dual TRI-STATE 1-of-4 Line Data Selector/Multiplexer	2-289
DM74LS256 Dual 4-Bit Addressable Latch	2-292
DM74LS257B Quad TRI-STATE 2-to-1 Line Data Selector/Multiplexer	2-296
DM74LS258B Quad TRI-STATE 2-to-1 Line Inverting Data Selector/Multiplexer	2-296
DM74LS259 8-Bit Serial In to Parallel Out Addressable Latch	2-301
DM74LS260 Dual 5-Input NOR Gate	
DM74LS266 Quad 2-Input EXCLUSIVE-NOR Gate with Open-Collector Outputs	2-306
DM74LS273 8-Bit Register with Clear	
DM74LS279 Quad S-R Latch	
DM74LS283 4-Bit Binary Adder with Fast Carry	2-314
DM74LS290 Decade Counter	
DM74LS293 4-Bit Binary Counter	2-322
DM74LS295A 4-Bit Shift Register with TRI-STATE Outputs	2-326
DM74LS298 Quad 2-Port Register (Multiplexer with Storage)	
DM74LS299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins	
DM74LS322 8-Bit Serial/Parallel Register with Sign Extend	2-338
DM74LS323 8-Bit Universal Shift/Storage Register with Synchronous Reset and Common	
I/O Pins	2-343
DM74LS347 BCD to 7-Segment Decoder/Driver	
DM74LS352 Dual 1-of-4 Line Inverting Data Selector/Multiplexer	
DM74LS353 Dual 4-Input Multiplexer with TRI-STATE Outputs	
DM74LS365A Hex TRI-STATE Buffer/Bus Driver	
DM74LS366A Hex TRI-STATE Inverting Buffer/Bus Driver	
DM74LS367A Hex TRI-STATE Buffer/Bus Driver	
DM74LS368A Hex TRI-STATE Inverting Buffer/Bus Driver	
DM74LS373 Octal TRI-STATE Transparent D Latch	
DM74LS374 Octal TRI-STATE Positive Edge-Triggered D Flip-Flop	
DM74LS375 4-Bit Latch	
DM74LS377 Octal D Flip-Flop with Common Enable and Clock	
DM74LS378 Parallel D Register with Enable	
DM74LS379 Quad Parallel Register with Enable	
DM74LS380 Multifunction Octal Register	
DM74LS380A Multifunction Octal Register	
DM74LS390 Dual Decade (Bi-Quinary) Counter	
DM74LS393 Dual 4-Bit Binary Counter	
DM74LS395 4-Bit Shift Register with TRI-STATE Outputs DM74LS447 BCD to 7-Segment Decoder/Driver	
DM74LS447 BGD to 7-Segment Decoder/Driver	
· ·	
DM74LS450A 16:1 Multiplexer	
DM74LS451 Dual 8:1 Multiplexer	
DM74LS451A Dual 8:1 Multiplexer	
DM74LS453 Quad 4:1 Multiplexer	
DM74LS453A Quad 4:1 Multiplexer	2-424
DM74LS460 10-Bit Comparator	2-428
DM74LS460A 10-Bit Comparator	
DM74LS461 Octal Counter	
DM74LS461A Octal Counter	
DM74LS465 (DM71/81LS95A) Octal TRI-STATE Buffer/Bus Driver	
DM74LS466 (DM71/81LS96A) Octal TRI-STATE Inverting Buffer/Bus Driver	
DM74LS467 (DM71/81LS97A) Octal TRI-STATE Buffer/Bus Driver	
DM74LS468 (DM71/81LS98A) Octal TRI-STATE Inverting Buffer/Bus Driver	
DM74LS469 8-Bit Up/Down Counter	2-446

Low Power Schottky—Commercial Products (Continued)	
DM74LS469A 8-Bit Up/Down Counter	2-449
DM74LS490 Dual Decade Counter	2-453
DM74LS491 10-Bit Counter	2-456
DM74LS491A 10-Bit Counter	2-459
DM74LS498 Octal Shift Register	
DM74LS498A Octal Shift Register	2-466
DM74LS502 8-Bit Successive Approximation Register	2-470
DM74LS503 8-Bit Successive Approximation Register with Expansion Control	2-474
DM74LS533 Octal Transparent Latch with TRI-STATE Outputs	
DM74LS534 Octal D Flip-Flop with TRI-STATE Outputs	2-480
DM74LS540 Octal Buffer/Line Driver with TRI-STATE Outputs	2-483
DM74LS563 Octal D Latch with TRI-STATE Outputs	2-486
DM74LS564 Octal D Flip-Flop with TRI-STATE Outputs	
DM74LS573 Octal D Latch with TRI-STATE Outputs	2-492
DM74LS574 Octal D Flip-Flop with TRI-STATE Outputs	2-495
DM74LS645 Octal TRI-STATE Bus Transceiver	
DM74LS670 TRI-STATE 4-by-4 Register File	
DM74LS952 Dual TRI-STATE 8-Bit Positive Edge-Triggered Rank Shift Register	
DM74LS962 Dual TRI-STATE 8-Bit Positive Edge-Triggered Rank Shift Register	
DM96LS02 Dual Retriggerable Resettable Monostable Multivibrator (One-Shot)	
Low Power Schottky—MIL/Aero Products	
54LS00/DM54LS00 Quad 2-Input NAND Gate	2-3
54LS02/DM54LS02 Quad 2-Input NOR Gate	2-5
54LS03/DM54LS03 Quad 2-Input NAND Gate with Open-Collector Outputs	2-7
54LS04/DM54LS04 Hex Inverter	2-9
54LS05/DM54LS05 Hex Inverter with Open-Collector Outputs	2-11
54LS08/DM54LS08 Quad 2-Input AND Gate	2-13
54LS09/DM54LS09 Quad 2-Input AND Gate with Open-Collector Outputs	2-15
54LS10/DM54LS10 Triple 3-Input NAND Gate	2-17
54LS11/DM54LS11 Triple 3-Input AND Gate	2-19
DM54LS12 Triple 3-Input NAND Gate with Open-Collector Outputs	2-21
54LS13 Dual 4-Input Schmitt Trigger	2-23
54LS14 Hex Inverter with Schmitt Trigger Inputs	2-26
54LS15 Triple 3-Input AND Gate with Open-Collector Outputs	2-29
54LS20/DM54LS20 Dual 4-Input NAND Gate	2-32
54LS21/DM54LS21 Dual 4-Input AND Gate	2-34
54LS22 Dual 4-Input NAND Gate with Open-Collector Outputs	2-36
54LS26 Quad 2-Input NAND Buffers with High-Voltage Open-Collector Outputs	2-39
54LS27/DM54LS27 Triple 3-Input NOR Gate	2-41
54LS28 Quad 2-Input NOR Buffer	2-43
54LS30/DM54LS30 8-Input NAND Gate	2-46
54LS32/DM54LS32 Quad 2-Input OR Gate	2-48
54LS33 Quad 2-Input NOR Buffer with Open-Collector Outputs	2-50
54LS37 Quad 2-Input NAND Buffer	2-52
54LS38/DM54LS38 Quad 2-Input NAND Buffer with Open-Collector Outputs	2-54
54LS40 Dual 4-Input NAND Buffer	2-56
54LS42/DM54LS42 BCD to Decimal Decoder	2-59
54LS47 BCD to 7-Segment Decoder/Driver	2-62
54LS48 BCD to 7-Segment Decoder	2-67
54LS49 BCD to 7-Segment Decoder with Open-Collector Outputs	2-71
54LS51 Dual 2-Wide 2-Input, 2-Wide 3-Input AND-OR-INVERT Gate	2-74
54LS54 4-Wide 2-Input AND-OR-INVERT Gate	

Section 2—Low Power Schottky (Continued)	
Low Power Schottky—MIL/Aero Products (Continued)	
54LS55 2-Wide 4-Input AND-OR-INVERT Gate	2-79
DM54LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and	2,0
Complementary Outputs	2-81
54LS74/DM54LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear, and	2-01
Complementary Outputs	2-84
DM54LS75 Quad Latch	2-87
54LS83A/DM54LS83A 4-Bit Binary Adder with Fast Carry	2-90
54LS85/DM54LS85 4-Bit Magnitude Comparator	2-90
DM54LS86 Quad 2-Input EXCLUSIVE-OR Gate	2-94 2-98
·	
54LS95B 4-Bit Right/Left Shift Register	2-100
	0.440
Complementary Outputs	2-113
54LS109/DM54LS109A Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and	0.440
Complementary Outputs	2-116
54LS112/DM54LS112A Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and	0.440
Complementary Outputs	2-119
54LS113 Dual Positive-Edge-Triggered J-K Flip-Flop with Preset and Complementary	
Outputs	2-122
54LS114 Dual Negative-Edge-Triggered J-K Flip-Flop with Common Clocks, Clear, and	
Complementary Outputs	
54LS125/DM54LS125A Quad TRI-STATE Buffer	
54LS126 Quad TRI-STATE Buffer	
DM54LS132 Quad 2-Input Schmitt Trigger NAND Gate	
54LS133 13-Input NAND Gate	
54LS136/DM54LS136 Quad 2-Input EXCLUSIVE-OR Gate with Open-Collector Outputs	
54LS138/DM54LS138 3-to-8 Line Decoder/Demultiplexer	
54LS139/DM54LS139 Dual 2-to-4 Line Decoder/Demultiplexer	
54LS151/DM54LS151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs	
54LS152 8-Input Multiplexer	
54LS153/DM54LS153 Dual 1-of-4 Line Data Selectors/Multiplexers	
DM54LS154 4-to-16 Line Decoder/Demultiplexer	
54LS155/DM54LS155 Dual 2-to-4 Line Decoders/1-to-4 Line Demultiplexer	2-167
54LS156/DM54LS156 Dual 2-to-4 Line Decoders/1-to-4 Line Demultiplexer with	
Open-Collector Outputs	
54LS157/DM54LS157 Quad 2-to-1 Line Data Selector/Multiplexer	
54LS158/DM54LS158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer	
54LS160A Synchronous Presettable BCD Decade Counter	
54LS161A/DM54LS161A Synchronous 4-Bit Binary Counter with Asynchronous Clear	
54LS162A Synchronous Presettable BCD Decade Counter	2-175
54LS163A/DM54LS163A Synchronous 4-Bit Binary Counter with Synchronous Clear	2-180
54LS164/DM54LS164 8-Bit Serial In/Parallel Out Shift Register with Asynchronous Clear	2-188
54LS165 8-Bit Parallel In/Serial Out Shift Register with Complementary Outputs	2-191
54LS168 Synchronous Bi-Directional BCD Decade Counter	2-199
54LS169/DM54LS169A Synchronous 4-Bit Up/Down Binary Counter	2-203
54LS170 4-by-4 Register File with Open-Collector Outputs	2-208
54LS173 4-Bit TRI-STATE D Register	2-212
54LS174/DM54LS174 Hex D Flip-Flop with Clear	2-216
54LS175/DM54LS175 Quad D Flip-Flop with Clear and Complementary Outputs	2-216
54LS181 4-Bit Arithmetic Logic Unit	2-221
DM54LS190 Synchronous BCD Up/Down Decade Counter with Mode Control	2-228
DM54LS191 Synchronous 4-Bit Up/Down Binary Counter with Mode Control	2-228
54LS192 Up/Down Decade Counter with Separate Up/Down Clocks	
<u> </u>	

Low Power Schottky—MIL/Aero Products (Continued)	
54LS193/DM54LS193 Synchronous 4-Bit Up/Down Binary Counter with Dual Clock	
54LS194A 4-Bit Bidirectional Universal Shift Register	
54LS195A 4-Bit Parallel Access Shift Register	
54LS240/DM54LS240 Octal TRI-STATE Inverting Buffer/Line Driver/Line Receiver	2-264
54LS241/DM54LS241 Octal TRI-STATE Buffer/Line Driver/Line Receiver	2-264
54LS244 Octal TRI-STATE Buffer/Line Driver/Line Receiver	2-270
54LS245/DM54LS245 Octal TRI-STATE Bus Transceiver	
54LS247 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs	
54LS248 BCD to 7-Segment Decoder with 2 $k\Omega$ Pull-Up Resistors	
54LS249 BCD to 7-Segment Decoder with Open-Collector Outputs	2-282
DM54LS251 TRI-STATE 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs.	2-286
54LS253/DM54LS253 Dual TRI-STATE 1-of-4 Line Data Selector/Multiplexer	2-289
54LS256 Dual 4-Bit Addressable Latch	2-292
54LS257A/DM54LS257B Quad TRI-STATE 2-to-1 Line Data Selector/Multiplexer	2-296
54LS258A/DM54LS258B Quad TRI-STATE 2-to-1 Line Inverting Data Selector/Multiplexer	2-296
54LS259 8-Bit Serial In to Parallel Out Addressable Latch	
54LS260 Dual 5-Input NOR Gate	
54LS266 Quad 2-Input EXCLUSIVE-NOR Gate with Open-Collector Outputs	
54LS273 8-Bit Register with Clear	
54LS279/DM54LS279 Quad S-R Latch	2-311
54LS283/DM54LS283 4-Bit Binary Adder with Fast Carry	2-314
54LS295A 4-Bit Shift Register with TRI-STATE Outputs	
54LS298 Quad 2-Port Register (Multiplexer with Storage)	
54LS299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins	
54LS322 8-Bit Serial/Parallel Register with Sign Extend	
54LS323 8-Bit Universal Shift/Storage Register with Synchronous Reset and Common I/O	
Pins	2-343
54LS347 BCD to 7-Segment Decoder/Driver	
54LS352 Dual 1-of-4 Line Inverting Data Selector/Multiplexer	
54LS353 Dual 4-Input Multiplexer with TRI-STATE Outputs	
54LS365A/DM54LS365A Hex TRI-STATE Buffer/Bus Driver	
54LS366A Hex TRI-STATE Inverting Buffer/Bus Driver	
54LS367A/DM54LS367A Hex TRI-STATE Buffer/Bus Driver	
54LS368A/DM54LS368A Hex TRI-STATE Inverting Buffer/Bus Driver	
DM54LS373 Octal TRI-STATE Transparent D Latch	
54LS374/DM54LS374 Octal TRI-STATE Positive Edge-Triggered D Flip-Flop	
54LS375 4-Bit Latch	
54LS377 Octal D Flip-Flop with Common Enable and Clock	
54LS378 Parallel D Register with Enable	
54LS379 Quad Parallel Register with Enable	
DM54LS380 Multifunction Octal Register	
DM54LS380A Multifunction Octal Register	
54LS395 4-Bit Shift Register with TRI-STATE Outputs	
54LS447 BCD to 7-Segment Decoder/Driver	
DM54LS450 16:1 Multiplexer	2-407
DM54LS450A 16:1 Multiplexer	
DM54LS451 Dual 8:1 Multiplexer	
DM54LS451A Dual 8:1 Multiplexer	
DM54LS453 Quad 4:1 Multiplexer	
DM54LS453A Quad 4:1 Multiplexer	
DM54LS460 10-Bit Comparator	
DM54LS460A 10-Bit Comparator	

Low Power Schottky—MIL/Aero Products (Continued)	
DM54LS461 Octal Counter	2-435
DM54LS461A Octal Counter	2-438
DM54LS469 8-Bit Up/Down Counter	2-446
DM54LS469A 8-Bit Up/Down Counter	2-449
54LS490 Dual Decade Counter	2-453
DM54LS491 10-Bit Counter	2-456
DM54LS491A 10-Bit Counter	2-459
DM54LS498 Octal Shift Register	2-463
DM54LS498A Octal Shift Register	2-466
54LS502 8-Bit Successive Approximation Register	2-470
54LS503 8-Bit Successive Approximation Register with Expansion Control	2-474
54LS670/DM54LS670 TRI-STATE 4-by-4 Register File	2-501
96LS02 Dual Retriggerable Resettable Monostable Multivibrator (One-Shot)	2-517



54LS00/DM54LS00/DM74LS00 Quad 2-Input NAND Gates


General Description

This device contains four independent gates each of which performs the logic NAND function.

Features

 Alternate Military/Aerospace device (54LS00) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



TL/F/6439-1

Order Number 54LS00DMQB, 54LS00FMQB, 54LS00LMQB, DM54LS00J, DM54LS00W, DM74LS00M or DM74LS00N See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

$$Y = \overline{AB}$$

Inp	uts	Output
Α	В	Y
L	L	Н
L	н	н
Н	L	н
Н	Н	L

H = High Logic Level

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	ol Parameter		phol Parameter DM54LS00			Units		
	i didileter	Min	Nom	Max	Min	Nom	Max	Oille
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			8.0	٧
Гон	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VĮ	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max,	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max	DM74	2.7	3.4		•
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	DM54		0.25	0.4	
	Voltage	V _{IH} = Min	DM74		0.35	0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
li	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_{!} = 2.7V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.36	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	ША
Іссн	Supply Current with Outputs High	V _{CC} = Max			0.8	1.6	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			2.4	4.4	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Parameter C _L = 15 pl		C _L =	50 pF	Units	
		Min	Max	Min	Max		
[†] PLH	Propagation Delay Time Low to High Level Output	3	10	4	15	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	3	10	4	15	ns	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

54LS02/DM54LS02/DM74LS02 **Quad 2-Input NOR Gates**


General Description

This device contains four independent gates each of which performs the logic NOR function.

Features

■ Alternate Military/Aerospace device (54LS02) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications

Connection Diagram



TL/F/6441-1

Order Number 54LS02DMQB, 54LS02FMQB, 54LS02LMQB, DM54LS02J, DM54LS02W, DM74LS02M or DM74LS02N See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

$$Y = \overline{A + B}$$

Inp	uts	Output
A	В	Υ
L	L	Н
L	Н	L
Н	L	L
н	Н	L

H = High Logic Level

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range DM54LS and 54LS

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	DI Parameter		DM54LS02			Units		
- Cylliddi	Farameter	Min	Nom	Max	Min	Nom	Max	Oillis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
I _{ОН}	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max,	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max	DM74	2.7	3.4		•
V _{OL}	Low Level Output	$V_{CC} = Min, I_{OL} = Max,$	DM54		0.25	0.4	
	Voltage V _{IH} = Min	V _{IH} = Min	DM74		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
ΊΗ	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-0.40	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	111/5
ICCH	Supply Current with Outputs High	V _{CC} = Max			1.6	3.2	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			2.8	5.4	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

			R _L =	2 k Ω		
Symbol	Parameter	C _L = 15 pF		C _L = 50 pF		Units
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output		13		18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		10		15	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.



54LS03/DM54LS03/DM74LS03 Quad 2-Input NAND Gates with Open-Collector Outputs

General Description

This device contains four independent gates each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical operation.

Features

 Alternate Military/Aerospace device (54LS03) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Pull-Up Resistor Equations

$$\mathsf{R}_{\mathsf{MAX}} = \frac{\mathsf{V}_{\mathsf{CC}}\left(\mathsf{Min}\right) - \mathsf{V}_{\mathsf{OH}}}{\mathsf{N}_{1}\left(\mathsf{I}_{\mathsf{OH}}\right) + \mathsf{N}_{2}\left(\mathsf{I}_{\mathsf{IH}}\right)}$$

$$\mathsf{R}_{MIN} = \frac{\mathsf{V}_{CC} \left(\mathsf{Max}\right) - \mathsf{V}_{OL}}{\mathsf{I}_{OL} - \mathsf{N}_{3} \left(\mathsf{I}_{IL}\right)}$$


Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 $N_2 \; (l_{IH}) = \mbox{total}$ maximum input high current for all inputs tied to pull-up resistor

 $N_3 \ (I_{IL}) = total maximum input low current for all inputs tied to pull-up resistor$

Connection Diagram

Dual-In-Line Package



TL/F/6344-1

Order Number 54LS03DMQB, 54LS03FMQB, 54LS03LMQB, DM54LS03J, DM54LS03W, DM74LS03M or DM74LS03N See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

$$Y = \overline{AB}$$

Inp	uts	Output
Α	В	Y
L	L	Н
L	Н	Н
н	L	н
Н	Ι	L

H = High Logic Level

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Output Voltage 7V

Operating Free Air Temperature Range

DM54LS and 54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS03				Units		
Gymbol	Farameter	Min	Nom	Max	Min	Nom	Max	Office
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
V _{OH}	High Level Output Voltage			5.5			5.5	٧
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧	
ICEX	High Level Output Current	$V_{CC} = Min, V_O = 5.5V,$ $V_{IL} = Max$				100	μΑ	
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	DM54		0.25	0.4		
	Voltage	V _{IH} = Min	V _{IH} = Min	DM74		0.35	0.5	٧
		$I_{OL} = 4 \text{ mA, } V_{CC} = \text{Min}$	DM74		0.25	0.4		
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA	
lн	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ	
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.36	mA	
Іссн	Supply Current with Outputs High	V _{CC} = Max			0.8	1.6	mA	
ICCL	Supply Current with Outputs Low	V _{CC} = Max			2.4	4.4	mA	

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	C _L = 15 pF		C _L =	Units	
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	6	20	20	45	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	3	15	4	20	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.



54LS04/DM54LS04/DM74LS04 Hex Inverting Gates


General Description

This device contains six independent gates each of which performs the logic INVERT function.

Features

■ Alternate Military/Aerospace device (54LS04) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



TL/F/6345-1

Order Number 54LS04DMQB, 54LS04FMQB, 54LS04LMQB, DM54LS04J, DM54LS04W, DM74LS04M or DM74LS04N See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

Y	= A
Input	Output
A	Y
L	Н
н	L

H = High Logic Level

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS04			DM74LS04			Units
Зушьог	. a.aoto	Min	Nom	Max	Min	Nom	Max	O,III.G
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
loн	High Level Output Current			-0.4			-0.4	mA
l _{OL}	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Conditions		Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max,$	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	DM54		0.25	0.4	
		V _{IH} = Min	DM74		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min DM74		0.25	0.4		
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 7V$				0.1	mA
Ιн	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
i _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.36	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	111/4
Іссн	Supply Current with Outputs High	V _{CC} = Max			1.2	2.4	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			3.6	6.6	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol						
	Parameter	C _L =	15 pF	C _L =	Units	
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	3	10	4	15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	3	10	4	15	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.



54LS05/DM54LS05/DM74LS05 Hex Inverters with Open-Collector Outputs

General Description

This device contains six independent gates each of which performs the logic INVERT function. The open-collector outputs require external pull-up resistors for proper logical operation.

Features

 Alternate Military/Aerospace device (54LS05) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{JH})}$$


$$\mathsf{R}_{MIN} = \frac{\mathsf{V}_{CC} \, (\mathsf{Max}) - \mathsf{V}_{OL}}{\mathsf{I}_{OL} - \mathsf{N}_3 \, (\mathsf{I}_{IL})}$$

Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 $N_2 \ (l_{IH}) = \mbox{total maximum input high current for all inputs tied to pull-up resistor$

 $N_{3} \ (I_{IL}) = total$ maximum input low current for all inputs tied to pull-up resistor

Connection Diagram



TL/F/6346-1

Order Number 54LS05DMQB, 54LS05FMQB, DM54LS05J, DM54LS05W, DM74LS05M or DM74LS05N See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

Y	Y = Ā					
Input	Output					
Α	Υ					
L	н					
Н	L					

H = High Logic Level

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V Output Voltage 7V

Operating Free Air Temperature Range

 Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS05			DM74LS05			Units
Oyiiiboi	- aramotor	Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
V _{OH}	High Level Output Voltage			5.5			5.5	V
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0	-	70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧
ICEX	High Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max$				100	μΑ
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage		DM74		0.35	0.5	٧
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$!		0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.36	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max			1.2	2.4	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			3.6	6.6	mA

$\textbf{Switching Characteristics} \text{ at } V_{CC} = 5V \text{ and } T_A = 25^{\circ}C \text{ (See Section 1 for Test Waveforms and Output Load)}$

Symbol Parameter		C _L =	15 pF	C _L =	Units	
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	6	20	20	45	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	3	15	4	20	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.



54LS08/DM54LS08/DM74LS08 Quad 2-Input AND Gates


General Description

This device contains four independent gates each of which performs the logic AND function.

Features

 Alternate Military/Aerospace device (54LS08) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



TL/F/6347-1

Order Number 54LS08DMQB, 54LS08FMQB, 54LS08LMQB, DM54LS08J, DM54LS08W, DM74LS08M or DM74LS08N See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

$$Y = AB$$

Inp	uts	Output			
A	В	Y			
L	L	L			
L	Н	L			
Н	L	L			
Н	Н	Н			

H = High Logic Level

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS08			DM74LS08			Units
Cymbol	raiametei	Min	Nom	Max	Min	Nom	Max	- Cimo
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			>
VIL	Low Level Input Voltage			0.7			8.0	٧
Іон	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IH} = Min$	DM54	2.5	3.4		V
			DM74	2.7	3.4		
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IL} = Max$	DM54		0.25	0.4	V
			DM74		0.35	0.5	
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
Ιн	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-0.36	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	DM54	-20		-100	mA
			DM74	-20		-100	
Іссн	Supply Current with Outputs High	V _{CC} = Max			2.4	4.8	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			4.4	8.8	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

	Parameter					
Symbol		C _L = 15 pF		C _L = 50 pF		Units
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	4	13	6	18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	3	11	5	18	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

54LS09/DM54LS09/DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs

General Description

This device contains four independent gates each of which performs the logic AND function. The open-collector outputs require external pull-up resistors for proper logical operation.

Features

 Alternate Military/Aerospace device (54LS09) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$


$$R_{MIN} = \frac{V_{CC} (Max) - V_{OL}}{I_{OL} - N_3 (I_{IL})}$$

Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 N_2 ($I_{\mbox{\scriptsize IH}}$) = total maximum input high current for all inputs tied to pull-up resistor

 $N_3 \ (l_{\rm IL}) = {\rm total}$ maximum input low current for all inputs tied to pull-up resistor

Connection Diagram



TL/F/6348-1

Order Number 54LS09DMQB, 54LS09FMQB, DM54LS09J, DM54LS09W, DM74LS09M or DM74LS09N See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

Inp	uts	Output		
Α	В	Υ		
L	L	L		
L	н	L		
н	Ł	L		
Н	Н	Н		

H = High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V Output Voltage 7V

Operating Free Air Temperature Range

DM54LS and 54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS09			DM74LS09			Units
· .	i didinotoi	Min	Nom	Max	Min	Nom	Max	00
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
V _{OH}	High Level Output Voltage			5.5			5.5	V
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$		1		-1.5	٧
ICEX	High Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IH} = Min$				100	μΑ
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max	DM74		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
կ	Input Current @Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-0.36	mA
ГССН	Supply Current With Outputs High	V _{CC} = Max			2.4	4.8	mA
ICCL	Supply Current With Outputs Low	V _{CC} = Max			4.4	8.8	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	C _L =	15 p F	C _L =	Units	
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	5	20	8	45	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	4	15	6	27	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.



54LS10/DM54LS10/DM74LS10 Triple 3-Input NAND Gates


General Description

This device contains three independent gates each of which performs the logic NAND function.

Features

 Alternate Military/Aerospace device (54LS10) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



TL/F/6349-1

Order Number 54LS10DMQB, 54LS10FMQB, 54LS10LMQB, DM54LS10J, DM54LS10W, DM74LS10M or DM74LS10N See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

$$Y = \overline{ABC}$$

	Inputs	Output	
Α	В	С	Υ
X	Х	L	Н
X	L	×	н
L	Х	X	н
Н	Н	Н	L

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

DM54LS and 54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS10			DM74LS10			Units
Cymbol	1 diameter	Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2		,	V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Іон	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

		•	•	•			
Symbol	Parameter	Conditions	Conditions		Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output $V_{CC} = Min, I_{OH} =$		DM54	2.5	3.4		v
	Voltage	V _{IL} = Max	DM74	2.7	3.4		•
V _{OL}			DM54		0.25	0.4	
	Voltage	V _{IH} = Min	DM74		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
lį	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 7V				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-0.36	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	
Іссн	Supply Current with Outputs High	V _{CC} = Max			0.6	1.2	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			1.8	3.3	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

	1		ı			
Symbol	Parameter	C _L =	: 15 pF	C _L =	Units	
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	3	10	4	15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	3	10	4	15	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.



54LS11/DM54LS11/DM74LS11 Triple 3-Input AND Gates

General Description


Features

This device contains three independent gates each of which performs the logic AND function.

 Alternate military/aerospace device (54LS11) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TL/F/6350-1

Order Number 54LS11DMQB, 54LS11FMQB, 54LS11LMQB, DM54LS11J, DM54LS11W, DM74LS11M or DM74LS11N See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

Y = ABC

	Inputs	Output	
Α	В	O	Υ
Х	Х	L	L
X	L	X	L
L	Х	Х	L
Н	Н	Н	Н

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS11			DM74LS11			Units	
Symbol	Parameter	Min	Nom	Max	Min	Nom	Max	J	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage	2			2			V	
V _{IL}	Low Level Input Voltage			0.7			0.8	V	
Іон	High Level Output Current			-0.4			-0.4	mA	
loL	Low Level Output Current			4			8	mA	
T _A	Free Air Operating Temperature	-55		125	0		70	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		v
	Voltage	V _{IH} = Min	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max	DM74		0.35	0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 7V				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.36	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	111/
ICCH	Supply Current with Outputs High	V _{CC} = Max			1.8	3.6	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			3.3	6.6	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	CL =	15 pF	C _L =	Units	
		Min	Max	x Min I	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	4	13	6	18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	3	11	5	18	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

DM54LS12/DM74LS12 Triple 3-Input NAND Gates with Open-Collector Outputs

General Description

This device contains three independent gates each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$

$$R_{MIN} = \frac{V_{CC} (Max) - V_{OL}}{I_{OL} - N_3 (I_{IL})}$$


Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 $N_2 \ (l_{\mbox{\scriptsize IH}}) =$ total maximum input high current for all inputs tied to pull-up resistor

 N_3 (I $_{\rm IL}$) = total maximum input low current for all inputs tied to pull-up resistor

Connection Diagram

Dual-In-Line Package



Order Number DM54LS12J, DM54LS12W, DM74LS12M or DM74LS12N See NS Package Number J14A, M14A, N14A or W14B

Function Table

 $Y = \overline{AB}$

	inputs	Output	
Α	В	С	Υ
X	Х	L	H
Х	L	X	Н
L	Х	X	Н
Н	Н	Н	L

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Output Voltage 7V

Operating Free Air Temperature Range

 DM54LS
 −55°C to +125°C

 DM74LS
 0°C to +70°C

 Storage Temperature Range
 −65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS12				Units		
- Jillioi		Min	Nom	Max	Min	Nom	Max	Oints
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	V
VoH	High Level Output Voltage			5.5			5.5	٧
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Vį	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$				-1.5	٧
I _{CEX}	High Level Output Current	$V_{CC} = Min, V_O = 5.5$ $V_{IL} = Max$				100	μΑ
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IH} = Min	DM74		0.35	0.5	٧
	}	I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 7V				0.1	mA
lн	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.36	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max			0.7	1.4	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			1.8	3.3	mA

$\textbf{Switching Characteristics} \text{ at } V_{CC} = 5V \text{ and } T_A = 25^{\circ}C \text{ (See Section 1 for Test Waveforms and Output Load)}$

	Parameter					
Symbol		C _L =	15 pF	C _L =	Units	
		Min	Max	Min	Max	
[†] PLH	Propagation Delay Time Low to High Level Output	6	20	20	45	ns
^t PHL	Propagation Delay Time High to Low Level Output	3	15	4	20	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.




54LS13/DM74LS13 Dual 4-Input Schmitt Trigger

General Description

This device contains two independent gates each of which perform the logic NAND function. Each input has hysteresis which increases the noise immunity and transforms a slowly changing input signal to a fast changing jitter free output.

Connection Diagram



TL/F/10166~1

Order Number 54LS13DMQB, 54LS13FMQB, 54LS13LMQB, DM74LS13M or DM74LS13N See NS Package Number E20A, J14A, M14A, N14A or W14B

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V

Operating Free Air Temperature Range

 54LS
 -55°C to +125°C

 DM74LS
 0°C to +70°C

 Storage Temperature Range
 -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS13				Units		
		Min	Nom	Max	Min	Nom	Max	Office
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Іон	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I = -18 mA				-1.5	٧
VoH	High Level Output	V _{CC} = Min, I _{OH} = Max,	54LS	2.5			V
	Voltage	V _{IL} = Max	DM74	2.7			•
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
	Voltage	V _{IH} = Min	DM74			0.5	٧
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74			0.4	
lı .	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V$				0.1	mA
lн	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	11,5 (
ГССН	Supply Current with Outputs High	V _{CC} = Max V _{IN} = GND				6.0	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max V _{IN} = OPEN				7.0	mA
V _{T+}	Positive-Going Threshold Voltage	$V_{CC} = +5.0V$		1.5		2.0	٧
V _T -	Negative-Going Threshold Voltage	$V_{CC} = +5.0V$		0.6		1.1	٧
$V_{T+} - V_{T-}$	Hysteresis Voltage	$V_{CC} = +5.0V$		0.4			٧
I _{T+}	Input Current at Positive- Going Threshold	$V_{CC} = +5.0V, V_{IN} = V_{T+}$		-0.14*			mA
IT-	Input Current at Negative- Going Threshold	$V_{CC} = +5.0V, V_{IN} = V_{T-}$		-0.18*			mA

^{*}Typical Value

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output load)

	Parameter					
Symbol		54	ILS	DN	Units	
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output		22		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		27		30	ns



54LS14/DM74LS14 Hex Inverters with Schmitt Trigger Inputs

General Description

This device contains six independent gates each of which performs the logic INVERT function. Each input has hysteresis which increases the noise immunity and transforms a slowly changing input signal to a fast changing, jitter free output.

Connection Diagram

Dual-In-Line Package Vcc A6 Y6 A5 Y5 A4 Y4 14 13 12 11 10 9 8 1 1 2 3 4 5 6 7

Order Number 54LS14DMQB, 54LS14FMQB, 54LS14LMQB, DM74LS14M or DM74LS14N See NS Package Number E20A, J14A, M14A, N14A or W14B TL/F/6353-1

Function Table

$Y = \overline{A}$								
Input Output								
Α	Υ							
L	Н							
Н	L							

H = High Logic LevelL = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 7V Operating Free Air Temperature Range

54LS -55°C to +125°C DM74LS 0°C to +70°C Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter -		54LS14			DM74LS14		
Gymbol	raidileter	Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{T+}	Positive-Going Input Threshold Voltage (Note 1)	1.5	1.6	2.0	1.4	1.6	1.9	٧
V _T -	Negative-Going Input Threshold Voltage (Note 1)	0.6	0.8	1.1	0.5	0.8	1	٧
HYS	Input Hysteresis (Note 1)	0.4	0.8		0.4	0.8		٧
Іон	High Level Output Current			-0.4			-0.4	mA
I _{OL}	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	54LS	2.5	3.4		V
	Voltage	V _{IL} = Max	DM74	2.7	3.4		·
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS		0.25	0.4	
	Voltage	V _{IH} = Min	DM74		0.35	0.5	٧
		$V_{CC} = Min, I_{OL} = 4 mA$	DM74		0.25	0.4	
I _{T+}	Input Current at Positive-Going Threshold	$V_{CC} = 5V, V_I = V_{T+}$	DM74		-0.14		mA
I _T _	Input Current at Negative-Going Threshold	$V_{CC} = 5V, V_I = V_{T-}$	DM74		-0.18		mA
łį	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	DM74			0.1	mA
	Input Voltage	$V_{CC} = Max, V_I = 10.0V$	54LS			0.1	
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 3)	DM74	-20		-100	
Іссн	Supply Current with Outputs High	V _{CC} = Max			8.6	16	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			12	21	mA

Note 1: $V_{CC} = 5V$.

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

	Parameter					
Symbol		C _L =	15 pF	C _L =	Units	
		Min	Max	Min	Max	
[†] PLH	Propagation Delay Time Low to High Level Output	5	22	8	25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	5	22	10	33	ns


54LS15/DM74LS15 Triple 3-Input AND Gate with Open-Collector Outputs

General Description

This device contains three independent gates, each of which perform the logic AND function. The outputs are open-collector.

Connection Diagram

Dual-In-Line Package



TL/F/10167-1

Order Number 54LS15DMQB, 54LS15FMQB, DM74LS15M or DM74LS15N See NS Package Number J14A, M14A, N14A or W14B

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions at $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$

Symbol	Parameter	54LS15				Units		
- Cyllibol	Tarameter	Min	Nom	Max	Min	Nom	Max	Omits
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
V _{OH}	High Level Output Voltage			5.5			5.5	V
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧
V _{OL}	Low Level Output	$V_{CC} = Min, I_{OL} = Max,$	54LS			0.4	
	Voltage	V _{IH} = Min	DM74			0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74			0.4	
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V				0.1	mA
11H	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
Iμ	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$,		-0.4	mA
ЮН	High Level Output Current	$V_{CC} = Max, V_O = 5.5V$				100	μΑ
Іссн	Supply Current with Outputs High	V _{CC} = Max, V _{IN} = OPEN				3.6	mA
ICCL	Supply Current with Outputs Low	V _{IN} = GND				6.6	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Switching Characteristics $V_{CC}=+5.0V$, $T_A=+25^{\circ}C$ (See Section 1 for test waveforms and output load)

Symbol	Parameter	$R_L = 2 k\Omega$ $C_L = 15 pF$ Max		Units
		54LS	DM74	
t _{PLH}	Propagation Delay Time Low to High Level Output	24	20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	18 14		ns

54LS20/DM54LS20/DM74LS20 Dual 4-Input NAND Gates


General Description

This device contains two independent gates each of which performs the logic NAND function.

Features

 Alternate Military/Aerospace device (54LS20) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications

Connection Diagram



TL/F/6355-1

Order Number 54LS20DMQB, 54LS20FMQB, 54LS20LMQB, DM54LS20J, DM54LS20W, DM74LS20M or DM74LS20N See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

Y = ABCD

	Inp		Output	
A	В	C	D	Y
Х	Х	Х	L	Н
x	х	L	×	Н
X	L	Х	Х	Н
L	X	X	X	Н
Н	Н	Н	Н	L

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage Operating Free Air Temperature Range

DM54LS and 54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not quaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54LS20			DM74LS20		
Oymboi	rarameter	Min	Nom	Max	Min	Nom	Max	Units
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2 .		1	2			٧
VIL	Low Level Input Voltage			0.7			0.8	٧
Іон	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current	}		4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
VoH	High Level Output	V _{CC} = Min, I _{OH} = Max,	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max	DM74	2.7	3.4		•
VOL	Low Level Output	V _{CC} = Min, I _{OL} = Max,	DM54		0.25	0.4	
	Voltage	V _{IH} = Min	DM74		0.35	0.5	٧
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
l _{tH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-0.36	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	"""
Іссн	Supply Current with Outputs High	V _{CC} = Max			0.4	0.8	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			1.2	2.2	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	C _L =	15 pF	C _L =	Units	
		Min	Max	Min	Max]
t _{PLH}	Propagation Delay Time Low to High Level Output	3	10	4	15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	3	10	4	15	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.



54LS21/DM54LS21/DM74LS21 Dual 4-Input AND Gates


General Description

This device contains two independent gates each of which performs the logic AND function.

Features

 Alternate Military/Aerospace device (54LS21) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



TL/F/6356-1
Order Number 54LS21DMQB, 54LS21FMQB, 54LS21LMQB,
DM54LS21J, DM54LS21W, DM74LS21M or DM74LS21N

Function Table

Y = ABCD

See NS Package Number E20A, J14A, M14A, N14A or W14B

	Inp		Output	
Α	В	C	D	Y
Х	X	Х	L	L
Х	X	L	X	L
X	L	х	X	L
L	X	х	X	L
Н	Н	Н	Н	Н

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 7V

Operating Free Air Temperature Range

DM54LS and 54LS -55°C to +125°C

DM74LS 0°C to +70°C Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54LS21			DM74LS21		
- Jiliboi	raidiletei	Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Юн	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Vį	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max,$	DM54	2.5	3.4		V
	Voltage	V _{IH} = Min	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	DM54		0.25	0.4	
	Voltage	V _{IL} = Max	DM74		0.35	0.5	٧
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.36	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	"
Icch	Supply Current with Outputs High	V _{CC} = Max			1.2	2.4	mA
I _{CCL}	Supply Current with Outputs Low	V _{CC} = Max			2.2	4.4	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Symbol Parameter		15 pF	c _L =	Units	
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	4	13	6	18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	3	11	5	18	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.




54LS22/DM74LS22 Dual 4-Input NAND Gate (with Open-Collector Output)

General Description

The 'LS22 contains two independent NAND gates, each with four data inputs.

Connection Diagram

Dual-In-Line Package



TL/F/10168-1

Order Number 54LS22DMQB, 54LS22FMQB, DM74LS22M or DM74LS22N See NS Package Number J14A, M14A, N14A or W14B

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage Operating Free Air Temperature Range

54LS

-55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS22			DM74LS22		Units
- Cyllibol	rarameter	Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
VIL	Low Level Input Voltage			0.7			0.8	V
V _{OH}	High Level Output Voltage			5.5			5.5	mA
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧
I _{CEX}	High Level Output Current	$V_{CC} = Min, V_O = 5.5V,$ $V_{IL} = Max$				100	μΑ
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
	Voltage	V _{IH} = Min	DM74			0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74			0.4	
łį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
ICCH	Supply Current Outputs High	V _{CC} = Max, V _{IN} = GND				0.8	mA
ICCL	Supply Current Outputs Low	V _{CC} = Max, V _{IN} = Open				2.2	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.



Switching Characteristics at $V_{CC}=+5.0V$, $T_A=+25^{\circ}C$ (See Section 1 for test waveforms and output load)

Symbol	Parameter	$R_L = 2 k\Omega$, C _L = 15 pF	Units	
- Cymbol	· arameter	Min	Min Max		
^t PLH	Propagation Delay Time Low to High Level Output		22	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output		24	ns	



54LS26/DM74LS26 Quad 2-Input NAND Gates with High Voltage Open-Collector Outputs

General Description

This device contains four independent gates each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical operation.

These gates feature high-voltage output ratings (up to 15V) for interfacing with 12V systems. Although the outputs are rated for 15V, the device supply is still rated for 5V.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{O} \text{ (Min)} - V_{OH}}{N_{1} (I_{OH}) + N_{2} (I_{IH})}$$


$$\mathsf{R}_{MIN} = \frac{\mathsf{V}_O\left(\mathsf{Max}\right) - \mathsf{V}_{OL}}{\mathsf{I}_{OL} - \mathsf{N}_3\left(\mathsf{I}_{IL}\right)}$$

Where: N₁ (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 $N_2 \left(I_{|H} \right) =$ total maximum input high current for all inputs tied to pull-up resistor

 $N_3 \ (l_{|L}) = total \ maximum \ input low current for all inputs tied to pull-up resistor$

Connection Diagram



TL/F/6358~1

Order Number 54LS26DMQB, 54LS26FMQB, DM74LS26M or DM74LS26N See NS Package Number J14A, M14A, N14A or W14B

Function Table

Inp	uts	Output
Α	В	Y
L	L	Н
L	Н	н
Н	L	н
Н	Н	L

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Output Voltage 15V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS26		DM74LS26			Units	
	Tarameter	Min	Nom	Max	Min	Nom	Max	Omis
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
V _{OH}	High Level Output Voltage			15			15	V
l _{OL}	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧
ICEX	High Level Output	V _{CC} = Min	V _O = 15V			1000	μА
	Current	V _{IL} = Max	V _O = 12V			50	μπι
VOL	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4	
	Voltage	V _{IH} = Min	DM74		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$	$V_{CC} = Max, V_I = 5.5V$			0.1	mA
l _{iH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	54LS			-0.40	mA
			DM74			-0.36	111/3
ICCH	Supply Current with Outputs High	V _{CC} = Max			0.8	1.6	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			2.4	4.4	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

			$R_L = 2 k\Omega$, $C_L = 15 pF$		
Symbol	Parameter	N	lax	Units	
		54LS	DM74		
t _{PLH}	Propagation Delay Time Low to High Level Output	27	32	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	18	28	ns	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.



54LS27/DM54LS27/DM74LS27 Triple 3-Input NOR Gates


General Description

This device contains three independent gates each of which performs the logic NOR function.

Features

 Alternate Military/Aerospace device (54LS27) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



TL/F/6359-1

Order Number 54LS27DMQB, 54LS27FMQB, 54LS27LMQB, DM54LS27J, DM54LS27W, DM74LS27M or DM74LS27N See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

$$Y = \overline{A + B}$$

Inp	uts	Output
Α	В	Y
L	L	Н
L	Н	L
Н	L	L
Н	Н	L

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" can be beyond which the safety of the device cannot be teed. The device should not be operated at the parametric values defined in the "Electrical Changles" of table are not guaranteed at the absolute maximum The "Recommended Operating Conditions" between the conditions for actual device operation.

7,500,8300

Recommended Operating Conditions

Symbol	Parameter	DM54LS27			7		
- Jinboi	rarameter	Min	Nom	Max	Min	Nom	96-71
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25
V _{IH}	High Level Input Voltage	2			2		
V _{IL}	Low Level Input Voltage			0.7			0.0
Іон	High Level Output Current			-0.4			- O.
loL	Low Level Output Current			4			11
T _A	Free Air Operating Temperature	-55		125	0		700

Electrical Characteristics over recommended operating free air temperature range (unless office air temperature range).

Symbol	Parameter	Conditions		Min	Typ (Note 1)	1100
Vį	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$				
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max,	DM54	2.5	3.4	
	Voltage	V _{IL} = Max	DM74	2.7	3.4	
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	DM54		0.25	0.4
	Voltage	V _{IH} = Min	DM74		0.35	د'.0
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 7V				0.1
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20
lլլ_	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				0.26
los	Short Circuit	V _{CC} = Max	DM54	-20		- 167
	Output Current	(Note 2)	DM74	-20		}(4)1
ICCH	Supply Current with Outputs High	V _{CC} = Max			2	đ
ICCL	Supply Current with Outputs Low	V _{CC} = Max			3.4	6,6

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and $C_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and $C_{CC} = 5V$ and $T_A = 25^{\circ}C$)

			R _L =	2 kΩ		
Symbol	Parameter	r C _L = 15 pF		C _L =	= 50 pF	
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	3	13	5	18	
t _{PHL}	Propagation Delay Time High to Low Level Output	3	10	4	15	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.




54LS28/DM74LS28 Quad 2-Input NOR Buffer

General Description

The 'LS28 contains four independent gates each of which perform the logic NOR function.

Connection Diagram



TL/F/10169-1

Order Number 54LS28DMQB, 54LS28FMQB, 54LS28LMQB, DM74LS28M or DM74LS28N See NS Package Number E20A, J14A, M14A, N14A or W14B

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Symbol Parameter		54LS28			DM74LS28		Units
Symbol	Farameter	Min	Nom	Max	Min	Nom	Max	Ointo
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
VIL	Low Level Input Voltage			0.7			8.0	V
Іон	High Level Output Current			-1.2			-1.2	mA
loL	Low Level Output Current			12			24	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Conditions		Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max,	54LS	2.5			>
	Voltage	V _{IL} = Max	DM74	2.7			•
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
	Voltage	V _{IH} = Min	DM74			0.5	٧
		I _{OL} = 12 mA, V _{CC} = Min	DM74			0.4	
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_i = 2.7V$				20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-30		-130	mA
	Output Current	(Note 2)	DM74	-30		-130	111/4
Госн	Supply Current with Outputs High	V _{CC} = Max				3.6	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max				13.8	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Switching Characteristics at $V_{CC}=+5.0V$, $T_A=+25^{\circ}C$ (See Section 1 for test waveforms and output load)

Symbol	Parameter	$egin{aligned} \mathbf{R_L} &= 2 \mathbf{k} \Omega \ \mathbf{C_L} &= 15 \mathbf{pF} \end{aligned}$		Units
		Min	Max	
[†] PLH	Propagation Delay Time Low to High Level Output		20	ns
^t PHL	Propagation Delay Time High to Low Level Output		20	ns

54LS30/DM54LS30/DM74LS30 8-Input NAND Gate


General Description

This device contains a single gate which performs the logic NAND function.

Features

 Alternate Military/Aerospace device (54LS30) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



TL/F/6360-1

Order Number 54LS30DMQB, 54LS30FMQB, 54LS30LMQB, DM54LS30J, DM54LS530W, DM74LS30M or DM74LS30N See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

Y = ABCDEFGH

Inputs	Output
A thru H	Y
All Inputs H	L
One or More	н
Input L	

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

DM54LS and 54LS DM74LS -55°C to +125°C 0°C to +70°C

Storage Temperature Range

-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS30			DM74LS30			Units
Cymbol	Farameter	Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Юн	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V_{l}	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		v
	Voltage	V _{IL} = Max	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IH} = Min	DM74		0.35	0.5	V
		$I_{OL} = 4 \text{ mA, } V_{CC} = \text{Min}$	DM74		0.25	0.4	
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 7V				0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current (Note 2)	(Note 2)	DM74	-20		-100	11.7
Іссн	Supply Current with Outputs High	V _{CC} = Max			0.35	0.5	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			0.6	1.1	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	C _L =	15 pF	CL =	Units	
		Min	Max	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	4	12	5	18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	4	15	5	20	ns

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

54LS32/DM54LS32/DM74LS32 Quad 2-Input OR Gates

General Description


This device contains four independent gates each of which performs the logic OR function.

Features

 Alternate Military/Aerospace device (54LS32) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TL/F/6361-1

Order Number 54LS32DMQB, 54LS32FMQB, 54LS32LMQB, DM54LS32J, DM54LS32W, DM74LS32M or DM74LS32N See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

$$Y = A + B$$

Inp	uts	Output		
Α	В	Y		
L	L	L		
L	н	н		
Н	L	н		
Н	н	н		

H = High Logic Level

L = Low Logic Level

2

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

DM54LS and 54LS DM74LS -55°C to +125°C 0°C to +70°C

Storage Temperature Range

-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS32			DM74LS32			Units
Oyiiibo.	Parameter	Min	Nom	Max	Min	Nom	Max	Cilits
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
ГОН	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V_{l}	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		>
	Voltage	V _{IH} = Min	DM74	2.7	3.4		•
V_{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max	DM74		0.35	0.5	٧
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_{I} = 0.4V$				-0.36	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100] ""^
I _{CCH}	Supply Current with Outputs High	V _{CC} = Max			3.1	6.2	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			4.9	9.8	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	C _L =	15 pF	C _L =	Units	
		Min	Max	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	3	11	4	15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	3	11	4	15	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.




54LS33/DM74LS33 Quad 2-Input NOR Buffer with Open-Collector Outputs

General Description

This device contains four independent gates each of which perform the logic NOR function. Outputs are open-collector.

Connection Diagram

Dual-In-Line Package



TL/F/10170-1

Order Number 54LS33DMQB, 54LS33FMQB, DM74LS33M or DM74LS33N See NS Package Number J14A, M14A, N14A or W14B

Addinum Ratings (Note)

. Alace specified devices are required, the Mational Semiconductor Sales and for availability and specifications.

> 7V 7V

Temperature Range

-55°C to +125°C 0°C to +70°C

and Flange

MOFO!

-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

A 13d Operating Conditions

Parameter	54LS33				Units		
rarameter	Min	Nom	Max	Min	Nom	Max	Oilles
uply Voltage	4.5	5	5.5	4.75	5	5.25	V
എവ evel Input Voltage	2			2			V
GRY Level Input Voltage			0.7			0.8	٧
ligh Level Output Voltage			5.5			5.5	٧
Few Level Output Current			12			24	mA
and the Operating Temperature	-55		125	0		70	°C

ി പ്രേദ്യൂട്ടിട്ട് over recommended operating free air temperature range (unless otherwise noted)

Parameter	Conditions		Min	Typ (Note 1)	Max	Units
ந்நார் Clanip Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
High Level Output Gerrent	$V_{CC} = Min, V_O = 5.5V,$ $V_{IL} = Max$				100	μΑ
E-, : Levol Output	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
114143	V _{IH} = Min	DM74			0.5	٧
	$I_{OL} = 12 \text{ mA}, V_{CC} = \text{Min}$	DM74			0.4	
qua <mark>Ourrent @ Max</mark> Tache Moliage	$V_{CC} = Max, V_I = 7V$				0.1	mA
ਾਂ ਕਾਵੀ Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
Let Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
. டருக ் Current with எறு க்க High	V _{CC} = Max V _{IN} = GND				3.6	mA
कृत्ये y Current with रक्षण् षड Low	V _{CC} = Max V _{IN} = Open				13.8	mA

 $v_{\rm CC} = 5V, T_{\rm A} = 25^{\circ}C.$

୍ୟାଧାରଣ ଓଡ଼ିଆର୍ଟ୍ରାପରେ at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Parameter	R _L = C _L =	Units	
	Min	Max	
Propagation Delay Time Low to High Level Output		22	ns
Propagation Delay Time High to Low Level Output		22	ns




54LS37/DM74LS37 Quad 2-Input NAND Buffers

General Description

This device contains four independent buffer gates each of which performs the logic NAND function.

Connection Diagram



Order Number 54LS37DMQB, 54LS37FMQB, 54LS37LMQB, DM74LS37M or DM74LS37N See NS Package Number E20A, J14A, M14A, N14A or W14B TL/F/6362-1

Function Table

 $Y = \overline{AB}$

Inp	uts	Output
A	В	Y
L	L	Н
L	н	Н
н	L	Н
н	н	L

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V

Operating Free Air Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS37			Units		
Cymbol	, arameter	Min	Nom	Max	Min	Nom	Max]
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
Гон	High Level Output Current			-1.2			-1.2	mA
loL	Low Level Output Current			12			24	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
Vi	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max 54LS		2.5			V	
	Voltage	V _{IL} = Max	DM74LS	2.7	3.4		•	
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4		
	Voltage	V _{IH} = Min	DM74LS		0.35	0.5	V	
		$I_{OL} = 12 \text{ mA}, V_{CC} = \text{Min}$		0.25	0.4			
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_{I} = 10V (54)$ $V_{I} = 7V (DM)$			0.1	mA		
l _{іН}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ	
IIL	Low Level Input	$V_{CC} = Max, V_I = 0.4V$	54LS			-0.40	mA	
	Current		DM74LS			-0.36	'''^	
los	Short Circuit	V _{CC} = Max	54LS	-30		-130	mA	
	Output Current	(Note 2)	DM74LS	-20		-100	1 ""	
Іссн	Supply Current with Outputs High	V _{CC} = Max		0.9	2	mA		
ICCL	Supply Current with Outputs Low	V _{CC} = Max			6	12	mA	

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

		5-	4LS	DM	Units	
Symbol	Parameter	C _L =	50 pF	C _L =		
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output		20	4	18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		20	4	21	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.



54LS38/DM54LS38/DM74LS38 Quad 2-Input NAND Buffers with Open-Collector Outputs

General Description

This device contains four independent gates, each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical operation.

Features

 Alternate Military/Aerospace device (54LS38) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$


$$R_{MIN} = \frac{V_{CC} \left(\text{Max} \right) - V_{OL}}{I_{OL} - N_3 \left(I_{IL} \right)}$$

Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 $N_2 \; (l_{\mbox{\scriptsize IH}}) = total$ maximum input high current for all inputs tied to pull-up resistor

 $N_3 \ (l_{|L}) = total$ maximum input low current for all inputs tied to pull-up resistor

Connection Diagram



TL/F/6363-1

Order Number 54LS38DMQB, 54LS38FMQB, 54LS38LMQB, DM54LS38J, DM74LS38M or DM74LS38N See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

$$Y = \overline{AB}$$

Inp	uts	Output				
A	В	Y				
L	L	Н				
L	Н	н				
Н	L	н				
Н	Н	L				

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Output Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54LS38			Units		
Cymbol	raiametei	Min	Nom	Max	Min	Nom	Max	Oillis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V_{IL}	Low Level Input Voltage			0.7			0.8	V
V _{OH}	High Level Output Voltage			5.5			5.5	V
loL	Low Level Output Current			12			24	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
V _I	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$				-1.5	٧	
I _{CEX}	High Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max$				250	μΑ	
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4		
	Voltage	V _{IH} = Min	DM74		0.35	0.5	V	
		$I_{OL} = 12 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4		
lį	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 7V				0.1	mA	
l _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ	
lլ <u>լ</u>	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.36	mA	
ICCH	Supply Current with Outputs High	V _{CC} = Max			0.9	2	mA	
ICCL	Supply Current with Outputs Low	V _{CC} = Max			6	12	mA	

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	C _L =	45 pF	C _L =	Units	
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output		22		48	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		22		29	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.




54LS40/DM74LS40 Dual 4-Input NAND Buffer

General Description

This device contains two independent gates each of which perform the logic NAND function.

Connection Diagrams



Order Number 54LS40DMQB, 54LS40FMQB, 54LS40LMQB, DM74LS40M or DM74LS40N See NS Package Number E20A, J14A, M14A, N14A or W14B

TL/F/10171-1

2

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS40			Units		
	rarameter	Min	Nom	Max	Min	Nom	Max	Onno
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
Іон	High Level Output Current			-1.2			-1.2	mA
loL	Low Level Output Current			12			24	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max,	54LS	2.5			٧
	Voltage	V _{IL} = Max	DM74	2.7			
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
	Voltage	V _{IH} = Min	DM74			0.5	v
		$I_{OL} = 4 \text{ mA, } V_{CC} = \text{Min}$	DM74			0.4	
h	Input Current @ Max Input Voltage	V _{CC} = Max, V ₁ = 10V				0.1	mA
IIH	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-1.6	mA
los	Short Circuit	V _{CC} = Max	54LS	-30		-130	mA
	Output Current	(Note 2)	DM74	-30		-130	111/4
Іссн	Supply Current with Outputs High	V _{CC} = Max, V _{IN} = GND				1.0	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max, V _{IN} = OPEN				6.0	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Note more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test wavefactors as

Symbol	Parameter
^t PLH	Propagation Delay Time Low to High Level Output
t _{PHL}	Propagation Delay Time High to Low Level Output

54LS42/DM54LS42/DM74LS42 BCD/Decimal Decoders


General Description

These BCD-to-decimal decoders consist of eight inverters and ten, four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of input logic ensures that all outputs remain off for all invalid (10–15) input conditions.

Features

- Diode clamped inputs
- Also for applications as 4-line-to-16-line decoders; 3-line-to-8-line decoders
- All outputs are high for invalid input conditions
- Alternate Military/Aerospace device (54LS42) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



TL/F/6365-1

Order Number 54LS42DMQB, 54LS42FMQB, DM54LS42J, DM54LS42W, DM74LS42M or DM74LS42N See NS Package Number J16A, M16A, N16E or W16A


Function Table

No		В	CDI	npu	its			[)eci	mal	Out	put	s		
	•	D	С	В	A	0	1	2	3	4	5	6	7	8	9
0		L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
1	١	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	н
2		L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н
3	- [L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н
4		L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н
5		L	Н	L	Н	Ι	Н	Н	Н	Н	L	Н	Н	Н	Ι
6		L	Н	Н	L	Н	Н	Н	Н	Н	Η	L	Н	Н	Н
7	-	L	Н	Н	Н	н	Н	Н	Н	Н	Н	Н	L	Н	Н
. 8	- 1	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
9		Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
I N V A L I D		H	LLHHHH	H H L L H H	LHLHLH	H H H H H	H H H H H	H H H H H	H H H H H	H H H H H	H	H H H H H	H H H H H	H H H H H	H H H H H

H = High Level

L = Low Level

Logic Diagram



2-59

TL/F/6365-2

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS42				Units		
Oyinboi	rarameter	Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
loн	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		٧
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
IJН	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
l₁∟	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	
	Output Current	(Note 2)	DM74	-20		-100	mA
Icc	Supply Current	V _{CC} = Max (Note 3)			7	13	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

Symbol	Parameter	From (Input) To (Output)	C _L =	15 pF	C _L =	Units		
		10 (Output)	Min	Max Min Max			7	
t _{PHL}	Propagation Delay Time High to Low Level Output	A, B, C, or D (2 Levels of Logic) to Output		25		30	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	A, B, C, or D (3 Levels of Logic) to Output		30		35	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	A, B, C, or D (2 Levels of Logic) to Output		25		30	ns	
t _{PLH}	Propagation Delay Time	A, B, C, or D (3 Levels		30		35	ns	

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)



54LS47/DM74LS47 BCD to 7-Segment Decoder/Driver

General Description


The 'LS47 accepts four lines of BCD (8421) input data, generates their complements internally and decodes the data with seven AND/OR gates having open-collector outputs to drive indicator segments directly. Each segment output is guaranteed to sink 24 mA in the ON (LOW) state and withstand 15V in the OFF (HIGH) state with a maximum leakage current of 250 μ A. Auxiliary inputs provided blanking, lamp test and cascadable zero-suppression functions. Also see the 'LS47 data sheet.

Features

- Open-collector outputs
- Drive indicator segments directly
- Cascadable zero-suppression capability
- Lamp test input

Connection Diagram

Dual-In-Line Package



TL/F/9817-1

Order Number 54LS47DMQB, 54LS47FMQB, DM74LS47M or DM74LS47N See NS Package Number J16A, M16A, N16E or W16A

Pin Names	Description
A0-A3	BCD Inputs
RBI	Ripple Blanking Input (Active LOW)
<u>LT</u>	Lamp Test Input (Active LOW)
BI/RBO	Blanking Input (Active LOW) or
	Ripple Blanking Output (Active LOW)
ā-g	*Segment Outputs (Active LOW)

^{*}OC—Open Collector

9

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

Storage Temperature Range -65°C to $+150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS47				Units		
- Jyllibol		Min	Nom	Max	Min	Nom	Max	Oilits
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Іон	High Level Output Current @ 15V = V _{OH} *			-50			-250	μΑ
loL	Low Level Output Current			12			24	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

^{*}OFF state at a-q.

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VĮ	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level	V _{CC} = Min, I _{OH} = Max,	54LS	2.4			V
	Output Voltage	V _{IL} = Max	DM74	2.7	3.4		•
V _{OL}	Low Level	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
	Output Voltage	V _{IH} = Min	DM74		0.35	0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
łį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_{I} = 10V$				100	μΑ
l _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_{l} = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-0.3		-2.0	mA
	Output Current	(Note 2), I _{OS} at BI/RBO	DM74	-0.3		-2.0	'''
lcc	Supply Current	V _{CC} = Max				13	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics at $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$

Symbol	Parameter	Conditions	$R_{L} = 665\Omega$ $C_{L} = 15 \text{ pF}$		Units
			Min	Max	
t _{PLH} t _{PHL}	Propagation Delay An to a-g			100 100	ns
t _{PLH} t _{PHL}	Propagation Delay RBI to a-g*			100 100	ns


^{*}LT = HIGH, A0-A3 = LOW

Functional Description

The 'LS47 decodes the input data in the pattern indicated in the Truth Table and the segment identification illustration. If the input data is decimal zero, a LOW signal applied to the $\overline{\rm RBI}$ blanks the display and causes a multidigit display. For example, by grounding the $\overline{\rm RBI}$ of the highest order decoder and connecting its $\overline{\rm BI/RBO}$ to $\overline{\rm RBI}$ of the next lowest order decoder, etc., leading zeros will be suppressed. Similarly, by grounding $\overline{\rm RBI}$ of the lowest order decoder and connecting its $\overline{\rm BI/RBO}$ to $\overline{\rm RBI}$ of the next highest order decoder, etc., trailing zeros will be suppressed. Leading and trailing zeros can be suppressed simultaneously by using external gates, i.e.: by driving $\overline{\rm RBI}$ of a intermediate decoder from an OR


gate whose inputs are \$\overline{\text{BI/RBO}}\$ of the next highest and lowest order decoders. \$\overline{\text{BI/RBO}}\$ also serves as an unconditional blanking input. The internal NAND gate that generates the \$\overline{\text{RBO}}\$ signal has a resistive pull-up, as opposed to a totem pole, and thus \$\overline{\text{BI/RBO}}\$ can be forced LOW by external means, using wired-collector logic. A LOW signal thus applied to \$\overline{\text{BI/RBO}}\$ turns off all segment outputs. This blanking feature can be used to control display intensity by varying the duty cycle of the blanking signal. A LOW signal applied to \$\overline{\text{LT}}\$ turns on all segment outputs, provided that \$\overline{\text{BI/RBO}}\$ is not forced LOW.

Logic Diagram




TL/F/9817-3

Numerical Designations—Resultant Displays



TL/F/9817-4

Logic Symbol



TL/F/9817-2

 $V_{CC} = Pin 16$ GND = Pin 8

Truth Table

Decimal or				Inpu	ts					(Output	s			Note
Function	LT	RBI	А3	A2	A1	A0	BI/RBO	ā	b	č	d	ē	Ī	g	
0	н	н	L	L	L	L	Н	L	L	L	L	L	L	Н	1
1	Н	X	L	L	L	Н	н	Н	L	L	Н	Н	Н	Н	1
2	н	X	L	L	Н	L	Н	L	L	Н	L	L	Н	L	
3	Н	х	L	L	Н	Н	н	L	L	L	L	Н	Н	L	
4	н	x	L	Н	L	L	н	н	L	L	Н	Н	L	L	
5	Н	X	L	Н	L	Н	Н] L	Н	L	L	Н	L	L	
6	Н	X	L	Н	Н	L	Н	Н	Н	L	L	L	L	L	
7	Н	X	L	Н	Н	Н	н	L	L	L	Н	Н	Н	Н	
8	Н	X	Н	L	L	L	Н	L	L	L	L	L	L	L	
9	н	x	н	L	L	Н	н	L	L	L	Н	н	L	L	!
10	Н	X	н	L	Н	L	н	Н	Н	Н	L	L	Н	L	
11	Н	Х	Н	L	Н	Н	н	Н	Н	L	L	Н	Н	L	
12	Н	X	Н	Н	L	L	н	Н	L	Н	Н	Н	L	L	
13	н	Х	н	Н	L	Н	н	L	Н	Н	L	Н	L	L	
14	н	x	н	н	н	L	н	н	Н	н	L	L	L	L	
15	н	Х	Н	Н	н	Н	н	Н	Н	Н	Н	Н	Н	Н	
BI	×	X	×	X	X	Х	L	Н	Н	Н	Н	Н	Н	Н	2
RBI	Н	L	L	L	L	L	L L	Н	Н	Н	Н	Н	Н	Н	3
LΤ	L	X	×	Х	X	Х	н	L	L	L	L	L	L	L	4

Note 1: BI/RBO is wire-AND logic serving as blanking input (Bi) and/or ripple-blanking output (RBO). The blanking out (Bi) must be open or held at a HIGH level when output functions 0 through 15 are desired, and ripple-blanking input (RBI) must be open or at a HIGH level if blanking or a decimal 0 is not desired. X = input may be HIGH or LOW.

Note 2: When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a HIGH level regardless of the state of any other input condition.

Note 3: When ripple-blanking input (RBI) and inputs A0, A1, A2 and A3 are LOW level, with the lamp test input at HIGH level, all segment outputs go to a HIGH level and the ripple-blanking output (RBO) goes to a LOW level (response condition).

Note 4: When the blanking input/ripple-blanking output (BI/RBO) is open or held at a HIGH level, and a LOW level is applied to lamp test input, all segment outputs go to a LOW level.

driver transistors. Auxiliary inputs provide lamp test, blanking and cascadable zero-suppression functions.

The 'LS48 decodes the input data in the pattern indicated in the Truth Table and the segment identification illustration.

in Package

auto seeini

4.05

1.1/3

1 (A)



TL/F/10172-1 49:FMQB, DM74LS48M, or DM74LS48N 913A, M16A, N16E or W16A

1 07

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS48				Units		
- Cylliddi	raidiletei	Min	Nom	Max	(Min	Nom	Max	Oillis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	V
ЮН	High Level Output Current			-50			-50	μΑ
loL	Low Level Output Current			2.0			6.0	mA
TA	Free Air Operating Temperature	55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_{l} = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} Min, I _{OH} = Max, 54LS		2.4			V
	Voltage	V _{IL} = Max	DM74	2.4			•
loff	Output High Current Segment Outputs	$V_{CC} = Min, V_O = 0.85V$		-1.3			mA
V _{OL} Low Level Output		V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
	Voltage	V _{IH} = Min	DM74			0.5	٧
		I _{OL} = 2.0 mA, V _{CC} = Min	DM74			0.4	
lį	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V				0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
կլ_	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit	$V_{CC} = Max, V_O = 0V$	54LS	-0.3		-2	mA
Output Current	at BI/RBO (Note 2)	DM74	-0.3		-2	111/	
Іссн	Supply Current	V _{CC} = Max, V _{IN} = 4.5V				38	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	C _L =	Units	
	i didiletei	Min	Max	- Onits
t _{PLH} t _{PHL}	Propagation Delay Time A _n to a-g		100 100	ns
t _{PLH} t _{PHL}	Propagation Delay Time		100 100	ns

Note: \overline{LT} = HIGH, A_0 - A_3 = HIGH.

TL/F/10172-4

Truth Table

Decimal Or			Inpi	uts							Output	s		
Function	LŤ	RBI	A ₃	A ₂	A ₁	A ₀	BI/RBO	а	b	С	d	е	f	9_
0 (Note 1)	Н	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	L
1 (Note 1)	н	×	L	L	L	н	Н	L	Н	Н	L	L	L	L
2	н	x	L	L	Н	L	н	Н	Н	L	Н	Н	L	Н
3	Н	x	L	L	Н	Н	н	Н	Н	Н	Н	L	L	Н
4	н	x	L	н	L	L	Н	L	Н	Н	L	L	н	н
5	Н	×	L	Н	L	н	Н	Н	L	Н	Н	L	Н	Н
6	Н	×	L	Н	Н	L	Н	L	L	Н	Н	Н	Н	н
7	Н	×	L	Н	Н	Н	Н	Н	Н	Н	L	L	L	L
8	Н	X	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н
9	н	x	н	L	L	н	н	н	н	н	L	L	Н	н
10	Н	X	н	L	Н	L	Н	L	L	L	Н	Н	L	Н
11	н	X	н	L	Н	Н	Н	L	L	Н	Н	L	L	Н
12	Н	х	Н	Н	L	L	Н	L	Н	L	L	L	Н	Н
13	Н	х	Н	Н	L	Н	Н	Н	L	L	Н	L	Н	Н
14	н	х	н	Н	н	L	н	L	L	L	н	н	Н	н
15	Н	X	Н	Н	Н	Н	Н	L	L	L	L	L	L	L
BI (Note 2)	×	×	×	X	X	Х	L	L	L	L	L	L	L	L
RBI (Note 3)	Н	L	L	L	L	L	L	L	L	L	L	L	L	L
LT (Note 4)	L	X	Х	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н


Note 1: BI/RBO is wired-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO). The blanking out (BI) must be open or held at a HIGH level when output functions 0 through 15 are desired, and ripple-blanking input (RBI) must be open or at a HIGH level if blanking of a decimal 0 is not desired. X = input may be HIGH or LOW.

Note 2: When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a LOW level, regardless of the state of any other input condition.

Note 3: When ripple-blanking input (RBI) and inputs A₀, A₁, A₂, and A₃ are at LOW level, with the lamp test input at HIGH level, all segment outputs go to a LOW level and the ripple-blanking output (RBO) goes to a LOW level (response condition).

Note 4: When the blanking input/ripple-blanking output (BI/RBO) is open or held at a HIGH level, and a LOW level is applied to lamp test input, all segment outputs go to a HIGH level.

Logic Symbol



 $V_{CC} = Pin 16$ GND = Pin 8 TL/F/10172-2

2

Logic Diagram RIPPLE-BLANKING BLANKING INPUT OR RIPPLE-BLANKING OUTPUT INPUT LAMP-TEST INPUT OUTPUT TL/F/10172-3


54LS49 BCD to 7-Segment Decoder

General Description

The 54LS49 translates four lines of BCD (8421) input data into the 7-segment numeral code as shown in the Function Table. It has open-collector outputs and is logically the 14-pin verson of the '48, without the lamp test and ripple blanking features. Also see the 'LS249 data sheet.

Connection Diagram

Logic Symbol



GND = Pin 7

V_{CC} = Pin 14

TL/F/10204-2


Order Number 54LS49DMQB or 54LS49FMQB See NS Package Number J14A or W14B

Pin Names Description
A0-A3 BCD Inputs

A0-A3 BCD Inputs BI Blanking Input (Active LOW) a-g Segment Outputs (Active HIGH)

TL/F/10204-1

Numerical Designations—Resultant Displays



2

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

54LS -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS49		Units
Symbol	r ai ailletei	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			٧
V _{IL}	Low Level Input Voltage			0.7	٧
loн	High Level Output Current			250	μΑ
l _{OL}	Low Level Output Current			4	mA
TA	Free Air Operating Temperature	-55		125	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.5			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$			0.4	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10.0V$			0.1	mA
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
lcc	Supply Current	V _{CC} = Max			15	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and output load)

	•	54		
Symbol	Parameter		15 pF	Units
		Min	Max	
t _{PLH}	Propagation Delay; $R_L = 2 k\Omega$		100	ns
t _{PHL}	A _n to a-g		100	115
t _{PLH}	Propagation Delay; $R_L = 6 \text{ k}\Omega$		100	ns
t _{PHL}	BI to a-g	<u> </u>	100	113

Function Table


Decimal			Inputs						Outputs				
or Function	АЗ	A2	A1	A0	ΒĪ	а	b	c	d	е	f	g	Note
0	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	L	1
1	L	L	L	Н	Н	L	Н	Н	L	L	L	L	
2	L	L	н	L	н	н	Н	L	Н	Н	L	Н	
3	L	L	н	н	н	н	Н	Н	Н	L	L	Н	
4	L	н	L	L	н	L	Н	Н	L	L	Н	Н	
5	L	Н	L	н	Н	Н	L	Н	Н	L	Н	н	
6	L	Н	Н	L	Н	L	L	Н	Н	Н	Н	Н	
7	L	Н	Н	Н	н	н	Н	Н	L	L	L	L	
8	н	L	L	L	н	н	Н	Н	Н	Н	Н	Н	
9	Н	L	L	Н	Н	Н	Н	Н	L	L	Н	Н	
10	Н	L	н	L	Н	L	L	L	Н	Н	L	Н	
11	н	L	Н	Н	Н	L	L	Н	Н	L	L	Н	
12	н	н	L	L	н	L	Н	L	L	L	Н	Н	
13	Н	Н	L	Н	Н	Н	L	L	Н	L	Н	Н	
14	Н	Н	Н	L	Н	L	L	L	Н	Н	Н	Н	
15	Н	н	н	н	н	L	L	L	L	L	L	L	
ВІ	X	Х	Х	Х	L	L	L	L	L	L	L	L	2

Note 1: The blanking input must be open or held at a HIGH level when output functions 0 through 15 are desired.

Note 2: When a LOW level is applied to the blanking input all segment outputs go to a LOW level regardless of the state of any other input condition. X = Input may be HIGH or LOW.

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

Logic Diagram






54LS51/DM74LS51 Dual 2-Wide 2-Input, 2-Wide 3-Input AND-OR-INVERT Gates

General Description

This device contains two independent combinations of gates each of which performs the logic AND-OR-INVERT function. Each package contains one 2-wide 2-input and one 2-wide 3-input AND-OR-INVERT gates.

Connection Diagram



Order Number 54LS51DMQB, 54LS51FMQB, 54LS51LMQB, DM74LS51M or DM74LS51N See NS Package Number E20A, J14A, M14A, N14A or W14B

TL/F/6369-1

Function Table

$Y1 = \overline{(A1)(B1)(C1) + (D1)(E1)(F1)}$

	Output							
A1	B1	C1	D1	E1	F1	Y1		
Н	I	н	Х	Х	Х	L		
Χ								
	Other Combinations							

$Y2 = \overline{((A2)(B2) + (C2)(D2))}$

	Inputs							
A2	B2	C2	D2	Y2				
Н	н	X	Х	L				
Х	X	Н	Н	L				
	Other combinations							

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V

Operating Free Air Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS51			DM74LS51			
- Cyllibol	raince	Min	Nom	Max	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage	2			2			V	
V _{IL}	Low Level Input Voltage			0.7			0.8	V	
loн	High Level Output Current			-0.4			-0.4	mA	
loL	Low Level Output Current			4			8	mA	
T _A	Free Air Operating Temperature	-55		125	0		70	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Conditions		Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V	
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max,$	54LS	2.5			V
	Voltage	V _{IL} = Max	DM74	2.7	3.4		<u> </u>
V _{OL}	Low Level Output	$V_{CC} = Min, I_{OL} = Max,$ 54LS				0.4	
	Voltage	V _{IH} = Min	DM74		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min			0.25	0.4	
łı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V (54LS)$				0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
I _I L	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	54LS			-0.40	mA
			DM74			-0.36	111/
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	lii.
Іссн	Supply Current with Outputs High	V _{CC} = Max			0.8	1.6	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			1.4	2.8	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$ 54LS51 DM74LS51 $C_L = 15 pF$, $C_L = 50 pF$, Units **Symbol Parameter** $R_L = 2 \, k\Omega$ $R_L = 2 \, k\Omega$ Max Min Min Max Propagation Delay Time t_{PLH} 20 4 18 ns Low to High Level Output **Propagation Delay Time** t_{PHL}

High to Low Level Output

20

3

15

ns




54LS54/DM74LS54 4-WIDE, 2-Input AND-OR-INVERT Gate

General Description

This device contains a combination of four, two input AND gates whose outputs are connected to a four input NOR Gate.

Connection Diagram



Order Number 54LS54DMQB, 54LS54FMQB, DM74LS54M or DM74LS54N See NS Package Number J14A, M14A, N14A or W14B

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS54			DM74LS5	4	Units
	i arameter	Min	Nom	Max	Min	Nom	Max	Omes
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Іон	High Level Output Voltage			-0.4			-0.4	mA
loL	Low Level Output Current			4	l		8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max,$	54LS	2.5			٧
	Voltage	V _{IL} = Max	DM74LS	2.7			•
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
	Voltage	V _{IH} = Min	DM74LS			0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min	DM74LS			0.4	
4	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V$				0.1	mA
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 2)	DM74LS	-20		-100	111/5
Іссн	Supply Current with Outputs High	V _{CC} = Max V _{IN} = GND				1.6	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max V _{IN} = Open				2.0	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	C _L = 15 pF	Units	
Oyiiiboi	raiametei	Min	Max	Office
t _{PLH}	Propagation Delay Time Low to High Level Output		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		15	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.




54LS55/DM74LS55 2-Wide, 4-Input AOI Gate

General Description

This device contains a combination of AND-OR-INVERT functions. The internal gates are configured as two, four-input AND gates with their outputs connected to a two-input NOR gate.

Connection Diagram

Dual-In-Line Package



TL/F/10174-1

Order Number 54LS55DMQB, 54LS55FMQB, DM74LS55M or DM74LS55N See NS Package Number J14A, M14A, N14A or W14B

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS55			DM74LS55			Units
Symbol		Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Іон	High Level Output Current			-0.4			-0.4	mA
l _{OL}	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_{\parallel} = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max,	54LS	2.5			V
		V _{IL} = Max	DM74	2.7			
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
		V _{IH} = Min	DM74			0.5	٧
	1	I _{OL} = 4 mA, V _{CC} = Min	DM74			0.4	
lį	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V				0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	1110
Іссн	Supply Current with Outputs High	V _{CC} = Max, V _{IN} = GND				0.8	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max, V _{IN} = Open				1.3	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25$ °C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	C _L = 15 pl	Units	
	ranamotor	Min	Max	O III.O
t _{PLH}	Propagation Delay Time		15 15	ns



DM54LS73A/DM74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs


General Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. The data on the J

and K inputs is allowed to change while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the clear input will reset the outputs regardless of the levels of the other inputs.

Connection Diagram

Dual-In-Line Package Q1 GND K2



TL/F/6372-1

Order Number DM54LS73AJ, DM54LS73AW, DM74LS73AM or DM74LS73AN See NS Package Number J14A, M14A, N14A or W14B

Function Table

	Input	Outputs			
CLR	CLK	J	K	Q	Q
L	Х	х	Х	L	Н
Н	↓	L	L	Q ₀	\overline{Q}_{0}
Н	↓	Н	L	Н	L
н	↓ ↓	L	Н	L	Н
H	↓	Н	Н	Toggle	
Н	Н	X	×	Q ₀	\overline{Q}_{0}

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

 \downarrow = Negative going edge of pulse.

 $\mathbf{Q}_0 = \mathbf{T}$ he output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			DM54LS73	A		DM74LS73	A	Units
Symbol	Fala	- diameter		Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage		2			2			V
V _{IL}	Low Level Input	Voltage			0.7			0.8	V
lон	High Level Outp	ut Current			-0.4			-0.4	mA
loL	Low Level Outpo	Low Level Output Current			4			8	mA
fCLK	Clock Frequency	y (Note 2)	0		30	0		30	MHz
f _{CLK}	Clock Frequency	y (Note 3)	0		25	0		25	MHz
t _W	Pulse Width (Note 2)	Clock High	20			20			
		Preset Low	25			25		į	ns
		Clear Low	25			25			
t _W	Pulse Width	Clock High	25			25			
	(Note 3)	Preset Low	30			30			ns
		Clear Low	30			30			
tsu	Setup Time (Not	tes 1 and 2)	20↓			20↓			ns
tsu	Setup Time (Not	tes 1 and 3)	25↓			25↓			ns
t _H	Hold Time (Note	Hold Time (Notes 1 and 2)				οţ			ns
t _H	Hold Time (Note	Hold Time (Notes 1 and 3)				5↓			ns
TA	Free Air Operati	ng Temperature	-55		125	0		70	°C

Note 1: The symbol (\downarrow) indicates the falling edge of the clock pulse is used for reference.

Note 2: C_L = 15 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

Note 3: C_L = 50 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		•	
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4		
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	V	
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4		
1 ₁	Input Current @ Max	V _{CC} = Max	J, K			0.1		
	Input Voltage	V _I = 7V	Clear			0.3	mA	
			Clock			0.4		
l _{IH}	High Level Input	V _{CC} = Max	J, K			20		
	Current	$V_I = 2.7V$	Clear			60	μΑ	
			Clock			80		
l _{IL}	Low Level Input	V _{CC} = Max	J, K			-0.4		
	Current	$V_I = 0.4V$	Clear			-0.8	mA	
			Clock			-0.8]	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA	
	Output Current	(Note 2)	DM74	-20		-100	"	
lcc	Supply Current	V _{CC} = Max (Note 3)			4	6	mA	

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input)					
Symbol	Parameter	To (Output)	C _L =	15 pF	C _L =	50 pF	Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		30		25		MHz
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		20		28	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to $\overline{\mathbf{Q}}$		20		24	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or \overline{Q}		20		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q		20		28	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state, an equivalent test may be performed where V_O = 2.25V and 2.125V for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.

Note 3: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock is grounded.

54LS74/DM54LS74A/DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

General Description


This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is low or high without affecting the outputs as long as the data setup and hold times are not

violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features

 Alternate military/aerospace device (54LS74) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



TL/F/6373-1

Order Number 54LS74DMQB, 54LS74FMQB, 54LS74LMQB, DM54LS74AJ, DM54LS74AW, DM74LS74AM or DM74LS74AN See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

	Inpu	Outputs			
PR	CLR	CLK	D	Q	Q
L	Н	Х	Х	Н	L
Н	L	Х	X	L	Н
L	L	Х	X	H*	H*
Н	н	↑	Н	Н	L
Н	н	1	L	L	Н
Н	Н	Ĺ	X	Q ₀	\overline{Q}_{0}

- H = High Logic Level
- X = Either Low or High Logic Level
- L = Low Logic Level
- ↑ = Positive-going Transition
- This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (high) level.
- Q₀ = The output logic level of Q before the indicated input conditions were established.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V

Operating Free Air Temperature Range DM54LS and 54LS

Storage Temperature Range

-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		1	DM54LS74A			DM74LS74A		
Symbol			Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage		2			2			V
V _{IL}	Low Level Input	Voltage			0.7			0.8	V
Гон	High Level Outpu	ut Current			-0.4			-0.4	mA
loL	Low Level Output Current				4			8	mA
f _{CLK}	Clock Frequency	/ (Note 2)	0		25	0		25	MHz
fCLK	Clock Frequency	Clock Frequency (Note 3)			20	0		20	MHz
t _W	Pulse Width	Clock High	18			18			
	(Note 2)	Preset Low	15			15			ns
		Clear Low	15			15			
t _W	Pulse Width	Clock High	25			25			
	(Note 3)	Preset Low	20			20			ns
		Clear Low	20			20			1
tsu	Setup Time (Not	es 1 and 2)	20 ↑			20↑			ns
tsu	Setup Time (Not	es 1 and 3)	25↑			25↑			ns
t _H	Hold Time (Note	Hold Time (Note 1 and 4)				01			ns
T _A	Free Air Operatir	Free Air Operating Temperature			125	0		70	°C

Note 1: The symbol (↑) indicates the rising edge of the clock pulse is used for reference.

Note 2: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C, and $V_{CC} = 5V$.

Note 3: C_L = 50 pF, R_L = 2 k Ω , T_A = 25°C, and V_{CC} = 5V.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_{\parallel} = -18 \text{ mA}$				-1.5	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		•	
V _{OL}	Low Level Output	$V_{CC} = Min, I_{OL} = Max$	DM54		0.25	0.4		
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	V	
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4		
lı	Input Current @Max	V _{CC} = Max	Data			0.1		
	Input Voltage	V _I = 7V	Clock			0.1	mA	
			Preset			0.2	,,,,	
			Clear			0.2		
l _{IH}	High Level Input	V _{CC} = Max	Data			20		
	Current	$V_I = 2.7V$	Clock			20	μΑ	
			Clear			40]	
			Preset			40		
I _{IL}	Low Level Input	V _{CC} = Max	Data			-0.4		
	Current	V _I = 0.4V	Clock			-0.4	mA	
,			Preset			-0.8	,,,,	
			Clear			-0.8	1	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA	
	Output Current		DM74	-20		-100		
lcc	Supply Current	V _{CC} = Max (Note 3)			4	8	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where Vo = 2.25V and 2.125V for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.

Note 3: With all outputs open, I_{CC} is measured with CLOCK grounded after setting the Q and \overline{Q} outputs high in turn.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ} \text{C (See Section 1 for Test Waveforms and Output Load)}$

	Parameter	From (Input)			1		
Symbol		To (Output)	C _L =	$C_L = 15 pF$		C _L = 50 pF	
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		25		20		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or Q		25		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q		30		35	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Preset to Q		25		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to Q		30		35	ns
^t PLH	Propagation Delay Time Low to High Level Output	Clear to Q		25		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		30		35	ns



DM54LS75/DM74LS75 Quad Latches


General Description

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable is high, and the Q output will follow the data input as long as the enable remains high. When the enable goes low,

the information (that was present at the data input at the time the transition occured) is retained at the Q output until the enable is permitted to go high.

These latches feature complementary Q and \overline{Q} outputs from a 4-bit latch, and are available in 16-pin packages.

Connection Diagram



Order Number DM54LS75J, DM54LS75W, DM74LS75M or DM74LS75N See NS Package Number J16A, M16A, N16A or W16A


Function Table (Each Latch)

fi	Inputs		puts
D	D Enable		Q
L	Н	L	Н
Н	Н	Н	L
Х	L	Q ₀	\overline{Q}_0

H = High Level, L = Low Level, X = Don't Care

Q₀ = The Level of Q Before the High-to-Low Transition of ENABLE

Logic Diagram (Each Latch)



TL/F/6374-2

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54LS75			DM74LS75			
Syllibol	Parameter	Min	Nom	Max	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧	
V _{IH}	High Level Input Voltage	2			2			٧	
V _{IL}	Low Level Input Voltage			0.7			0.8	V	
Юн	High Level Output Current			-0.4			-0.4	mA	
loL	Low Level Output Current			4			8	mA	
t _W	Enable Pulse Width (Note 4)	20			20			ns	
tsu	Setup Time (Note 4)	20			20			ns	
t _H	Hold Time (Note 4)	0			0			ns	
TA	Free Air Operating Temperature	-55		125	0		70	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.5		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.5		•
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
l _l	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	D			0.1	mA
	Input Voltage		Enable			0.4	1117
l _{IH}	High Level Input	$V_{CC} = Max, V_1 = 2.7V$	D			20	μА
	Current		Enable		1	80	μΛ
I _{IL}	Low Level Input	$V_{CC} = Max, V_I = 0.4V$	D			-0.4	mA
	Current	,	Enable			-1.6	111/2
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	"''
lcc	Supply Current	V _{CC} = Max (Note 3)			6.3	12	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

Note 4: $T_A = 25$ °C and $V_{CC} = 5V$.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

		From (Input)		R _L =	2 kΩ		,	
Symbol	Parameter	To (Output)	C _L = 15 pF		C _L = 50 pF		Units	
			Min	Max	Min	Max		
^t PLH	Propagation Delay Time Low to High Level Output	D to Q		27		30	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	D to Q		17		25	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	D to		20		25	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	D to		15		20	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable to Q		27		30	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable to Q		25		30	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable to Q		30		30	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable to Q		15		20	ns	



54LS83A/DM54LS83A/DM74LS83A 4-Bit Binary Adders with Fast Carry

General Description


These full adders perform the addition of two 4-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. These adders feature full internal look ahead across all four bits. This provides the system designer with partial lookahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion.

Features

- Full-carry look-ahead across the four bits
- Systems achieve partial look-ahead performance with the economy of ripple carry
- Typical add times
 Two 8-bit words 25 ns
 Two 16-bit words 45 ns
- Typical power dissipation per 4-bit adder 95 mW
- Alternate Military/Aerospace device (54LS83A) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



TL/F/6378-1

Order Number 54LS83ADMQB, 54LS83AFMQB, DM54LS83AJ, DM54LS83AW, DM74LS83AWM or DM74LS83AN See NS Package Number J16A, M16B, N16E or W16A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V

Operating Free Air Temperature Range

 DM54LS and 54LS
 −55°C to +125°C

 DM74LS
 0°C to +70°C

 Storage Temperature Range
 −65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS83A			1	Units		
Cymbo.	raidiletei	Min	Nom	Max	Min	Nom	Max	Office
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
loh	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		v
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	v
1		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
11	Input Current @ Max	V _{CC} = Max	A or B			0.2	mA
	Input Voltage	V _I = 7V	C0			0.1	111/5
l _{IH}	High Level Input	V _{CC} = Max	A or B			40	μΑ
	Current	$V_I = 2.7V$	C0			20	μ,
l _{IL}	Low Level Input	V _{CC} = Max	A or B			-0.8	mA
	Current	$V_I = 0.4V$	C0			-0.4	111/5
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	
	Output Current	(Note 2)	DM74	-20		-100	mA
I _{CC1}	Supply Current	V _{CC} = Max (Note 3)			19	34	mA
I _{CC2}	Supply Current	V _{CC} = Max (Note 4)			22	39	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC1} is measured with all outputs open, all B inputs low and all other inputs at 4.5V, or all inputs at 4.5V.

Note 4: ICC2 is measured with all outputs open and all inputs grounded.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

				R _L =	2 k Ω		}
Symbol	Parameter	From (Input) To (Output)	C _L =	15 pF	C _L =	50 pF	Units
		10 (Output)	Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	C0 to Σ1 or Σ2		24		28	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C0 to Σ1 or Σ2		24		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	C0 to Σ3		24		28	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C0 to Σ3		24		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	C0 to Σ4		24		28	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C0 to Σ4		24		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A_i , B_i to Σ_i		24		28	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A _i , B _i to Σ _i		24		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	C0 to C4		17		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C0 to C4		17		25	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A _i , B _i to C4		17		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A _i , B _i to C4		17		26	ns

Truth Table


						Out	puts			
	Inp	uts		When C0 =			When C0 =	0 = H		
					Wh	nen C2 = L		Wh	en C2 = H	
A1	B1 /	A2 /	B2 /	Σ1	Σ2	C2 /	Σ1	Σ2	C2 /	
A3	B3	A4	B4	Σ3	Σ4	C4	Σ3	Σ4	C4	
L	L	L	L	L	L	L	Н	L	L	
н	L	L	L	н	L	L	L	н	L	
L	н	L	L	н	L	L	L	н	L	
Н	Н	L	L	L	н	L	н	н	L	
L	L	Н	L	L	Н	L	н	н	L	
н	L	Н	L	н	н	L	L	L	н	
L	Н	н	L	н	Н	L	L	L	н	
Н	н	н	L	L	L	н	Н	L	н	
L	L	L	Н	L	Н	L) н	н	L	
Н	L	L	Н	Н	н	L	L	L	Н	
L	н	L	Н	н	Н	L	L	L	н	
Н	н	L	н	L	L	н) н	L	н	
L	L	н	Н	L	L	н	н	L	Н	
н	L	н	Н	н	L	н	L	j H	н	
L	н	н	н	н	L	Н	j L	Н) н	
н	Н	н	Н	LL	Н	Н	Н	Н	Н	

H = High Level, L = Low Level

TL/F/6378-3

Note: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs Σ1 and Σ2 and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs Σ3, Σ4, and C4.

Logic Diagram



National Semiconductor

54LS85/DM54LS85/DM74LS85 4-Bit Magnitude Comparators

General Description


These 4-bit magnitude comparators perform comparison of straight binary or BCD codes. Three fully-decoded decisions about two, 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The A > B, A < B, and A = B outputs of a stage handling less-significant bits are connected to the corresponding inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must

have a high-level voltage applied to the A = B input. The cascading path is implemented with only a two-gate-level delay to reduce overall comparison times for long words.

Features

- Typical power dissipation 52 mW
- Typical delay (4-bit words) 24 ns
- Alternate Military/Aerospace device (54LS85) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



Order Number 54LS85DMQB, 54LS85FMQB, 54LS85LMQB, DM54LS85J, DM54LS85W, DM74LS85M or DM74LS85N See NS Package Number E20A, J16A, M16A, N16E or W16A

TL/F/6379-1

Function Table

	Comparing Inputs			Cascading Inputs			Outputs			
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A > B	A < B	A = B	
A3 > B3	Х	Х	Х	Х	X	Х	Н	L	L	
A3 < B3	X	X	X	Х	Χ	Χ	L	Н	L	
A3 = B3	A2 > B2	X	X	Х	Χ	X	Н	L	L	
A3 = B3	A2 < B2	X	X	Х	Χ	X	L	Н	L	
A3 = B3	A2 = B2	A1 > B1	X	Х	Χ	X	Н	L	L	
A3 = B3	A2 = B2	A1 < B1	X	x	Χ	X	L	Н	L	
A3 = B3	A2 = B2	A1 = B1	A0 > B0	X	Χ	X	∖ н	L	L	
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	Χ	X	L	Н	L	
A3 = B3	A2 = B2	A1 = B1	A0 = B0	Н	L	L	Н	L	L	
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	Н	L	L	Н	L	
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	н	L	L	Н	
A3 = B3	A2 = B2	A1 = B1	A0 = B0	X	Χ	Н	L	L	н	
A3 = B3	A2 = B2	A1 = B1	A0 = B0	Н	Н	L	L	L	L	
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	Н	Н	L	
H = High Level	, L = Low Level,	X = Don't Care								

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 7V

Operating Free Air Temperature Range

DM54LS and 54LS -55°C to +125°C DM74LS 0°C to +70°C -65°C to +150°C

Storage Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS85				Units		
- Oyniboi	i didilicici	Min	Nom	Max	Min	Nom	Max	J.III.S
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
loh	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions $V_{CC} = Min, I_I = -18 \text{ mA}$		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage					-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		٧
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
lį	Input Current @ Max	V _{CC} = Max	A < B			0.1	
	Input Voltage	V _I = 7V	A > B			0.1	mA
			Others			0.3	
lıн	High Level Input	V _{CC} = Max	A < B			20	
	Current	$V_I = 2.7V$	A > B			20	μΑ
			Others			60	
I _{IL}	Low Level Input	V _{CC} = Max	A < B			-0.4	
	Current	$V_1 = 0.4V$	A > B			-0.4	mA
			Others			-1.2	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	1117.
lcc	Supply Current	V _{CC} = Max (Note 3)			10	20	mA


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open, A = B grounded and all other inputs at 4.5V.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

				<u></u>	Γ		•••		l
		From	То	Number of		R _L =	2 k Ω		
Symbol	Parameter	Input	Output	Gate Levels	C _L =	15 pF	C _L =	50 pF	Units
					Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Any A or B Data Input	A < B, A > B	3		36		42	ns
			A = B	4		40		40	
t _{PHL}	Propagation Delay Time High-to-Low Level Output	Any A or B Data Input	A < B, A > B	3		30		40	ns
			A = B	4		30		40	
t _{PLH}	Propagation Delay Time Low-to-High Level Output	A < B or A = B	A > B	1		22		26	ns
t _{PHL}	Propagation Delay Time High-to-Low Level Output	A < B or A = B	A > B	1		17		26	ns
t _{PLH}	Propagation Delay Time Low-to-High Level Output	A =B	A = B	2		20		25	ns
t _{PHL}	Propagation Delay Time High-to-Low Level Output	A = B	A = B	2		17		26	ns
t _{PLH}	Propagation Delay Time Low-to-High Level Output	A > B or A = B	A < B	1		22		26	ns
t _{PHL}	Propagation Delay Time High-to-Low Level Output	A > B or A = B	A < B	1		17		26	ns






DM54LS86/DM74LS86 Quad 2-Input Exclusive-OR Gates

General Description

This device contains four independent gates each of which performs the logic exclusive-OR function.

Connection Diagram



Order Number DM54LS86J, DM54LS86W, DM74LS86M or DM74LS86N See NS Package Number J14A, M14A, N14A or W14B

Function Table

$$Y = A \oplus B = \overline{A}B + A\overline{B}$$

Inp	uts	Output
A	В	Y
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

DM54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS86				Units		
		Min	Nom	Max	Min	Nom	Max	Omics
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
ЮН	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
VoH	High Level Output	V _{CC} = Min, I _{OH} = Max,			3.4		v
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	V
		$I_{OL} = 4 \text{ mA, } V_{CC} = \text{Min}$	I _{OL} = 4 mA, V _{CC} = Min DM74		0.25	0.4	
l _i	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 7V				0.2	mA
lін	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				40	μА
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	111/5
Іссн	Supply Current with Outputs High	V _{CC} = Max (Note 3)			6.1	10	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max (Note 4)			9	15	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CCH} is measured with all outputs open, one input at each gate at 4.5V, and the other inputs grounded.

Note 4: I_{CCL} is measured with all outputs open and all inputs grounded.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	Other Input		18		23	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Low		17		21	ns
^t PLH	Propagation Delay Time Low to High Level Output	Other Input		10		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	High		12		15	ns



DM74LS90/DM74LS93 Decade and Binary Counters

General Description

Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-five for the 'LS90 and divideby-eight for the 'LS93.

All of these counters have a gated zero reset and the LS90 also has gated set-to-nine inputs for use in BCD nine's complement applications.


To use their maximum count length (decade or four bit binary), the B input is connected to the Q_A output. The input

count pulses are applied to input A and the outputs are as described in the appropriate truth table. A symmetrical divide-by-ten count can be obtained from the 'LS90 counters by connecting the Q_D output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q_A .

Features


- Typical power dissipation 45 mW
- Count frequency 42 MHz

Connection Diagrams (Dual-In-Line Packages)



TL/F/6381-1
Order Number DM74LS90M or DM74LS90N

See NS Package Number M14A or N14A



Order Number DM74LS93M or DM74LS93N See NS Package Number M14A or N14A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage (Reset) 7V
Input Voltage (A or B) 5.5V

Operating Free Air Temperature Range

DM74LS

0°C to +70°C

Storage Temperature Range

-65°C to +150°C

Recommended Operating Conditions

Symbol	Parameter			DM74LS90		Units	
Symbol .	raiametei		Min	Nom	Max	Oille	
V _{CC}	Supply Voltage		4.75	5	5.25	٧	
V _{IH}	High Level Input Voltage		2			٧	
V _{IL}	Low Level Input Voltage				0.8	V	
Іон	High Level Output Current				-0.4	mA	
l _{OL}	Low Level Output Current				8	mA	
fCLK	Clock Frequency (Note 1)	A to Q _A	0		32	MHz	
		B to Q _B	0		16	141112	
fCLK	Clock Frequency (Note 2)	A to Q _A	0		20	MHz	
		B to Q _B	0		10	"""	
tw	Pulse Width (Note 1)	Α	15				
		В	30			ns	
		Reset	15				
tw	Pulse Width (Note 2)	Α	25				
		В	50			ns	
	Ţ	Reset	25]	
t _{REL}	Reset Release Time (Note 1)		25			ns	
t _{REL}	Reset Release Time (Note 2)		35			ns	
TA	Free Air Operating Temperature)	0		70	°C	

Note: The "Absolute Maximum Ratings" are those values

beyond which the safety of the device cannot be guaran-

teed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics"

table are not guaranteed at the absolute maximum ratings.

The "Recommended Operating Conditions" table will define

the conditions for actual device operation.

Note 1: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V. Note 2: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V.

'LS90 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.7	3.4		٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max V _{IL} = Max, V _{IH} = Min (Note 4)			0.35	0.5	v
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$			0.25	0.4	
l _l	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	Reset			0.1	
	Input Voltage	V _{CC} = Max	Α			0.2	mA
		V _I = 5.5V	В			0.4	

'LS90 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
l _{IH}	High Level Input	$V_{CC} = Max, V_I = 2.7V$	Reset			20	
	Current		Α			40	μΑ
			В			80	
l _{IL}	Low Level Input	$V_{CC} = Max, V_1 = 0.4V$	Reset			-0.4	
	Current		Α			-2.4	mA
			В			-3.2	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-20		-100	mA
Icc	Supply Current	V _{CC} = Max (Note 3)			9	15	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: ICC is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V and all other inputs grounded.

Note 4: QA outputs are tested at IOL = Max plus the limit value of IIL for the B input. This permits driving the B input while maintaining full fan-out capability.

'LS90 Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input)		R _L =	2 k Ω		
Symbol	Parameter	To (Output)	CL =	15 pF	C _L =	50 pF	Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock	A to Q _A	32		20		MHz
	Frequency	B to Q _B	16		10		IVITIZ
^t PLH	Propagation Delay Time Low to High Level Output	A to Q _A		16		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _A		18		24	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _D		48		52	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _D		50		60	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _B		16		23	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _B	ı	21		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _C	 	32		37	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _C		35		44	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _D		32		36	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _D		35		44	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	SET-9 to Q _A , Q _D		30		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	SET-9 to Q_B, Q_C		40		48	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	SET-0 to Any Q		40		52	ns

Recommended Operating Conditions

Symbol	Paramete	ar .		DM74LS93		Units
OyiiiDOi	Faramen		Min	Nom	Max	Omis
V _{CC}	Supply Voltage		4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2			٧
V _{IL}	Low Level Input Voltage				0.8	V
Юн	High Level Output Current				-0.4	mA
loL	Low Level Output Current				8	mA
fclk	Clock Frequency (Note 1)	A to Q _A	0		32	
		B to Q _B	0		16 M	
fclk	Clock Frequency (Note 2)	Note 2) A to Q _A 0			20	1411.12
		B to Q _B	0		10	
t _W	Pulse Width (Note 1)	Α	15			
		В	30			ns
		Reset	15			
tw	Pulse Width (Note 2)	Α	25			
		В	50			ns
		Reset	25			
t _{REL}	Reset Release Time (Note 1)		25			ns
t _{REL}	Reset Release Time (Note 2)		35			ns
TA	Free Air Operating Temperatu	ıre	0		70	°C

Note 1: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V. Note 2: CL = 50 pF, RL = 2 k Ω , TA = 25°C and VCC = 5V.

'LS93 Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.7	3.4		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$ (Note 4)			0.35	0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min			0.25	0.4	
lı	Input Current @Max	$V_{CC} = Max, V_I = 7V$	Reset			0.1	
	Input Voltage	V _{CC} = Max	Α			0.2	mA
		$V_I = 5.5V$	В			0.4	
lін	High Level Input	V _{CC} = Max	Reset			20	
	Current	$V_{l} = 2.7V$	Α			40	μА
			В			80	1

'LS93 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
IIL	Low Level Input	$V_{CC} = Max, V_I = 0.4V$	Reset			-0.4	
	Current		Α			-2.4	mA
			В			-1.6	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-20		-100	mA
lcc	Supply Current	V _{CC} = Max (Note 3)			9	15	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: ICC is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V and all other inputs grounded.

Note 4: QA outputs are tested at I_{OL} = max plus the limit value of I_{IL} for the B input. This permits driving the B input while maintaining full fan-out capability.

'LS93 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input)		R _L =	2 k Ω		
Symbol	Parameter	To (Output)	C _L =	15 pF	$C_L = 50 pF$		Units
			Min	Max	Min	Max	
†MAX	Maximum Clock	A to Q _A	32		20		MHz
	Frequency	B to Q _B	16		10		1711 12
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _A		16		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _A		18		24	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _D		70		85	ns
^t PHL	Propagation Delay Time High to Low Level Output	A to Q _D		70		90	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _B		16		23	ns
^t PHL	Propagation Delay Time High to Low Level Output	B to Q _B		21		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _C		32		37	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _C		35		44	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _D		51		60	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _D		51		70	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	SET-0 to Any Q		40		52	ns

Function Tables

LS90 BCD Count Sequence (See Note A)

(666).16167.7										
Count		Out	tput							
	QD	Qc	QB	Q_{A}						
0	L	L	L	L						
1	L	L	L	Н						
2	L	L	н	L						
3	L	L	Н	Н						
4	L	Н	L	L						
5	L	Н	L	Н						
6	L	Н	Н	L						
7	L	Н	Н	н						
8	Н	L	Ł	L						
9	Н	L	L	Н						

LS90 Bi-Quinary (5-2) (See Note B)

Count		Output								
Journ	QA	Q_{D}	QC	QB						
0	L	L	L	L						
1	L	L	L	Н						
2	L	L	Н	L						
3	L	L	Н	Н						
4	L	Н	L	L						
5	Н	L	L	L						
6	Н	L	L	Н						
7	Н	L	н	L						
8	Н	L	н	Н						
9	Н	н	L	L						

LS93 Count Sequence (See Note C)

Count		Out	put	
Jount	Q_D	QC	QB	Q_{A}
0	L	L	L	L
1	L	L	L	н
2	L	L	Н	L
3	L	L	Н	н
4	L	н	L	L
5	L	Н	L	нΙ
6	L	н	Н	L
7	L	Н	Н	н
8	н	L	L	L
9	н	L	L	н
10	н	L	Н	L
11	Н	L	Н	н
12	Н	Н	L	L
13	н	Н	L	н
14	н	Н	Н	L
15	Н	Н	Н	Н

LS90
Reset/Count Truth Table

	Reset Inputs				Output				
R0(1)	R0(2)	R9(1)	R9(2)	QD	QC	QB	QA		
Н	Н	L	Х	L	L	L	L		
Н	Н	Χ	L	L	L	L	L		
X	X	Н	Н	Н	L	L	Н		
X	L	X	L		CO	JNT			
L	Х	L	Х	COUNT					
L	X	Х	L	COUNT					
Х	L	L	X		CO	JNT			

Note A: Output QA is connected to input B for BCD count.

Note B: Output $\mathbf{Q}_{\mathbf{D}}$ is connected to input A for bi-quinary count.


Note C: Output \mathbf{Q}_{A} is connected to input B.


Note D: H = High Level, L = Low Level, X = Don't Care.

LS93
Reset/Count Truth Table

Reset	Inputs		Out	tput			
R0(1)	R0(2)	Q_D	Qc	QB	Q_{A}		
Н	н	L	L	L	L		
L	Х	COUNT					
Х	L		CO	JNT			

Logic Diagrams





The J and K inputs shown without connection are for reference only and are functionally at a high level.



54LS95B/DM74LS95B 4-Bit Right/Left Shift Register


General Description

The 'LS95B is a 4-bit shift register with serial and parallel synchronous operating modes. The serial shift right and parallel load are activated by separate clock inputs which are selected by a mode control input. The data is transferred from the serial or parallel D inputs to the Q outputs synchronous with the HIGH-to-LOW transition of the appropriate clock input.


Features

- Synchronous, expandable shift right
- Synchronous shift left capability
- Synchronous parallel load
- Separate shift and load clock inputs

Connection Diagram



Logic Symbol



TL/F/10175-1

Order Number 54LS95BDMQB, 54LS95BFMQB, DM74LS95BM or DM74LS95BN See NS Package Number J14A, M14A, N14A or W14B

Pin Names	Description
CP1	Serial Clock Input (Active Falling Edge)
CP2	Parallel Clock Input (Active Falling Edge)
D _S	Serial Data Input
P0-P3	Parallel Data Inputs
PE	Parallel Enable Input (Active HIGH)
Q0-Q3	Parallel Outputs

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

 54LS
 -55°C to +125°C

 DM74LS
 0°C to +70°C

 Storage Temperature Range
 -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$

Symbol	Parameter		54LS95			DM74LS9	5	Units
Oyboi	T diameter	Min	Nom	Max	Min	Nom	Max	Oillis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
Іон	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current	}		4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	ô
t _s (H) t _s (L)	Setup Time HIGH or LOW D _S or Pn to CPn	20 20			20 20			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW D _S or Pn to CPn	10 10			10 10			ns
t _w (H)	CPn Pulse Width HIGH	20			20			ns
t _{en} (L)	Enable Time LOW, PE to CP1	25			25			ns
t _{inh} (H)	Inhibit Time HIGH, PE to CP1	20			20			ns
t _{en} (H)	Enable Time HIGH, PE to CP2	25			25			ns
t _{inh} (L)	Inhibit Time LOW, PE to CP2	20			20			ns

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
Vį	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	٧	
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max,	54LS	2.5	3.4		>	
		V _{IL} = Max	DM74	2.7	3.4			
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max,	54LS		0.25	0.4		
		V _{IH} = Min	DM74		0.35	0.5	V	
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4		
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V$				0.1	mA	
	PE Input	$V_{CC} = Max, V_I = 10V$				200	μА	
l _{іН}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ	
	PE Input	$V_{CC} = Max, V_I = 2.7V$				40	μΑ	
Iμ	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA	
	PE Input	$V_{CC} = Max, V_1 = 0.4V$		1		-0.8	mA	
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA	
	Output Current	(Note 2)	DM74	-20		100		
lcc	Supply Current	V _{CC} = Max				21	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC}=+5.0V$, $T_A=+25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter		= 2 kΩ = 15 pF	Units
		Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		27	ns
f _{max}	Maximum Shift Frequency	30		MHz

Functional Description

The '95 is a 4-bit shift register with serial and parallel synchronous operating modes. It has a Serial (D_S) and four Parallel (P0–P3) Data inputs and four Parallel Data outputs (Q0–Q3). The serial or parallel mode of operation is controlled by a Parallel Enable input (PE) and two Clock inputs, $\overline{\text{CP1}}$ and $\overline{\text{CP2}}$. The serial (right-shift) or parallel data transfers occur synchronous with the HIGH-to-LOW transition of the selected clock input.

When PE is HIGH, $\overline{CP}2$ is enabled. A HIGH-to-LOW transition on enabled $\overline{CP}2$ transfers parallel data from the P0-P3 inputs to the Q0-Q3 outputs. When PE is LOW, $\overline{CP}1$ is

enabled. A HIGH-to-LOW transition on enabled $\overline{CP}1$ transfers the data from Serial input (D_S) to Q0 and shifts the data in Q0 to Q1, Q1 to Q2, and Q2 to Q3 respectively (rightshift). A left-shift is accomplished by externally connecting Q3 to P2, Q2 to P1, and Q1 to P0, and operating the '95 in the parallel mode (PE = HIGH). For normal operation, PE should only change states when both Clock inputs are LOW. However, changing PE from LOW to HIGH while $\overline{CP}2$ is HIGH, or changing PE from HIGH to LOW while $\overline{CP}1$ is HIGH and $\overline{CP}2$ is LOW will not cause any changes on the register outputs.

Mode Select Table

Operating		Inputs					Outputs			
Mode	PE	CP1	CP2	Ds	Pn	Q0	Q1	Q2	Qз	
Shift	L		X	1	Х	L	q0	q1	q2	
Shirt	L	~	X	h	Х	Н	q0	q1	q2	
Parallel Load	Н	Х	~	Х	pn	p0	p1	p2	рЗ	
	~	L	L	Х	Х	No Change				
	~	L	L	Χ	Χ	No Change				
	\sim	Н	L	Χ	Χ	No C	Change	•		
Mode Change		Н		Χ	Х	Und	etermir	ned		
Widde Change	_	L	Н	Х	Х	Und	etermir	ned		
		L	Н	Χ	Х	Noc	No Change			
	\sim	Н	Н	Х	Х	Und	Undetermined			
	~	Н	Н	Х	X	No C	No Change			

I = LOW Voltage Level one set-up time prior to the HIGH-to-LOW clock transition.


h = HIGH Voltage Level one set-up time prior to the HIGH-to-LOW clock transition.

pn = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH-to-LOW clock transition.


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial









DM54LS107A/DM74LS107A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

General Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. The data on the J

and K inputs may change while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the clear input will reset the outputs regardless of the logic levels of the other inputs.

Connection Diagram

Vec CLR1 CLK1 K2 CLR2 CLK2 J2

Dual-In-Line Package

TL/F/6367-1

Order Number DM54LS107AJ, DM54LS107AW, DM74LS107AM or DM74LS107AN See NS Package Number J14A, M14A, N14A or W14B

Function Table

	Input	Out	puts			
CLR	CLK	J	K	Q	Q	
L	Х	X	Х	L	Н	
Н	↓	L	L	Q ₀	\overline{Q}_{0}	
Н	↓	Н	L	Н	L	
Н	↓	L	Н	L	H	
н	1	Н	Н	Toggle		
Н	Н	_ X	X	Q_0	\overline{Q}_0	

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

↓ = Negative going edge of pulse.

Q₀ = The output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		D	DM54LS107A			DM74LS107A		
Syllibol	Fair	meter	Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input	Voltage	2			2			V
V _{IL}	Low Level Input	Voltage		1	0.7			0.8	V
Юн	High Level Output Current				-0.4			-0.4	mA
loL	Low Level Outp	ut Current			4			8	mA
fclk	Clock Frequenc	y (Note 2)	0		30	0		30	MHz
fCLK	Clock Frequency (Note 3)		0		25	0		25	MHz
t _W	Pulse Width	Clock High	20			20			ns
	(Note 2)	Clear Low	25			25			
t _W	Pulse Width	Clock High	25			25			ns
	(Note 3)	Clear Low	30			30			1115
tsu	Setup Time (No	tes 1 & 2)	20↓			20↓			ns
tsu	Setup Time (Notes 1 & 3)		25↓			25↓			ns
t _H	Hold Time (Notes 1 & 2)		01			0 ↓			ns
t _H	Hold Time (Note	Hold Time (Notes 1 & 3)				5↓			ns
TA	Free Air Operati	ng Temperature	-55		125	0		70	°C

Note 1: The symbol (1) indicates the falling edge of the clock pulse is used for reference.

Note 2: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V.

Note 3: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5	3.4		٧
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		1
V _{OL}	Low Level Output Voltage	, , , , , , , , , , , , , , , , , , , ,	DM54		0.25	0.4	
			DM74		0.35	0.5	v
		I _{OL} = 4mA, V _{CC} = Min	DM74		0.25	0.4	
l _l	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	J, K			0.1	
	Input Voltage		Clear			0.3	mA
			Clock			0.4]

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Condition	ons	Min	Typ (Note 1)	Max	Units
lін	High Level Input	V _{CC} = Max	J, K			20	
	Current	$V_{ } = 2.7V$	Clear		1	60	μΑ
			Clock			80	
lıL	Low Level Input	V _{CC} = Max	J, K			-0.4	
	Current	$V_i = 0.4V$	Clear			-0.8	mA
			Clock			-0.8	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	111/5
Icc	Supply Current	V _{CC} = Max (No	ote 3)		4	6	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

		From (Input)					
Symbol	Parameter	To (Output)	C _L =	15 pF	C _L = 50 pF		Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		30		25		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Preset to Q		20		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to Q		20		28	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		20		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		20		28	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or Q		20		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q		20		28	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where V_O = 2.25V and 2.125V for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.

Note 3: With all inputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement the clock is grounded.



54LS109/DM54LS109A/DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs

General Description


This device contains two independent positive-edge-triggered J- \overline{K} flip-flops with complementary outputs. The J and \overline{K} data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the J and \overline{K} inputs may be changed while the clock is high or low as long as setup and hold times are not violated. A low logic level on the preset or

clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features

 Alternate Military/Aerospace device (54LS109) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications

Connection Diagram



TL/F/6368-1 4LS109AJ, 9AN

Order Number 54LS109DMQB, 54LS109FMQB, DM54LS109AJ, DM54LS109AW, DM74LS109AM or DM74LS109AN See NS Package Number J16A, M16A, N16E or W16A

Function Table

			Out	puts		
PR	CLR	CLK	J	K	Q	Q
L	Н	Х	Х	Х	I	L
Н	L	X	X	X	L	Н
L	L	Х	X	X	H*	H*
Н) н	↑	L	L	L	Н
H	l H	↑	Н	L	To	ggle $\overline{\mathbb{Q}}_0$
H	Н	↑	L	Н	Q ₀	\overline{Q}_{0}
H	Н	1	H	Н	H	L
Н	Н	Ĺ	X	Х	Q_0	\overline{Q}_0

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

↑ = Rising Edge of Pulse

* = This configuration is nonstable; that is, it will not persist when preset and/or clear inputs return to their inactive (high) state.

 $\mathbf{Q}_0 = \text{The output logic level of } \mathbf{Q}$ before the indicated input conditions were established.

 $\label{eq:Toggle} \textbf{Each output changes to the complement of its previous level on each active transition of the clock pulse.}$

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Para	meter	D	M54LS109	A	E	M74LS109	Α	Units
Symbol	Faiai	meter	Min Nom		Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
ViH	High Level Input	Voltage	2			2			V
VIL	Low Level Input	Voltage			0.7			0.8	V
Іон	High Level Outpo	ut Current			-0.4			-0.4	mA
loL	Low Level Outpu	it Current			4			8	mA
fCLK	Clock Frequency	(Note 2)	0		25	0		25	MHz
fCLK	Clock Frequency	(Note 3)	0		20	0		20	MHz
t _W	1	Clock High	18			18			
		Preset Low	15			15			ns
		Clear Low	15			15			
t _W	Pulse Width	Clock High	25			25			
	(Note 3)	Preset Low	20			20			ns
		Clear Low	20			20			
tsu	Setup Time	Data High	30↑			30↑			ns
	(Notes 1 & 2)	Data Low	20↑			20↑			113
tsu	Setup Time	Data High	35↑			35↑			—
	(Notes 1 & 3)	Data Low	25↑			25↑			ns
t _H	Hold Time (Note	Hold Time (Note 4)				0↑			ns
TA	Free Air Operatir	ng Temperature	-55		125	0		70	°C

Note 1: The symbol (1) indicates the rising edge of the clock pulse is used for reference.

Note 2: $C_L = 15 \text{ pF}$, $R_L = 2 \text{ k}\Omega$, $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5\text{V}$.

Note 3: C_L = 50 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Conditions		Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5	3.4		>
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		•
V _{OL}	Low Level Output	$V_{CC} = Min, I_{OL} = Max$	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	٧
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
h	Input Current @ Max	V _{CC} = Max	J, K			0.1	
	Input Voltage	V _I = 7V	Clock			0.1	mA
			Preset			0.2	
			Clear			0.2	
l _{IH}	High Level Input	V _{CC} = Max	J,K			20	
	Current	$V_l = 2.7V$	Clock			20	μΑ
			Preset			40	
			Clear			40	
l _{IL}	Low Level Input	V _{CC} = Max	J, K			-0.4	
	Current	$V_{\parallel} = 0.4V$	Clock			-0.4	mA
			Preset			-0.8	
			Clear			-0.8	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	111/5
lcc	Supply Current	V _{CC} = Max (Note 3)			4	8	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input)					
Symbol	Parameter	To (Output)	C _L = 15 pF		C _L =	Units	
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		25		20		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or Q		25		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q		30		35	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		25		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		30		35	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Preset to Q		25		35	ns
^t PHL	Propagation Delay Time High to Low Level Output	Preset to Q		30		35	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where $V_0 = 2.25V$ and 2.125V for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.

Note 3: I_{CC} is measured with all outputs open, with CLOCK grounded after setting the Q and \overline{Q} outputs high in turn.



54LS112/DM54LS112A/DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset, Clear, and Complementary Outputs

General Description


This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the falling edge of the clock pulse. Data on the J and K inputs may be changed while the clock is high or low without affecting the outputs as long as the setup and hold times are not

violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features

 Alternate Military/Aerospace device (54LS112) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



Order Number 54LS112DMQB, 54LS112FMQB, 54LS112LMQB, DM54LS112AJ, DM54LS112AW, DM74LS112AM or DM74LS112AN See NS Package Number E20A, J16A. M16A. N16E or W16A

Function Table

		Outputs				
PR	CLR	CLK	J	К	Q	Q
L	Н	Х	Х	Х	Н	L
Н	L	х	X	Х	L	Н
L	L	х	×	×	H*	H*
Н	н	↓	L	L	Q_0	\overline{Q}_{0}
Н	Н	↓	Н	L	н	L
Н	Н	↓	L	Н	L	Н
Н	Н	↓	Н	Н	Tog	ggle
Н	Н	Н	Х	Х	Q_0	ggle Q ₀

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

↓ = Negative Going Edge of Pulse

 This configuration is nonstable; that is, it will not persist when preset and/or clear inputs return to their inactive (high) level.

 $\mathbf{Q}_0 = \mathbf{The}$ output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Pai	ameter		M54LS11	2A	D	M74LS112	:A	Units
Cymbol		ameter	Min	Nom	Max	Min	Nom	Max	Omis
V _C C	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input	Voltage	2			2			V
V _{IL}	Low Level Input	Voltage			0.7			0.8	V
Юн	High Level Outpo	ut Current			-0.4			-0.4	mA
loL	Low Level Outpu	ıt Current			4			8	mA
fCLK	Clock Frequency	/ (Note 2)	0		30	0		30	MHz
fCLK	Clock Frequency	/ (Note 3)	0		25	0		25	MHz
t _W		Clock High	20			20			
	(Note 2)	Preset Low	25			25			ns
		Clear Low	25			25			
t _W	Pulse Width	Clock High	25			25			
	(Note 3)	Preset Low	30			30			ns
		Clear Low	30			30			
tsu	Setup Time (Not	es 1 and 2)	20↓			20↓			ns
tsu	Setup Time (Not	es 1 and 3)	25↓			25↓			ns
tH	Hold Time (Note	s 1 and 2)	01			01			ns
tH	Hold Time (Note	Hold Time (Notes 1 and 3)				5↓			ns
T _A	Free Air Operatii	ng Temperature	-55		125	0		70	°C

Note 1: The symbol (\downarrow) indicates the falling edge of the clock pulse is used for reference.

Note 2: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V.

Note 3: C_L = 50 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
VoH	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min DM74	DM74		0.35	0.5	\ v
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
l _l	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	J, K			0.1	
	Input Voltage		Clear			0.3	mA
			Preset			0.3] ''''
			Clock			0.4	1

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$	J, K			20	
į			Clear			60	μΑ
			Preset			60	μ.,
1			Clock			80	
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	J, K			-0.4	
		1	Clear			-0.8	mA
			Preset			-0.8	
			Clock			-0.8	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	
lcc	Supply Current	V _{CC} = Max (Note 3)			4	6	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

				R _L =	2 k Ω			
Symbol	Parameter	er From (Input) To (Output)		C _L = 15 pF		C _L = 50 pF		
		10 (00.pa.)	Min	Max	Min	Max		
f _{MAX}	Maximum Clock Frequency		30		25		MHz	
t _{PLH}	Propagation Delay Time Low to High Level Output	Preset to Q		20		24	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to \overline{Q}		20		28	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		20		24	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		20		28	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or Q		20		24	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q		20		28	ns	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where V_O = 2.25V and 2.125V for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.

Note 3: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement the clock is grounded.



54LS113 Dual JK Edge-Triggered Flip-Flop


General Description

The 54LS113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the bistable will perform according to the Truth Table as long as minimum setup and hold times are observed. Input data is transferred to the outputs on the falling edge of the clock pulse.

Connection Diagram

TL/F/10205-1
Order Number 54LS113DMQB,
54LS113FMQB or 54LS113LMQB
See NS Package Number E20A, J14A or W14B

Logic Symbol



Description

Clock Pulse Inputs (Active Falling Edge)

 $V_{CC} = Pin 14$ GND = Pin 7

Data Inputs

Truth Table

Inp	uts	Output
@	t _n	@ t _n + 1
J	K	Q
L	L	Qn
L	Н	L
Н	L	н
Н	Н	\overline{Q}_n

tn = Bit Time before Clock Pulse

 $t_n + 1 = Bit Time after Clock Pulse$

H = HIGH Voltage Level

L = LOW Voltage Level

Asynchronous Input:

Low input to \overline{S}_D sets Q to HIGH level Set is independent of clock

 SD1, SD2
 Direct Set Inputs (Active LOW)

 Q1, Q2, Q1, Q2
 Outputs

Pin Names

J1, J2, K1, K2

CP1, CP2

2	4	2

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V Operating Free Air Temperature Range

54LS -55°C to +125°C Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be quaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual operation.

Recommended Operating Conditions

Symbol	Parameter	54LS113			Units
		Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.7	V
ЮН	High Level Output Current			-0.4	mA
l _{OL}	Low Level Output Current			4	mA
T _A	Free Air Operating Temperature	-55		125	°C
t _s (H) t _s (L)	Setup Time J _n or K _n to CP _n	20 20			ns
t _h (H) t _h (L)	Hold Time J _n or K _n to CP _n	0			ns
t _w (H) t _w (L)	CP _n Pulse Width	20 15			ns
t _w (L)	S _{Dn} Pulse Width LOW	15			ns

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$		2.5			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$				0.4	٧
I _I Input Current	$V_{CC} = Max, V_I = 5.5V$	J, K			0.1		
	@ Max Input		SD			0.3	mA
Voltage		CP			0.4		
I _{IH} High Level Input Current	$V_{CC} = Max, V_I = 2.7V$	J, K			20	μΑ	
		SD			60		
		CP			80		
I _{IL} Low Level Input Current	$V_{CC} = Max, V_1 = 0.5V$	J, K	-30		-400	μΑ	
		CP, SD	-60		-800		
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-20		-100	mA
Icc	Supply Current	V _{CC} = Max (Note 3)				8	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

Switching Characteristics V_{CC} = +5.0V, T_A = +25°C (See Section 1 for test waveforms and output load)

	54LS113			
Symbol	Parameter	C _L =	15 pF	Units
	·	Min	Max	
f _{max}	Maximum Clock Frequency	30		MHz
t _{PLH} t _{PHL}	Propagation Delay CP _n to Q _n or Q _n		16 24	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{S}_{Dn} to Q_n or \overline{Q}_n		16 ·24	ns

Logic Diagram (one half shown)



TL/F/10205-3

54LS114

Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears


General Description

The 'LS114 features individual J, K and set inputs and common clock and common clear inputs. When the clock goes HIGH the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change

when the Clock Pulse is HIGH and the bistable will perform according to the truth table as long as the minimum setup times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

Connection Diagram


Dual-In-Line Package



TL/F/10176-1

Order Number 54LS114DMQB, 54LS114FMQB or 54LS114LMQB See NS Package Number E20A, J14A or W14B

Logic Symbol



V_{CC} = Pin 14 GND = Pin 7

Pin Names	Description
J1, J2, K1, K2	Data Inputs
CP	Clock Pulse Input (Active Falling Edge)
CD	Direct Clear Input (Active LOW)
SD1, SD2	Direct Set Inputs (Active LOW)
Q1, Q2, Q1, Q2	Outputs

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

54LS -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Symbol	Parameter	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.7	V
Юн	High Level Output Current			-0.4	mA
l _{OL}	Low Level Output Current			4	mA
TA	Free Air Operating Temperature	-55		125	°C
t _s (H) t _s (L)	Setup Time Jn or Kn to CP	20 20			ns
t _h (H) t _h (L)	Hold Time Jn or Kn to CP	0 0		·	ns
t _w (H) t _w (L)	CP Pulse Width	20 15			ns
t _w	CD or SDn Pulse Width	15			ns

Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max$	2.5			٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max,			0.4	V
		V _{IH} = Min			0.5	•
lį	Input Current @ Max	V _{CC} = Max, V _I = 10V; Jn, Kn Inputs			0.1	mA
	Input Voltage	SD1, SD2 Inputs	Ì	}	0.3	mA
		CD input]	0.6	mA
		CP Input			0.8	mA
Iн	High Level Input Current	V _{CC} = Max, V _I = 2.7V; Jn, Kn Inputs			20	μΑ
	1	SD1, SD2 Inputs			60	μΑ
		CD Input	1	1	120	μΑ
		CP Input		{	160	μΑ

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Electrical Characteristics (Continued)

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
I _{IL}	Low Level Input Current	$V_{CC}=$ Max, $V_{\rm I}=$ 0.4V Jn, Kn Inputs SD1, SD2 Inputs CD Input CP Input			-0.4 -0.8 -1.6 -1.44	mA mA mA mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-20		-100	mA
lcc	Supply Current	V _{CC} = Max, V _{CP} = 0V			8.0	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	R _L = 2k,	Units	
Cymbol	Tarameter	Min	Max	011110
f _{max}	Maximum Count Frequency	30		MHz
t _{PLH} t _{PHL}	Propagation Delay CP to Q or Q		16 24	ns
t _{PLH} t _{PHL}	Propagation Delay CD or SDn to Q or Q		16 24	ns

Truth Table

Inp	uts	Output
@ t _n		@ t _{n+1}
J	К	Q
L	L	Qn
L	Н	L
Н	L	Н
н	Н	Qn

Asynchronous Inputs:

LOW input to SD sets Q to HIGH level LOW input to CD sets Q to LOW level

Clear and Set are independent of clock


Simultaneous LOW on CD and SD makes both Q and $\overline{\mathbf{Q}}$ HIGH

H = HIGH Voltage Level

L = LOW Voltage Level

 t_n = Bit time before clock pulse.

 t_{n+1} = Bit time after clock pulse.





DM74LS122 Retriggerable One-Shot with Clear and Complementary Outputs

General Description

The DM74LS122 is a retriggerable monostable multivibrator featuring both positive and negative edge triggering with complementary outputs. An internal 10 kΩ timing resistor is provided for design convenience minimizing component count and layout problems. This device can be used with a single external capacitor. The 'LS122 has two active-low transition triggering inputs (A), two active-high transition triggering inputs (B), and a CLEAR input that terminates the output pulse width at a predetermined time independent of the timing components. The clear (CLR) input also serves as a trigger input when it is pulsed with a low level pulse transition ($\Box\Box$). To obtain optimum and trouble free operation please read operating rules and NSC one-shot application notes carefully and observe recommendations.

- Retriggerable to 100% duty cycle
- Over-riding clear terminates output pulse
- Internal 10 kΩ timing resistor
- TTL, DTL compatible
- Compensated for V_{CC} and temperature variations
- Input clamp diodes

Functional Description


The basic output pulse width is determined by selection of the internal resistor R_{INT} or an external resistor (R_X) and capacitor (C_X) . Once triggered, the output pulse width may be extended by retriggering the gated active-low (A) transition inputs or the active-high transition (B) inputs or the CLEAR input. The output pulse width can be reduced or terminated by overriding it with the active-low CLEAR input.

Features

■ DC triggered from active-high transition or active-low transition inputs

Connection Diagram

Dual-In-Line Package



Order Number DM74LS122M or DM74LS122N See NS Package Number M14A or N14A

Function Table

	Inputs						
CLEAR	A1	A2	B1	B2	œ	Q	
L	Х	Х	Х	Х	L	Н	
X	Н	Н	Х	х	L	Н	
×	X	X	L	X	L	Н	
x	X	Х	Х	L	L	Н	
Н	L	х	↑	Н	л.	ᅶ	
н	L	х	Н	↑	几	┰	
Н	x	L	1 ↑	Н		工	
Н	×	L	Н	↑	77	┰	
/ н	Н	↓	н	Н	77	Ъ.	
H	↓	↓	Н	н	几	工	
Н	↓	н	Н	н	7.	Т	
1 1	L	х	н	н	_T_	7.	
<u></u>	х	L	Н	Н	77	7	

- H = High Logic Level
- L = Low Logic Level
- X = Can Be Either Low or High
- 1 = Positive Going Transition
- ↓ = Negative Going Transition
- □ = A Negative Pulse

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

DM74LS 0°C to +70°C

Storage Temperature -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameters		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2			٧
V _{IL}	Low Level Input Voltage				0.8	٧
Іон	High Level Output Current	High Level Output Current			-0.4	mA
l _{OL}	Low Level Output Current				8	mA
t _W	Pulse Width	A or B High	40			
	(Note 6)	A or B Low	40			ns
		Clear Low	40			
R _{EXT}	External Timing Resistor		5		260	kΩ
C _{EXT}	External Timing Capacitance			No Restriction		μF
C _{WIRE}	Wiring Capacitance at R _{EXT} /C _{EXT} Terminal				50	pF
TA	Free Air Operating Temperat	ure	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I = -18 mA$			-1.5	>
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.7	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$		0.35	0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min		0.25	0.4	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-20		-100	mA
lcc	Supply Current	V _{CC} = Max (Notes 3, 4 and 5)		6	11	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

			$R_L=2\mathrm{k}\Omega$				
Symbol	Parameter	From (Input) To (Output)	$C_L = 15 \text{ pF}$ $C_{EXT} = 0 \text{ pF}, R_{EXT} = 5 \text{ k}\Omega$		$C_L = 15 \text{ pF}$ $C_{EXT} = 1000 \text{ pF}, R_{EXT} = 10 \text{ k}\Omega$		Units
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q		33			ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q		44			ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q		45			ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q		56			ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		45			ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		27			ns
t _{WQ(Min)}	Minimum Width of Pulse at Output Q	A or B to Q		200			ns
t _{W(out)}	Output Pulse Width	A or B to Q			4	5	μs

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: Quiescent I_{CC} is measured (after clearing) with 2.4V applied to all clear and A inputs, B inputs grounded, all outputs open, $C_{EXT}=0.02~\mu\text{F}$, and $R_{EXT}=25~k\Omega$.

Note 4: I_{CC} is measured in the triggered state with 2.4V applied to all clear and B inputs, A inputs grounded, all outputs open, $C_{EXT}=0.02~\mu\text{F}$, and $R_{EXT}=25~k\Omega$.

Note 5: With all outputs open and 4.5V applied to all data and clear inputs, ICC is measured after a momentary ground, then 4.5V is applied to the clock.

Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Operating Rules

- 1. To use the internal 10 $k\Omega$ timing resistor, connect the R_{INT} pin to $V_{CC}.$
- 2. An external resistor (R_X) or the internal resistor (10 k Ω) and an external capacitor (C_X) are required for proper operation. The value of C_X may vary from 0 to any necessary value. For small time constants use high-quality mica, glass, polypropylene, polycarbonate, or polystyrene capacitors. For large time constants use solid tantalum or special aluminum capacitors. If the timing capacitors have leakages approaching 100 nA or if stray capacitance from either terminal to ground is greater than 50 pF the timing equations may not represent the pulse width the device generates.
- 3. The pulse width is essentially determined by external timing components R_X and C_X . For $C_X < 1000$ pF see Figure 1; design curves on T_W as function of timing components value. For $C_X >> 1000$ pF the output is defined as:

$$T_W = KR_XC_X$$

where $[R_X \text{ is in } k\Omega]$

[C_X is in pF]

[Tw is in ns]

K ≈ 0.37





FIGURE 1

Operating Rules (Continued)


The K factor is not a constant, but, varies with C_X . See Figure 2.



TL/F/6385~3

FIGURE 2

- The switching diode required for most TTL one-shots when using an electrolytic timing capacitor is not needed for the 'LS122 and should not be used.
- To obtain variable pulse width by remote trimming, the following circuit is recommended:



TL/F/6385-4

Note: " R_{remote} " should be as close to the device pins as possible.

FIGURE 3

The retriggerable pulse width is calculated as shown below:

$$T = T_W + t_{PLH} = 0.50 \times R_X \times C_X + T_{PLH}$$

The retriggered pulse width is equal to the pulse width plus a delay time period (Figure 4).






FIGURE 4

 Output pulse width variation versus V_{CC} and operation temperatures: Figure 5 depicts the relationship between pulse width variation versus V_{CC}; and Figure 6 depicts pulse width variation versus temperatures.



TL/F/6385-6

FIGURE 5



TI /F/6385-7

FIGURE 6

- 8. Under any operating condition C_X and R_X must be kept as close to the one-shot device pins as possible to minimize stray capacitance, to reduce noise pick-up, and to reduce I-R and Ldi/dt voltage developed along their connecting paths. If the lead length from C_X to pins (13) and (11) is greater than 3 cm, for example, the output pulse width might be quite different from values predicted from the appropriate equations. A non-inductive and low capacitive path is necessary to ensure complete discharge of C_X in each cycle of its operation so that the output pulse width will be accurate.
- 9. V_{CC} and ground wiring should conform to good high-frequency standards and practices so that switching transients on the V_{CC} and ground return leads do not cause interaction between one-shots. A 0.01 μ F to 0.10 μ F bypass capacitor (disk ceramic or monolithic type) from V_{CC} to ground is necessary on each device. Furthermore, the bypass capacitor should be located as close to the V_{CC} pin as space permits.

*For further detailed device characteristics and output performance please refer to the NSC one-shot application note AN-366.



DM74LS123 Dual Retriggerable One-Shot with Clear and Complementary Outputs

General Description

The DM74LS123 is a dual retriggerable monostable multivibrator capable of generating output pulses from a few nanoseconds to extremely long duration up to 100% duty cycle. Each device has three inputs permitting the choice of either leading edge or trailing edge triggering. Pin (A) is an active-low transition trigger input and pin (B) is an active-high transition trigger input. The clear (CLR) input terminates the output pulse at a predetermined time independent of the timing components. The clear input also serves as a trigger input when it is pulsed with a low level pulse transition (¬L¬). To obtain the best trouble free operation from this device please read the operating rules as well as the NSC one-shot application notes carefully and observe recommendations.

- Compensated for V_{CC} and temperature variations
- Triggerable from CLEAR input
- DTL, TTL compatible
- Input clamp diodes

Functional Description


The basic output pulse width is determined by selection of an external resistor (R_X) and capacitor (C_X). Once triggered, the basic pulse width may be extended by retriggering the gated active-low transition or active-high transition inputs or be reduced by use of the active-low or CLEAR input. Retriggering to 100% duty cycle is possible by application of an input pulse train whose cycle time is shorter than the output cycle time such that a continuous "HIGH" logic state is maintained at the "Q" output.

Features

- DC triggered from active-high transition or active-low transition inputs
- Retriggerable to 100% duty cycle

Connection Diagram

Dual-In-Line Package



Order Number DM74LS123M or DM74LS123N See NS Package Number M16A or N16E

Function Table

	Inputs	Out	puts		
CLEAR	Α	В	Q Q		
L	Х	X	L	н	
X	Н	X	L	Н	
X	X	L	L	Н	
Н	L	1		Ţ	
Н	↓	Н		Ţ	
1	L	Н	1	Ţ	

H = High Logic Level

L = Low Logic Level

X = Can Be Either Low or High

↑ = Positive Going Transition

↓ = Negative Going Transition

__ = A Positive Pulse

T = A Negative Pulse

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range 80°C to +70°C
Storage Temperature -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage	Supply Voltage		5	5.25	٧
V _{IH}	High Level Input Voltage		2			٧
V _{IL}	Low Level Input Voltage				0.8	٧
ЮН	High Level Output Current				-0.4	mA
loL	Low Level Output Current	Low Level Output Current			8	mA
t _W	W Pulse Width	A or B High	40			
	(Note 6)	A or B Low	40			ns
		Clear Low	40			
R _{EXT}	External Timing Resistor		5		260	kΩ
C _{EXT}	External Timing Capacitance			No Restriction	1	μF
C _{WIRE}	Wiring Capacitance at R _{EXT} /C _{EXT} Terminal				50	pF
T _A	Free Air Operating Temperature		0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.7	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min		0.25	0.4	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
lıH	High Level Input Current	V _{CC} = Max, V _I = 2.7V			20	μΑ
ΊL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-20		-100	mA
lcc	Supply Current	V _{CC} = Max (Notes 3,4 and 5)		12	20	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: Quiescent I_{CC} is measured (after clearing) with 2.4V applied to all clear and A inputs, B inputs grounded, all outputs open, $C_{EXT}=0.02~\mu F$, and $R_{EXT}=25~k\Omega$.

Note 4: I_{CC} is measured in the triggered state with 2.4V applied to all clear and B inputs, A inputs grounded, all outputs open, $C_{EXT}=0.02~\mu F$, and $R_{EXT}=25~k\Omega$.

Note 5: With all outputs open and 4.5V applied to all data and clear inputs, ICC is measured after a momentary ground, then 4.5V is applied to the clock.

Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.


Switching Characteristics at V_{CC} = 5V and T_A = 25°C

			$\mathbf{R_L} = 2\mathbf{k}\Omega$					
Symbol	Parameters From (Inp.		$C_L = 15pF$ $C_{EXT} = 0 pF, R_{EXT} = 5 k\Omega$		C _L = C _{EXT} = 1000 pF,	Units		
			Min	Max	Min	Max		
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q		33			ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q		44			ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q		45			ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q		56			ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		45			ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		27			ns	
t _{WQ(Min)}	Minimum Width of Pulse at Output Q	A or B to Q		200			ns	
t _{W(out)}	Output Pulse Width	A or B to Q			4	5	μs	

Operating Rules

- 1. An external resistor (R_X) and an external capacitor (C_X) are required for proper operation. The value of C_X may vary from 0 to any necessary value. For small time constants high-grade mica, glass, polypropylene, polycarbonate, or polystyrene material capacitors may be used. For large time constants use tantalum or special aluminum capacitors. If the timing capacitors have leakages approaching 100 nA or if stray capacitance from either terminal to ground is greater than 50 pF the timing equations may not represent the pulse width the device generates.
- 2. When an electrolytic capacitor is used for C_X a switching diode is often required for standard TTL one-shots to prevent high inverse leakage current. This switching diode is not needed for the 'LS123 one-shot and should not be used. In general the use of the switching diode is not recommended with retriggerable operation.
- 3. For $C_X >> 1000$ pF the output pulse width (T_W) is defined as follows:

 $T_W = KR_X C_X$ where $[R_X \text{ is in } k\Omega]$ $[C_X \text{ is in } pF]$ $[T_W \text{ is in ns}]$ $K \approx 0.37$ 4. The multiplicative factor K is plotted as a function of C_X below for design considerations:




TL/F/6386-2

FIGURE 1

Operating Rules (Continued)

 For C_X < 1000 pF see Figure 2 for T_W vs C_X family curves with R_X as a parameter:



TL/F/6386-3

FIGURE 2

To obtain variable pulse widths by remote trimming, the following circuit is recommended:




FIGURE 3

Note: "Rremote" should be as close to the device pin as possible.

The retriggerable pulse width is calculated as shown below:

$$T = T_W + t_{PLH} = K \times R_X \times C_X + t_{PLH}$$

The retriggered pulse width is equal to the pulse width plus a delay time period (Figure 4).




FIGURE 4

Output pulse width variation versus V_{CC} and temperatures: Figure 5 depicts the relationship between pulse width variation versus V_{CC}, and Figure 6 depicts pulse width variation versus temperatures.




FIGURE 5

TL/F/6386-6




FIGURE 6

- 9. Under any operating condition C_X and R_X must be kept as close to the one-shot device pins as possible to minimize stray capacitance, to reduce noise pick-up, and to reduce I-R and Ldi/dt voltage developed along their connecting paths. If the lead length from C_X to pins (6) and (7) or pins (14) and (15) is greater than 3 cm, for example, the output pulse width might be quite different from values predicted from the appropriate equations. A non-inductive and low capacitive path is necessary to ensure complete discharge of C_X in each cycle of its operation so that the output pulse width will be accurate.
- The C_{EXT} pins of this device are internally connected to the internal ground. For optimum system performance they should be hard wired to the system's return ground plane.
- 11. V_{CC} and ground wiring should conform to good high-frequency standards and practices so that switching transients on the V_{CC} and ground return leads do not cause interaction between one-shots. A 0.01 μF to 0.10 μF bypass capacitor (disk ceramic or monolithic type) from V_{CC} to ground is necessary on each device. Furthermore, the bypass capacitor should be located as close to the V_{CC}-pin as space permits.

For further detailed device characteristics and output performance please refer to the NSC one-shot application note AN-336.



54LS125A/DM54LS125A/DM74LS125A Quad TRI-STATE® Buffers

General Description


This device contains four independent gates each of which performs a non-inverting buffer function. The outputs have the TRI-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard LS output with additional drive capability to permit the driving of bus lines without external resistors. When disabled, both the output transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as a significant load nor as a driver. To minimize the possibility

that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.

Features

 Alternate Military/Aerospace device (54LS125) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



TL/F/6387-1

Order Number 54LS125ADMQB, 54LS125AFMQB, 54LS125ALMQB, DM54LS125AJ, DM54LS125AW, DM74LS125AM or DM74LS125AN See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

inc	outs	Output
A	С	Y
L	L	L
Н	L	Н
Х	Н	Hi-Z

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Hi-Z = TRI-STATE (Outputs are disabled)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS125A		DM74LS125A			Units	
Cymbol	i didilicito	Min	Nom	Max	Min	Nom	Max	O.III.O
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Іон	High Level Output Current			-1			-2.6	mA
lol	Low Level Output Current			12	1		24	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I ₁ = −18 mA				-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	$V_{IL} = Max$	DM74		0.35	0.5	٧
		$I_{OL} = 12 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
կ	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_{I} = 2.7V$				20	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
lozн	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$				20	μΑ
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-20	μΑ
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	
lcc	Supply Current	V _{CC} = Max (Note 3)			11	20	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: ICC is measured with the data control (C) inputs at 4.5V and the data inputs grounded.

Switching Characteristics	at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		$\mathbf{R_L} = 667\Omega$				
Symbol	Parameter	C _L = 50 pF		C _L = 150 pF		Units
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output		15		21	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		18		22	ns
t _{PZH}	Output Enable Time to High Level Output		25		35	ns
t _{PZL}	Output Enable Time to Low Level Output		25		40	ns
t _{PHZ}	Output Disable Time from High Level Output (Note 1)		20			ns
t _{PLZ}	Output Disable Time from Low Level Output (Note 1)		20			ns

Note 1: C_L = 5pF.


54LS126/DM74LS126A Quad TRI-STATE® Buffers

General Description

This device contains four independent gates each of which performs a non-inverting buffer function. The outputs have the TRI-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard LS output with additional drive capability to permit the driving of bus lines without external resistors. When disabled, both the

output transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as a significant load nor as a driver. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.

Connection Diagram



TL/F/6388-1

Order Number 54LS126DMQB, 54LS126FMQB, DM74LS126AM or DM74LS126AN See NS Package Number M14A, N14A or W14B

Function Table

Υ	=	A
---	---	---

Inputs		Output
A	С	Υ
L	Н	L
Н	н	Н
x	L	Hi-Z

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Hi-Z = TRI-STATE (Outputs are disabled)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V

Operating Free Air Temperature Range

 54LS
 -55°C to +125°C

 DM74LS
 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS126		1	Units			
	i didinotei	Min	Nom	Max	Min	Nom	Max	- Oimio
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
ЮН	High Level Output Current			-1			-2.6	mA
l _{OL}	Low Level Output Current			12			24	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IH} = Min$		2.4			٧
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	V
		I _{OL} = 12 mA, V _{CC} = Min			0.25	0.4	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_{I} = 10V (54)$ $V_{I} = 7V (DM)$	-			0.1	mA
ин	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
lozh	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$				20	μΑ
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-20	μΑ
los	Short Circuit	V _{CC} = Max	54LS	-30		-130	mA
	Output Current	(Note 2)	DM74	-20		-100	IIIA
lcc	Supply Current	V _{CC} = Max (Note 3)	DM74		12	22	mA
ICCL	Supply Current	V _I = 0V	54LS			24	mA
Іссн	Supply Current	V _I = 4.5V	54LS			20	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: ICC is measured with both the output control and data inputs grounded.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		5-	4LS	DM:	74LS		
Symbol	Parameter	C _L =	= 50 pF		150 pF, 667Ω	Units	
		Min	Max	Min	Max		
[†] PLH	Propagation Delay Time Low to High Level Output		15		21	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output		18		22	ns	
[†] PZH	Output Enable Time to High Level Output		30		36	ns	
t _{PZL}	Output Enable Time to Low Level Output		20		42	ns	
t _{PHZ}	Output Disable Time from High Level Output (Note 1)		30			ns	
[†] PLZ	Output Disable Time from Low Level Output (Note 1)		30			ns	

Note 1: C_L = 5pF.




DM54LS132/DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs

General Description

This device contains four independent gates each of which performs the logic NAND function. Each input has hysteresis which increases the noise immunity and transforms a slowly changing input signal to a fast changing, jitter free output.

Connection Diagram



TL/F/6389-1

Order Number DM54LS132J, DM54LS132W, DM74LS132M or DM74LS132N See NS Package Number J14A, M14A, N14A or W14B

Function Table

$$Y = \overline{AB}$$

Inp	uts	Output
Α	В	Υ
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

DM54LS −55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54LS13	2		DM74LS13	2	Units
Syllibol	raiametei	Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{T+}	Positive-Going Input Threshold Voltage (Note 1)	1.4	1.6	1.9	1.4	1.6	1.9	٧
V _T -	Negative-Going Input Threshold Voltage (Note 1)	0.5	0.8	1	0.5	0.8	1	V
HYS	Input Hysteresis (Note 1)	0.4	0.8		0.4	0.8		V
Юн	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Conditions		Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
VoH	High Level Output	V _{CC} = Min, I _{OH} = Max,	DM54	2.5	3.4		V
	Voltage	$V_I = V_{T-}$ Min	DM74	2.7	3.4		•
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	DM54		0.25	0.4	
	Voltage	$V_I = V_{T+} Max$	DM74		0.35	0.5	٧
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
I _{T+}	Input Current at Positive-Going Threshold	$V_{CC} = 5V$, $V_I = V_{T+}$			-0.14		mA
I _T _	Input Current at Negative-Going Threshold	$V_{CC} = 5V, V_I = V_{T-}$			-0.18		mA
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
Iμ	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 3)	DM74	-20		-100	111/2
Іссн	Supply Current with Outputs High	V _{CC} = Max			5.9	11	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			8.2	14	mA

Note 1: V_{CC} = 5V

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

			R _L =	2 kΩ			
Symbol	Parameter	C _L = 15 pF		C _L = 50 pF		Units	
		Min	Max	Min	Max		
t _{PLH}	Propagation Delay Time Low to High Level Output	5	22	8	25	ns	
t _{PHL}	Propagation Delay Time	5	22	10	33	ns	




54LS133/DM74LS133 13-Input NAND Gate

General Description

This device contains one, 13-input gate that performs the logic NAND functions.

Connection Diagram



TL/F/9818-1

Order Number 54LS133DMQB, 54LS133FMQB, 54LS133LMQB, DM74LS133M or DM74LS133N See NS Package Number E20A, J16A, M16A, N16E or W16A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for acutal device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS133			DM74LS13	3	Units
	T drameter	Min	Nom	Max	Min	Nom	Max	Onno
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Іон	High Level Output Current			-0.4			-0.4	mA
l _{OL}	Low Level Output Current	1		4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	54LS	2.5			V	
	Voltage	V _{IL} = Max	DM74	2.7	3.4			
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4		
	Voltage	V _{IH} = Min	DM74		0.35	0.5	٧	
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4		
lį	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V				0.1	mA	
l _{IH}	High Level Input Current	$V_{CC} = Max, V_{I} = 2.7V$				20	μΑ	
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-0.4	mA	
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA	
	Output Current	(Note 2)	DM74	-20		-100	1 1114	
Госн	Supply Current with Outputs High	V _{CC} = Max, V _{IN} = GND				0.5	mA	
I _{CCL}	Supply Current with Outputs Low	V _{CC} = Max, V _{IN} = Open				1.1	mA	

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	$\mathbf{R_L} = 2 \mathbf{k} \Omega, \mathbf{C_L} = 15 \mathbf{pF}$		Units
	r arameter	Min	Max	Onito
t _{PLH}	Propagation Delay Time Low to High Level Output		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		38	ns

54LS136/DM54LS136/DM74LS136 Quad 2-Input Exclusive-OR Gate with Open-Collector Outputs

General Description


Features

This device contains four independent gates, each of which performs the logic exclusive-OR function.

 Alternate Military/Aerospace device (54LS136) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TL/F/9819-1

Order Number 54LS136DMQB, 54LS136FMQB, DM54LS136J, DM54LS136W, DM74LS136M or DM74LS136N See NS Package Number J14A, M14A, N14A or W14B

Truth Table

inp	outs	Output
Α	В	Z
L	L	L
L	Н	Н
Н	L	н
н	н	L

H = HIGH Voltage Level

L = LOW Voltage Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage Operating Free Air Temperature Range

DM54LS and 54LS

-55°C to +125°C DM74LS 0°C to +70°C -65°C to +150°C

Storage Temperature Range

the conditions for actual device operation.

Note: The "Absolute Maximum Ratings" are those values

beyond which the safety of the device cannot be guaran-

teed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics"

table are not guaranteed at the absolute maximum ratings.

The "Recommended Operating Conditions" table will define

Recommended Operating Conditions

Symbol	Parameter		DM54LS136	 3	DM74LS136		Units	
Cymbol	raiameter	Min	Nom	Max	Min	Nom	Max	Joints
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
l _{OL}	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_{\parallel} = -18 \text{ mA}$				-1.5	V
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	i
	Voltage	V _{IH} = Min	DM74		0.35	0.5	V
		$I_{OL} = 4 \text{ mA, } V_{CC} = \text{Min}$	DM74		0.25	0.4	
l ₁	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V$				0.2	mA
I _{IH}	High Level Input Current	V _{CC} = Max, V _I = 2.7V				40	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.6	mA
Icc	Supply Current	V _{CC} = Max				10	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

		R _L =	2 k Ω	
Symbol	Parameter	C _L =	15 pF	Units
		Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output		23	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		23	ns

National Semiconductor

54LS138/DM54LS138/DM74LS138, 54LS139/DM54LS139/DM74LS139 Decoders/Demultiplexers

General Description

These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When used with high-speed memories, the delay times of these decoders are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The LS138 decodes one-of-eight lines, based upon the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented with no external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The LS139 comprises two separate two-line-to-four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.

All of these decoders/demultiplexers feature fully buffered inputs, presenting only one normalized load to its driving circuit. All inputs are clamped with high-performance

Schottky diodes to suppress line-ringing and simplify system design.


Features

- Designed specifically for high speed:
 Memory decoders
 Data transmission systems
- LS138 3-to-8-line decoders incorporates 3 enable inputs to simplify cascading and/or data reception
- LS139 contains two fully independent 2-to-4-line decoders/demultiplexers
- Schottky clamped for high performance
- Typical propagation delay (3 levels of logic) LS138 21 ns LS139 21 ns
- Typical power dissipation LS138 32 mW


LS139 34 mW

Alternate Military/Aerospace devices (54LS138, 54LS139) are available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagrams



Order Number 54LS138DMQB, 54LS138FMQB, 54LS138LMQB, DM54LS138J, DM54LS138W, DM74LS138M or DM74LS138N See NS Package Number E20A, J16A, M16A, N16E or W16A



TL/F/6391-2

Order Number 54LS139DMQB, 54LS139FMQB, 54LS139LMQB, DM54LS139J, DM54LS139W, DM74LS139M or DM74LS139N See NS Package Number E20A, J16A, M16A, N16E or W16A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

DM54LS and 54LS −55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to $+150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54LS138			DM74LS138			
Symbol	rai ailietei	Min	Nom	Max	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage	2			2			V	
V _{IL}	Low Level Input Voltage			0.7			0.8	V	
Іон	High Level Output Current			-0.4			-0.4	mA	
loL	Low Level Output Current			4			8	mA	
T _A	Free Air Operating Temperature	-55		125	0		70	°C	

'LS138 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	>
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max,	DM54	2.5	3.4		٧
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		•
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	v
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 7V				0.1	mA
ΊΗ	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.36	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	I IIIA
lcc	Supply Current	V _{CC} = Max (Note 3)	***************************************		6.3	10	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs enabled and open.

'LS138 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input)	Levels		RL =	2 k Ω		
Symbol	Parameter	To (Output)	of Delay	C _L =	15 pF	C _L =	50 pF	Units
				Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Output	2		18		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Output	2		27		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Output	3		18		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Output	3 .		27		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable to Output	2		18		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable to Output	2		24		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable to Output	3		18		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable to Output	3		28		40	ns

Recommended Operating Conditions

Symbol	Parameter	DM54LS139				Units		
Symbol	raiametei	Min	Nom	Max	Min	Nom	Max	Oints
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
Юн	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

'LS139 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max,	DM54	2.5	3.4		v
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		·
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
lη	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
l _{lH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μА
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.36	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	'''
Icc	Supply Current	V _{CC} = Max (Note 3)			6.8	11	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: ICC is measured with all outputs enabled and open.

'LS139 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input)		R _L =	2 kΩ			
Symbol	Parameter	To (Output)					50 pF	Units
			Min	Max	Min	Max		
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Output		18		. 27	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Output		27		40	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable to Output		18		27	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable to Output		24		40	ns	

Function Tables

	Inp	uts						Out	nute				
En	able	s	ele	ct				-	,,,,				
G1	G2*	U	В	Α	YO	Y 1	Y2	Υ3	Y4	Y5	Y6	Y7	
Х	Н	Х	Х	Х	Н	Η	Η	Н	Η	Н	Н	Η	
L	Х	Х	Х	X	Н								
Н	L	L	L	L								Н	
Н	L	L	L	Н								Н	
H	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	
H	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	
H	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	
H	L	н	L	Н								Н	
H	L	н	Н	L	Н	Н	Н	Н	Н	H	L	Н	
Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	

LS139

puts			Out	nuts	
Se	lect		ou.	pulo	
В	Α	Y0	Y1	Y2	Y 3
Х	Х	Н	Н	Н	Н
L	L	L	Н	н	Н
L	H	Н	L	Н	Н
Н	L	Н	H	L	н
Н	Н	н	Н	Н	L
	Sel B X L L H	Select B A X X L L L H H L	B A Y0 X X H L L L L H H H L H	Select Substitute	Select Supplies Select Select


H = High Level, L = Low Level, X = Don't Care

^{*} G2 = G2A + G2B

H = High Level, L = Low Level, X = Don't Care


Logic Diagrams

LS138



TL/F/6391-3





TL/F/6391-4



54LS151/DM54LS151/DM74LS151 Data Selector/Multiplexer

General Description

This data selector/multiplexer contains full on-chip decoding to select the desired data source. The 'LS151 selects one-of-eight data sources. The 'LS151 has a strobe input which must be at a low logic level to enable these devices. A high level at the strobe forces the W output high, and the Y output low.


The 'LS151 features complementary W and Y outputs.

Features

- Select one-of-eight data lines
- Performs parallel-to-serial conversion
- Permits multiplexing from N lines to one line
- Also for use as Boolean function generator
- Typical average propagation delay time data input to W output 12.5 ns
- Typical power dissipation 30 mW
- Alternate Military/Aerospace device (54LS151) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TL/F/6392-1

Order Number 54LS151DMQB, 54LS151FMQB, 54LS151LMQB, DM54LS151J, DM54LS151W, DM74LS151M or DM74LS151N See NS Package Number E20A, J16A, M16A, N16E or W16A

Truth Table

		Inputs		Out	puts
	Select		Strobe	v	w
С	В	Α	S	·	
Х	Х	Х	H	L	Н
L	L	L	L	D0	$\overline{D0}$
L	L	Н	L	D1	D1
L	Н	L	L	D2	D2
L	Н	н	L	D3	D3
н	L	L	L	D4	D4
н	L	Н	L	D5	D5
Н	Н	L '	L	D6	D6
н	Н	Н	L	D7	D7

H = High Level, L = Low Level, X = Don't Care D0, D1...D7 = the level of the respective D input

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

DM54LS and 54LS −55°C to +125°C DM74LS 0°C to +70°C Storage Temperature Range −65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS151				Units		
Cymbol	raiameter	Min	Nom	Max	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
ЮН	High Level Output Current			-0.4			-0.4	mA
l _{OL}	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		٧
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 7V				0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
Ίμ	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	"
Icc	Supply Current	V _{CC} = Max (Note 3)	•		6	10	mA


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open, strobe and data select inputs at 4.5V, and all other inputs open.

		From (Input)		R _L =	2 kΩ		
Symbol	Parameter	To (output)	C _L = 15 pF		C _L =	50 pF	Units
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Select (4 Levels) to Y		43		46	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select (4 Levels) to Y		30		36	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select (3 Levels) to W		23		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select (3 Levels) to W		32		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to Y		42		44	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to Y		32		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to W		24		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to W		30		36	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	D0 thru D7 to Y		32		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	D0 thru D7 to Y		26		33	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	D0 thru D7 to W		21		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	D0 thru D7 to W		20		27	ns

Logic Diagram






54LS152 8-Input Multiplexer

General Description

The 54LS152 is a high speed 8-input digital multiplexer. It provides, in one package, the ability to select one line of data from up to eight sources. The 54LS152 can be used as a universal function generator to generate any logic function of four variables. It is supplied in Flatpak only; for Dual-In-Line Package applications use the 'LS151.

Connection Diagram

Dual-In-Line Package




TL/F/10206-1

Order Number 54LS152FMQB See NS Package Number W14B

Pin Names	Description		
10-17	Data Inputs		
S0-S2	Select Inputs		
Z	Inverted Data Outputs		

Logic Symbol



V_{CC} = Pin 14 GND = Pin 7

Truth Table

	Inputs		
S2	S1	S0	Z
L	L	L	ĪΟ
L	L	Н	Ī1
L	н	L	Ī2
L	н	Н	ĪЗ
н	L	L	Ī4
Н	L	Н	Ī5
Н	Н	L	Ī6
Н	Н	Н	Ī7

H = HIGH Voltage Level L = LOW Voltage Level

2

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

 Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" that are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
		Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.7	V
ІОН	High Level Output Current			-0.4	mA
loL	Low Level Output Current			4.0	mA
T _A	Free Air Operating Temperature	-55		125	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.5	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$			0.4	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10.0V$			0.1	mA
lн	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$			20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.5V$	-30		-400	μΑ
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-20		-100	mA
Icc	Supply Current	V _{CC} = Max (Note 3)			9	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output load)

Symbol	Parameter	C _L =	Units	
		Min	Max	Oiii.
t _{PLH}	Propagation Delay, Sn to Z̄		23 32	ns
t _{PLH} t _{PHL}	Propagation Delay, In to \overline{Z}		21 20	ns


Functional Description

The 54LS152 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S0, S1, S2. The logic function provided at the output is:

$$Z = (10 \bullet \overline{S}0 \bullet \overline{S}1 \bullet \overline{S}2 + 11 \bullet S0 \bullet \overline{S}1 \bullet \overline{S}2 + 12 \bullet \overline{S}0 \bullet S1 \bullet \overline{S}2 + 13 \bullet S0 \bullet S1 \bullet \overline{S}2 + 14 \bullet \overline{S}0 \bullet \overline{S}1 \bullet S2 + 15 \bullet S0 \bullet \overline{S}1 \bullet S2 + 16 \bullet \overline{S}0 \bullet S1 \bullet S2 + 17 \bullet S0 \bullet S1 \bullet S2).$$

The 54LS152 provides the ability, in one package, to select from eight sources of data or control information.

Logic Diagram



TL/F/10206-3

54LS153/DM54LS153/DM74LS153 Dual 4-Line to 1-Line Data Selectors/Multiplexers

General Description

Each of these data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs are provided for each of the two four-line sections.


Features

- Permits multiplexing from N lines to 1 line
- Performs at parallel-to-serial conversion

- Strobe (enable) line provided for cascading (N lines to n lines)
- High fan-out, low impedance, totem pole outputs
- Typical average propagation delay times
 - From data 14 ns - From strobe 19 ns
 - From select 22 ns
 - From select 22 hs
- Typical power dissipation 31 mW
- Alternate Military/Aerospace device (54LS153) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram


Dual-In-Line Package



TL/F/6393-1

Order Number 54LS153DMQB, 54LS153FMQB, 54LS153LMQB, DM54LS153J, DM54LS153W, DM74LS153M or DM74LS153N See NS Package Number E20A, J16A, M16A, N16E or W16A

Logic Diagram



Function Table

	ect uts		Data I	nputs	-	Strobe	Output
В	Α	CO	C1	C2	C3 G		Y
Х	Х	Х	Х	Х	Х	Н	L
L	L	L	Х	Х	Х	L	L.
L	L	Н	Х	Х	Х	L	н
L	Н	Х	L	Х	X	L	L
L	Н	Х	Н	Х	Х	L	н
н	L	Х	Х	L	X	L	L
Н	L	Х	Х	Н	X	L	Н
Н	Н	X	Х	Х	L	L	L
Н	Н	X	Х	Х	Н	L	Н

Select inputs A and B are common to both sections.

H = High Level, L = Low Level, X = Don't Care

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150° C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54LS15	3		Units		
Cymbol	i didilictei	Min	Nom	Max	Min	Nom	Max	Oilles
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
ОН	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		٧
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		,
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-0.36	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	
lcc	Supply Current	V _{CC} = Max (Note 3)			6.2	10	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}$ C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all other inputs grounded.

Switchi	Switching Characteristics at V _{CC} = 5V and T _A = 25°C (See Section 1 for Test Waveforms and Output Load)												
	Parameter			R _L =	2 kΩ								
Symbol		From (Input) to (Output)	C _L =	15 pF	C _L =	Units							
			Min	Max	Min	Max							
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Y		15		20	ns						
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Y		26		35	ns						
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Y		29		35	ns						
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Y		38		45	ns						
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to Y		24		30	ns						
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to Y		32		40	ns						



DM54LS154/DM74LS154 4-Line to 16-Line Decoders/Demultiplexers


General Description

Each of these 4-line-to-16-line decoders utilizes TTL circuitry to decode four binary-coded inputs into one of sixteen mutually exclusive outputs when both the strobe inputs, G1 and G2, are low. The demultiplexing function is performed by using the 4 input lines to address the output line, passing data from one of the strobe inputs with the other strobe input low. When either strobe input is high, all outputs are high. These demultiplexers are ideally suited for implementing high-performance memory decoders. All inputs are buffered and input clamping diodes are provided to minimize transmission-line effects and thereby simplify system design.

Features


- Decodes 4 binary-coded inputs into one of 16 mutually exclusive outputs
- Performs the demultiplexing function by distributing data from one input line to any one of 16 outputs
- Input clamping diodes simplify system design
- High fan-out, low-impedance, totem-pole outputs
- Typical propagation delay 3 levels of logic 23 ns Strobe 19 ns
- Typical power dissipation 45 mW

Connection and Logic Diagrams



TL/F/6394-1 **54J**,

Order Number DM54LS154J, DM74LS154WM or DM74LS154N See NS Package Number J24A, M24B or N24A



If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54LS15	4		4	Units	
	- Taramotor	Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Іон	High Level Output Current			-0.4			-0.4	mA
l _{OL}	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Vį	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		•
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 7V				0.1	mA
ΊΗ	High Level Input Current	$V_{CC} = Max, V_l = 2.7V$				20	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	1111/
lcc	Supply Current	V _{CC} = Max (Note 3)			9	14	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

$\textbf{Switching Characteristics} \ \ \text{at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

		From (Input)						
Symbol	Parameter	To (Output)	C _L = 15 pF		C _L =	Units		
		i	Min	Max	Min Max		1	
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Output		30		35	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Output		30		35	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to Output		20		25	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to Output		25		35	ns	

Fu	ıncti	on T	Гаь	le																	
		Inpu	ts										0	utput	8						
G1	G2	D	С	В	Α	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
L	L	L	L	L	L	L	Н	Н	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	L	Н	н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	L	· L	Н	Н	Н	Н	н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	L	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н
L	L	Н	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н
L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
L	L	Н	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	н
L	L	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	Н	X	Х	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	. Н
Н	L	x	Х	Х	Χ	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	Н	Х	Х	Χ	Χ	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н

H = High Level, L = Low Level, X = Don't Care



54LS155/DM54LS155/DM74LS155, 54LS156/DM54LS156/DM74LS156

Dual 2-Line to 4-Line Decoders/Demultiplexers

General Description


These TTL circuits feature dual 1-line-to-4-line demultiplexers with individual strobes and common binary-address inputs in a single 16-pin package. When both sections are enabled by the strobes, the common address inputs sequentially select and route associated input data to the appropriate output of each section. The individual strobes permit activating or inhibiting each of the 4-bit sections as desired. Data applied to input C1 is inverted at its outputs and data applied at C2 is true through its outputs. The inverter following the C1 data input permits use as a 3-to-8-line decoder, or 1-to-8-line demultiplexer, without external gating. Input clamping diodes are provided on these circuits to minimize transmission-line effects and simplify system design.

Features

- Applications:
 - Dual 2-to-4-line decoder
 - Dual 1-to-4-line demultiplexer
 - 3-to-8-line decoder
 - 1-to-8-line demultiplexer
- Individual strobes simplify cascading for decoding or demultiplexing larger words
- Input clamping diodes simplify system design
- Choice of outputs: Totem-pole (LS155)
 - Open-collector (LS156)
- Alternate Military/Aerospace device (54LS155/156) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram and Function Tables

Dual-In-Line Package



TL/F/6395-1

3-Line-to-8-Line Decoder or 1-Line-to-8-Line Demultiplexer

	ı	np	uts				Out	puts					
Se	elec	et	Strobe Or Data	(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)		
C†	В	A	G‡	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1Y3		
Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н		
L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н		
L	L	Н	L	Н	L	Н	Н	Н	Н	Н	Н		
L	Н	L	L	Н	Н	L	Н	Н	Н	Н	Н		
L	Н	Н	L	Н	Н	Н	L	Н	Н	Н	Н		
Н	L	L	L	Н	Н	Н	Н	L	Н	Н	Н		
H	L	Н	Ĺ	Н	Н	Н	Н	Н	L	Н	Н		
H	Н	L	L	Н	Н	Н	Н	Н	Н	L	Н		
H	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	L		

Order Number 54LS155DMQB, 54LS155FMQB, 54LS155LMQB, DM54LS155J, DM54LS155W, DM74LS155M, DM74LS155N, 54LS156DMQB, 54LS156FMQB, DM54LS156J, DM54LS156W, DM74LS156M or DM74LS156N See NS Package Number E20A, J16A, M16A, N16E or W16A

2-Line-to-4-Line Decoder or 1-Line-to-4-Line Demultiplexer

		Inputs		Outputs							
Sel	ect	Strobe	Data								
В	Α	G1	C1	1Y0	1Y1	1Y2	1Y3				
Х	Х	Н	Х	Н	Н	Н	Ι				
L	L	L	Н	L	Н	н	н				
L	Н	L	Н	Н	L	Н	н				
H	L	L	Н	Н	Н	L	н				
H	Н	L	Н	Н	Н	Н	L				
X	Х	х	L	н	Н	Н	Н				

		Inputs		Outputs							
Sel	ect	Strobe	Data								
В	Α	G2	C2	2Y0	2Y1	2Y2	2Y3				
X	Х	Н	Х	Н	Н	Н	Н				
L	L	L	L	L	Н	н	Н				
L	н	L	L	Н	L	Н	Н				
Н	L	L	L	Н	Н	L	Н				
Н	H	L	L	Н	Н	Н	L				
Х	X	Х	н	Н	Н	Н	Н				

 $\dagger C = \text{inputs C1}$ and C2 connected together

‡G = inputs G1 and G2 connected together

H = high level, L = low level, X = don't care

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54LS15	5		DM74LS15	5	Units
Oymboi	raineter	Min	Nom	Max	Min	Nom	Max	Onito
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	V
V _{OH}	High Level Output Current			-0.4			-0.4	mA
l _{OL}	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

'LS155 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		>
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		•
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 7V				0.1	mA
I _H	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
ηL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.36	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	l IIIA
Icc	Supply Current	V _{CC} = Max (Note 3)			6.1	10	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}$ C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: ICC is measured with all outputs open, A,B, and C1 inputs at 4.5V, and C2, G1, and G2 inputs grounded.

'LS155 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input)		R _L =	2 kΩ		
Symbol	Parameter	To (Output)	$C_L = 15 pF$		$C_L = 50 pF$		Units
	,		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	A, B, C2, G1 or G2 to Y		18		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A, B, C2, G1 or G2 to Y		27		35	ns
tpLH	Propagation Delay Time Low to High Level Output	A or B to Y		18		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A or B to Y		27		35	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	C1 to Y		20		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C1 to Y		27		35	ns

Recommended Operating Conditions

Symbol	Parameter	DM54LS156				Units		
Symbol	raidiletei	Min	Nom	Max	Min	Nom	Max	Omits
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
V _{OH}	High Level Output Voltage			5.5			5.5	٧
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

'LS156 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
CEX	High Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max, V_{IH} = Min$				100	μΑ
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	· 0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
h	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μА
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.36	mA
lcc	Supply Current	V _{CC} = Max (Note 2)			6.1	10	mA


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}$ C.

Note 2: I_{CC} is measured with all outputs open, A, B, and C1 inputs at 4.5V, and C2, G1, and G2 grounded.

'LS156 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input)		RL =	2 k Ω		
Symbol	Parameter	To (Output)	C _L = 15 pF		C _L =	50 pF	Units
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	A, B, C2, G1 or G2 to Y		28		53	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A, B, C2, G1 or G2 to Y		33		43	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A or B to Y		28		53	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A or B to Y		33		43	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	C1 to Y		28		53	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C1 to Y		34		43	ns

Logic Diagram



TL/F/6395-2



54LS157/DM54LS157/DM74LS157, 54LS158/DM54LS158/DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

General Description

These data selectors/multiplexers contain inverters and drivers to supply full on-chip data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. The LS157 presents true data whereas the LS158 presents inverted data to minimize propagation delay time.

Applications


- Expand any data input point
- Multiplex dual data buses
- Generate four functions of two variables (one variable is common)
- Source programmable counters

Features

- Buffered inputs and outputs
- Typical Propagation Time LS157 9 ns LS158 7 ns
- Typical Power Dissipation LS157 49 mW LS158 24 mW
- Alternate Military/Aerospace device (54LS157, 54LS158) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagrams


Dual-In-Line Package



TL/F/6396-1

Order Number 54LS157DMQB, 54LS157FMQB, 54LS157LMQB, DM54LS157J, DM54LS157W, DM74LS157M or DM74LS157N See NS Package Number E20A, J16A, M16A, N16E or W16A

Dual-In-Line Package



TL/F/6396-2

Order Number 54LS158DMQB, 54LS158FMQB, 54LS158LMQB, DM54LS158J, DM54LS158W, DM74LS158M or DM74LS158N See NS Package Number E20A, J16A, M16A, N16E or W16A

Function Table

	Inputs			Output Y			
Strobe	Select	A	В	LS157	LS158		
Н	Х	Х	Х	L	Н		
L	L	L	Х	L	н		
L	L	Н	Х	Н	L		
L	Н	X	L	L	н		
L	Н	X	Н	Н	L		

H = High Level, L = Low Level, X = Don't Care

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

DM54LS and 54LS −55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS157				Units		
Syllibol	Farameter	Min	Nom	Max	Min	Nom	Max	Onito
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
ЮН	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

'LS157 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Conditions		Typ (Note 1)	Max	Units
VĮ	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5	3.4		>
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		•
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	٧
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
l _l	Input Current @ Max	V _{CC} = Max	S or G			0.2	mA
	Input Voltage	V _I = 7V	A or B			0.1	111/5
Iн	High Level Input	V _{CC} = Max	S or G			40	μΑ
	Current	V _I = 2.7V	A or B			20	μ,
IIL	Low Level Input	V _{CC} = Max	S or G			-0.8	mA
	Current	$V_i = 0.4V$	A or B			-0.4	111/4
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	111/
Icc	Supply Current	V _{CC} = Max (Note 3)			9.7	16	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: ICC is measured with 4.5V applied to all inputs and all outputs open.

'LS157 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input)		RL =	2 k Ω		
Symbol	Parameter	To (Output)	C _L = 15 pF		$C_L = 50 pF$		Units
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Y		14		18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Y		14		23	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to Y		20		24	ns
^t PHL	Propagation Delay Time High to Low Level Output	Strobe to Y		21		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Y		23		28	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Y		27		32	ns

Recommended Operating Conditions

Symbol	Parameter	DM54LS158				Units		
Cymbor	T di dinetei	Min	Nom	Max	Min	Nom	Max	- Jimo
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
loн	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4	}		8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

'LS158 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		v
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		,
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	v
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
l _l	Input Current @ Max	V _{CC} = Max	S or G			0.2	mA
	Input Voltage	V _I = 7V	A or B			0.1	IIIA
l _{IH}	High Level Input	V _{CC} = Max	S or G			40	μΑ
	Current	$V_{j} = 2.7V$	A or B			20	μ.,
l _{IL}	Low Level Input	V _{CC} = Max	S or G			-0.8	mA
	Current	$V_{j} = 0.4V$	A or B			-0.4	""
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	""
Icc	Supply Current	V _{CC} = Max (Note 3)			4.8	8	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 3: I_{CC} is measured with 4.5V applied to all inputs and all outputs open.

'LS158 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input)		RL =	2 kΩ		
Symbol	Parameter	To (Output)	C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	Data to Y		12		18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Y		12		21	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to Y		17		23	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to Y		18		28	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Y		20		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Y		24		36	ns

Logic Diagrams





TL/F/10177-2



54LS160A/DM74LS160A, 54LS162A/DM74LS162A Synchronous Presettable BCD Decade Counters


General Description

The 'LS160 and 'LS162 are high speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The 'LS160 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The 'LS162 has a Synchronous Reset input that overrides counting and parallel loading and allows all outputs to be simultaneously reset on the rising edge of the clock.

Features

- Synchronous counting and loading
- High speed synchronous expansion
- Typical count rate of 35 MHz
- Fully edge triggered

Connection Diagram




Order Number 54LS160ADMQB, 54LS160AFMQB, 54LS160ALMQB, 54LS162ADMQB, 54LS162AFMQB, 54LS162ALMQB, DM74LS160AM, DM74LS160AN, DM74LS162AM or DM74LS162AN See NS Package Number E20A, J16A, M16A, N16E or W16A

Pin Names	Description
CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock Pulse Input (Active Rising Edge)
MR ('160)	Asynchronous Master Reset
	Input (Active LOW)
SR ('162)	Synchronous Reset
	Input (Active LOW)
P0-P3	Parallel Data Inputs
PE	Parallel Enable Input
	(Active LOW)
Q0-Q3	Flip-Flop Outputs
TC	Terminal Count Output

Logic Symbol

TL/F/10177-1



 $V_{CC} = Pin 16$ * \overline{MR} for 'LS160 GND = Pin 8 * \overline{SR} for 'LS162

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage

Operating Free Air Temperature Range 54LS

-55°C to +125°C DM74LS 0°C to +70°C -65°C to +150°C

Storage Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not quaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54	LS160A/16	2A	DM:	74LS160A/	162A	Units
Symbol	r ai ailletei	Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
VIH	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			8.0	V
ЮН	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time, HIGH or LOW Pn to CP	20 20			20 20			ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW Pn to CP	0.0 0.0			0.0 0.0			ns
t _s (H) t _s (L)	Setup Time, HIGH or LOW PE to CP	20 20			20 20			ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW PE to CP	0			0			ns
t _s (H) t _s (L)	Setup Time, HIGH or LOW CEP, CET or SR to CP	20 20			20 20			ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW CEP, CET or SR to CP	0			0			ns
t _w (H) t _w (L)	CP Pulse Width, HIGH or LOW	15 25			15 25			ns
t _w (L)	MR Pulse Width LOW ('160)	15			15			ns
t _{rec}	Recovery Time MR to CP ('160)	20			20			ns

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
V _I	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max,	54LS	2.5			V
	Voltage V _{IL} = Max	V _{IL} = Max	DM74	2.7] '
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
	Voltage	V _{IH} = Min	DM74			0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74			0.4	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
l ₁	Input Current @ Max Input Voltage	$V_{CC} = Max$, $V_I = 10V$ Inputs \overline{PE} , CET Inputs				0.1 0.2	mA
lін	High Level Input Current	$V_{CC} = Max$, $V_I = 2.7V$ Inputs \overline{PE} , CET Inputs				20 40	μΑ
l₁∟	Low Level Input Current	V _{CC} = Max, V _I = 0.4V Inputs	54LS			-0.4	mA
	•		DM74			-1.6	111/3
		PE, CET Inputs				-0.8	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	
Іссн	Supply Current with Outputs HIGH	$V_{CC} = Max, \overline{PE} = GND$ $CP = \checkmark$, Other Inputs = 4.5V				31	mA
I _{CCL}	Supply Current with Outputs LOW	$V_{CC} = Max, V_{IN} = GND$ $CP = \checkmark$				31	mA

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$

Symbol	Parameter		= 2 kΩ = 15 pF	Units
		Min	Max	
f _{max}	Maximum Clock Frequency	25		MHz
t _{PLH} t _{PHL}	Propagation Delay CP to TC		25 21	ns
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n		20 27	ns
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n		24 27	ns
t _{PLH} t _{PHL}	Propagation Delay CET to TC		14 14	ns
t _{PHL}	Propagation Delay MR to Q _n (*160)		28	ns

Functional Description

The 'LS160 and 'LS162 count modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) they increment to state 0 (LLLL). The '161 and '163 count modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the 'LS160) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('LS160), synchronous reset ('LS162), parallel load, count-up and hold. Five control inputs—Master Reset (MR, 'LS160), Synchronous Reset (SR, 'LS162), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET)—determine the mode of operation, as shown in the

Mode Select Table. A LOW signal on $\overline{\text{MR}}$ overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on $\overline{\text{SR}}$ overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on $\overline{\text{PE}}$ overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With $\overline{\text{PE}}$ and $\overline{\text{MR}}$ ('LS160) or $\overline{\text{SR}}$ ('LS162) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The 'LS160A and 'LS162A use D-type edge-triggered flipflops and changing the \overline{SR} , \overline{PE} , CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

Functional Description (Continued)

The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in its maximum count state (9 for the decade counters, 15 for the binary counters). To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways.

These two schemes are shown in the 9310 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. In the decade counters of the 'LS160, 'LS162, the TC output is fully decoded and can only be HIGH in state 9.

LOGIC EQUATIONS:

Count Enable = CEP • CET • PE

 $TC = Q0 \bullet \overline{Q}1 \bullet \overline{Q}2 \bullet Q3 \bullet CET$

Mode Select Table

*SR	PE	CET	CEP	Action on the Rising Clock Edge ()
L	Х	х	Х	RESET (Clear)
Н	L	×	X	LOAD ($P_n \rightarrow Q_n$)
Н	Н	Н	Н	COUNT (Increment)
Н	Н	L	X	NO CHANGE (Hold)
Н	Н	X	L	NO CHANGE (Hold)

*For the 'LS162


H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

State Diagrams

'LS160, 'LS162



TL/F/10177-5



National Semiconductor

54LS161A/DM54LS161A/DM74LS161A, 54LS163A/DM54LS163A/DM74LS163A Synchronous 4-Bit Binary Counters

General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The LS161A and LS163A are 4-bit binary counters. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flipflops clocked simultaneously so that the outputs change coincident with each other when so instructed by the countenable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable input. Low-to-high transitions at the load input are perfectly acceptable, regardless of the logic levels on the clock or enable inputs. The clear function for the LS161A is asynchronous; and a low level at the clear input sets all four of the flip-flop outputs low, regardless of the levels of clock. load, or enable inputs. The clear function for the LS163A is synchronous; and a low level at the clear inputs sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to all low outputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output.

Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q_A output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low level transitions at the enable P or T inputs may occur, regardless of the logic level of the clock.


These counters feature a fully independent clock circuit. Changes made to control inputs (enable P or T or load) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable set-up and hold times.

Features

- Synchronously programmable
- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs
- Typical propagation time, clock to Q output 14 ns
- Typical clock frequency 32 MHz
- Typical power dissipation 93 mW
- Alternate Military/Aerospace device (54LS161, 54LS163) is available. Contact a National Semiconductor Sales Office/Distributor for specificaitons.

Connection Diagram

Dual-In-Line Package



TL/F/6397-1

Order Numbers 54LS161ADMQB, 54LS161AFMQB, 54LS161ALMQB, 54LS163ADMQB, 54LS163AFMQB, 54LS163ALMQB, DM54LS161AJ, DM54LS161AW, DM54LS163AJ, DM54LS163AW, DM74LS161AM, DM74LS161AN, DM74LS163AM or DM74LS163AN See NS Package Number E20A, J16A, M16A, N16E or W16A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		[M54LS16	1A	, .	M74LS16	1A	Units
Symbol	Fa	· arameter		Nom	Max	Min	Nom	Max	Oints
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input	t Voltage	2			2			٧
V _{IL}	Low Level Input	Voltage			0.7			0.8	V
Іон	High Level Output Current				-0.4			-0.4	mA
loL	Low Level Outp	ut Current			4	}		8	mA
fclk	Clock Frequency (Note 1)		0		25	0		25	MHz
	Clock Frequenc	y (Note 2)	0		20	0		20	MHz
t _W	Pulse Width (Note 1)	Clock	20	6		20	6		ns
		Clear	20	9		20	9] "13
	Pulse Width	Clock	25			25			ns
	(Note 2)	Clear	25			25			113
tsu	Setup Time	Data	20	8		20	8		
	(Note 1)	Enable P	25	17		25	17		ns
		Load	25	15		25	15		
	Setup Time	Data	20			20			
	(Note 2)	Enable P	30			30			ns
		Load	30			30			
t _H	Hold Time	Data	0	-3		0	-3		ns
	(Note 1)	Others	0	-3		0	-3		113
	Hold Time	Data	5			5			ns
	(Note 2)	Others	5			5			113
t _{REL}	Clear Release T	ime (Note 1)	20			20			ns
	Clear Release T	Clear Release Time (Note 2)				25			ns
T _A	Free Air Operati	ing Temperature	-55		125	0		70	°C

Note 1: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5.5$ V. Note 2: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5.5$ V.

'LS161 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _i	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		v
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		•
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	٧
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
l _l	Input Current @ Max	V _{CC} = Max	Enable T			0.2	
	Input Voltage	V ₁ = 7V	Clock			0.2	mA
			Load			0.2	
			Others			0.1	
lн	High Level Input		Enable T			40	
	Current	$V_{l} = 2.7V$	Clock			40	μΑ
			Load			40	μ
			Others			20	
1 _{IL}	Low Level Input	V _{CC} = Max	Enable T			-0.8	
	Current	$V_{l} = 0.4V$	Clock			-0.8	mA
			Load			-0.8	""
			Others			-0.4	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	
Іссн	Supply Current with Outputs High	V _{CC} = Max (Note 3)			18	31	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max (Note 4)			19	32	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CCH} is measured with the load high, then again with the load low, with all other inputs high and all outputs open.

Note 4: ICCL is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

'LS161 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		F (1						
Symbol	Parameter	From (Input) To (Output)	C _L = 15 pF		CL =	50 pF	Units	
		10 (00.42.5)	Min	Max	Min	Max		
f _{MAX}	Maximum Clock Frequency		25		20		MHz	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Ripple Carry		24		30	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Ripple Carry		30		38	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q (Load High)		22		27	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q (Load High)		27		38	ns	

'LS161 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load) (Continued)

		5					
Symbol	Parameter	From (Input) To (Output)	C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	Clock to Any Q (Load Low)		24		30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q (Load Low)		29		38	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable T to Ripple Carry		18		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable T to Ripple Carry		15		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Any Q		35		45	ns

Recommended Operating Conditions

Symbol	Pa	Parameter		M54LS16	3 A	[M74LS16	3 A	Units
Cymbol		ametei	Min	Nom	Max	Min	Nom	Max	Onits
Vcc	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input	Voltage	2			2			V
V _{IL}	Low Level Input	Voltage			0.7			0.8	V
Юн	High Level Outp	ut Current			-0.4			-0.4	mA
loL	Low Level Outp	Low Level Output Current			4			8	mA
fCLK	Clock Frequenc	y (Note 1)	0		25	0		25	MHz
	Clock Frequenc	y (Note 2)	0		20	0		20	MHz
t _W	Pulse Width	Clock	20	6		20	6		ns
	(Note 1)	Clear	20	9		20	9		"
	Pulse Width (Note 2)	Clock	25			25			ns
		Clear	25			25] ""
tsu	Setup Time	Data	20	8		20	8		
	(Note 1)	Enable P	25	17		25	17		ns
		Load	25	15		25	15		
	Setup Time	Data	20			20			
	(Note 2)	Enable P	30			30			ns
		Load	30			30			
t _H	Hold Time	Data	0	-3		0	-3		ns
	(Note 1)	Others	0	-3		0	-3		113
	Hold Time	Data	5			5			ns
	(Note 2)	Others	5			5			113
t _{REL}	Clear Release T	ime (Note 1)	20			20			ns
	Clear Release T	ime (Note 2)	25			25			ns
TA	Free Air Operati	ng Temperature	-55		125	0		70	•c

Note 1: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V.

Note 2: C_L = 50 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

'LS163 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	1	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	>
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		· ·
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	٧
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
l _l	Input Current @ Max	V _{CC} = Max	Enable T			0.2	
	Input Voltage	V ₁ = 7V	Clock, Clear			0.2	mA
			Load			0.2	
			Others			0.1	
I _{IH}	IH High Level Input	V _{CC} = Max	Enable T			40	μΑ
	Current	V _I = 2.7V	Load			40	
			Clock, Clear			40	
			Others			20	
IIL	Low Level Input	V _{CC} = Max	Enable T			-0.8	
	Current	$V_{\parallel} = 0.4V$	Clock, Clear			-0.8	mA
			Load			-0.8	
			Others			-0.4	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	IIIA
Госн	Supply Current with Outputs High	V _{CC} = Max (Note 3)			18	31	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max (Note 4)			18	32	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CCH} is measured with the load high, then again with the load low, with all other inputs high and all outputs open.

Note 4: I_{CCL} is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

'LS163 Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)


		From (Input)						
Symbol	Parameter	To (Output)	C _L = 15 pF		C _L = 50 pF		Units	
			Min	Max	Min	Max		
f _{MAX}	Maximum Clock Frequency		25		20		MHz	
^t PLH	Propagation Delay Time Low to High Level Output	Clock to Ripple Carry		24		30	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Ripple Carry		30		38	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q (Load High)		22		27	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q (Load High)		27		38	ns	

'LS163 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load) (Continued)

		From (Input)		R _L =	2 k Ω		
Symbol	Parameter	To (Output)	CL =	15 pF	C _L = 50 pF		Units
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q (Load Low)		24		30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q (Load Low)		29		38	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable T to Ripple Carry		18		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable T to Ripple Carry		15		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Any Q (Note 1)		35		45	ns

Note 1: The propagation delay clear to output is measured from the clock input transition.

Logic Diagram




The LS161A is similar, however, the clear buffer is connected directly to the flip flops.

TL/F/6397-2

Parameter Measurement Information

Switching Time Waveforms




TL/F/6397-3

Note A: The input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{OUT} \approx 50\Omega$, $t_r \leq$ 10 ns, $t_f \leq$ 10 ns. Vary PRR to measure t_{MAX} .

Note B: Outputs Q_D and carry are tested at t_{n+16} where t_n is the bit time when all outputs are low.

Note C: $V_{REF} = 1.5V$.

Switching Time Waveforms



TL/F/6397-4


Note A: The input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{OUT} \approx 50\Omega$, $t_f \leq$ 6 ns, $t_f \leq$ 6 ns. Vary PRR to measure t_{MAX} .

Note B: Enable P and enable T setup times are measured at t_{n+0} .

Note C: V_{REF} = 1.3V.

Timing Diagram

LS161A, LS163A Synchronous Binary Counters Typical Clear, Preset, Count and Inhibit Sequences



TL/F/6397-5

Sequence:

- (1) Clear outputs to zero
- (2) Preset to binary twelve
- (3) Count to thirteen, fourteen, fifteen, zero, one, and two
- (4) Inhibit

National Semiconductor

54LS164/DM54LS164/DM74LS164 8-Bit Serial In/Parallel Out Shift Registers

General Description


These 8-bit shift registers feature gated serial inputs and an asynchronous clear. A low logic level at either input inhibits entry of the new data, and resets the first flip-flop to the low level at the next clock pulse, thus providing complete control over incoming data. A high logic level on either input enables the other input, which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup and hold time requirements will be entered. Clocking occurs on the low-to-high level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.

Features

- Gated (enable/disable) serial inputs
- Fully buffered clock and serial inputs
- Asynchronous clear
- Typical clock frequency 36 MHz
- Typical power dissipation 80 mW
- Alternate Military/Aerospace device (54LS164) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TI /F/6398-1

Order Number 54LS164DMQB, 54LS164FMQB, 54LS164LMQB, DM54LS164J, DM54LS164W, **DM74LS164M or DM74LS164N** See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

		Inputs			Outputs						
	Clear	Clock	Α	В	QA	QB		Q _H			
1	L	Х	Х	Х	L	L		L			
1	Н	L	Х	Χ	Q _{A0}	Q_{B0}		Q_{H0}			
1	Н	1	Н	Н	н	Q_{An}		Q_{Gn}			
1	н	↑	L	Х	L	Q_{An}		Q_{Gn}			
1	Н	1	X	L	L	Q_{An}		Q_{Gn}			

H = High Level (steady state), L = Low Level (steady state)


X = Don't Care (any input, including transitions)

↑ = Transition from low to high level

 Q_{A0} , Q_{B0} , Q_{H0} = The level of Q_{A} , Q_{B} , or Q_{H} , respectively, before the indicated steady-state input conditions were established.

QAn, QGn = The level of QA or QG before the most recent ↑ transition of the clock; indicates a one-bit shift.

Logic Diagram



TL/F/6398-2

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range

-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the 'Electrical Characteristics' table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" tables will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	ь	arameter		DM54LS16	64		DM74LS16	64	- Units
Symbol				Nom	Max	Min	Nom	Max	Office
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input V	High Level Input Voltage				2			V
V _{IL}	Low Level Input Ve	Low Level Input Voltage			0.7			0.8	٧
loн	High Level Output Current				-0.4			-0.4	mA
loL	Low Level Output Current				4			8	mA
f _{CLK}	Clock Frequency (Note 4)	0		25	0		25	MHz
t _W	Pulse Width	Clock	20			20			ns
	(Note 4)	Clear	20			20			115
tsu	Data Setup Time (Note 4)	17			17			ns
t _H	Data Hold Time (Note 4)		5			5			ns
t _{REL}	Clear Release Tim	Clear Release Time (Note 4)				30			ns
TA	Free Air Operating	Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Conditions			Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V	
	Voltage	V _{IL} = Max, V _{IH} = Min DM74		2.7	3.4		*	
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4		
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	٧	
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4		
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA	
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ	
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA	
	Output Current	(Note 2)	DM74	-20		-100	IIIA	
lcc	Supply Current	V _{CC} = Max (Note 3)			16	27	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 3: ICC is measured with all outputs open, the SERIAL input grounded, the CLOCK input at 2.4V, and a momentary ground, then 4.5V, applied to the CLEAR input.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

$\textbf{Switching Characteristics} \ \ \text{at V}_{CC} = \ 5 \text{V and T}_{A} = 25 \text{°C (See Section 1 for Test Waveforms and Output Load)}$

		From (Input)						
Symbol	Parameter	To (Output)	C _L = 15 pF		$C_L = 50 pF$		Units	
			Min	Max	Min	Max		
fMAX	Maximum Clock Frequency		25				MHz	
^t PLH	Propagation Delay Time Low to High Level Output	Clock to Output		27		30	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Output		32		40	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Output		36		45	ns	

Timing Diagram



TL/F/6398-3



54LS165/DM74LS165 8-Bit Parallel In/Serial Output Shift Registers

General Description

This device is an 8-bit serial shift register which shifts data in the direction of Q_A toward Q_H when clocked. Parallel-in access is made available by eight individual direct data inputs, which are enabled by a low level at the shift/load input. These registers also feature gated clock inputs and complementary outputs from the eighth bit.


Clocking is accomplished through a 2-input NOR gate, permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with the load input high enables the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. Parallel loading is inhibited as long as the load input is high.

Data at the parallel inputs are loaded directly into the register on a high-to-low transition of the shift/load input, regardless of the logic levels on the clock, clock inhibit, or serial inputs.

Features

- Complementary outputs
- Direct overriding (data) inputs
- Gated clock inputs
- Parallel-to-serial data conversion
- Typical frequency 35 MHz
- Typical power dissipation 105 mW

Connection Diagram



TL/F/6399-1

Order Number 54LS165DMQB, 54LS165FMQB, DM74LS165WM or DM74LS165N See NS Package Number J16A, M16B, N16E or W16A

Function Table

		Inputs			Inte	rnal	
Shift/	Clock	Clock	Serial	Parallel	Out	puts	Output
Load	Inhibit	CIOCK	Serial	АН	Q _A	Q _B	Q _H
L	×	X	Х	ah	а	b	h
н	L	L	X	X	Q _{A0}	Q_{B0}	Q _{H0}
Н	L	1	н	X	Н	Q_{An}	Q _{Gn}
н	L	1	L	X	L	Q_{An}	Q _{Gn}
н	Н	X	x) x	Q _{A0}	Q _{B0}	Q _{H0}

- H = High Level (steady state), L = Low Level (steady state)
- X = Don't Care (any input, including transitions)
- ↑ = Transition from low-to-high level
- a...h = The level of steady-state input at inputs A through H, respectively.
- $Q_{A0},\,Q_{B0},\,Q_{H0}\,=\,\text{The level of }Q_{A},\,Q_{B},\,\text{or }Q_{H},\,\text{respectively, before the indicated steady-state input conditions were established.}$
- Q_{An} , Q_{Gn} = The level of Q_A or Q_G , respectively, before the most recent \uparrow transition of the clock.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS165		1	DM74LS16	35	Units	
Symbol	Farameter		Min	Nom	Max	Min	Nom	Max	Oilles
Vcc	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2			2			٧
V _{IL}	Low Level Input Voltage				0.7			0.8	V
Юн	High Level Output Current				-0.4			-0.4	mA
loL	Low Level Output Current				4			8	mA
fclk	Clock Frequency (Note 1)				30	0		25	MHz
fCLK	Clock Frequency (Note 2)					0		20	MHz
tw	Pulse Width	Clock	18			25			ns
	(Note 2)	Load	15			15			"
tsu	Setup Time	Parallel	10			10			
	(Note 6)	Serial	10			20			ns
		Enable	10			30			1 113
		Shift	10			45]
t _H	Hold Time (Note 6)		5			0			ns
TA	Free Air Operating Temperature		-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 3)	Max	Units	
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	54LS	2.5			V	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4			
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4		
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	V	
		I _{OL} = 4 mA, V _{CC} = Min			0.25	0.4		
l _l	Input Current @ Max	$V_{CC} = Max, V_1 = 7V (DM74)$	Shift/Load			0.3	mA	
	Input Voltage	V _I = 10V (54LS)	Others			0.1	111/1	
l _{IH}	High Level Input	V _{CC} = Max	Shift/Load			60	μΑ	
	Current	$V_1 = 2.7V$	Others			20	μΛ	
IIL	Low Level Input	V _{CC} = Max	Shift/Load			-1.2	mA	
	Current	$V_1 = 0.4V$	Others			-0.4	111/5	
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA	
	Output Current	(Note 4)	DM74	-20		-100		
lcc	Supply Current	V _{CC} = Max (Note 5)			21	36	mA	

Note 1: C_L = 15 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V

Note 2: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5V$

Note 3: All typicals are at V_{CC} = 5V, T_A = 25° C.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 5: With all outputs open, clock inhibit and shift/load at 4.5V, and a clock pulse applied to the CLOCK input, I_{CC} is measured first with the parallel inputs at 4.5V, then again grounded.


Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Section 1

$\textbf{Switching Characteristics} \ \ \text{at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

			5-	4LS	DM	74LS] [
Symbol	Parameter	From (Input) To (Output)	C _L = 15 pF		$R_L = 2 k\Omega$ $C_L = 50 pF$		Units	
			Min	Max	Min	Max		
fMAX	Maximum Clock Frequency		25		20		MHz	
t _{PLH}	Propagation Delay Time Low to High Level Output	Load to Any Q		30		37	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Load to Any Q		30		42	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q		30		42	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q		30		47	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	H to Q _H		20		27	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	H to Q _H		30		37	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	H to Q _H		30		32	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	H to QH		25		32	ns	

Timing Diagram



TL/F/6399-3

2-194




DM74LS166 8-Bit Parallel-In/Serial-Out Shift Registers

General Description

These parallel-in or serial-in, serial-out shift registers feature gated clock inputs and an overriding clear input. All inputs are buffered to lower the drive requirements to one normalized load, and input clamping diodes minimize switching transients to simplify system design. The load mode is established by the shift/load input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on

the low-to-high-level edge of the clock pulse through a two-input NOR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running, and the register can be stopped on command with the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. A buffered, direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.

Connection Diagram



Order Number DM74LS166WM or DM74LS166N See NS Package Number M16B or N16A

TL/F/6400-1

Function Table

		Inte	internal					
Clear	Shift/	Clock	Clock	Serial	Parallel	Out	puts	Output Q _H
	Load	Inhibit	O.OOK	Jona	АН	QA	QB	7
L	Х	X	Х	Х	Х	L	L	L
Н	X	L	L	X	X	Q _{A0}	Q _{B0}	Q _{H0}
Н	L	L	↑	x	ah	a	b	h
H	Н	L	↑	H	X) н	Q_{An}	Q _{Gn}
H	Н	L	↑	L	X	L	QAn	Q _{Gn}
Н	X	Н	<u> </u>	X	X	Q _{A0}	Q _{B0}	Q _{H0}

H = High Level (steady state), L = Low Level (steady state)

X = Don't Care (any input, including transitions)

↑ = Transition from low to high level

 $a\ldots h=$ The level of steady-state input at inputs A through H, respectively

 Q_{A0} , Q_{B0} , Q_{H0} = The level of Q_A , Q_B , Q_H , respectively, before the indicated steady-state input conditions were established

 Q_{An} , Q_{Gn} , = The level of Q_{A} , Q_{G} , respectively, before the most recent \uparrow transition of the clock

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range DM74LS

DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			DM74LS166			
Cymbol	raiamei	Min	Nom	Max	Units		
V _{CC}	Supply Voltage		4.75	5	5.25	V	
V _{IH}	High Level Input Voltage		2			V	
V _{IL}	Low Level Input Voltage				0.8	V	
ЮН	High Level Output Current	High Level Output Current			-0.4	mA	
loL	Low Level Output Current				8	mA	
fcLK	Clock Frequency (Note 1)		0		25	MHz	
	Clock Frequency (Note 2)		0		20	MHz	
t _W	Pulse Width (Note 6)	Clock	20			ns	
		Clear	20] "	
t _{SU}	Setup Time (Note 6)	Mode	30			ns	
			20] "	
t _H	Hold Time (Note 6)		0			ns	
T _A	Free Air Operating Temper	rature	0		70	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 3)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.7	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$		0.35	0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min		0.25	0.4	
J ₁	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
ΉΗ	High Level Input Current	V _{CC} = Max, V _I = 2.7V			20	μΑ
I _I L	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 4)	-20		-100	mA
lcc	Supply Current	V _{CC} = Max (Note 5)		22	38	mA

Note 1: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V.

Note 2: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5V$.

Note 3: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 5: With all outputs open, 4.5V applied to the serial input, all other inputs except the CLOCK grounded, ICC is measured after a momentary ground, then 4.5V is applied to the CLOCK.

Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input)						
Symbol	Parameter	To (Output)			C _L = 50 pF		Units	
			Min	Max	Min	Max		
f _{MAX}	Maximum Clock Frequency		25		20		MHz	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Output	8	35		38	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Output	8	35		41	ns	
tPHL	Propagation Delay Time High to Low Level Output	Clear to Output	6	30		36	ns	

Parameter Measurement Information



Test Table for Synchronous Inputs

Data Input for Test	Shift/Load	Output Tested (See Note C)
H	0V	Q _H at T _{N+1}
Serial Input	4.5V	Q _H at T _{N+8}

Note A: The clock pulse has the following characteristics: $t_{W(clock)} \ge 20$ ns and PRR = 1 MHz. The clear pulse has the following characteristics: $t_{W(clear)} \ge 20$ ns and $t_{HOLD} = 0$ ns. When testing t_{MAX} , vary the clock PRR.

Note B: A clear pulse is applied prior to each test.

Note C: Propagation delay times (tpLH and tpHL) are measured at tn+1. Proper shifting of data is verified at tn+8 with a functional test.


Note D: t_n = bit time before clocking transition

t_{n+1} = bit time after one clocking transition

 t_{n+8} = bit time after eight clocking transitions


Note E: $V_{REF} = 1.3V$.

Logic Diagram



TL/F/6400-3

Timing Diagram





54LS168 Synchronous Bi-Directional BCD Decade Counter


General Description

The 54LS168 is a fully synchronous 4-state up/down counter featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/D̄ input to control the direction of counting. It counts in the BCD (8421) sequence and all state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.

Connection Diagram


Logic Symbol

Dual-In-Line Package



TL/F/10207-1

Order Number 54LS168DMQB, 54LS168FMQB or 54LS168LMQB See NS Package Number E20A, J16A or W16A



V_{CC} = Pin 16 GND = Pin 8

Pin Names	Description
CEP	Count Enable Parallel Input (Active LOW)
CET	Count Enable Trickle Input (Active LOW)
CP	Clock Pulse Input (Active Rising Edge)
P0-P3	Parallel Data Inputs
PE	Parallel Enable Input (Active LOW)
U/D	Up-Down Count Control Input
Q0-Q3	Flip-Flop Outputs
TC	Terminal Count Output (Active LOW)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

54LS -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS168				
Зуппоп	raianietei	Min	Nom	Max	Units		
V _{CC}	Supply Voltage	4.5	5	5.5	V		
V _{IH}	High Level Input Voltage	2			V		
V_{IL}	Low Level Input Voltage			0.7	٧		
loн	High Level Output Current			-0.4	mA		
l _{OL}	Low Level Output Current			4	mA		
TA	Free Air Operating Temperature	-55		125	°C		
t _s (H) t _s (L)	Setup Time HIGH or LOW Pn, CEP or CET to CP	15 15			ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW P _n , CEP or CET to CP	5 5			ns		
t _s (H) t _s (L)	Setup Time HIGH or LOW PE to CP	20 20			ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW PE to CP	0			ns		
t _s (H) t _s (L)	Setup Time HIGH or LOW U/D to CP	25 25			ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW U/D to CP	0			ns		
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	20 20			ns		

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions			Typ (Note 1)	Max	Units
VĮ	Input Clamp Voltage	$V_{CC} = Min, I_{\parallel} = -18 \text{ m/}$	4			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$		2.5			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$				0.4	٧
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10.0V$				0.1	mA
liH	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$	Inputs			20	μА
			CET			40	μ., τ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$	Data	-0.5		-400	
			CP, PE, U/D, CEP	-30		-400	μΑ
			CET	-60		-800	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-20		-100	mA
Icc	Supply Current	V _{CC} = Max (Note 3)				34	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: ICC is measured with all outputs open and all inputs grounded.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output load)

		541	Units	
Symbol	Parameter	C _L =		
		Min	Max	
f _{Max}	Maximum Clock Frequency	25		MHz
t _{PLH}	t _{PLH} Propagation Delay		20	ns
t _{PHL}	CP to Q _n		20	113
t _{PLH}	Propagation Delay		30	ns
t _{PHL}	CP to TC		30	113
t _{PLH}	Propagation Delay		15	ns
t _{PHL}	CET to TC		20	113
t _{PLH}	Propagation Delay		25	ns
t _{PHL}	U/D̄ to TC		25	118

Functional Description

The 'LS168 uses edge-triggered D-type flip-flops and has no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When PE is LOW, the data on the P0-P3 inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both CEP and CET must be LOW and PE must be HIGH. The U/D input then determines the direction of counting. The Terminal Count (TC) output is normally HIGH and goes LOW, provided that CET is LOW, when a counter reaches zero in the COUNT DOWN mode or reaches 9 in the COUNT UP mode. The TC output state is not a function of the Count Enable Parallel (CEP) input level. The TC output of the 'LS168 decade counter can also be LOW in the illegal states 11, 13 and 15, which can occur when power is turned on or via parallel loading. If an illegal state occurs, the 'LS168 will return to the legitimate sequence within two counts. Since the TC signal is derived by decoding the flipflop states, there exists the possibility of decoding spikes on TC. For this reason the use of TC as a clock signal is not recommended (see logic equation below).

- 1. Count Enable = CEP CET PE
- 2. Up: $\overline{TC} = Q0 \cdot Q3 \cdot (U/\overline{D}) \cdot \overline{CET}$
- 3. Down: $\overline{TC} = Q0 \cdot Q1 \cdot Q2 \cdot Q3 \cdot (U/\overline{D}) \cdot \overline{CET}$


'LS168 Mode Select Table

PE	CEP	CET	U/D	Action on Rising Clock Edge
L	Х	Х	Х	Load $(P_n \rightarrow Q_n)$
Н	L	L	Н	Count Up (Increment)
Н	L	L	L	Count Down (Decrement)
Н	Н	X	X	No Change (Hold)
Н	Х	н	Х	No Change (Hold)

H = HIGH Voltage Level L = LOW Voltage Level


X = Immaterial

State Diagram



TL/F/10207-3

Logic Diagram



54LS169/DM54LS169A/DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

General Description

This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs all change at the same time when so instructed by the countenable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising edge of the clock waveform.

This counter is fully programmable; that is, the outputs may each be preset either high or low. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry permits cascading counters for n-bit synchronous applications without additional gating. Both count-enable inputs (\overline{P} and \overline{T}) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input \overline{T} is fed forward to enable the carry outputs. The carry output thus enabled will produce a low-level output pulse with a duration approximately equal to the high portion of the Q_A output when

counting up, and approximately equal to the low portion of the Q_A output when counting down. This low-level overflow carry pulse can be used to enable successively cascaded stages. Transitions at the enable \overline{P} or \overline{T} inputs are allowed regardless of the level of the clock input. All inputs are diode clamped to minimize transmission-line effects, thereby simplifying system design.


This counter features a fully independent clock circuit. Changes at control inputs (enable \overline{P} , enable $\overline{\overline{T}}$, load, up/down), which modify the operating mode, have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

Features

- Fully synchronous operation for counting and programming.
- Internal look-ahead for fast counting.
- Carry output for n-bit cascading.
- Fully independent clock circuit
- Alternate Military/Aerospace device (54LS169) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram

Dual-In-Line Package OUTPUTS



TL/F/6401-1

Order Number 54LS169DMQB, 54LS169FMQB, 54LS169LMQB, DM54LS169AJ, DM54LS169AW, DM74LS169AM or DM74LS169AN See NS Package Number E20A, J16A, M16A, N16E or W16A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Darame	Parameter -		M54LS16	9A	DM74LS169A			Units
Syllibol	Faranie			Nom	Max	Min	Nom	Max	Units
Vcc	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
VIH	High Level Input Vol	tage	2			2			٧
V _{IL}	Low Level Input Volt	age			0.7			0.8	٧
Юн	High Level Output Co	urrent			-0.4			-0.4	mA
loL	Low Level Output Cu	ırrent			4			8	mA
fCLK	Clock Frequency (No	ote 1)	0		25	0		25	MHz
	Clock Frequency (No	ote 2)	0		20	0		20	MHz
t _W	Clock Pulse Width (N	lote 3)	25			25		i	ns
tsu	Setup Time	Data	20			20			
	(Note 3) Enable T or P Load U/D		20			20			ns
		Load	25			25			""
		U/D	30			30			
tH	Hold Time (Note 3)		0			0			ns
T _A	Free Air Operating T	emperature	-55		125	0		70	°C

Note 1: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5V$.

Note 2: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V.

Note 3: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 4)	Max	Units
٧ _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$				-1.5	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
lį	Input Current @ Max	V _{CC} = Max	Enable T			0.2	mA
	Input Voltage	V = 7V	Others			0.1	""
l _{IH}	High Level Input	V _{CC} = Max	Enable T			40	μΑ
	Current	$V_I = 2.7V$	Others			20	μ.,
I _{IL}	Low Level Input	V _{CC} = Max	Enable T			-0.8	mA
	Current	$V_1 = 0.4V$	Others			-0.4	""
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 5)	DM74	-20		-100	1 ""
Icc	Supply Current	V _{CC} = Max (Note 6)			20	34	mA

Note 4: All typicals are at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$.


Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: ICC is measured after a momentary 4.5V, then ground, is applied to the CLOCK with all other inputs grounded and all the outputs open.


Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

	,						
Symbol	Parameter	From (Input)	C _L =	15 pF	$C_L = 50 pF$		Units
		To (Output)	Min	Max	Min	Max	
fMAX	Maximum Clock Frequency		25		20		MHz
tpLH	Propagation Delay Time Low to High Level Output	Clock to Ripple Carry		35		39	ns
tpHL	Propagation Delay Time High to Low Level Output	Clock to Ripple Carry		35		44	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q		20		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q		23		32	ns
tpLH	Propagation Delay Time Low to High Level Output	Enable T to Ripple Carry		18		24	ns
tpHL	Propagation Delay Time High to Low Level Output	Enable T to Ripple Carry		18		28	ns
tpLH	Propagation Delay Time Low to High Level Output	Up/Down to Ripple Carry (Note 1)		25		30	ns
tpHL	Propagation Delay Time High to Low Level Output	Up/Down to Ripple Carry (Note 1)		29		38	ns

Note 1: The propagation delay from UP/DOWN to RIPPLE CARRY must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum, the ripple carry output transition will be in phase. If the count is maximum, the ripple carry output will be out of phase.







TL/F/6401-3



54LS170/DM74LS170 4 x 4 Register File with Open-Collector Outputs

General Description


The 'LS170 contains 16 high speed, low power, transparent D-type latches arranged as four words of four bits each, to function as a 4×4 register file. Separate read and write inputs, both address and enable, allow simultaneous read and write operation. Open-collector outputs make it possible to connect up to 128 outputs in a wired-AND configuration to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length. The '670 provides a similar function to this device but it features TRI-STATE® outputs.

Features

- Simultaneous read/write operation
- Expandable to 512 words of n-bits
- Typical access time of 20 ns
- Low leakage open-collector outputs for expansion


Connection Diagram

Dual-In-Line Package



TL/F/9820-1

Logic Symbol



V_{CC} = Pin 16 GND = Pin 8

Order Number 54LS170DMQB, 54LS170FMQB, DM74LS170WM or DM74LS170N See NS Package Number J16A, M16B, N16E or W16A

Pin Names	Description
D1-D4	Data Inputs
WA0-WA1	Write Address Inputs
WE	Write Enable Input (Active LOW)
RA0, RA1	Read Address Inputs
RE	Read Enable Input (Active LOW)
01-04	Data Outputs

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 10V

Operating Free Air Temperature Range

54LS —55°C to +125°C DM74 0°C to +70°C

Storage Temperature Range $-65^{\circ}\text{C to} + 150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS170		DM74LS170			Units
Зуппоп	rarameter	Min	Nom	Max	Min	Nom	Max	J.111.5
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
Іон	High Level Output Current			20			20	μΑ
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s	Setup Time HIGH or LOW Dn to Rising WE	10			10			ns
t _h	Hold Time HIGH or LOW Dn to Rising WE	5.0			5.0			ns
t _s	Setup Time HIGH or LOW WAn to Falling WE	10			10			ns
t _h	Hold Time HIGH or LOW WAn to Rising WE	5.0			5.0			ns
t _w (L)	WE or RE Pulse Width LOW	25			25			ns

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Uints		
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧	
V _{OH}	High Level	V _{CC} = Min, I _{OH} = Max,	54LS	2.0			v	
	Output Voltage	V _{IL} = Max	DM74	2.7	3.4			
V _{OL}	Low Level	V _{CC} = Min, I _{OL} = Max,	54LS			0.4		
	Output Voltage	V _{IH} = Min	DM74		0.35	0.5	V	
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4		
h	Input Current @ Max		$V_{CC} = Max, V_I = 10V$	Dns, RAO, WA0			0.1	mA
	Input Voltage	WE, RE	WE, RE			0.2		
lін	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$	Inputs			20	μΑ	
			RE, WE			40	μ.,	
Ι _Ι L	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$	RE, WE	-0.06		-0.8		
			RA1, WA1	-0.05		-0.4	mA	
			DATA, RAO, WAO	-0.03		-0.4		
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA	
	Output Current	(Note 2)	DM74	-20		-100		
Icc	Supply Current	$V_{CC} = Max, Dn, \overline{WE},$ $\overline{RE} = 4.5V, WAn, RAn = GND$				40	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC}=+5.0V$, $T_A=+25^{\circ}C$, (See Section 1 for waveforms and load configurations)

Symbol	Parameter	Conditions	$R_L = 2k$	C _L = 15 pF	Units
	1 didilicio	Conditions	Min	Max	- Cinto
t _{PLH} t _{PHL}	Propagation Delay* RA0 or RA1 to On			35 35	ns
t _{PLH} t _{PHL}	Propagation Delay RE to On			30 30	ns
t _{PLH} t _{PHL}	Propagation Delay WE to On			35 35	ns
[†] PLH †PHL	Propagation Delay Dn to On			35 35	ns

^{*}Measured at least 25 ns after entry of new data at selected location.

Switching Waveforms




FIGURE a

TL/F/9820-4

Write Function Table

	Write inputs	Inputs D Inpu			
WE	WA1	WA0	5 inputo to		
L	L	L	Word 0		
L	L	н	Word 1		
L	н	L	Word 2		
L	Н	Н	Word 3		
Н	X	X	None (Hold)		


H =	HIGH	Voltage	Level
-----	------	---------	-------

L = LOW Voltage Level

Read Function Table

	Read Inputs	Outputs from	
RE	RA1	RA0	outputo iroin
L	L	L	Word 0
L	L	н	Word 1
L	\ н	L	Word 2
L	н	н	Word 3
Н	Х	Х	None (High Z)

X = Immaterial





54LS173/DM74LS173A TRI-STATE® 4-Bit D-Type Register

General Description

This four-bit register contains D-type flip-flops with totempole TRI-STATE® outputs, capable of driving highly capacitive or low-impedance loads. The high-impedance state and increased high-logic-level drive provide these flip-flops with the capability of driving the bus lines in a bus-organized system without need for interface or pull-up components.

Gated enable inputs are provided for controlling the entry of data into the flip-flops. When both data-enable inputs are low, data at the D inputs are loaded into their respective flipflops on the next positive transition of the buffered clock input. Gate output control inputs are also provided. When both are low, the normal logic states of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at either output control input. The outputs then present a high impedance and neither load nor drive the bus line. Detailed operation is given in the truth table.

To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable times are shorter than the average output enable times.

Features

- TRI-STATE outputs interface directly with system bus
- Gated output control lines for enabling or disabling the
- Fully independent clock eliminates restrictions for operating in one of two modes:

Parallel load Do nothing (hold)

■ For application as bus buffer registers

Connection Diagram

OUTPUT CONTROL

Dual-In-Line Package DATA ENABLE DATA INPUTS INPUTS VCC CLEAR G1 D2 D3 Co 16 13 12 10 DATA ENABLE OUTPUT CONTROL 10 2Q 3Q 4Q Q1 Q4 CLOCK GND Q2 Q3 OUTPUTS

TL/F/6403-1

Order Number 54LS173DMQB, 54LS173FMQB, 54LS173LMQB, DM74LS173AM or DM74LS173AN See NS Package Number E20A, J16A, M16A, N16E or W16A

Function Table

	Inputs							
Clear	Clock	Data Enable G1 G2		Data	Output Q			
				D				
Н	х	х	х	Х	L			
L	L	X	X	X	Q ₀			
L	↑ ↑	н	X	Х	Q_0			
L	↑	X	н	Х	Q ₀ Q ₀ Q ₀			
L	↑	L	L	L	L			
L	↑	L	L	н	н			

When either M or N (or both) is (are) high the output is disabled to the high-impedance state; however, sequential operation of the flip-flops is not affected.

H = High Level (Steady State)

L = Low Level (Steady State)

↑ = Low-to-High Level Transition

X = Don't Care (Any Input Including Transitions)

Q0 = The Level of Q Before the Indicated Steady State Input Conditions Were Established.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

 Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Paramoto	Parameter		54LS173			M74LS17	3A	Units
Symbol	Faramete			Nom	Max	Min	Nom Ma	Max	Oilles
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage)	2			2			٧
V _{IL}	Low Level Input Voltage				0.7			0.8	V
Іон	High Level Output Curre	nt			-1			-2.6	mA
loL	Low Level Output Curre	nt			12			24	mA
fclk	Clock Frequency (Note	1)	30			0		30	MHz
	Clock Frequency (Note	2)				0		20	MHz
t _W	Pulse Width	Clock	20			17			ns
	(Note 3)	Clear	17			17			1 115
tsu	Setup Time	Enable	17			23			ns
	(Note 3)	Data	15			15] "
t _H	Hold Time	Enable	0			0			ns
	(Note 3)	Data	5			0			1 115
t _{REL}	Clear Release Time		10			10			ns
TA	Free Air Operating Tem	perature	-55		125	0		70	°C

Note 1: $C_L = 45$ pF, $R_L = 667\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$. Note 2: $C_L = 150$ pF, $R_L = 667\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 3: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 5)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4			٧
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
lін	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
lozh	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.7V$ $V_{IH} = Min, V_{IL} = Max$				20	μΑ
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-20	μΑ
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 6)	DM74	-20		-100	
Icc	Supply Current	V _{CC} = Max (Note 7)			17	30	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

			54	54LS		74LS	
Symbol	Parameter	From (Input) To (Output)	C _L =	C _L = 50 pF		150 pF 667Ω	Units
			Min	Max	Min	Max	
fMAX	Maximum Clock Frequency		30		20		ns
tpLH	Propagation Delay Time Low to High Level Output	Clock to Output		28		34	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Output		28		40	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Output		30		40	ns
t _{PZH}	Output Enable Time to High Level Output	Output Control (M or N) to Any Q		23		34	ns
t _{PZL}	Output Enable Time to Low Level Output	Output Control (M or N) to Any Q		28		45	ns
t _{PHZ}	Output Disable Time from High Level Output (Note 8)	Output Control (M or N) to Any Q		17		25	ns
tpLZ	Output Disable Time from Low Level Output (Note 8)	Output Control (M or N) to Any Q		23		25	ns


Note 4: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: I_{CC} is measured with all outputs open: Clear grounded after a momentary 4.5V; N, G1, G2 and all data inputs grounded: and the CLOCK and M input at 4.5V.

Note 7: $C_L = 5 pF$.

Logic Diagram



National Semiconductor

54LS174/DM54LS174/DM74LS174, 54LS175/DM54LS175/DM74LS175 Hex/Quad D Flip-Flops with Clear

General Description


These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the quad (175) versions feature complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

Features

- LS174 contains six flip-flops with single-rail outputs
- LS175 contains four flip-flops with double-rail outputs
- Buffered clock and direct clear inputs
- Individual data input to each flip-flop
- Applications include:
 - Buffer/storage registers Shift registers
 - Pattern generators
- Typical clock frequency 40 MHz
- Typical power dissipation per flip-flop 14 mW
- Alternate Military/Aerospace device (54LS174, 54LS175) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagrams



Order Number 54LS174DMQB, 54LS174FMQB, 54LS174LMQB, DM54LS174J, DM54LS174W, DM74LS174M or DM74LS174N See NS Package Number E20A, J16A, M16A, N16E or W16A

Dual-In-Line Package VCC Q4 Q4 D4 D3 Q3 Q3 CLOCK 16 15 14 13 12 11 10 9 1 2 3 4 5 6 7 8 CLEAR Q1 Q1 D1 D2 Q2 Q2 GND

Order Number 54LS175DMQB, 54LS175FMQB, 54LS175LMQB, DM54LS175J DM54LS175W, DM74LS175M or DM74LS175N See NS Package Number E20A, J16A, M16A, N16E or W16A

Function Table (Each Flip-Flop)

Inputs			Out	puts	
Clear	Clear Clock		Q	Q †	
L	Х	Х	L	Н	
Н	↑	Н	Н	L	
Н	1	L	L	Н	
Н	L	X	Q_0	\overline{Q}_0	

H = High Level (steady state)

L = Low Level (steady state)

X = Don't Care

↑ = Transition from low to high level

Q₀ = The level of Q before the indicated steady-state input conditions were established

† = LS175 only

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

DM54LS and 54LS DM74LS -55°C to +125°C 0°C to +70°C

Storage Temperature Range

-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parama	Parameter		DM54LS17	4	DM74LS174			Units
Symbol	rarame			Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2			2			٧
V _{IL}	Low Level Input Voltage				0.7			0.8	٧
Юн	High Level Output Current				-0.4			-0.4	mA
loL	Low Level Output Current				4			8	mA
fCLK	Clock Frequency (Note 1)		0		30	0		30	MHz
f _{CLK}	Clock Frequency (N	ote 2)	0		25	0		25	MHz
t _W	Pulse Width	Clock	20			20			ns
	(Note 6)	Clear	20			20			115
tsu	Data Setup Time (N	ote 6)	20			20			ns
t _H	Data Hold Time (Note 6)		0			0			ns
t _{REL}	Clear Release Time (Note 6)		25			25			ns
TA	Free Air Operating	emperature	-55		125	0		70	°C

'LS174 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions			Typ (Note 3)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		•
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
l _l	Input Current@Max Input Voltage	V _{CC} = Max, V _I = 7V				0.1	mA
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
I _{IL}	Low Level Input	V _{CC} = Max	Clock			-0.4	
	Current	$V_I = 0.4V$	Clear			-0.4	mA
			Data			-0.36	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current (Note 4)		DM74	-20		-100	'''^
Icc	Supply Current	V _{CC} = Max (Note 5)	-		16	26	mA

Note 1: C $_L$ = 15 pF, R $_L$ = 2 k $\Omega ,$ T $_A$ = 25°C and V $_{CC}$ = 5V.

Note 2: $C_L\,=\,50$ pF, $R_L\,=\,2$ $k\Omega$, $T_A\,=\,25^{\circ}C$ and $V_{CC}\,=\,5V.$

Note 3: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 5: With all outputs open and 4.5V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5V applied to the clock.

Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

'LS174 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input) To (Output)					
Symbol	Parameter		C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
fMAX	Maximum Clock Frequency		30		25		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Output		30		32	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Output		30		36	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Output		35		42	ns

Recommended Operating Conditions

Symbol	Param	otor		DM54LS17	5		DM74LS17	'5	Units
Зуппоот	raidiii			Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Vo	High Level Input Voltage				2			V
V _{IL}	Low Level Input Voltage				0.7			0.8	V
ЮН	High Level Output Current				-0.4			-0.4	mA
loL	Low Level Output Current				4			8	mA
fCLK	Clock Frequency (Note 1)		0		30	0		30	MHz
fcLK	Clock Frequency (I	Note 2)	0		25	0		25	MHz
t _W	Pulse Width	Clock	20			20			ns
	(Note 3)	Clear	20			20			113
tsu	Data Setup Time (I	Note 3)	20			20			ns
t _H	Data Hold Time (Note 3)		0			0			ns
t _{REL}	Clear Release Time (Note 3)		25			25			ns
T _A	Free Air Operating	Temperature	-55		125	0		70	°C

Note 1: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V. Note 2: C_L = 50 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

Note 3: $T_A \approx 25^{\circ}C$ and $V_{CC} = 5V$.

'LS175 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VĮ	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		v
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		•
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
4	Input Current@Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μА
	Low Level Input	V _{CC} = Max	Clock			-0.4	
	Current	V _I = 0.4V	Clear			-0.4	mA
			Data			-0.36	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	
lcc	Supply Current	V _{CC} = Max (Note 3)			11	18	mA

'LS175 Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)


		From (Input)]			
Symbol	Parameter	To (Output)	C _L = 15 pF		C _L = 50 pF		Units	
			Min	Max	Min	Max		
f _{MAX}	Maximum Clock Frequency		30		25		MHz	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or Q		30		32	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q		30		36	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to		25		29	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		35		42	ns	


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: With all outputs open and 4.5V applied to all data and clear inputs, ICC is measured after a momentary ground, then 4.5V applied to the clock input.

Logic Diagrams





2-220



54LS181/DM74LS181 4-Bit Arithmetic Logic Unit

General Description

The 'LS181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations.

Features

- Provides 16 arithmetic operations: add, subtract, compare, double, plus twelve other arithmetic operations
- Provides all 16 logic operations of two variables: exclusive-OR, compare, AND, NAND, OR, NOR, plus ten other logic operations
- Full lookahead for high speed arithmetic operation on long words

Connection Diagram

Dual-In-Line Package



TL/F/9821-1

Order Number 54LS181DMQB, 54LS181FMQB or DM74LS181N See NS Package Number J24A, N24A or W24C

Pin Names	Description
Ā0-Ā3	Operand Inputs (Active LOW)
B0−B3	Operand Inputs (Active LOW)
S0-S3	Function Select Inputs
М	Mode Control Input
C _n	Carry Input
F0-F3	Function Outputs (Active LOW)
A = B	Comparator Output
G	Carry Generate Output (Active LOW)
P	Carry Propagate Output (Active LOW)
C _{n+4}	Carry Output

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS181				Units		
Symbol	rarameter	Min	Nom	Max	Min	Nom	Max	- Onits
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
loh	High Level Output Current			-0.4			-0.4	mA
l _{OL}	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	V _{CC} = Min, I _I = -18 mA				-1.5	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max,	54LS	2.5			v	
	Voltage	V _{IL} = Max	DM74	2.7			,	
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	54LS			0.4		
	Voltage	V _{IH} = Min	DM74		0.35	0.5	٧	
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4		
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V$	M input A _n , B S _n C _n			0.1 0.3 0.4 0.5	mA	
liн	High Level Input Current	V _{CC} = Max, V _I = 2.7V	A _n , B _n S _n C _n			20 60 80 100	μΑ	
I _{IL}	Low Level Input Current	V _{CC} = Max, V _i = 0.4V	Ā _n , B̄ _n S _n C _n			-0.4 -1.2 -1.6 -2.0	mA	
los	Short Circuit	V _{CC} = Max	54LS	-20		100	mA	
	Output Current	(Note 2)	DM74	-20		-100		
Icc			54LS			35	mA	
		S_n , M, $\overline{A}_n = 4.5V$	DM74			37	1 ''''	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC}=+5.0V$, $T_A=+25^{\circ}C$ (See Section 1 for waveforms and load configurations)

		l	54LS/E	M74LS	
Symbol	Parameter	Conditions	C _L =	15 pF	Units
			Min	Max	
t _{PLH} t _{PHL}	Propagation Delay C _n to C _{n+4}	M = GND		27 20	ns
t _{PLH} t _{PHL}	Propagation Delay C _n to F	M = GND		26 20	ns
t _{PLH} t _{PHL}	Propagation Delay Ā or B to G (Sum)	M, S_1 , $S_2 = GND$; S_1 , $S_3 = 4.5V$		29 23	ns
t _{PLH} t _{PHL}	Propagation Delay Ā or B̄ to Ḡ (Diff)	M, S_0 , $S_3 = GND$; S_1 , $S_2 = 4.5V$		32 26	ns
t _{PLH} t _{PHL}	Propagation Delay Ā or B̄ to P̄ (Sum)	M, S_1 , $S_2 = GND$; S_0 , $S_3 = 4.5V$		30 30	ns
t _{PLH} t _{PHL}	Propagation Delay Ā or B̄ to P̄ (Diff)	M, S_0 , $S_3 = GND$; S_1 , $S_2 = 4.5V$		30 33	ns
t _{PLH} t _{PHL}	Propagation Delay Ā _i or B̄ _i to F̄ _i (Sum)	M, S_1 , $S_2 = GND$; S_0 , $S_3 = 4.5V$		32 25	ns
t _{PLH} t _{PHL}	Propagation Delay Ā _i or B̄ _i to F̄ _i (Diff)	M, S_0 , $S_3 = GND$; S_1 , $S_2 = 4.5V$		32 33	ns
t _{PLH} t _{PHL}	Propagation Delay Ā or B̄ to F̄ (Logic)	M = 4.5V		33 29	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A} or \overline{B} to C_{n+4} (Sum)	$M, S_1, S_2 = GND;$ $S_0, S_3 = 4.5V$		38 38	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A} or \overline{B} to C_{n+4} (Diff)	$M, S_0, S_3 = GND;$ $S_1, S_2 = 4.5V$		41 41	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A} or \overline{B} to $A=B$	M, S_0 , $S_3 = GND$; S_1 , $S_2 = 4.5V$; $R_1 = 2 k\Omega$ to 5.0V		50 62	ns

Symbol	Input Under	Other Input Same Bit		Other Da	Output	
	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test
t _{PLH} t _{PHL}	Āi	Bi	None	Remaining Ā and B	C _n	Fi
t _{PLH} t _{PHL}	B _i	Āi	None	Remaining Ā and B	C _n	Fi
t _{PLH} t _{PHL}	Ā	B	None	None	Remaining \overline{A} and \overline{B} , C_n	P
t _{PLH} t _{PHL}	B	Ā	None	None	Remaining \overline{A} and \overline{B} , C_n	P
t _{PLH} t _{PHL}	Ā	None	B	Remaining B	Remaining Ā, C _n	G
t _{PLH} t _{PHL}	B	None	Ā	Remaining B	Remaining Ā, C _n	G
t _{PLH} t _{PHL}	Ā	None	B	Remaining B	Remaining Ā, C _n	C _{n+4}
t _{PLH} t _{PHL}	B	None	Ā	Remaining B	Remaining Ā, C _n	C _{n+4}
t _{PLH} t _{PHL}	C _n	None	None	All Ā	All B	Any F or C _{n+4}

Diff Mode Test Table II Function Inputs S1 = S2 = 4.5V, S0 = S3 = M = 0V

Symbol	Input Under		Input e Bit	Other Da	ata Inputs	Output Under
- Cymbol	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test
t _{PLH} t _{PHL}	Ā	None	B	Remaining Ā	Remaining B, C _n	Fi
t _{PLH} t _{PHL}	B	Ā	None	Remaining Ā	Remaining B, C _n	Fi
t _{PLH} t _{PHL}	Ā	None	B	None	Remaining \overline{A} and \overline{B} , C_n	P
t _{PLH} t _{PHL}	B	Ā	None	None	Remaining \overline{A} and \overline{B} , C_n	P
t _{PLH} t _{PHL}	Ā	B	None	None	Remaining \overline{A} and \overline{B} , C_n	G
t _{PLH} t _{PHL}	B	None	Ā	None	Remaining Ā and B, C _n	G
t _{PLH} t _{PHL}	Ā	None	B	Remaining Ā	Remaining B, C _n	A = B
t _{PLH} t _{PHL}	B	Ā	None	Remaining Ā	Remaining B, C _n	A = B
t _{PLH} t _{PHL}	Ā	B	None	None	Remaining Ā and B, C _n	C _{n+4}
t _{PLH} t _{PHL}	B	None	Ā	None	Remaining Ā and B, C _n	C _{n+4}
t _{PLH} t _{PHL}	C _n	None	None	All Ā and B	None	C _{n+4}

Logic Mo	ue rest rat	Je III F	սուշստո ուբ	Julo S1 = S2 =	M = 4.5V, S0 = S3 =	: UV
Symbol	Input Other Input Same Bit		· Other I		Data Inputs	Output Under
	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test
t _{PLH} t _{PHL}	Ā	B	None	None	Remaining Ā and B, C _n	Any ₹
t _{PLH} t _{PHL}	B	Ā	None	None	Remaining \overline{A} and \overline{B} , C_n	Any F

Eupotion Inputs

Functional Description

Logio Modo Tost Table III

The 'LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S0–S3) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the C_{n+4} output, or for carry lookahead between packages using the signals P (Carry Propagate) and G (Carry Generate). In the ADD mode, P indicates that F is 15 or more, while G indicates that F is 16 or more. In the SUBTRACT mode, P indicates that F is zero or less, while G indicates that F is less than zero. P and G are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output (Cn+4) signal to the Carry input (Cn) of the next unit. For high speed operation the device is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead package is required for each group of four 'LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four \overline{F} outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A = B output is open-collector and can be wired-AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the C_{n+4} signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

Function Table


Mode Select Inputs					LOW Operands F _n Outputs	Active HIGH Operands & F _n Outputs		
S 3	S2	S1	S0	Logic (M = H)	Arithmetic** $(M = L) (C_n = L)$	Logic (M = H)	Arithmetic** $(M = L) (C_n = H)$	
L	L	L	L	Ā	A minus 1	Ā	Α	
L	L	L	Н	ĀB	AB minus 1	$\overline{A + B}$	A + B	
\ L	L	Н	L	$\overline{A+B}$	AB minus 1	ĀB	$A + \overline{B}$	
L	L	Н	Н	Logic 1	minus 1	Logic 0	minus 1	
L	н	L	L	A + B	A plus (A $+ \overline{B}$)	ĀB	A plus AB	
L	Н	L	Н	B	AB plus $(A + \overline{B})$	B	(A + B) plus AB	
L	н	н	L	A ⊕ B	A minus B minus 1	A⊕B	A minus B minus 1	
L	Н	Н	Н	A + B	A + B	AB	AB minus 1	
н	L	L	L	ĀB	A plus (A + B)	Ā + B	A plus AB	
Н	L	L	Н	А⊕В	A plus B	A ⊕ B	A plus B	
н	L	Н	L	В	$A\overline{B}$ plus (A + B)	В	(A + B) plus AB	
н	L	Н	Н	A + B	A + B `	АВ	AB minus 1	
H	Н	L	L	Logic 0	A plus A*	Logic 1	A plus A*	
H	Н	L	Н	ΑB	AB plus A	$A + \overline{B}$	(A + B) plus A	
Н	Н	Н	L	AB	AB minus A	A + B	(A + B) plus A	
Н	Н	Н	Н	A	Α	Α	À minus 1	

^{*}Each bit is shifted to the next move significant position.

^{**}Arithmetic operations expressed in 2s complement notation.


Logic Symbols


Active High Operands



TL/F/9821-3

Active Low Operands







DM54LS190/DM74LS190, DM54LS191/DM74LS191 Synchronous 4-Bit Up/Down Counters with Mode Control

General Description

These circuits are synchronous, reversible, up/down counters. The LS191 is a 4-bit binary counter and the LS190 is a BCD counter. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change simultaneously when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.

The outputs of the four master-slave flip-flops are triggered on a low-to-high level transition of the clock input, if the enable input is low. A high at the enable input inhibits counting. Level changes at either the enable input or the down/up input should be made only when the clock input is high. The direction of the count is determined by the level of the down/up input. When low, the counter counts up and when high, it counts down.

These counters are fully programmable; that is, the outputs may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change independent of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

The clock, down/up, and load inputs are buffered to lower the drive requirement; which significantly reduces the number of clock drivers, etc., required for long parallel words.


Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows. The ripple clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow condition exists. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

Features

- Counts 8-4-2-1 BCD or binary
- Single down/up count control line
- Count enable control input
- Ripple clock output for cascading
- Asynchronously presettable with load control
- Parallel outputs
- Cascadable for n-bit applications
- Average propagation delay 20 ns
- Typical clock frequency 25 MHz
- Typical power dissipation 100 mW

Connection Diagram

Dual-In-Line-Package



TL/F/6405-1

Order Number DM54LS190J, DM54LS191J, DM54LS190W, DM54LS191W, DM74LS190M, DM74LS191M, DM74LS190N, or DM74LS191N See NS Package Number J16A, M16A, N16A or W16A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range $-65^{\circ}\text{C to} + 150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter Supply Voltage		DMS	4LS190, L	S191	DM74LS190, LS191			Units
			Min	Nom	Max	Min	Nom	Max	O.mo
V _{CC}			4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage		2			2			٧
V _{IL}	Low Level Input Vo	Itage			0.7			0.8	٧
ЮН	High Level Output (Current			-0.4			-0.4	mA
loL	Low Level Output C	Current			4			8	mA
fcLK	Clock Frequency (N	lote 4)	0		20	0		20	MHz
t _W	Pulse Width	Clock	25			25			ns
	(Note 4)	Load	35			35			
tsu	Data Setup Time (N	lote 4)	20			20			ns
tн	Data Hold Time (No	ote 4)	0			0			ns
t _{EN}	Enable Time to Clock (Note 4)		30			30			ns
T _A	Free Air Operating	Temperature	-55		125	0		70	°C

'LS190 and 'LS191 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions $V_{CC} = Min, I_I = -18 \text{ mA}$		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage					-1.5	٧
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5	3.4		
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		V
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	
		$I_{OL} = 4 \text{ mA, } V_{CC} = \text{Min}$	DM74		0.25	0.4	
I _I Input Current @ Max	Input Current @ Max	V _{CC} = Max V _I = 7V	Enable			0.3	mA μA
	Input Voltage		Others			0.1	
liH	I _{IH} High Level Input	$V_{CC} = Max$ $V_1 = 2.7V$	Enable			60	
	Current		Others			20	μΛ
I _{IL}	Low Level Input Current	$V_{CC} = Max$ $V_I = 0.4V$	Enable			-1.08	mA
			Others			-0.4	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA.
Output Current	(Note 2)	DM74	-20		-100		
Icc	Supply Current	V _{CC} = Max (Note 3)			20	35	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 3: I_{CC} is measured with all inputs grounded and all outputs open.


Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

'LS190 and 'LS191 Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)


Symbol	Parameter	From (Input) To (Output)	$R_L = 2 k\Omega$				
			$C_L = 15 pF$		C _L = 50 pF		Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		20		20		MHz
^t PLH	Propagation Delay Time Low to High Level Output	Load to Any Q		33		43	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Load to Any Q		50		59	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Any Q		22		26	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Any Q		50		62	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Ripple Clock		20		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Ripple Clock		24		33	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q		24		29	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q		36		45	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Max/Min		42		47	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Max/Min		52		65	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Up/Down to Ripple Clock		45		50	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Up/Down to Ripple Clock		45		54	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Down/Up to Max/Min		33		36	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Down/Up to Max/Min		33		42	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable to Ripple Clock		33		36	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable to Ripple Clock		33		42	ns






Timing Diagrams

LS190 Decade Counters Typical Load, Count, and Inhibit Sequences



TL/F/6405-4

LS191 Binary Counters Typical Load, Count, and Inhibit Sequences



TL/F/6405-5



54LS192/DM74LS192 Up/Down Decade Counter with Separate Up/Down Clocks

General Description

The 'LS192 is an up/down BCD decade (8421) counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stage without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.

Connection Diagram


Dual-In-Line Package ν_{cc} P0 00 MR - TC_D CPn. CP_{II} - TĆ, - PL 02 -P2 0.3 10 -P3 GND-

TL/F/10178-1

Order Number 54LS192DMQB, 54LS192FMQB, 54LS192LMQB, DM74LS192M or DM74LS192N See NS Package Number E20A, J16A, M16A, N16E or W16A

Pin Names Description Count Up Clock Input CPu (Active Rising Edge) CPD Count Down Clock Input (Active Rising Edge) MR Asynchronous Master Reset Input (Active HIGH) PΕ Asynchronous Parallel Load Input (Active LOW) P0-P3 Parallel Data Inputs Q0-Q3 Flip-Flop Outputs \overline{TC}_D Terminal Count Down (Borrow) Output (Active LOW) TCu Terminal Count Up (Carry) Output (Active LOW)

Logic Symbol



Mode Select Table

MR	PL	CPU	CPD	Mode
н	Х	Х	Х	Reset (Asyn.)
L	L	Х	Х	Preset (Asyn.)
L	Н	н	н	No Change
L	н		н	Count Up
L	Н	Н		Count Down

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	ļ	54LS192			DM74LS19	12	Units
Symbol	Farameter	Min	Nom	Max	Min	Nom	Max	Oims
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
VIL	Low Level Input Voltage			0.7			0.8	٧
Юн	High Level Output Voltage			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW Pn to PL	20 20			20 20			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW Pn to PL	3 3			3 3			ns
t _w (L)	CP Pulse Width LOW	17			17			ns
t _w (L)	PL Pulse Width LOW	20			20			ns
t _w (H)	MR Pulse Width HIGH	15			15			ns
t _{rec}	Recovery Time, MR to CP	3			3			ns
t _{rec}	Recovery Time, PL to CP	10			10			ns

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max,	54LS	2.5			>
		V _{IL} = Max	DM74	2.7			•
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
		V _{IH} = Min	DM74			0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74			0.4	
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V$				0.1	mA
hн	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
lլլ_	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	111/2
lcc	Supply Current	V _{CC} = Max, MR, \overline{PL} = GN Other Inputs = 4.5V	ID			31	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characterisitcs

 $V_{CC} = +0.5V$, $T_A = +25$ °C (See Section 1 for waveforms and load configurations)

Symbol	Parameter	_	= 2k : 15 pF	Units
		Min	Max	
f _{max}	Maximum Count Frequency	30		MHz
t _{PLH} t _{PHL}	Propagation Delay CP_D or CP_D to Q_n		31 28	ns
t _{PLH} t _{PHL}	Propagation Delay CP _U to TC _U		16 21	ns
t _{PLH} t _{PHL}	Propagation Delay CP _D to TC _D		16 24	110
t _{PLH} t _{PHL}	Propagation Delay P _n to Q _n		20 30	ns
t _{PLH} t _{PHL}	Propagation Delay PL to Q _n		32 30	ns
t _{PHL}	Propagation Delay, MR to Q _n		25	,10

Functional Description

The '192 is an asynchronously presettable decade and 4-bit binary synchronous up/down (reversible) counter. The operating modes of the '192 decade counter and the '193 binary counter are identical, with the only difference being the count sequences as noted in the State Diagram. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up, and count down operations.


Each flip-flop contains JK feedback from slave to master such that a LOW-to-HIGH transition on its T input causes the slave, and thus the Q output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW.


The Terminal Count Up (\overline{TC}_U) and Terminal Count Down (\overline{TC}_D) outputs are normally HIGH. When a circuit has reached the maximum count state (9 for the '192, 15 for the '193), the next HIGH-to-LOW transition of the Count Up Clock will cause \overline{TC}_U to go LOW. \overline{TC}_U will stay LOW until CP $_U$ goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the \overline{TC}_D output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the \overline{TC} outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

$$\overline{TC}_U = Q0 \bullet Q3 \bullet \overline{CP}_U$$
 $\overline{TC}_D = \overline{Q}0 \bullet \overline{Q}1 \bullet \overline{Q}2 \bullet \overline{Q}3 \bullet \overline{CP}_D$

Each circuit has an asynchronous parallel load capability permitting the counter to be reset. When the Parallel Load (PL) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data inputs (PO-P3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both Clock inputs, and latch each Q output in the LOW state. If one of the Clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that Clock will be interpreted as a legitimate signal and will be counted.

State Diagram







54LS193/DM54LS193/DM74LS193 Synchronous 4-Bit Up/Down Binary Counters with Dual Clock

General Description

This circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change together when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.

The outputs of the four master-slave flip-flops are triggered by a low-to-high level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed while the other count input is held high.

The counter is fully programmable; that is, each output may be preset to either level by entering the desired data at the inputs while the load input is low. The output will change independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

A clear input has been provided which, when taken to a high level, forces all outputs to the low level; independent of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive requirements of clock drivers, etc., required for long words.


These counters were designed to be cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up and down counting functions. The borrow output produces a pulse equal in width to the count down input when the counter underflows. Similarly, the carry output produces a pulse equal in width to the count down input when an overflow condition exists. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count down and count up inputs respectively of the succeeding counter.

Features

- Fully independent clear input
- Synchronous operation
- Cascading circuitry provided internally
- Individual preset each flip-flop
- Alternate Military/Aerospace device (54LS193) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TL/F/6406-

Order Number 54LS193DMQB, 54LS193FMQB, 54LS193LMQB, DM54LS193J, DM54LS193W, DM74LS193M or DM74LS193N See NS Package Number E20A, J16A, M16A, N16E or W16A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaran-

teed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics"

table are not guaranteed at the absolute maximum ratings.

Recommended Operating Conditions

Symbol	Parameter		DM54LS19	3		DM74LS19	3	Units
Symbol	Farameter	Min	Nom	Max	Min	Nom	Max	Office
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	V
loн	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
f _{CLK}	Clock Frequency (Note 1)	0		25	0		25	MHz
	Clock Frequency (Note 2)	0		20	0		20	MHz
t _W	Pulse Width of Any Input (Note 6)	20			20			ns
t _{SU}	Data Setup Time (Note 6)	20			20			ns
t _H	Data Hold Time (Note 6)	0			0			ns
t _{REL}	Release Time (Note 6)	40			40			ns
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 3)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	>
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		· ·
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
lį	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 7V				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_{I} = 2.7V$				20	μА
IIL	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 4)	DM74	-20		-100	'''
Icc	Supply Current	V _{CC} = Max (Note 5)			19	34	mA

Note 1: C_L = 15 pF, R_L = 2 k Ω , I_A = 25°C and V_{CC} = 5V.

Note 2: C_L = 50 pF, R_L = 2 k Ω , I_A = 25°C and V_{CC} = 5V.

Note 3: All typicals are at V_{CC} = 5V, T_A = 25°C.


Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 5: ICC is measured with all outputs open, CLEAR and LOAD inputs grounded, and all other inputs at 4.5V.

Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.


$\textbf{Switching Characteristics} \ \ \text{at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ} \text{C (See Section 1 for Test Waveforms and Output Load)}$

				R _L =	2 kΩ		
Symbol	Parameter	From (Input) To (Output)	C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		25		20		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Count Up to Carry		26		30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Count Up to Carry		24		36	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Count Down to Borrow		24		29	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Count Down to Borrow		24		32	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Either Count to Any Q		38		45	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Either Count to Any Q		47		54	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Load to Any Q		40		41	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Load to Any Q		40		47	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Any Q		35		44	ns





Typical Clear, Load, and Count Sequences



Note A: Clear overrides load, data, and count inputs.

Note B: When counting up, count-down input must be high; when counting down, count-up input must be high.



54LS194A/DM74LS194A 4-Bit Bidirectional Universal Shift Register

General Description

This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Parallel (broadside) load Shift right (in the direction Q_A toward Q_D) Shift left (in the direction Q_D toward Q_A) Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, high. The data is loaded into the associated flipflops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low.

Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low.

Features


- Parallel inputs and outputs
- Four operating modes:

Synchronous parallel load Right shift Left shift Do nothing

- Positive edge-triggered clocking
- Direct overriding clear

Connection Diagram

Dual-In-Line Package



TL/F/6407-1

Order Number 54LS194ADMQB, 54LS194AFMQB, 54LS194ALMQB, DM74LS194AM or DM74LS194AN See NS Package Number E20A, J16A, M16A, N16E or W16A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Pa	rameter		54LS194	1		M74LS194	4A	Units
Зуппос	ļ Fa	iailietei	Min	Nom	Max	Min	Nom	Max	Oints
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input	t Voltage .	2			2			٧
V _{IL}	Low Level Input	Voltage			0.7			0.8	٧
ЮН	High Level Outp	out Current			-0.4			-0.4	mA
loL	Low Level Outp	ut Current			4			8	mA
fCLK	Clock Frequenc	y (Note 1)	30		0	0		25	MHz
	Clock Frequenc	y (Note 2)	22		ŀ	0		20	101112
t _W	Pulse Width	Clock	17			20			ns
	(Note 3)	Clear	12			20			113
tsu	Setup Time	Mode	25			30			ns
	(Note 3)	Data	16			20			113
tH	Hold Time (Note	3)	0			0			ns
tREL	Clear Release T	ime (Note 3)	18			25	,		ns
T _A	Free Air Operati	ing Temperature	-55		125	0		70	°C

Note 1: $C_L = 15$ pF, $T_A = 25$ °C and $V_{CC} = 5V$.

Note 2: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V.

Note 3: $T_A = 25$ °C and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 4)	Max	Units
٧ _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	54LS	2.5			V
	Voltage	V _{IL} = Max, V _{IH} = Min	V _{IL} = Max, V _{IH} = Min DM74		3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min				0.4	
h	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 7V				0.1	mA
ΊΗ	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 5) DM74		-20		-100] ""`
Icc	Supply Current	V _{CC} = Max (Note 6)			15	23	mA

Note 4: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the serial inputs, I_{CC} is tested with momentary ground, then 4.5V applied to CLOCK.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input)	54	LS	DM	74LS	
Symbol	Parameter	To (Output)	` ' '		C _L = R _L =	Units	
		}	Min	Max	Min	Max	
fMAX	Maximum Clock Frequency		30		20		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q		21		26	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q		24		35	ns
t _{PHL}	Propagation Delay Time High to Low Output	Clear to Any Q		26		38	ns


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the serial inputs, I_{CC} is tested with momentary ground, then 4.5V applied to CLOCK.

Logic Diagram

LS194A



TL/F/6407-2

Function Table

				Inputs							Out	puts	
Clear	Мо	de	Clock	Se	erial		Par	allel		QA	QB	Q _C	Q_D
Olcai	S1	SO	Olock	Left	Right	Α	В	С	D	G _A	чB	u.	αD
L	Х	Х	Х	Х	X	Х	Х	X	X	L	L	L	L
Н	X	Х	L	X	Х	Х	Х	Х	Х	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
Н	Н	Н	↑	X	Х	a	b	С	d	a	b	c	ď
Н	L	н	↑	Х	Н	Х	Χ	Χ	Х	Н	Q_{An}	Q_{Bn}	Q_{Cn}
Н	L	Н	↑	Х	L	Х	Х	Х	Х	L	Q_{An}	Q _{Bn}	QCn
Н	Н	L	1 ↑	Н	Х	Х	Χ	Х	Х	Q _{Bn}	QCn	Q_{Dn}	Ĥ
Н	Н	L	1	L	Х	Х	Х	Χ	Х	QBn	QCn	QDn	L
Н	L	L	X	Х	Х	X	Х	Χ	Х	Q _{A0}	Q _{B0}	QCO	Q_{D0}

H = High Level (steady state), L = Low Level (steady state), X = Don't Care (any input, including transitions)

^{↑ =} Transition from low to high level


a, b, c, d = The level of steady state input at inputs A, B, C or D, respectively.

Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0} = The level of Q_A, Q_B, Q_C, or Q_D, respectively, before the indicated steady state input conditions were established.

 Q_{An} , Q_{Bn} , Q_{Cn} , Q_{Dn} = The level of Q_A , Q_B , Q_C , respectively, before the most-recent \uparrow transition of the clock.



Timing Diagram



TL/F/6407-3



54LS195A/DM74LS195A 4-Bit Parallel Access Shift Register

General Description

This 4-bit register features parallel inputs, parallel outputs, $J-\overline{K}$ serial inputs, shift/load control input, and a direct overriding clear. All inputs are buffered to lower the input drive requirements. The registers have two modes of operation:

Parallel (broadside) load

Shift (in the direction QA toward QD)

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the $J-\overline{K}$ inputs. These inputs permit the first stage to perform as a $J-\overline{K}$, D, or T-type flip-flop as shown in the truth table.


Features

- Synchronous parallel load
- Positive-edge-triggered clocking
- Parallel inputs and outputs from each flip-flop
- Direct overriding clear
- J and K inputs to first stage
- Complementary outputs from last stage
- For use in high-performance: accumulators/processors
- serial-to-parallel, parallel-to-serial converters

 Typical clock frequency 39 MHz
- Typical power dissipation 70 mW

Connection Diagram

Dual-In-Line Package



TL/F/6408-1

Order Number 54LS195ADMQB, 54LS195AFMQB, 54LS195ALMQB, DM74LS195AM or DM74LS195AN See NS Package Number E20A, J16A, M16A, N16E or W16A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage

Operating Free Air Temperature Range

54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parame	har		54LS195A	1		M74LS19	om Max	Units
Symbol	raiaiiie		Min Nom Max Min 4.5 5 5.5 4.75 2 0.7	Nom	Max	Oille			
Vcc	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
VIH	High Level Input Voltag	ge	2			2			٧
V _{IL}	Low Level Input Voltag	je			0.7			0.8	٧
ЮН	High Level Output Curi	rent			-0.4			-0.4	mA
loL	Low Level Output Curr	ent			4			8	mA
fCLK	Clock Frequency (Note	∋ 1)	30		0	0		30	MHz
	Clock Frequency (Note	e 2)	30		0	0		25	MHz
t _W	Pulse Width	Clock	16			16			ns
	(Note 3)	Clear	14			12			113
tsu	Setup Time	Shift/Load	25			25			ns
	(Note 3)	Data	15	,		15			113
tH	Hold Time (Note 3)		0			0			ns
t _{REL}	Shift/Load Release Ti	me (Note 3)	10		1	10			ns
	Clear Release Time (N	lote 3)	25			25			113
TA	Free Air Operating Ter	nperature	-55		125	0		70	°C

Note 1: $C_L = 15$ pF, $T_A = 25$ °C and $V_{CC} = 5V$.

Note 2: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5V$.

Note 3: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 4)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	54LS	2.5			V
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74LS	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74LS		0.35	0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min			0.25	0.4	
I _I	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 7V				0.1	mA
lн	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 5)	DM74LS	-20		-100	111/4
lcc	Supply Current	V _{CC} = Max, (Note 6)			14	21	mA

Note 4: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: With all inputs open, SHIFT/LOAD grounded, and 4.5V applied to the J, \overline{K} , and data inputs, I_{CC} is measured by applying a momentary ground, then 4.5V to the CLEAR and then applying a momentary ground then 4.5V to the CLOCK.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

			54LS C _L = 15 pF Min Max		$\begin{array}{c} \text{DM74LS} \\ \text{R}_{\text{L}} = 2 \text{ k}\Omega \\ \text{C}_{\text{L}} = 50 \text{ pF} \end{array}$		Units	
Symbol	Parameter	From (Input) To (Output)						
					Min	Max		
f _{MAX}	Maximum Clock Frequency		30		25		MHz	
^t PLH	Propagation Delay Time Low to High Level Output	Clock to Any Q		21		26	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q		24		35	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Any Q		26		38	ns	

Function Table


			Inputs	3							Outputs		
Clear	Shift/	Clock	Sei	Serial Parallel		allel		0.	QB	Qc	Q_D	\overline{Q}_D	
Oleai	Load	Olock	J	K	Α	В	С	D	Q_A	αв	u t	αĐ	- GD
L	Х	Х	X	X	Х	X	Х	Х	L	L	L	L	Н
Н	L	1	X	Х	а	b	С	d	a	b	С	d	₫
Н	Н	L	X	Х	Х	Х	Х	Х	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}	\overline{Q}_{D0}
Н	Н	1 1	L	Н	X	Х	Х	Х	Q _{A0}	Q_{A0}	Q_{Bn}	Q_{Cn}	\overline{Q}_{Cn}
Н	Н	1	L	L	X	Х	Х	Х	L	Q_{An}	Q_{Bn}	Q_{Cn}	\overline{Q}_{Cn}
Н	Н	1	Н	Н	×	Х	Х	Х	Н	Q_{An}	Q_{Bn}	Q _{Cn}	\overline{Q}_{Cn}
Н	Н	1	Н	L	X	X	Χ	X	\overline{Q}_{An}	Q _{An}	Q _{Bn}	Q _{Cn}	Q _{Cn}

H = High Level (steady state), L = Low Level (steady state), X = Don't Care (any input, including transitions)

Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0} = The level of Q_A, Q_B, Q_C, or Q_D, respectively, before the indicated steady state input conditions were established.

 Q_{An} , Q_{Bn} , Q_{Cn} = The level of Q_{A} , Q_{B} , Q_{C} , respectively, before the most recent transition of the clock.

Logic Diagram




TL/F/6408-2

^{↑ =} Transition from low to high level

a, b, c, d = The level of steady state input at A, B, C, or D, respectively.



Timing Diagram Typical Clear, Shift, and Load Sequences CLOCK. CLEAR.



TL/F/6408-3

National Semiconductor

DM74LS196 Presettable Decade Counter

General Description


The 'LS196 decade ripple counter is partitioned into divideby-two and divide-by-five sections which can be combined to count either in BCD (8421) sequence or in a bi-quinary mode producing a 50% duty cycle output. Both circuit types have a Master Reset (MR) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input (PL) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs (Pn) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when PL is LOW and storing the data when PL is HIGH. In the counting modes, state changes are initiated by the falling edge of the clock.

Features

- High counting rates—typically 60 MHz
- Choice of counting modes—BCD, bi-guinary, binary
- Asynchronous preset and master reset


Connection Diagram

Dual-In-Line Package



Order Number DM74LS196M or DM74LS196N See NS Package Number M14A or N14A

Logic Symbol



GND = Pin 7

Pin Names	Description
CP0	÷2 Section Clock Input
]	(Active Falling Edge)
CP1	÷5 Section Clock Input
1	(Active Falling Edge)
MR	Asynchronous Master Reset Input
	(Active LOW)
P0-P3	Parallel Data Inputs
PL	Asynchronous Parallel Load Input
	(Active LOW)
Q0-Q3	Flip-Flop Outputs

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

DM74LS 0°C to +70°C

Storage Temperature Range $-65^{\circ}\text{C to} + 150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			Units	
Syllibol	Farameter	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
Іон	High Level Output Current			-0.4	mA
l _{OL}	Low Level Output Current	i		8	mA
TA	Free Air Operating Temperature	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW Pn to PL	8 12			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW Pn to PL	0 6			ns
t _w (H)	CP0 Pulse Width HIGH	12			ns
t _w (H)	CP1 Pulse Width HIGH	24			ns
t _w (L)	PL Pulse Width LOW	18			ns
t _w (L)	MR Pulse Width LOW	12			ns
t _{rec}	Recovery Time PL to CPn	16			ns
t _{rec}	Recovery Time MR to CPn	18			ns

Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max, V _{IL} = Max	2.7	3.4		٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max, V _{IH} = Min		0.35	0.5	v
		I _{OL} = 4 mA, V _{CC} = Min		0.25	0.4	•
lį	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V			0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 5.5V, \overline{CP}1$			40	μΑ
l _{IL}	Low Level Input Current	V _{CC} = Max, V _I = 0.4V			-0.4	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-20		-100	mA
lcc	Supply Current	V _{CC} = Max, V _{IN} = GND			20	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	$R_L = 2k$ $C_L = 15 pF$		Units
		Min	Max	
f _{max}	Maximum Count Frequency at CP0	45		MHz
f _{max}	Maximum Count Frequency at CP1	22.5		MHz
t _{PLH} t _{PHL}	Propagation Delay CP0 to Q0		15 15	ns
t _{PLH} t _{PHL}	Propagation Delay CP1 to Q1		15 15	ns
t _{PLH} t _{PHL}	Propagation Delay CP1 to Q2		34 34	ns
t _{PLH}	Propagation Delay CP1 to Q3		15 21	ns
t _{PLH} t _{PHL}	PLH Propagation Delay		25 35	ns
t _{PLH} t _{PHL}	Propagation Delay PL to Qn		31 37	ns
t _{PHL}	Propagation Delay MR to Qn		42	ns


Functional Description

The '196 and '197 are asynchronous presettable decade and binary ripple counters. The '196 decade counter is partitioned into divide-by-two and divide-by-five sections while the '197 is partitioned into divide-by-two and divide-by-eight sections, with all sections having a separate Clock input. In the counting modes, state changes are initiated by the HIGH-to-LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The CP0 input serves the Q0 flip-flop in both circuit types while the CP1 input serves the divide-by-five or divideby-eight section. The Q0 output is designed and specified to drive the rated fan-out plus the CP1 input. With the input frequency connected to $\overline{CP}0$ and with Q0 driving $\overline{CP}1$, the '197 forms a straight forward modulo-16 counter, with Q0 the least significant output and Q3 the most significant output.


The '196 decade counter can be connected up to operate in two different count sequences. With the input frequency connected to $\overline{\text{CP0}}$ and with Q0 driving $\overline{\text{CP1}}$, the circuit counts in the BCD (8421) sequence. With the input frequency connected to $\overline{\text{CP1}}$ and Q3 driving $\overline{\text{CP0}}$, Q0 becomes the low frequency output and has a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.

The '196 and '197 have an asynchronous active LOW Master Reset input (MR) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (PL) overrides the clock inputs and loads the data from Parallel Data (P0–P3) inputs into the flip-flops. While PL is LOW, the counters act as transparent latches and any change in the Pn inputs will be reflected in the outputs. In order for the intended parallel data to be entered and stored, the recommended setup and hold times with respect to the rising edge of $\overline{\text{PL}}$ should be observed.


Logic Diagram



÷ 5 State Diagram



BCD State Diagram



Mode Select Table

	inputs	Response				
MR	PL	CP	Nesponse			
L	х	Х	Qn forced LOW			
Н	L	X	Pn → Qn			
Н	Н	~	Count Up			

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial



DM74LS197 Presettable Binary Counters

General Description

The 'LS197 ripple counter contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter. State changes are initiated by the falling edge of the clock. The 'LS197 has a Master Reset (\overline{MR}) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input (\overline{PL}) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs (P_n) into the flipflops. This preset feature makes the circuit usable as a programmable counter. The circuit can also be used as a 4-bit


latch, loading data from the Parallel Data inputs when \overline{PL} is LOW and storing the data when \overline{PL} is HIGH. For detail specifications and functional description, please refer to the 'LS196 data sheet.

Features

- High counting rates—Typically 70 MHz
- Asynchronous preset
- Asynchronous master reset

Connection Diagram

Dual-In-Line Package



TL/F/10180-1

Order Number DM74LS197M or DM74LS197N See NS Package Number M14A or N14A

Pin Names	Description
CP0	÷ 2 Section Clock Input
	(Active Falling Edge)
CP1	÷8 Section Clock Input
	(Active Falling Edge)
MR	Asynchronous Master Reset Input
	(Active LOW)
P0-P3	Parallel Data Inputs
PL	Asynchronous Parallel Load Input
	(Active LOW)
Q0	÷ 2 Section Output*
Q1-Q3	÷8 Section Outputs

^{*}Q0 output is guaranteed to drive the full rated fan-out plus the $\overline{\mbox{CP}}1$ input.

Mode Select Table

	Inputs	Response		
MR	PL	СP		
L	X	Х	Qn Forced LOW	
j H	L	Х	Pn → Qn	
Н	н		Count Up	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range
DM74LS
0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
	Faiametei	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			٧
V _{IL}	Low Level Input Voltage			0.8	٧
loн	High Level Output Voltage			-0.4	mA
loL	Low Level Output Current			8	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max$	2.7	3.4		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min$		0.35	0.5	v
		I _{OL} = 4 mA, V _{CC} = Min		0.25	0.4	
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V			0.1	mA
lн	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
I _Ι L	Low Level Input Current	$V_{CC} = Max, V_{\parallel} = 0.4V$			-0.4	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-20		-100	mA
Icc	Supply Current	V _{CC} = Max			27	mA


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for Test Waveforms and Output Loads)


Symbol	Parameter	$egin{aligned} \mathbf{R_L} &= 2\mathbf{k}\Omega \ \mathbf{C_L} &= 15\mathbf{pF} \end{aligned}$		Units	
		Min	Max		
f _{MAX}	Max CLK Frequency	55		MHz	
t _{PLH} t _{PHL}	Propagation Delay CP0 to Q0		15 15	ns	
t _{PLH}	Propagation Delay CP1 to Q2		34 34	ns	
t _{PLH}	Propagation Delay P2 to Q2		27 44	ns	
t _{PLH}	Propagation Delay PL to Q2		39 45	ns	
t _{PLH} t _{PHL}	Propagation Delay CP1 to Q1		15 17	ns	
t _{PLH}	Propagation Delay CP1 to Q3		55 63	ns	
t _{PHL}	Propagation Delay MR to Q3		42	ns	

Logic Diagram






Logic Symbol



V_{CC} = Pin 14 GND = Pin 7 TL/F/10180-2

÷ 16 State Diagram



DM74LS221 Dual Non-Retriggerable One-Shot with Clear and Complementary Outputs

General Description

The DM74LS221 is a dual monostable multivibrator with Schmitt-trigger input. Each device has three inputs permitting the choice of either leading-edge or trailing-edge triggering. Pin (A) is an active-low trigger transition input and pin (B) is an active-high transition Schmitt-trigger input that allows jitter free triggering for inputs with transition rates as slow as 1 volt/second. This provides the input with excellent noise immunity. Additionally an internal latching circuit at the input stage also provides a high immunity to VCC noise. The clear (CLR) input can terminate the output pulse at a predetermined time independent of the timing components. This (CLR) input also serves as a trigger input when it is pulsed with a low level pulse transition ("L"). To obtain the best and trouble free operation from this device please read operating rules as well as the NSC one-shot application notes carefully and observe recommendations.

Features

- A dual, highly stable one-shot
- Compensated for V_{CC} and temperature variations

- Pin-out identical to 'LS123 (Note 1)
- Output pulse width range from 30 ns to 70 seconds
- Hysteresis provided at (B) input for added noise immunity
- Direct reset terminates output pulse
- Triggerable from CLEAR input
- DTL, TTL compatible
- Input clamp diodes


Note 1: The pin-out is identical to 'LS123 but, functionally it is not; refer to Operating Rules #10 in this datasheet.

Functional Description

The basic output pulse width is determined by selection of an external resistor (R_X) and capacitor (C_X). Once triggered, the basic pulse width is independent of further input transitions and is a function of the timing components, or it may be reduced or terminated by use of the active low CLEAR input. Stable output pulse width ranging from 30 ns to 70 seconds is readily obtainable.

Connection Diagram

Dual-In-Line Package



Order Number DM74LS221M or DM74LS221N See NS Package Number M16A or N16A

Function Table

1	nputs	Out	puts	
CLEAR	Α	В	Q	Q
L	Х	Х	L	н
X	Н	х	L	Н
X	Х	L	L	Н
Н	L	1 ↑	九	工
Н	↓	н	元	工
* ↑	L	н	几	J

H = High Logic Level

L = Low Logic Level

X = Can Be Either Low or High


Positive Going Transition

↑ = Negative Going Transition

_ A Positive Pulse

¬∟ = A Negative Pulse

*This mode of triggering requires first the B input be set from a low to high level while the CLEAR input is maintained at logic low level. Then with the B input at logic high level, the CLEAR input whose positive transition from low to high will trigger an output pulse.



2

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 7V Operating Free Air Temperature Range

DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	/mbol Parameter			DM74LS22	ı	Units
Syllibol	Parameter		Min	Nom	Max	Onics
V _{CC}	Supply Voltage		4.75	5	5.25	٧
V _{T+}	Positive-Going Input Threshold Voltage at the A Input ($V_{CC} = Min$)	je		1	. 2	٧
V _T -	Negative-Going Input Threshold Volta at the A Input ($V_{CC} = Min$)	ige	0.8	1		٧
V _{T+}	Positive-Going Input Threshold Voltage at the B Input ($V_{CC} = Min$)	je		1	2	٧
V _T _	Negative-Going Input Threshold Voltage at the B Input (V _{CC} = Min)		0.8	0.9		٧
loн	High Level Output Current				-0.4	mA
loL	Low Level Output Current				8	mA
tw	Pulse Width	Data	40			ns
	(Note 1)	Clear	40			113
t _{REL}	Clear Release Time (Note 1)		15			ns
dV dt	Rate of Rise or Fall of Schmitt Input (B) (Note 1)				1	<u>V</u> s
dV dt	Rate of Rise or Fall of Logic Input (A) (Note 1)				1	<u>ν</u> μs
R _{EXT}	External Timing Resistor (Note 1)		1.4		100	kΩ
C _{EXT}	External Timing Capacitance (Note 1)		0		1000	μF
DC	Duty Cycle	$R_T = 2 k\Omega$			50	%
	(Note 1)	R _T = R _{EXT} (Max)			60	, "
TA	Free Air Operating Temperature		0		70	°C

Note 1: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	>
V _{OH}	High Level Output Voltage	$V_{CC} = Min, l_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.7	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$		0.35	0.5	٧
		V _{CC} = Min, I _{OL} = 4 mA			0.4	
l _i	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Condi	tions	Min	Typ (Note 1)	Max	Units
IIH	High Level Input Current	V _{CC} = Max, V	= 2.7V			20	μΑ
l _{IL}	Low Level Input	V _{CC} = Max	A1, A2			-0.4	
	Current	$V_1 = 0.4V$	В			-0.8	mA
			Clear			-0.8	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-20		-100	mA
lcc	Supply Current	V _{CC} = Max	Quiescent		4.7	11	mA
			Triggered		19	27	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	A1, A2 to Q	$C_{EXT} = 80 \text{ pF}$ $R_{EXT} = 2 \text{ k}\Omega$		70	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q	$C_L = 15 pF$ $R_L = 2 k\Omega$		55	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A1, A2 to Q			80	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q			65	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to			65	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q			55	ns
t _{W(out)}	Output Pulse Width Using Zero Timing Capacitance	A1, A2 to Q, Q	$C_{EXT} = 0$ $R_{EXT} = 2 k\Omega$ $R_L = 2 k\Omega$ $C_L = 15 pF$	20	70	ns
t _{W(out)}	Output Pulse Width Using External Timing Resistor	A1, A2 to Q, Q	$\begin{aligned} C_{EXT} &= 100 \text{ pF} \\ R_{EXT} &= 10 \text{ k}\Omega \\ R_L &= 2 \text{ k}\Omega \\ C_L &= 15 \text{ pF} \end{aligned}$	600	750	ns
			$\begin{aligned} C_{\text{EXT}} &= 1 \mu\text{F} \\ R_{\text{EXT}} &= 10 k\Omega \\ R_{\text{L}} &= 2 k\Omega \\ C_{\text{L}} &= 15 \text{pF} \end{aligned}$	6	7.5	ms
			$\begin{aligned} C_{\text{EXT}} &= 80 \text{ pF} \\ R_{\text{EXT}} &= 2 \text{ k}\Omega \\ R_{\text{L}} &= 2 \text{ k}\Omega \\ C_{\text{L}} &= 15 \text{ pF} \end{aligned}$	70	150	ns

Operating Rules

- 1. An external resistor (R_X) and an external capacitor (C_X) are required for proper operation. The value of C_X may vary from 0 to approximately 1000 μF. For small time constants high-grade mica, glass, polypropylene, polycarbonate, or polystyrene material capacitor may be used. For large time constants use tantalum or special aluminum capacitors. If timing capacitor has leakages approaching 100 nA or if stray capacitance from either terminal to ground is greater than 50 pF the timing equations may not represent the pulse width the device generates.
- When an electrolytic capacitor is used for C_X a switching diode is often required for standard TTL one-shots to prevent high inverse leakage current. This switching diode is not needed for the 'LS221 one-shot and should not be used.
- For C_X >> 1000 pF, the output pulse width (T_W) is defined as follows:

$$T_W = KR_X C_X$$

where $[R_X \text{ is in } k\Omega]$

[C_X is in pF]

[Tw is in ns]

 $K \approx Ln2 = 0.70$

 The multiplicative factor K is plotted as a function of C_X below for design considerations:




FIGURE 1

5. For C_X < 1000 pF see *Figure 2* for T_W vs C_X family curves with R_X as a parameter:





FIGURE 2


To obtain variable pulse widths by remote trimming, the following circuit is recommended:



Note: "Rremote" should be as close to the one-shot as possible.


FIGURE 3

Output pulse width versus V_{CC} and temperatures: Figure 4 depicts the relationship between pulse width variation versus V_{CC}. Figure 5 depicts pulse width variation versus temperatures.



TL/F/6409-6

FIGURE 4



TL/F/6409-7

FIGURE 5

8. Duty cycle is defined as T_W/T × 100 in percentage, if it goes above 50% the output pulse width will become shorter. If the duty cycle varies between low and high values, this causes output pulse width to vary, or jitter (a function of the R_{EXT} only). To reduce jitter , R_{EXT} should be as large as possible, for example, with R_{EXT} = 100k jitter is not appreciable until the duty cycle approaches 90%.

TL/F/6409-4

Operating Rules (Continued)

- 9. Under any operating condition C_X and R_X must be kept as close to the one-shot device pins as possible to minimize stray capacitance, to reduce noise pick-up, and to reduce I-R and Ldi/dt voltage developed along their connecting paths. If the lead length from C_X to pins (6) and (7) or pins (14) and (15) is greater than 3 cm, for example, the output pulse width might be quite different from values predicted from the appropriate equations. A non-inductive and low capacitive path is necessary to ensure complete discharge of C_X in each cycle of its operation so that the output pulse width will be accurate.
- 10. Although the 'LS221's pin-out is identical to the 'LS123 it should be remembered that they are not functionally identical. The 'LS123 is a retriggerable device such that the output is dependent upon the input transitions when
- its output "Q" is at the "High" state. Furthermore, it is recommended for the 'LS123 to externally ground the $C_{\rm EXT}$ pin for improved system performance. However, this pin on the 'LS221 is not an internal connection to the device ground. Hence, if substitution of an 'LS221 onto an 'LS123 design layout where the $C_{\rm EXT}$ pin is wired to the ground, the device will not function.
- 11. V_{CC} and ground wiring should conform to good high-frequency standards and practices so that switching transients on the V_{CC} and ground return leads do not cause interaction between one-shots. A 0.01 μF to 0.10 μF bypass capacitor (disk ceramic or monolithic type) from V_{CC} to ground is necessary on each device. Furthermore, the bypass capacitor should be located as close to the V_{CC}-pin as space permits.

For further detailed device characteristics and output performance, please refer to the NSC one-shot application note AN-366.



54LS240/DM54LS240/DM74LS240, 54LS241/DM54LS241/DM74LS241 Octal TRI-STATE® Buffers/Line Drivers/Line Receivers

General Description

These buffers/line drivers are designed to improve both the performance and PC board density of TRI-STATE buffers/drivers employed as memory-address drivers, clock drivers, and bus-oriented transmitters/receivers. Featuring 400 mV of hysteresis at each low current PNP data line input, they provide improved noise rejection and high fanout outputs and can be used to drive terminated lines down to 133 Ω .

Features


- TRI-STATE outputs drive bus lines directly
- PNP inputs reduce DC loading on bus lines
- Hysteresis at data inputs improves noise margins
- Typical I_{OL} (sink current) 54LS 12 mA

74LS 24 mA

- Typical I_{OH} (source current)
 - 54LS -12 mA 74LS -15 mA
- Typical propagation delay times Inverting 10.5 ns
 Noninverting 12 ns
- Typical enable/disable time 18 ns
- Typical power dissipation (enabled)
 Inverting 130 mW
 Noninverting 135 mW
- Alternate Military/Aerospace devices (54LS240/ 54LS241) are available. Contact a National Semiconductor Sales Office/Distributor for specifications.


Connection Diagrams

Dual-In-Line Package



Order Number 54LS240DMQB, 54LS240FMQB, 54LS240LMQB, DM54LS240J, DM74LS240WM or DM74LS240N See NS Package Number E20A, J20A, M20B. N20A or W20A

Dual-In-Line Package



Order Number 54LS241DMQB, 54LS241FMQB, 54LS241LMQB, DM54LS241J, DM74LS241WM or DM74LS241N See NS Package Number E20A, J20A, M20B, N20A or W20A

Function Tables

LS240

Inp	uts	Output
G	Α	Υ
L	L	Н
L	Н	L
H	X	Z

LS241

	Inputs			Out	outs
G	G	1A	2A	1Y	2Y
Х	L	L	Х	L	
Х	L	Н	Х	н	
Х	н	Х	Х	Z	
Н	x	Х	L		L
Н	x	Х	н		Н
L	X	Х	X		Z

L = Low Logic Level

H = High Logic Level

X = Either Low or High Logic Level

Z = High Impedance

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS240, 241		DM74LS240, 241			Units	
Oymbo.	- unumeter	Min	Nom	Max	Min	Nom	Max	O.III.O
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
ЮН	High Level Output Current			-12			-15	mA
loL	Low Level Output Current		1	12			24	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Cor	Min	Typ (Note 1)	Max	Units		
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$					-1.5	V
HYS	Hysteresis (V _{T+} - V _{T-}) Data Inputs Only	V _{CC} = Min			0.2	0.4		٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, V_{IH} = Min$ $V_{IL} = Max, I_{OH} = -1 mA$		DM74	2.7			
		$V_{CC} = Min, V_{IH} = Min$ $V_{IL} = Max, I_{OH} = -3 mA$		DM54/DM74	2.4	3.4		v
		$V_{CC} = Min, V_{IH} = Min$ $V_{IL} = 0.5V, I_{OH} = Max$		DM54/DM74	2			
VOL	Low Level Output Voltage	V _{CC} = Min	$I_{OL} = 12 \text{mA}$	DM74			0.4	
		V _{IL} = Max V _{IH} = Min	I _{OL} = Max	DM54			0.4	V
		· In		DM74			0.5	
lozh	Off-State Output Current, High Level Voltage Applied	$V_{CC} = Max$ $V_{IL} = Max$ $V_{O} = 2.7V$				20	μΑ	
lozL	Off-State Output Current, Low Level Voltage Applied	V _{IH} = Min	$V_O = 0.4V$				-20	μΑ
l _i	Input Current at Maximum Input Voltage	$V_{CC} = Max, V_{I} = 7V (DM74)$ $V_{I} = 10V (DM54)$					0.1	mA
ΊΗ	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$					20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$					-0.2	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)					-225	mA
Icc	Supply Current	V _{CC} = Max,	Outputs High	LS240, LS241		13	23	
1		Outputs Open	Outputs Low	LS240		26	44	
				LS241		27	46	mA
1			Outputs Disabled	LS240		29	50]
				LS241		32	54	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions		DM54LS	DM74LS	Units
- Jillioi	raiainetei	Condition		Max	Max	- Oille
tpLH	Propagation Delay Time	C _L = 45 pF	LS240	18	14	ns
	Low to High Level Output	$R_L = 667\Omega$	LS241	18	18	113
t _{PHL}	Propagation Delay Time	C _L = 45 pF	LS240	18	18	ns
	High to Low Level Output	$R_L = 667\Omega$	LS241	18	18	1.5
t _{PZL}	Output Enable Time to	C _L = 45 pF	LS240	30	30	ns
	Low Level	$R_L = 667\Omega$	LS241	30	30	113
t _{PZH}	Output Enable Time to	C _L = 45 pF	LS240	23	23	ns
	High Level	$R_L = 667\Omega$	LS241	23	23	110
t _{PLZ}	Output Disable Time	C _L = 5 pF	LS240	25	25	ns
	from Low Level	$R_L = 667\Omega$	LS241	25	25	110
t _{PHZ}	Output Disable Time	C _L = 5 pF	LS240	18	18	ns
	from High Level	$R_L = 667\Omega$	LS241	18	18	1.5
t _{PLH}	Propagation Delay Time	C _L = 150 pF	LS240		18	ns
	Low to High Level Output	$R_L = 667\Omega$	LS241		21	1.0
t _{PHL}	Propagation Delay Time	C _L = 150 pF	LS240		22	ns
	High to Low Level Output	$R_L = 667\Omega$	LS241		22	113
tpzL	Output Enable Time to	C _L = 150 pF	LS240		33	ns
	Low Level	$R_L = 667\Omega$	LS241		33	110
^t PZH	Output Enable Time to	C _L = 150 pF	LS240		26	ns
	High Level	$R_L = 667\Omega$	LS241		26] ""

Note: 54LS Output load is $C_L = 50$ pF for t_{PLH} , t_{PHL} , t_{PZL} and t_{PZH} .



DM74LS243 Quadruple Bus Transceiver


General Description

This four data line transceiver is designed for asynchronous two-way communications between data buses. It can be used to drive terminated lines down to 133Ω .

Features

- Two-way asynchronous communication between data buses
- PNP inputs reduce DC loading on bus line
- Hysteresis at data inputs improves noise margin

Connection Diagram



Order Number DM74LS243WM or DM74LS243N See NS Package Number M14B or N14A TL/F/6412-1

Function Table

	ntrol outs		Port tus
GAB	GBA	A	В
Н	Н	0	l
L	Н	*	*
Н	L	ISOL	ATED
L	L	1	0

^{*}Possibly destructive oscillation may occur if the transceivers are enabled in both directions at once.

I = Input, O = Output.

 $H = High \ Logic \ Level, \ L = Low \ Logic \ Level.$

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage
Any G 7V
A or B 5.5V

Operating Free Air Temperature Range

DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			Units	
Symbol	raiametei	Min	Nom	Max	Office
V _{CC}	Supply Voltage	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			٧
V _{IL}	Low Level Input Voltage			0.8	٧
Юн	High Level Output Current			-15	mA
loL	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions			Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I$	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
HYS	Hysteresis (V _{T+} - V _{T-}) (Data Inputs Only)	V _{CC} = Min			0.2	0.4		٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, V_I$ $V_{IL} = Max, I_{OI}$			2.7			
		,	$V_{CC} = Min, V_{IH} = Min$ $V_{IL} = Max, I_{OH} = -3 \text{ mA}$ $V_{CO} = Min, V_{IH} = Min$		2.4	3.4		V
					2			
V _{OL}	Low Level Output Voltage	V _{CC} = Min	I _{OL} = 12 m/	١			0.4	
		V _{IL} = Max V _{IH} = Min	I _{OL} = Max				0.5	٧
lozh	Off-State Output Current, High Level Voltage Applied	V _{CC} = Max V _{IL} = Max	V _O = 2.7V				40	μА
l _{OZL}	Off-State Output Current, Low Level Voltage Applied	V _{IH} = Min	V _O = 0.4V				-200	μΑ
lį	Input Current at Maximum	V _{CC} = Max	$V_{l} = 5.5V$	A or B			0.1	mA
	Input Voltage		V ₁ = 7V	Any G			0.1	mA
lн	High Level Input Current	V _{CC} = Max, V	' ₁ = 2.7V				20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.2	mA	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-40		-225	mA	
Icc	Supply Current	V _{CC} = Max	V _{CC} = Max Outputs High			22	38	
		Outputs Open	Outputs Low			29	50	mA
		Opon	Outputs Disa	abled		32	54	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 45 pF$ $R_L = 667 \Omega$		18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$C_L = 45 pF$ $R_L = 667 \Omega$		18	ns
t _{PZL}	Output Enable Time to Low Level	$C_L = 45 pF$ $R_L = 667 \Omega$		30	ns
^t PZH	Output Enable Time to High Level	$C_L = 45 pF$ $R_L = 667 \Omega$		23	ns
^t PLZ	Output Disable Time from Low Level	$C_L = 5 pF$ $R_L = 667\Omega$		25	ns
tpHZ	Output Disable Time from High Level	$C_L = 5 pF$ $R_L = 667\Omega$		18	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 150 \text{ pF}$ $R_L = 667\Omega$		21	ns
^t PHL	Propagation Delay Time High to Low Level Output	$C_L = 150 \text{ pF}$ $R_L = 667\Omega$		22	ns
^t PZL	Output Enable Time to Low Level	$C_L = 150 \text{ pF}$ $R_L = 667\Omega$		33	ns
^t PZH	Output Enable Time to High Level	$C_L = 150 \text{ pF}$ $R_L = 667\Omega$		26	ns



54LS244/DM74LS244 Octal TRI-STATE® Buffers/Line Drivers/Line Receivers

General Description

These buffers/line drivers are designed to improve both the performance and PC board density of TRI-STATE buffers/drivers employed as memory-address drivers, clock drivers, and bus-oriented transmitters/receivers. Featuring 400 mV of hysteresis at each low current PNP data line input, they provide improved noise rejection and high fanout outputs and can be used to drive terminated lines down to 133Ω .

Features

- TRI-STATE outputs drive bus lines directly
- PNP inputs reduce DC loading on bus lines
- Hysteresis at data inputs improves noise margins

■ Typical IOL (sink current)

54LS 12 mA 74LS 24 mA

■ Typical I_{OH} (source current)

54LS —12 mA 74LS —15 mA


■ Typical propagation delay times Inverting 10.5 ns

Noninverting 10.5 n

- Typical enable/disable time 18 ns
- Typical power dissipation (enabled)
 Inverting 130 mW
 Noninverting 135 mW

Connection Diagram

Dual-In-Line Package



TL/F/8442-1

Order Number 54LS244DMQB, 54LS244FMQB, 54LS244LMQB, DM74LS244WM or DM74LS244N
See NS Package Number E20A, J20A, M20B, N20A or W20A

Function Table

Inp	uts	Output
G	A	Y
L	L	L
L	н	Н
Н	Х	Z

L = Low Logic Level

H = High Logic Level

X = Either Low or High Logic Level

Z = High Impedance

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 Supply Voltage
 7V

 Input Voltage
 7V

 Operating Free Air Temperature Range
 54LS

 DM74LS
 -55°C to + 125°C

 0°C to +70°C

Storage Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS244			DM74LS244			Units
		Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Іон	High Level Output Current			-12			-15	mA
loL	Low Level Output Current			12			24	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

-65°C to +150°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions			Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$					-1.5	٧
HYS	Hysteresis (V _{T+} - V _{T-}) Data Inputs Only	V _{CC} = Min			0.2	0.4		v
V _{OH}	High Level Output Voltage	$V_{CC} = Min, V_{IH}$ $V_{IL} = Max, I_{OH}$		DM74	2.7			
		$V_{CC} = Min, V_{IH}$ $V_{IL} = Max, I_{OH}$		54LS/DM74	2.4	3.4		v
			$V_{CC} = Min, V_{IH} = Min$ $V_{IL} = 0.5V, I_{OH} = Max$ $V_{ID} = 0.5V = 0.5V$		2			
V _{OL}	Low Level Output Voltage	V _{CC} = Min	I _{OL} = 12 mA	54LS/DM74			0.4	
		$V_{IL} = Max$ $V_{IH} = Min$	I _{OL} = Max	DM74			0.5	V
lozh	Off-State Output Current, High Level Voltage Applied	V _{CC} = Max V _{IL} = Max	1 0			1	20	μΑ
l _{OZL}	Off-State Output Current, Low Level Voltage Applied	V _{IH} = Min	V _O = 0.4V				-20	μА
lį	Input Current at Maximum Input Voltage	V _{CC} = Max	$V_{j} = 7V (DM7 - V_{j} = 10V (54L)$	•			0.1	mA
1 _{IH}	High Level Input Current	V _{CC} = Max	V ₁ = 2.7V				20	μΑ
կլ_	Low Level Input Current	V _{CC} = Max	$V_1 = 0.4V$		-0.5		-200	μΑ
los	Short Circuit Output Current	V _{CC} = Max (Note 2) 54LS DM74		-50		-225	mA	
.05	2 On our output outfort			-40				
Icc	Supply Current	V _{CC} = Max, Outputs High				13	23	
		Outputs Open	Outputs Low			27	46	mA
·			Outputs Disab	led		32	54	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics at $V_{CC} = 5V$, $T_A = 25^{\circ}C$ (see Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	54LS Max	DM74LS Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 45 pF$ $R_L = 667 \Omega$	18	18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$C_L = 45 pF$ $R_L = 667 \Omega$	18	18	ns
t _{PZL}	Output Enable Time to Low Level	$C_L = 45 pF$ $R_L = 667 \Omega$	30	30	ns
^t PZH	Output Enable Time to High Level	$C_L = 45 pF$ $R_L = 667 \Omega$	23	23	ns
t _{PLZ}	Output Disable Time from Low Level	$C_L = 5 pF$ $R_L = 667\Omega$	25	25	ns
t _{PHZ}	Output Disable Time from High Level	$C_L = 5 pF$ $R_L = 667\Omega$	18	18	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 150 pF$ $R_L = 667 \Omega$		21	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$C_L = 150 pF$ $R_L = 667 \Omega$		22	ns
t _{PZL}	Output Enable Time to Low Level	$C_L = 150 pF$ $R_L = 667 \Omega$		33	ns
t _{PZH}	Output Enable Time to High Level	$C_L = 150 \text{ pF}$ $R_L = 667\Omega$		26	ns

Note: 54LS Output Load is $C_L = 50$ pF for t_{PLH} , t_{PHL} , t_{PZL} and t_{PZH} .



54LS245/DM54LS245/DM74LS245 TRI-STATE® Octal Bus Transceiver

General Description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input (G) can be used to disable the device so that the buses are effectively isolated.

Features

- Bi-Directional bus transceiver in a high-density 20-pin
- TRI-STATE outputs drive bus lines directly

- PNP inputs reduce DC loading on bus lines
- Hysteresis at bus inputs improve noise margins
- Typical propagation delay times, port-to-port 8 ns
- Typical enable/disable times 17 ns
- IOL (sink current)

54LS 12 mA

74LS 24 mA

■ I_{OH} (source current)


54LS -12 mA

74LS -15 mA

■ Alternate Military/Aerospace device (54LS245) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TL/F/6413-1

Order Number 54LS245DMQB, 54LS245FMQB, 54LS245LMQB, DM54LS245J, DM54LS245W, DM74LS245WM or DM74LS245N See NS Package Number E20A, J20A, M20B, N20A or W20A

Function Table

Enable G	Direction Control DIR	Operation
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation

H = High Level, L = Low Level, X = Irreloyart

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage
DIR or G 7V
A or B 5.5V
Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS245				Units		
oybo.	raiameter	Min	Nom	Max	Min	Nom	Max	Omita
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			٧
VIL	Low Level Input Voltage			0.7			0.8	٧
Юн	High Level Output Current			-12			-15	mA
loL	Low Level Output Current			12			24	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions			Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧	
HYS	Hysteresis (V _{T+} - V _{T-})	V _{CC} = Min			0.2	0.4		٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, V_{IL} = Max, I_{C}$		DM74	2.7			
		,	$V_{CC} = Min, V_{IL} = Min$ $V_{IL} = Max, I_{OH} = -3 \text{ mA}$		2.4	3.4		٧
		$V_{CC} = Min, V_{IL} = 0.5V, I_{C}$		DM54/DM74	2			
V _{OL}	Low Level Output Voltage	$V_{CC} = Min$	I _{OL} = 12 mA	DM74			0.4	
		$V_{IL} = Max$	I _{OL} = Max	DM54			0.4	V
		V _{IH} = Min		DM74			0.5	
lozh	Off-State Output Current, High Level Voltage Applied	V _{CC} = Max V _{IL} = Max	V _O = 2.7V				20	μΑ
lozL	Off-State Output Current, Low Level Voltage Applied	V _{IH} = Min	V _O = 0.4V				-200	μΑ
l _l	Input Current at Maximum	V _{CC} = Max	A or B	V _I = 5.5V			0.1	mA
	Input Voltage		DIR or G	V _I = 7V			0.1	'''^
l _{IH}	High Level Input Current	V _{CC} = Max, \	V _I = 2.7V				20	μΑ
l _{IL}	Low Level Input Current	V _{CC} = Max, \	V _I = 0.4V				-0.2	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-40		-225	mA	
Icc	Supply Current	Outputs High		V _{CC} = Max		48	70	
		Outputs Low]		62	90	mA
		Outputs at Hi-	-Z]		64	95	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, not to exceed one second duration

$\textbf{Switching Characteristics} \ \ V_{CC} = 5 \text{V, T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

			DM	54/74	
Symbol	Parameter	Conditions	LS245		Units
			Min	Max	
t _{PLH}	Propagation Delay Time, Low-to-High-Level Output		!	12	ns
t _{PHL}	Propagation Delay Time, High-to-Low-Level Output	C _L = 45 pF		12	ns
t _{PZL}	Output Enable Time to Low Level	Level R _L = 667Ω		40	ns
t _{PZH}	Output Enable Time to High Level			40	ns
t _{PLZ}	Output Disable Time from Low Level	$C_L = 5 pF$		25	ns
t _{PHZ}	Output Disable Time from High Level	$R_L = 667\Omega$		25	ns
t _{PLH}	Propagation Delay Time, Low-to-High-Level Output			16	ns
t _{PHL}	Propagation Delay Time, High-to-Low-Level Output	C _L = 150 pF		17	ns
t _{PZL}	Output Enable Time to Low Level	$R_L = 667\Omega$		45	ns
t _{PZH}	Output Enable Time to High Level			45	ns



54LS247/DM74LS247 **BCD to 7-Segment Decoder/Driver** with Open-Collector Outputs

General Description

The 'LS247 has active LOW open-collector outputs guaranteed to sink 12 mA (Military) or 24 mA (Commercial). It has the same electrial characteristics and pin connections as the 'LS47. The only difference is that the 'LS247 will ight the top bar (segment a) for numeral 6 and the bottom bar (segment d) for number 9. For detailed description and specifications please refer to the 'LS47 data sheet.

Connection Diagram


ΙŦ

Dual-In-Line Package

BI/RBO RBI -А3. A0 GND

TL/F/9822-1

Logic Symbol



TL/F/9822~2

 $V_{CC} = Pin 16$ GND = Pin 8

Order Number 54LS247DMQB, 54LS247FMQB, DM74LS247M or DM74LS247N See NS Package Number J16A, M16A, N16E or W16A

Pin Names	Description
A0-A3	BCD Inputs
RBI	Ripple Blanking Input (Active LOW)
<u>LT</u>	Lamp Test Input (Active LOW)
BI/RBO	Blanking Input (Avtive LOW) or
ŧ	Ripple Blanking Output (Active LOW)
ā-g	Segment Outputs (Active LOW)

2

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS247				Units		
Symbol	Falametei	Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
Пон	High Level Output Current			-50			-50	μа
l _{OL}	Low Level Output Current			12			24	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	,	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_{1} = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	54LS	2.4			V
	Voltage	V _{IL} = Max	DM74LS	2.4	3.4		•
I _{OFF}	Output High Current Segement Outputs	$V_{CC} = 5.5V, V_{M} = 15V$				250	μΑ
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.5	
	Voltage	V _{IH} = Min	DM74LS		0.35	0.5	٧
		I _{OL} = 12 mA, V _{CC} = Min	DM74LS		0.25	0.5	
lį	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
		V _{CC} = Max, V _I = 0.4V BI/RBO Input				-1.2	mA
los	Short Circuit	V _{CC} = Max	54LS	-0.3		-2.0	mA
	Output Current	(Note 2) DM74LS		-0.3		-2.0	III/
Icc	Supply Current	V _{CC} = Max				13	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics V_{CC} = +5V, T_A = +25°C (See Section 1 for Test Waveforms and Output Load)

		$\mathbf{R_L} = 2 \mathbf{k} \Omega$			
Symbol	Parameter	C _L :	= 15 pF	Units	
		Min	Max		
t _{PLH}	Propagation Delay Time Low to High Level Output		100	ns	
t _{PLH}	Propagation Delay Time High to Low Level Output		100	ns	




54LS248/DM74LS248 BCD to 7-Segment Decoder (with 2 $k\Omega$ Pull-Up Resistors)

General Description


The 'LS248 has active HIGH outputs with internal 2 k Ω pullup resistors. It has the same electrical characteristics and pin connections as the 'LS48. The only difference is that the 'LS248 will light the top bar (segment a) for numeral 6 and the bottom bar (segment d) for numeral 9. For detailed description and specifications please refer to the 'LS48 data sheet.

Connection Diagram

Dual-In-Line Package



Logic Symbol



GND = Pin 8

TL/F/10181-1

Order Number 54LS248DMQB, 54LS248FMQB, DM74LS248M or DM74LS248N See NS Package Number J16A, M16A, N16E or W16A

Pin Names	Description
A0-A3	BCD Inputs
RBI	Ripple Blanking Input (Active LOW)
<u>LT</u>	Lamp Test Input (Active LOW)
BI/RBO	Blanking Input (Active LOW) or
	Ripple Blanking Output (Active LOW)
a-g	Segment Outputs (Active HIGH)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS248			DM74LS24	8	Units	
- Symbol	raidilletei	Min	Nom	Max	Min	Nom	Max		
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage	2			2			V	
VIL	Low Level Input Voltage			0.7			0.8	V	
Іон	High Level Output Voltage			-0.1			-0.1	mA	
loL	Low Level Output Current			2			6	mA	
TA	Free Air Operating Temperature	-55		125	0		70	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧	
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max,	54LS	2.4			V	
		V _{IL} = Max	DM74	2.4			"	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$	54LS			0.4		
		V _{IH} = Min	DM74			0.5	٧	
		I _{OL} = 3.2 mA, V _{CC} = Min DM74				0.4		
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V				0.1	mA	
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ	
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA	
los	Short Circuit	V _{CC} = Max	54LS	-0.3		-2.0	mA	
Output Current		(Note 2)	DM74	-0.3		-2.0	""	
lcc	Supply Current	V _{CC} = Max				38	mA	
loff	Output High Current	Segment Inputs, V _O = 0.85	-1.3			μΑ		

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	$R_L = 2 ks$	Units		
	rarameter	Min	Max		
[†] PLH	Propagation Delay Time Low to High Level Output		100	ns	
^t PHL	Propagation Delay Time High to Low Level Output		100	ns	




54LS249/DM74LS249 BCD to 7-Segment Decoder (with Open-Collector Outputs)

General Description

The 'LS249 has active HIGH open-collector outputs and incorporates the Lamp Test and BI/RBO inputs. Additionally, the 'LS249 will light the top bar (segment a) for numeral 6 and the bottom bar (segment d) for numeral 9.


Connection Diagram

Dual-In-Line Package



TL/F/10213-1

Logic Symbol



V_{CC} = Pin 16 GND = Pin 8

Order Number 54LS249DMBQ, 54LS249FMBQ or DM74LS249N See NS Package Number J16A, N16E or W16A

Pin Names	Description
A ₀ -A ₃	BCD Inputs
Bi	Blanking Input (Active LOW)
[[T	Lamp Test Input (Active LOW)
BI/RBO	Blanking Input (Active LOW) or
	Ripple Blanking Output (Active LOW)
a-g	Segment Outputs (Active HIGH)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage Operating Free Air Temperature Range

54LS

-55°C to +125°C DM74LS 0°C to +70°C Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS249		1	DM74LS2	19	Units
	Talameter	Min	Nom	Max	Min	Nom	Max	O.m.s
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7	1		0.8	V
Іон	High Level Output Current			-0.25			-0.25	mA
l _{OL}	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max, 54LS		2.4			V
		V _{IL} = Max	DM74	2.7	3.4		•
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
		V _{IH} = Min	DM74		0.35	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V$				0.1	mA
ſ _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	Inputs	-0.03		-0.4	mA
			BI/RBO	-0.09		-1.2] ""
los	Short Circuit	V _{CC} = Max (Note 2)	54LS	-0.3		-2.0	mA
Output Current	Output Current		DM74	-20		-100	""
Icc	Supply Current	$V_{CC} = Max, V_{IN} = 4.5V$				15	mA


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics at $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	R _L =	Units	
		Min	Max	
t _{PLH} t _{PHL}	Propagation Delay Time A_n to a-g (54LS $R_L = 2 k\Omega$)		100 100	ns
t _{PLH} t _{PHL}	Propagation Delay Time $\overline{\rm BI}$ to a-g (54LS R _L = 6 k Ω)		100 100	ns

Numerical Designations—Resultant Displays



Truth Table


Decimal				Inputs						Output				
or				inputs			<u> </u>			Output	<u> </u>			
Function	LŦ	A ₃	A ₂	A 1	A ₀	BI/RBO	а	b	С	d	е	f	g	Note
0	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	L	1
1	Н	L	L	L	Н	н	L	Н	Н	L	L	L	L	1
2	Н	L	L	Н	L	н	Н	Н	L	Н	Н	L	Н	
3	Н	L	L	Н	Н	н	Н	Н	Н	Н	·L	L	Н	
4	н	L	н	L	L	н	L	Н	Н	L	L	Н	Н	
5	Н	L	Н	L	Н	н	Н	L	Н	Н	L	Н	Н	
6	Н	L	Н	Н	L	Н	L	L	Н	Н	Н	Н	Н	
7	Н	L	Н	Н	Н	Н	Н	Н	Н	L	L	L	L	
8	Н	Н	L	L	L	н	Н	Н	Н	Н	Н	Н	Н	
9	Н	н	L	L	Н	н	Н	Н	Н	L	L	н	Н	
10	H	н	L	н	L	Н	L	L	L	Н	Н	L	Н	
11	Н	Н	L	Н	Н	Н	L	L	Н	Н	L.	L	Н	
12	Н	Н	н	L	L	Н	L	Н	L	L	L	Н	Н	
13	Н	Н	Н	L	Н	н	Н	L	L	Н	L	Н	Н	
14	н	н	н	н	, L	Н	L	L	L	Н	н	н	Н	
15	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	
Bī	X	X	Х	Х	Х	L '	L	L	L	L	L	L	L	2
LT	L	×	Х	Х	Х	н	н	Н	Н	Н	Н	Н	Н	3

Note 1: BI/RBO is wired-AND logic serving as blanking input (B) and/or ripple-blanking output (RBO). The blanking out (BI) must be open or held at a HIGH level when output functions 0 through 15 are desired. X = input may be HIGH or LOW.

Note 2: When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a LOW level, regardless of the state of any other input

Note 3: When the blanking input/ripple-blanking output (BI/RBO) is open or held at a HIGH level, and a LOW level is applied to lamp test input, all segment outputs go to a HIGH level.

TL/F/10213-4



OUTPUT



DM54LS251/DM74LS251 TRI-STATE® Data Selectors/Multiplexers

General Description

These data selectors/multiplexers contain full on-chip binary decoding to select one-of-eight data sources, and feature a strobe-controlled TRI-STATE output. The strobe must be at a low logic level to enable these devices. The TRI-STATE outputs permit direct connection to a common bus. When the strobe input is high, both outputs are in a high-impedance state in which both the upper and lower transistors of each totem-pole output are off, and the output neither drives nor loads the bus significantly. When the strobe is low, the outputs are activated and operate as standard TTL totempole outputs.


To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable time is shorter than the average output enable time.

Features

- TRI-STATE version of LS151
- Interface directly with system bus
- Perform parallel-to-serial conversion
- Permit multiplexing from N-lines to one line
- Complementary outputs provide true and inverted data
- Maximum number of common outputs 54LS 49
 - 74LS 129
- Typical propagation delay time (D to Y) 54LS 17 ns
- 74LS 17 ns
- Typical power dissipation
 - 54LS 35 mW
 - 74LS 35 mW

Connection Diagram

Dual-In-Line Package



TI /F/6415-1

Order Number DM54LS251J, DM54LS251W. DM74LS251M or DM74LS251N See NS Package Number J16A, M16A, N16E or W16A

Function Table

		nputs		Outputs		
	Select		Strobe	v	w	
С	В	Α	s	•		
Х	Х	Х	Н	z	Z	
L	L	L	L	D0	D0	
L	L	Н	L	D1	D1	
L	Н	L	L	D2	D2	
L	Н	Н	L	D3	D3	
H	L	L	L	D4	D4	
н	L	Н	L	D5	D5	
Н	Н	L	L	D6	D6	
Н	н	Н	L	D7	D7	

H = High Logic Level, L = Low Logic Level,

X = Don't Care, Z = High Impedance (Off)

D0, D1 ... D7 = The level of the respective D input

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Occasion From Air Temperature Research

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS251				Units		
Cymbol	T diameter	Min	Nom	Max	Min	Nom	Max	Onno
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
Іон	High Level Output Current			-1			-2.6	mA
loL	Low Level Output Current			12			24	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _J	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.4	3.4		v
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.4	3.1		V
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max DM54			0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	v
		$I_{OL} = 12 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
l ₁	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
lozh	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.7V$ $V_{IH} = Min, V_{IL} = Max$				20	μΑ
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-20	μΑ
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	
	Output Current	(Note 2) DM74		-20		-100	mA
Icc1	Supply Current	V _{CC} = Max (Note 3)			6.1	10	mA
I _{CC2}	Supply Current	V _{CC} = Max (Note 4)			7.1	12	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC1} is measured with the outputs open, STROBE grounded, and all other inputs at 4.5V.


Note 4: I_{CC2} is measured with the outputs open and all inputs at 4.5V.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

				R _L =	667Ω		
Symbol	Parameter	From (Input) to (Output)	C _L =	45 pF	CL =	150 pF	Units
		to (output)	Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	A, B, C (4 Levels) to Y		45		53	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A, B, C (4 Levels) to Y		45		53	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A, B, C (3 Levels) to W		33		38	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A, B, C (3 Levels) to W		33		42	ns
tpLH	Propagation Delay Time Low to High Level Output	D to Y		28		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	D to Y		28		38	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	D to W		15		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	D to W		15		25	ns
t _{PZH}	Output Enable Time to High Level Output	Strobe to Y		45		60	ns
t _{PZL}	Output Enable Time to Low Level Output	Strobe to Y		40		51	ns
t _{PHZ}	Output Disable Time from High Level Output (Note 1)	Strobe to Y		45			ns
t _{PLZ}	Output Disable Time from Low Level Output (Note 1)	Strobe to Y		25			ns
t _{PZH}	Output Enable Time to High Level Output	Strobe to W		27		40	ns
t _{PZL}	Output Enable Time to Low Level Output	Strobe to W	i.	40		47	ns
t _{PHZ}	Output Disable Time from High Level Output (Note 1)	Strobe to W		55			ns
t _{PLZ}	Output Disable Time from Low Level Output (Note 1)	Strobe to W		25			ns

Note 1: $C_L = 5 pF$

Logic Diagram



TL/F/6415-2



54LS253/DM54LS253/DM74LS253 TRI-STATE® Data Selectors/Multiplexers

General Description

Each of these Schottky-clamped data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR gates. Separate output control inputs are provided for each of the two four-line sections.


The TRI-STATE outputs can interface directly with data lines of bus-organized systems. With all but one of the common outputs disabled (at a high impedance state), the low impedance of the single enabled output will drive the bus line to a high or low logic level.

Features

- TRI-STATE version of LS153 with same pinout
- Schottky-diode-clamped transistors
- Permit multiplexing from N-lines to one line
- Performs parallel-to-serial conversion
- Strobe/output control
- High fanout totem-pole outputs
- Typical propagation delay Data to output 12 ns Select to output 21 ns
- Typical power dissipation 35 mW
- Alternate Military/Aerospace device (54LS253) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TI /F/6416-1

Order Number 54LS253DMQB, 54LS253FMQB, 54LS253LMQB, DM54LS253J, DM54LS253W, DM74LS253M or DM74LS253N See NS Package Number E20A, J16A, M16A, N16E or W16A

Function Table

1	ect uts	Data				Output Control	Output
В	Α	C	C1	C2	СЗ	G	Υ
Х	Х	Х	Х	Х	Х	Н	Z
L	L	L	Χ	Χ	Χ	L	L
L	L	Н	Χ	Χ	Х	L	н
L	Н	Х	L	Χ	Х	L	L
L	Н	Х	Н	Χ	Х	L	н
Н	L	Х	Х	L	X	L	L
н	L	Х	Χ	Н	Х	L	Н
Н	Н	Х	Х	Χ	L	L	L
Н	Н	Х	Х	Х	Н	L	Н

Address Inputs A and B are common to both sections

H = High Level, L = Low Level, X = Don't Care, Z = High Impedance (off).

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS253				Units		
	i didinotoi	Min	Nom	Max	Min	Nom	Max	00
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
ЮН	High Level Output Current	1		1			-2.6	mA
l _{OL}	Low Level Output Current			12			24	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.4	3.4		v	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.4	3.1		•	
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54			0.4	v	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74			0.5		
		$I_{OL} = 12 \text{ mA}, V_{CC} = \text{Min}$	DM74			0.4		
Ŋ	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA	
l _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ	
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA	
l _{OZH}	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.7V$ $V_{IH} = Min, V_{IL} = Max$				20	μΑ	
l _{OZL}	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4$ $V_{IH} = Min, V_{IL} = Max$				-20	μΑ	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA	
	Output Current	(Note 2) DM		-20		-100	111/2	
I _{CC1}	Supply Current	V _{CC} = Max (Note 3)			7	12	mA	
I _{CC2}	Supply Current	V _{CC} = Max (Note 4)			8.5	14	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: ICC1 is measured with all outputs open, and all the inputs grounded.


Note 4: I_{CC2} is measured with the outputs open, OUTPUT CONTROL at 4.5V and all other inputs grounded.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

		From (Input)		RL =	667Ω		
Symbol	Parameter	To (Output)	CL =	45 pF	C _L = 150 pF		Units
			Min	Max	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	Data to Y		25		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Y		20		30	ns
^t PLH	Propagation Delay Time Low to High Level Output	Select to Y		45		54	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Y		32		44	ns
^t PZH	Output Enable Time to High Level Output	Output Control to Y		18		32	ns
t _{PZL}	Output Enable Time to Low Level Output	Output Control to Y		23		35	ns
t _{PHZ}	Output Disable Time from High Level Output (Note 1)	Output Control to Y		41			ns
t _{PLZ}	Output Disable Time from Low Level Output (Note 1)	Output Control to Y		27			ns

Note 1: C_L = 5 pF.

Logic Diagram



TL/F/6416~2



54LS256/DM74LS256 Dual 4-Bit Addressable Latch

General Description

The 'LS256 is a dual 4-bit addressable latch with common control inputs; these include two Address inputs (A0, A1), an active LOW enable input (\overline{E}) and an active LOW Clear input (\overline{CL}) . Each latch has a Data input (D) and four outputs (Q0-Q3).

When the Enable (\overline{E}) is HIGH and the Clear input (\overline{CL}) is LOW, all outputs (Q0–Q3) are LOW. Dual 4-channel demultiplexing occurs when the \overline{CL} and \overline{E} are both LOW. When \overline{CL} is HIGH and \overline{E} is LOW, the selected output (Q0–Q3), determined by the Address inputs, follows D. When the \overline{E} goes HIGH, the contents of the latch are stored. When operating in the addressable latch mode (\overline{E} = LOW, \overline{CL} = HIGH), changing more than one bit of the Address (A0, A1)


could impose a transient wrong address. Therefore, this should be done only while in the memory mode ($\overline{E}=\overline{CL}=HIGH$).

Features


- Serial-to-parallel capability
- Output from each storage bit available
- Random (addressable) data entry
- Easily expandable
- Active low common clear

Connection Diagram

Logic Symbol



Order Number 54LS256DMQB, 54LS256FMQB or DM74LS256N See NS Package Number J16A, N16E or W16A



V_{CC} = Pin 16 GND = Pin 8

Pin Names	Description
A0, A1	Common Address Inputs
Da, Db	Data Inputs
Ē	Common Enable Input (Active LOW)
CL	Conditional Clear Input (Active LOW)
Q0 _a -Q ₃ a	Side A Latch Outputs
Q0 _b -Q ₃ b	Side B Latch Outputs

Truth Table


	Inputs				Out	puts		Mode
CL	Ē	A0	A1	Q0	Q1	Q2	Q3	mode
L	Н	Х	Х	٦	L	L	L	Clear
L	L	L	L	D	L	L	L	Demultiplex
L	L	Н	L	L	D	L	L	
L	L	L	Н	L	L	D	L	
L	L	Н	Н_	L	L	L	D	
Н	Н	Х	Х	Q _{t-1}	Q_{t-1}	Q_{t-1}	Q_{t-1}	Memory
Н	L	L	L	D	Q_{t-1}	Q_{t-1}	Q _{t-1}	Addressable
H	L	Н	L	Q_{t-1}	D	Q_{t-1}	Q_{t-1}	Latch
Н	L	L	Н	Q_{t-1}	Q_{t-1}	D	Q_{t-1}	
Н	L	Н	Н	Q _{t-1}	Q_{t-1}	Q_{t-1}	D	

t-1 = Bit time before address change or rising edge of E
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

Mode Selection

Ē	CL	Mode
L	н	Addressable Latch
Н	Н	Memory
L	L	Active HIGH 4-Channel Demultiplexers
Н	L	Clear

Logic Diagram



TL/F/9823-3

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS256			DM74LS25	6	Units
Зушьог	Faiailletei	Min	Nom	Max	Min	Nom	Max	Office
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
Іон	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H)	Setup Time HIGH, D _n to E	20			20			ns
t _h (H)	Hold Time HIGH, D _n to E	0			0			ns
t _s (L)	Setup Time LOW, D _n to E	15			15			ns
t _h (L)	Hold Time LOW, D _n to Ē	0			0			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW, A _n to E	0			0			ns
t _w (L)	E Pulse Width LOW	17			17			ns

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	54LS	2.5			v	
	Voltage	V _{IL} = Max	DM74	2.7	3.4		•	
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4		
	Voltage	V _{IH} = Min	DM74		0.35	0.5	٧	
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4		
11	Input Current @ Max	V _{CC} = Max, V _I = 10V	Inputs			0.1	mA	
	Input Voltage		Ē			0.2	IIIA	
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$	Inputs			20	μА	
			Ē			40	1 "	
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	Inputs			-0.4	mA	
			Ē			-0.8	""	
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA	
Output Current	(Note 2)	DM74	-20		-100	1111		
Icc	Supply Current	V _{CC} = Max				25	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC}=+5.0V$, $T_A=+25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	$R_L = 2 k\Omega$ $C_L = 15 pF$	Units	
		Max		
t _{PLH}	J		ns	
t _{PLH} t _{PHL}			ns	
t _{PLH}	1		ns	
t _{PLH}			ns	



54LS257A/DM54LS257B/DM74LS257B, 54LS258A/DM54LS258B/DM74LS258B TRI-STATE® Quad 2-Data Selectors/Multiplexers

General Description

These Schottky-clamped high-performance multiplexers feature TRI-STATE outputs that can interface directly with data lines of bus-organized systems. With all but one of the common outputs disabled (at a high impedance state), the low impedance of the single enabled output will drive the bus line to a high or low logic level. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output enable circuitry is designed such that the output disable times are shorter than the output enable times.


This TRI-STATE output feature means that n-bit (paralleled) data selectors with up to 258 sources can be implemented for data buses. It also permits the use of standard TTL registers for data retention throughout the system.

Features

- TRI-STATE versions LS157 and LS158 with same pinouts
- Schottky-clamped for significant improvement in A-C performance
- Provides bus interface from multiple sources in highperformance systems
- Average propagation delay from data input 12 ns
- Typical power dissipation LS257B 50 mW LS258B 35 mW
- Alternate military/aerospace devices (54LS257A/ 54LS258A) are available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagrams


Dual-In-Line Package



TL/F/6417-1

Order Number 54LS257ADMQB, 54LS257AFMQB, 54LS257ALMQB, DM54LS257BJ, DM54LS257BW, DM74LS257BM or DM74LS257BN See NS Package Number E20A, J16A, M16A, N16E or W16A

Dual-In-Line Package



TL/F/6417-

Order Number 54LS258ADMQB, 54LS258AFMQB, 54LS258ALMQB, DM54LS258BJ, DM54LS258BW, DM74LS258BM or DM74LS258BN See NS Package Number E20A, J16A, M16A, N16E or W16A

Function Table

	inputs	Output Y			
Output Control	Select	A	В	LS257	LS258
Н	Х	Х	X	Z	Z
L	L	L	Х	L	Н
L	L	Н	Х	Н	L
L	Н	X	L	L	н
L	н	X	Н	Н	L

H = High Level, L = Low Level, X = Don't Care, Z = High Impedance (off)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

 $\begin{array}{ll} \text{DM54LS and 54LS} & -55^{\circ}\text{C to} + 125^{\circ}\text{C} \\ \text{DM74LS} & 0^{\circ}\text{C to} + 70^{\circ}\text{C} \\ \end{array}$

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS257B			DM74LS257B			Units
Symbol	rarameter	Min	Nom	Max	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	V
ЮН	High Level Output Current			-1			-2.6	mA
loL	Low Level Output Current			12			24	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

'LS257B Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
Vı	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.4	3.4		v	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.4	3.1		•	
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4		
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	ł	0.35	0.5	V	
		$I_{OL} = 12 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4		
l _l	Input Current @ Max	V _{CC} = Max,	Select			0.2	mA	
	Input Voltage	$V_{l} = 7V$	Other			0.1	I MA	
Iн	High Level Input	V _{CC} = Max,	Select			40	μΑ	
	Current	$V_I = 2.7V$	Other			20	,	
I _I L	Low Level Input V _{CC} = Max,		Select			-0.8	mA	
	Current	$V_{l} = 0.4V$	Other			-0.4		
Гохн	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.7V$ $V_{IH} = Min, V_{IL} = Max$				20	μΑ	
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-20	μΑ	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA	
	Output Current	(Note 2)	DM74	-20		-100	1111/2	
ICCH	Supply Current with Outputs High	V _{CC} = Max (Note 3)			5.9	10	mA	
ICCL	Supply Current with Outputs Low	V _{CC} = Max (Note 3)			9.2	16	mA	
Iccz	Supply Current with Outputs Disabled	V _{CC} = Max (Note 3)			12	19	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: ICC is measured with all outputs open and all possible inputs grounded, while achieving the stated output conditions.

'LS257B Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

	From (Input			R _L =	667Ω		
Symbol	Parameter	To (Output)	C _L =	45 pF C _L		150 pF	Units
			Min	Max	Min	Max	
[†] PLH	Propagation Delay Time Low to High Level Output	Data to Output		18		27	ns
^t PHL	Propagation Delay Time High to Low Level Output	Data to Output		18		27	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Output		28		35	ns
^t PHL	Propagation Delay Time High to Low Level Output	Select to Output		35		42	ns
t _{PZH}	Output Enable Time to High Level Output	Output Control to Y		15		27	ns
t _{PZL}	Output Enable Time to Low Level Output	Output Control to Y		28		38	ns
t _{PHZ}	Output Disable Time from High Level Output (Note 1)	Output Control to Y		26			ns
t _{PLZ}	Output Disable Time from Low Level Output (Note 1)	Output Control to Y		25			ns

Note 1: $C_L = 5 pF$.

Recommended Operating Conditions

Symbol	ol Parameter		DM54LS258B			DM74LS258B		
Cymbol	i alamotoi	Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Іон	High Level Output Current			-1			-2.6	mA
loL	Low Level Output Current			12			24	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

'LS258B Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.4	3.4		v	
Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.4	3.1				
V _{OL} Low Level Output		V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4		
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	V	
		$I_{OL} = 12 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4		
l _l	Input Current @ Max	V _{CC} = Max,	Select			0.2	mA	
Input Voltage	Input Voltage	V ₁ = 7V	Other			0.1		
l _{IH}	High Level Input	V _{CC} = Max,				40	μА	
	Current	$V_I = 2.7V$	Other			20	""	

'LS258B Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
IL	Low Level Input	$V_{CC} = Max,$	Select			-0.8	mA	
	Current	$V_{\parallel} = 0.4V$	Other			-0.4	"	
l _{OZH}	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.7V$ $V_{IH} = Min, V_{IL} = Max$				20	μΑ	
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-20	μА	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA	
	Output Current	(Note 2)	DM74	-20		-100] "'	
Іссн	Supply Current with Outputs High	V _{CC} = Max (Note 3)			4.1	7	mA	
ICCL	Supply Current with Outputs Low	V _{CC} = Max (Note 3)			9	14	mA	
Iccz	Supply Current with Outputs Disabled	V _{CC} = Max (Note 3)			12	19	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: ICC is measured with all outputs open and all possible inputs grounded, while achieving the stated output conditions.


'LS258B Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input)		R _L =	667Ω		_}	
Symbol	Parameter	To (Output)	C _L =	45 pF	C _L =	150 pF	Units	
			Min	Max	Min	Max		
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Output		18		27	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Output		18		27	ns	
^t PLH	Propagation Delay Time Low to High Level Output	Select to Output		28		35	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Output		35		42	ns	
^t PZH	Output Enable Time to High Level Output	Output Control to Y		15		27	ns	
t _{PZL}	Output Enable Time to Low Level Output	Output Control to Y		28		38	ns	
t _{PHZ}	Output Disable Time from High Level Output (Note 4)	Output Control to Y		26			ns	
[†] PLZ	Output Disable Time from Low Level Output (Note 4)	Output Control to Y		25			ns	

Note 4: C_L = 5 pF.


Logic Diagrams

LS257B



TL/F/6417-3

LS258B



TL/F/6417-4



54LS259/DM74LS259 8-Bit Addressable Latches

General Description

These 8-bit addressable latches are designed for general purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches, and being a 1-of-8 decoder or demultiplexer with active-high outputs.

Four distinct modes of operation are selectable by controlling the clear and enable inputs as enumerated in the function table. In the addressable-latch mode, data at the datain terminal is written into the addressed latch. The addressed latch will follow the data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latches, the enable should be held high (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output will follow the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs.

Features

- 8-Bit parallel-out storage register performs serial-to-parallel conversion with storage
- Asynchronous parallel clear
- Active high decoder
- Enable/disable input simplifies expansion
- Direct replacement for Fairchild 9334
- Expandable for N-bit applications
- Four distinct functional modes
 Typical propagation delay times:
 - Enable-to-output 18 ns Data-to-output 16 ns Address-to-output 21 ns
 - Clear-to-output 17 ns
- Fan-out


I_{OL} (sink current) 54LS259 4 mA

74LS259 8 mA

IOH (source current) -0.4 mA

■ Typical I_{CC} 22 mA

Connection Diagram



Order Number 54LS259DMQB, 54LS259FMQB, 54LS259LMQB, DM74LS259WM or DM74LS259N See NS Package Number E20A, J16A, M16B, N16E or W16A

Function Table

Inpu	ts	Output of Addressed	Each Other	Function
Clear	Ē	Latch	Output	
Н	L	D	Q _{i0}	Addressable Latch
H	Н	Q _{i0}	Q _{i0}	Memory
L	L	D	L	8-Line Demultiplexer
L	Н	L	L	Clear

Latch Selection Table

S	elect Inpu	Latch	
С	В	Α	Addressed
L	L	L	0
L	L	Н	1
L	Н	L	2
L	H	Н	3
H	L	L	4
H	L	Н	5
Н	Н	L	6
Н	H	Н	7

H = High Level, L = Low Level

D = the Level of the Data Input

 $Q_{i0}=$ the Level of Q_i ($i=0,1,\dots 7$, as Appropriate) before the Indicated Steady-State Input Conditions Were Established.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter Supply Voltage		54LS259			DM74LS259			Units
			Min	Nom	Max	Min	Nom	Max	Oills
Vcc			4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2			2			٧
V _{IL}	Low Level Input Voltage				0.7			0.8	٧
Іон	High Level Output Cu	ırrent			-0.4			-0.4	mA
loL	Low Level Output Current				4			8	mA
t _W	Pulse Width (Note 7)	Enable	17			15			ns
		Clear	17			15			
tsu	Setup Time (Notes 1, 2, 3 & 7)	Data	20↑			15↑			ns
		Select	15↓			15↓			
t _H	Hold Time (Notes 1, 2 & 7)	Data	5↑			0↑			ns
		Select	01			0↑			
T _A	Free Air Operating Temperature		-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 4)	Max	Units	
V _I	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	54LS	2.5			V	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4			
, J.	Low Level Output	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$	54LS			0.4	٧	
	Voltage		DM74		0.35	0.5		
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4		
lj	Input Current @ Max	$V_{CC} = Max, V_I = 7V$ $V_I = 10V$	DM74			0.1 r	mA	
	Input Voltage		54LS					
ηн	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ	
IIL	Low Level Input Current	V _{CC} = Max, V _I = 0.4V				-0.4	mA	
	Enable	$V_{CC} = 5.0, V_1 = 0.4V$				-0.8		
los	Short Circuit Output Current	V _{CC} = Max	54LS	-20		-100	mA	
		(Note 5)	DM74	-20		-100		
lcc	Supply Current	V _{CC} = Max (Note 6)			22	36	mA	

Note 1: The symbols (↓, ↑) indicate the edge of the clock pulse used for reference: ↑ for rising edge, ↓ for falling edge.

Note 2: Setup and hold times are with reference to the enable input.

Note 3: The select-to-enable setup time is the time before the High-to-Low enable transition that the select must be stable so that the correct latch is selected and the others not affected.

Note 4: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: I_{CC} is measured with all inputs at 4.5V, and all outputs open.

Note 7: $T_A = 25$ °C and $V_{CC} = 5V$.

Symbol		From (Input) To (Output)	54LS C _L = 15 pF		$\begin{aligned} \text{DM74LS} \\ \text{C}_{\text{L}} &= 50 \text{ pF} \\ \text{R}_{\text{L}} &= 2 \text{ k}\Omega \end{aligned}$		Units
	Parameter						
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable to Output		27		38	ns
[†] PHL	Propagation Delay Time High to Low Level Output	Enable to Output		24		32	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Output		30		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Output		20		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Output		30		41	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Output		29		38	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Output		18		36	ns




54LS260/DM74LS260 Dual 5-Input NOR Gate

General Description

This device contains two individual five input gates, each of which perform the logic NOR function.

Connection Diagram



TL/F/9824-

Order Number 54LS260DMQB, 54LS260FMQB, 54LS260LMQB, DM74LS260M or DM74LS260N See NS Package Number E20A, J14A, M14A, N14A or W14B

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS260			DM74LS260			Units
Oyinboi	raiametei	Min	Nom	Max	Min	Nom	Max	Oillis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	V
loн	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
V_{I}	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 mA$				-1.5	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	54LS	2.5			V	
	Voltage	V _{IL} = Max	DM74	2.7				
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4		
	Voltage	V _{IH} = Min	DM74			0.5	٧	
		I _{OL} = 4 mA, V _{CC} = Min	DM74			0.4		
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V$				0.1	mA	
lін	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ	
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	54LS			-0.40	mA	
			DM74			-0.36	ША	
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA	
	Output Current	(Note 2)	DM74	-20		-100	I IIIA	
Icch	Supply Current with Outputs High	V _{CC} = Max, V _{IN} = GND				4.0	mA	
ICCL	Supply Current with Outputs Low	V _{CC} = Max, V _{IN} = Open				5.5	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

 $V_{CC} = +5V$, $T_A = +25$ °C (See Section 1 for Test Waveforms and Ouput Load)

Symbol	Parameter	$R_L = 2 k\Omega$	Units		
	· drameter	Min	Max	J	
^t PLH	Propagation Delay Time Low to High Level Output		10	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output		12	ns	




54LS266/DM74LS266 Quad 2-Input Exclusive-NOR Gate with Open-Collector Outputs

General Description

This device contains four independent gates each of which performs the logic exclusive-OR function. Outputs are open collector

Connection Diagram

Dual-In-Line Package



TL/F/10182-1

Order Number 54LS266DMQB, 54LS266FMQB, DM74LS266M or DM74LS266N See NS Package Number J14A, M14A, N14A or W14B

Truth Table

Inp	uts	Outputs
Α	В	z
L	L	Н
L	Н	L
Н	L	L
Н	Н	н

H = HIGH Voltage Level

L = LOW Voltage Level

2

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

 $\begin{array}{ccc} 54 \text{LS} & -55^{\circ}\text{C to} + 125^{\circ}\text{C} \\ \text{DM74LS} & 0^{\circ}\text{C to} + 70^{\circ}\text{C} \\ \text{Storage Temperature Range} & -65^{\circ}\text{C to} + 150^{\circ}\text{C} \\ \end{array}$

The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note: The "Absolute Maximum Ratings" are those values

beyond which the safety of the device cannot be guaran-

teed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics"

table are not guaranteed at the absolute maximum ratings.

Recommended Operating Conditions

Symbol	Parameter	54LS266			DM74LS266			Units
Symbol		Min	Nom	Max	Min	Nom	Max	Oims
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Юн	High Level Output Current			-0.1			-0.4	mA
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V_{l}	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max,$	54LS	2.5			V
	Voltage	V _{IL} = Max	DM74	2.7			,
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
	Voltage	V _{IH} = Min	DM74			0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74			0.4	
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V				0.2	mA
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				40	μА
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.8	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	111/4
lcc	Supply Current	V _{CC} = Max				13	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol Parameter		R _L = C _L =	Units	
		Min	Max	
[†] PLH	Propagation Delay Time Low to High Level Output		23	ns
[†] PHL	Propagation Delay Time High to Low Level Output		23	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.



54LS273/DM74LS273 8-Bit Register with Clear

General Description


The 'LS273 is a high speed 8-bit register, consisting of eight D-type flip-flops with a common Clock and an asynchronous active LOW Master Reset. This device is supplied in a 20-pin package featuring 0.3 inch row spacing.

Features

- Edge-triggered
- 8-bit high speed register
- Parallel in and out
- Common clock and master reset

Connection Diagram

Dual-In-Line Package



TL/F/9825-1

Order Number 54LS273DMQB, 54LS273FMQB, 54LS273LMQB, DM74LS273M or DM74LS273N See NS Package Number E20A, J20A, M20B, N20A or W20A

Pin Names	Description
CP	Clock Pulse Input (Active Rising Edge)
D0-D7	Data Inputs
MR	Asynchronous Master Reset Input (Active LOW)
Q0-Q7	Flip-Flop Outputs

2

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

54LS —55°C to +125°C

DM74LS 0°C to +70°C
Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS273			DM74LS27	3	Units
Symbol	raidiletei	Min	Nom	Max	Min	Nom	Max	-
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Іон	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW D _n to CP	15 15			15 15			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW D _n to CP	5 5			5 5			ns
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	20 20			20 20			ns
t _w (L)	MR Pulse Width LOW	20			20			ns
t _{rec}	Recovery Time MR to CP	15			15			ns

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Vj	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max,$	54LS	2.5			ν
	Voltage	V _{IL} = Max	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
	Voltage	V _{IH} = Min	DM74		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
lıL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	""
Icc	Supply Current	V _{CC} = Max				27	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	54LS		$\begin{array}{c} \textbf{DM74LS} \\ \textbf{R}_{\textbf{L}} = 2 \mathbf{k} \Omega \end{array}$		Units	
Cymbo.	T diameter						
		Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	30		30		MHz	
t _{PLH}	Propagation Delay		32		24	ns	
t _{PHL}	CP to Q _n		32		24		
^t PLH	Propagation Delay MR to Q _n		32		27	ns	

Functional Description

The 'LS273 is an 8-bit parallel register with a common Clock and common Master Reset. When the MR input is LOW, the Q outputs are LOW, independent of the other inputs. Information meeting the setup and hold time requirements of the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock input.

Truth Table


	Inputs	Outputs	
MR	CP	Dn	Qn
L	Х	Х	L
Н	_	Н	Н
Н		L	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Logic Symbol




TL/F/9825-2

 $V_{CC} = Pin 20$

GND = Pin 10

Logic Diagram





54LS279/DM54LS279/DM74LS279 Quad S-R Latches

General Description

The 'LS279 consists of four individual and independent Set-Reset Latches with active low inputs. Two of the four latches have an additional \overline{S} input ANDed with the primary \overline{S} input. A low on any \overline{S} input while the \overline{R} input is high will be stored in the latch and appear on the corresponding Q output as a high. A low on the \overline{R} input while the \overline{S} input is high will clear the Q output to a low. Simultaneous transistion of the \overline{R} and \overline{S} inputs from low to high will cause the Q output


to be indeterminate. Both inputs are voltage level triggered and are not affected by transition time of the input data.

Features

 Alternate military/aerospace device (54LS279) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TL/F/6420-1

Order Number 54LS279DMQB, 54LS279FMQB, 54LS279LMQB, DM54LS279J, DM74LS279M or DM74LS279N See NS Package Number E20A, J16A, M16A, N16E or W16A

Function Table

Inpu	uts	Output
S(1)	R	Q
L	L	H*
L	Н	Н
Н	L	L
Н	Н	Q_0

H = High Level

L = Low Level

Q₀ = The Level of Q before the indicated input conditions were established.

*This output level is pseudo stable; that is, it may not persist when the \overline{S} and \overline{R} inputs return to their inactive (high) level.

Note 1: For latches with double S inputs:

H = both S inputs high

 $L = one or both \overline{S} inputs low$

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

 $\begin{array}{cccc} {\rm DM54LS~and~54LS} & & & -55^{\circ}{\rm C~to~} + 125^{\circ}{\rm C} \\ {\rm DM74LS} & & & 0^{\circ}{\rm C~to~} + 70^{\circ}{\rm C} \\ \end{array}$

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54LS279			DM74LS279			
Gymbol	raiametei	Min	Nom	Max	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧	
V _{IH}	High Level Input Voltage	2			2			V	
V _{IL}	Low Level Input Voltage			0.7			0.8	V	
Юн	High Level Output Current			-0.4			-0.4	mA	
loL	Low Level Output Current			4			8	mA	
TA	Free Air Operating Temperature	-55		125	0		70	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
Vį	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$				1.5	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.5		٧	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.5		,	
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4		
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	V	
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	7	
11	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA	
l _{iH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ	
l _{IL}	Low Level Input Current	V _{CC} = Max, V _I = 0.4V				-0.4	mA	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	-100 mA	
	Output Current	(Note 2)	DM74	-20		-100	'''^	
Icc	Supply Current	V _{CC} = Max (Note 3)			3.8	7	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all \overline{R} inputs grounded, all \overline{S} inputs at 4.5V and all outputs open.

п	•
	74

		From (Input)		R _L =	2 k Ω		
Symbol	Parameter	To (Output)	C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	S̄ to Q		22		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	≅ to Q		15		23	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	R to		27		33	ns



54LS283/DM54LS283/DM74LS283 4-Bit Binary Adders with Fast Carry

General Description

These full adders perform the addition of two 4-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. These adders feature full internal look ahead across all four bits. This provides the system designer with partial lookahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion.

Features


- Full-carry look-ahead across the four bits
- Systems achieve partial look-ahead performance with the economy of ripple carry
- Typical add times

Two 8-bit words 25 ns

Two 16-bit words 45 ns

- Typical power dissipation per 4-bit adder 95 mW
- Alternate Military/Aerospace device (54LS283) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



TL/F/6421-1

Order Number 54LS283DMQB, 54LS283FMQB, 54LS283LMQB, DM54LS283J, DM54LS283W, DM74LS283M or DM74LS283N See NS Package Number E20A, J16A, M16A, N16E or W16A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

DM54LS and 54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range $-65^{\circ}\text{C to} + 150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54LS283			DM74LS283			
Symbol	Parameter	Min	Nom	Max	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage	2			2			V	
V _{IL}	Low Level Input Voltage			0.7			0.8	V	
Іон	High Level Output Current			-0.4			-0.4	mA	
loL	Low Level Output Current			4			8	mA	
T _A	Free Air Operating Temperature	-55		125	0		70	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	,	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$				-1.5	٧
V _{OH}	High Level Output V _{CC} = Min, I _{OH} = Max		DM54	2.5	3.4		v
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		•
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	\ v
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
lį	Input Current @ Max Input Voltage	V _{CC} = Max	A, B			0.2	mA
		V _I = 7V	CO			0.1	10/5
Iн	High Level Input	V _{CC} = Max	A, B			40	μА
	Current	$V_{i} = 2.7V$	CO			20	
I _{IL}	Low Level Input	V _{CC} = Max	A, B			-0.8	mA
	Current	V _I = 0.4V	CO			-0.4	1107
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	mA
I _{CC1}	Supply Current	V _{CC} = Max (Note 3)			19	34	mA
I _{CC2}	Supply Current	V _{CC} = Max (Note 4)			22	39	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC1} is measured with all outputs open, all B inputs low and all other inputs at 4.5V, or all inputs at 4.5V.

Note 4: I_{CC2} is measured with all outputs open and all inputs grounded.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

				$R_L = 2 k\Omega$					
Symbol	Parameter	From (Input) To (Output)	CL =	15 pF	C _L = 50 pF		Units		
		To (Output)	Min	Max	Min	Max			
t _{PLH}	Propagation Delay Time Low to High Level Output	C0 to Σ1, Σ2		24		28	ns		
t _{PHL}	Propagation Delay Time High to Low Level Output	C0 to Σ1, Σ2		24		30	ns		
t _{PLH}	Propagation Delay Time Low to High Level Output	C0 to Σ3		24		28	ns		
t _{PHL}	Propagation Delay Time High to Low Level Output	C0 to Σ3		24		30	ns		
t _{PLH}	Propagation Delay Time Low to High Level Output	C0 to Σ4		24		28	ns		
^t PHL	Propagation Delay Time High to Low Level Output	C0 to Σ4		24		30	ns		
^t PLH	Propagation Delay Time Low to High Level Output	A _i or B _i to Σ _i		24		28	ns		
t _{PHL}	Propagation Delay Time High to Low Level Output	A _i or B _i to Σ _i		24		30	ns		
t _{PLH}	Propagation Delay Time Low to High Level Output	C0 to C4		17		24	ns		
t _{PHL}	Propagation Delay Time High to Low Level Output	C0 to C4		17		25	ns		
t _{PLH}	Propagation Delay Time Low to High Level Output	A _i or B _i to C4		17		24	ns		
t _{PHL}	Propagation Delay Time High to Low Level Output	A _i or B _i to C4		17		26	ns		


Function Table

						Out	puts			
	Ing	out		When C0 =	· L		When C0 = H			
					Wi	en C2 = L		en C2 = H		
A1 /	B1 /	A2 /	B2 /	Σ1	Σ2	C2 /	Σ1	Σ2	C2	
A3	B3	A4	B4	Σ3	Σ4	C4	Σ3	Σ4	C4	
L	L	L	L	L	L	L	Н	L	L	
Н	L	L	L	н	L	L	L	Н	L	
L	Н	L	L	н	L	L	L	Н	L	
н	Н	L	L	L	Н	L	н	Н	L	
L	L	н	L	L	Н	L	Н	н	L	
н	L	н	L	н	Н	L	L	L	Н	
L	Н	H	L	н	Н	L	L	L	Н	
Н	Н	Н '	L	L	L	Н	н	L	H	
L	L	L	н	L	Н	L	H	н	L	
н	L	L	Н	\ н	н	L	L	L	н	
L	Н	L	н	н	H,	L	L	L	Н	
Н	н	L	н	L	L	н	Н	L	Н	
L	L	Н	н	L	L	н	Н	L	н	
н	L	Н	Н	lн	L	Н	L	н	Н	
L	н	Н	н	lн	l	Н	L	н	н	
н	н	Н	н	L	Н	н	Н	Н	н	

H = High Level, L = Low Level

Note: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs Σ1 and Σ2 and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs Σ3, Σ4, and C4.

TL/F/6421-3



TL/F/6421-2



DM74LS290 4-Bit Decade Counter

General Description

The 'LS290 counter is electrically and functionally identical to the 'LS90. Only the arrangement of the terminals has been changed for the 'LS290.

Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-five.

This counter has a gated zero reset and gated set-to-nine inputs for use in BCD nine's complement applications.


To use the maximum count length (decade) of this counter, the B input is connected to the QA output. The input count pulses are applied to input A and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the 'LS290 counter by connecting the QD output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output QA.

Features

- GND and V_{CC} on Corner Pins (Pins 7 and 14 respectively)
- Typical power dissipation 45 mW
- Count frequency 42 MHz

Connection Diagram

Dual-In-Line Package



Order Number DM74LS290M or DM74LS290N See NS Package Number M14A or N14A

TL/F/6422-1

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V

Operating Free Air Temperature Range

DM74LS 0°C to +70°C
Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Parameter		DM74LS290			
Symbol	rarameter		Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.75	5	5.25	V	
V _{IH}	High Level Input Voltage		2			V	
V _{IL}	Low Level Input Voltage				0.8	٧	
Іон	High Level Output Current				-0.4	mA	
loL	Low Level Output Current		1		8	mA	
fclk	Clock Freq. (Note 1)	A to Q _A	0		32	MHz	
		B to Q _B	0		16		
fclk	Clock Freq. (Note 2)	A to Q _A	0		20	MHz	
		B to Q _B	0		10	101112	
t _W	Pulse Width (Note 6)	Α	15				
		В	30			ns	
		Reset	15				
^t REL	Reset Release Time (Note 6)		25			ns	
TA	Free Air Operating Temp	erature	0		70	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions			Typ (Note 3)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.7	3.4		٧
V _{OL}					0.35	0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min			0.25	0.4	
Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$	Reset			0.1		
		Α			0.2	mA	
			В			0.4	
lн	High Level Input	$V_{CC} = Max, V_I = 2.7V$	Reset			20	
	Current		Α			40	μΑ
			В			80	
I _{IL}	Low Level Input	V _{CC} = Max	Reset			-0.4	
	Current	V _I = 0.4V	Α			-2.4	mA
			В			-3.2	
los	Short Circuit Output Current	V _{CC} = Max (Note 4)		-20		-100	mA
Icc	Supply Current	V _{CC} = Max (Note 5)			9	15	mA

$\textbf{Switching Characteristics} \text{ at V}_{\text{CC}} = 5 \text{V and T}_{\text{A}} = 25 ^{\circ} \text{C (See Section 1 for Test Waveforms and Output Load)}$

		F (1		R _L =	2 k Ω		
Symbol	Parameter	From (Input)	C _L =	15 pF	C _L =	50 pF	Units
		To (Output)	Min	Max	Min	Max	
fMAX	Maximum Clock	A to Q _A	32		20		MHz
	Frequency	B to Q _B	16		10		1911 12
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _A		16		23	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _A		18		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _D		48		60	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _D		50		68	ns
tpLH	Propagation Delay Time Low to High Level Output	B to Q _B		16		23	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _B		21	ı	35	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _C		32	}	48	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _C		35		53	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _D		32		48	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _D		35		53	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	SET-9 to Q _A , Q _D		30		38	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	SET-9 to Q _B , Q _C		40		53	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	SET-0 to Any Q		40		53	ns

Note 1: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V.

Note 2: C_L = 50 pF, R_L = 2 k Ω , T_A =25°C and V_{CC} = 5V.

Note 3: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 5: ICC is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V and all other inputs grounded.

Note 6: $T_A = 25^{\circ}C$ and V_{CC} 5V.

Function Tables

BCD Count Sequence (See Note A)

(OCC NOIC A)									
Count	Output								
000	Q_D	QC	QB	Q_{A}					
0	L	L	L	L					
1	L	L	L	Н					
2 3	L	L	Н	L					
3	L	L	Н	Н					
4	L	Н	L	L					
5	L	Н	L	Н					
6	L	Н	Н	L					
7	L	Н	Н	Н					
8	Н	L	L	L					
9	Н	L	L	Н					

Note A: Output Q_A is connected to input B for BCD count


- H = High Logic Level
- L = Low Logic Level
- X = Either Low or High Logic Level

Bi-Quinary (5-2) (See Note B)

Count		Out	put	
Count	QA	QB	QC	Q_D
0	L	L	L	L
1	L	L	L	н
2	L	L	Н	L
3	L	L	Н	Н
4	L	Н	L	L
5	Н	L	L	L
6	Н	L	L	Н
7	Н	L	Н	L
8	Н	L	Н	Н
9	Н	Н	L	L

Note B: Output Q_D is connected to input A for biquinary count.

Logic Diagram



TL/F/6422-2

Reset/Count Truth Table

	Reset Inputs				Outputs				
R0(1)	R0(2)	R9(1)	R9(2)	Q_D	QC	QB	QA		
H	Н	L	Х	L	L	L	L		
Н	Н	Х	L	L	L	L	L		
X	Х	Н	Н	Н	L	L	Н		
Х	L	Х	L	l	COL	JNT			
L	Х	L	Х	l	COL	JNT			
L	Х	Х	L	t	COL	JNT			
Х	L	L	Х	ľ	COL	JNT			



DM74LS293 4-Bit Binary Counter

General Description

The 'LS293 counter is electrically and functionally identical to the 'LS93. Only the arrangement of the terminals has been changed for the 'LS293.

Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-eight.


All of these counters have a gated zero reset.

To use the maximum count length (four-bit binary) of these counters, the B input is connected to the Q_A output. The input count pulses are applied to input A and the outputs are as described in the appropriate function table.

Features

- GND and V_{CC} on Corner Pins (Pins 7 and 14 respectively)
- Typical power dissipation 45 mW
- Count frequency 42 MHz

Connection Diagram



Order Number DM74LS293M or DM74LS293N See NS Package Number M14A or N14A TL/F/6423-1

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range
DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			DM74LS293			
Gymbol			Min	Min Nom		Units	
V _{CC}	Supply Voltage		4.75	5	5.25	٧	
V _{IH}	High Level Input Voltage)	2			٧	
V _{IL}	Low Level Input Voltage				0.8	٧	
Іон	High Level Output Curre	nt			-0.4	mA	
loL	Low Level Output Curre	nt			8	mA	
fclk		A to Q _A	0		32	MHz	
	(Note 1)	B to Q _B	0		16		
fclk	Clock Frequency	A to Q _A	0		20	MHz	
	(Note 2)	B to Q _B	0		10	1411 12	
t _W	Pulse Width	Α	15				
	(Note 6)	В	30			ns	
		Reset	15				
t _{REL}	Reset Release Time (No	ote 6)	25			ns	
TA	Free Air Operating Temp	perature	0		70	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 3)	Max	Units
Vį	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.7	3.4		v
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$			0.35	0.5	v
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$			0.25	0.4	
łį	Input Current @ Max	V _{CC} = Max	Reset			0.1	
	Input Voltage	$V_I = 7V$	Α			0.2	mA
			В			0.2	
lн		nput V _{CC} = Max Res	Reset			20	
	Current	V _I = 2.7V	Α			40	μΑ
			В			40	
I _{IL}	Low Level Input	V _{CC} = Max	Reset			-0.4	
	Current	$V_{\parallel} = 0.4V$	Α			-2.4	mA
			В			-1.6]
los	Short Circuit Output Current	V _{CC} = Max (Note 4)		-20		-100	mA
Icc	Supply Current	V _{CC} = Max (Note 5)			9	15	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

		From (Input)		$R_L = 2 k\Omega$				
Symbol	Parameter	To (Output)	C _L =	$C_L = 15 pF$		50 pF	Units	
		10 (Output)	Min	Max	Min	Max		
t _{MAX}	Maximum Clock	A to Q _A	32		20		MHz	
	Frequency	B to Q _B	16		10		1411 12	
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _A		16		23	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _A		18		30	ns	
^t PLH	Propagation Delay Time Low to High Level Output	A to Q _D		70		87	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _D		70		93	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _B		16		23	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _B		21		35	ns	
^t PLH	Propagation Delay Time Low to High Level Output	B to Q _C		32		48	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _C		35		53	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _D		51		71	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _D		51		71	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	SET-0 to Any Q		40		53	ns	

Note 1: C_L = 15 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

Note 2: C_L = 50 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

Note 3: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 5: ICC is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V and all other inputs grounded.

Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Function Tables

Count Sequence (See Note C)

Count		Out	puts	
Count	Q_D	Q _C	Q _B	Q_{A}
0	L	L	L	L
1	L	Ľ	L	Н
2	L	L	Н	L
3	L	L	Н	Н
4	L	Н	L	L
5	L	Н	L	Н
6	L	Н	Н	L
7	L	Н	Н	Н
8	н	L	L	L
9	j H	L	L	Н
10	Н	L	Н	L
11	l H	L	Н	Н
12	H	Н	L.	L
13	Н	Н	L	Н
14	Н	Н	Н	L
15	Н	Н	Н	Н


Reset/Count Truth Table

Reset	Inputs		Outputs					
R0(1)	R0(2)	QD	QC	QB	Q_{A}			
Н	н	L	L	L	L			
L	Х	COUNT						
Х	L	COUNT						

H = High Level, L = Low Level, X = Don't Care.

Note C: Output QA is connected to input B.

Logic Diagram



TL/F/6423-2

Note: The J and K inputs shown without connection are for reference only and are functionally at a high level.



54LS295A/DM74LS295A 4-Bit Shift Register with TRI-STATE® Outputs

General Description

The 'LS295A is a 4-bit shift register with serial and parallel synchronous operating modes, and independent TRI-STATE output buffers. The Parallel Enable input (PE) controls the shift-right or parallel load operation. All data transfers and shifting occur synchronous with the HIGH-to-LOW clock transition.


The TRI-STATE output buffers are controlled by an active HIGH Output Enable input (OE). Disabling the output buffers does not affect the shifting or loading of input data, but it does inhibit serial expansion. The device is fabricated with the Schottky barrier diode process for high speed.

Features

- Fully synchronous serial or parallel data transfers
- Negative edge-triggered clock input
- Parallel enable mode control input
- TRI-STATE bussable output buffers

Connection Diagram


Dual-In-Line Package



TL/F/10183-1

Order Number 54LS295ADMQB, 54LS295AFMQB, DM74LS295AM or DM74LS295AN See NS Package Number J14A, M14A, N14A or W14B

Logic Symbol



Pin Names Description

PE Parallel Enable Input (Active HIGH)

DS Serial Data Input

PO-P3 Parallel Data Inputs

OE TRI-STATE Output Enable Input (Active HIGH)

CP Clock Pulse Input (Active Falling Edge)

O0-O3 TRI-STATE Outputs

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 7V

Operating Free Air Temperature Range

54LS -55°C to +125°C DM74LS 0°C to +70°C -65°C to +150°C

Storage Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS295A		DM74LS295A			Units
Cymbol	rarameter	Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
V _{OH}	High Level Output Current			-1.0			-2.6	mA
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW D _S , P _n to CP	20 20			20 20			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW D _S , P _n to CP	10 10			10 10			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW PE to CP	20 20			20 20			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW PE to CP	0 0			0			ns
t _w (L)	CP Pulse Width LOW	20			20			ns

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions			Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧	
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max,$ 541		2.4			v	
	Voltage	V _{IL} = Max	DM74	2.4				
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	54LS			0.4		
	Voltage	V _{IH} = Min	DM74			0.5	٧	
		I _{OL} = 4 mA, V _{CC} = Min	DM74			0.4		
(_I	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V				0.1	mA	
lн	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ	
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA	
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA	
	Output Current	(Note 2)	DM74	-20		-100		
Іссн	Supply Current Outputs ON	$V_{CC} = Max, P_n = GND$ PE, DS, OE = 4.5V, $\overline{CP} = \overline{}$				23	mA	
	Outputs OFF	$V_{CC} = Max$, PE, DS = 4.5V P _n , OE, $\overline{CP} = GND$				25	mA	

Electrical Characteristics (Continued) over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
Гохн	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.7V$ $V_{IH} = Min, V_{IL} = Max$			20	μΑ
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$			-20	μΑ

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC}=+5.0V$, $T_A=+25^{\circ}C$ (See Section 3 for waveforms and load configurations)

		54/74LS			
Symbol	Parameter	$R_L = 2 k\Omega$, C _L = 15 pF	Units	
		Min	Max		
f _{max}	Maximum Shift Frequency	30		MHz	
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n		30 26	ns	
t _{PZH} t _{PZL}	Output Enable Time		18 20	ns	
t _{PHZ} t _{PLZ}	Output Disable Time		24 20	ns	

Functional Description

This device is a 4-bit shift register with serial and parallel synchronous operating modes. It has a Serial Data (D_S) and four Parallel Data (P0-P3) inputs and four parallel TRI-STATE output buffers (O0-O3). When the Parallel Enable (PE) input is HIGH, data is transferred from the Parallel Data inputs (P0-P3) into the register synchronous with the HIGH-to-LOW transition of the Clock ($\overline{\text{CP}}$). When the PE is LOW, a HIGH-to-LOW transition on the clock transfers the serial data on the D_S input to the register Q0, and shifts data from Q0 to Q1, Q1 to Q2 and Q2 to Q3. The input data and parallel enable are fully edge-triggered and must be stable only one setup time before the HIGH-to-LOW clock transition.

The TRI-STATE output buffers are controlled by an active HIGH Output Enable input (OE). When the OE is HIGH, the four register outputs appear at the O0-O3 outputs. When OE is LOW, the outputs are forced to a high impedance OFF state. The TRI-STATE output buffers are completely independent of the register operation, i.e., the input transitions on the OE input do not affect the serial or parallel data transfers of the register. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to TRI-STATE devices whose outputs are tied together are designed so there is no overlap.

Mode Select Table

Operating		Inpi	uts			Out	puts	
Mode	PE	CP	Ds	Pn	Q0	Q1	Q2	Q3
Shift Right	1	~	l h	X X	L	qo qo	Q ₁ Q ₁	q ₂ q ₂
Parallel Load	h	_	Х	pn	p0	p1	p2	рЗ

*The indicated data appears at the Q outputs when OE is HIGH. When OE is LOW, the indicated data is loaded into the register, but the outputs are all forced to the high impedance OFF state.

 $p_{n}\left(q_{n}\right)=$ Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH-to-LOW clock transition.

I = LOW Voltage Level one set-up time prior to the HIGH-to-LOW clock transition


h = HIGH Voltage Level one set-up time prior to the HIGH-to-LOW clock transition.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Logic Diagram





54LS298/DM74LS298 Quad 2-Port Register Multiplexer with Storage

General Description


The 'LS298 is a quad 2-port register. It is the logical equivalent of a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A Common Select input selects between two 4-bit input ports (data sources). The selected data is transferred to the output register synchronous with the HIGH-to-LOW transition of the Clock input.

Features

- Select from two data sources
- Fully edge-triggered operation
- Typical power dissipation of 65 mW


Connection Diagram

Logic Symbol



TL/F/9826-1

Order Number 54LS298DMQB, 54LS298FMQB, DM74LS298M or DM74LS298N See NS Package Number J16A, N16E or W16A



Description
Common Select Inputs
Clock Pulse Input (Active Falling Edge)
Source 0 Data Inputs
Source 1 Data Inputs
Flip-Flip Outputs

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 10V

Operating Free Air Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS298				DM74LS29	8	Units
	raiametei	Min	Nom	Max	Min	Nom	Max	Oille
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Юн	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW S to CP	25 25			25 25			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW S to CP	0			0			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW I0 _x or I1 _x to $\overline{\text{CP}}$	15 15			15 15			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW I0 _x or I1 _x to CP	5.0 5.0			5.0 5.0			ns
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	20 20			20 20			ns

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Vį	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max,	54LS	2.5			٧
	Voltage	V _{IL} = Max	DM74	2.7	3.4		·
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
	Voltage	V _{IH} = Min	DM74		0.35	0.5	٧
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$ DM74			0.25	0.4	
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V	•			0.1	mA
Iн	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μА
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	111/2
Icc	Supply Current	$V_{CC} = Max, I0_n, I1_n,$ $S = GND, \overline{CP} = \overline{}$				21	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics at $V_{CC} = +5V$ and $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output load)

Symbol	Parameter	Parameter $R_L = 2 k\Omega, C_L = 15 pF$	Units	
	radinoci	Min	Max	Oilles
t _{PLH}	Propagation Delay Time Low to High Level Output CP to Q _n		25	ns
tрнL	Propagation Delay Time High to Low Level Output CP to Q _n		25	ns

Functional Description


This device is a high speed quad 2-port register. It selects four bits of data from two sources (ports) under the control of a Common Select input (S). The selected data is transferred to the 4-bit output register synchronous with the HIGH-to-LOW transition of the Clock input (CP). The 4-bit output register is fully edge-triggered. The Data inputs (Inx) and Select input (S) need be stable only one setup time prior to the HIGH-to-LOW transition of the clock for predictable operation.

Truth Table

ſ		Inputs		Output
	S	10 _x	l1 _x	Q _x
-	1	1	Х	L
1	ı	h	X	н
1	h	X	İ	L
	h	X	h	н

I = LOW Voltage Level one setup time prior to the HIGH-to-LOW clock transition.

Logic Diagram



h = HIGH Voltage Level one setup time prior to the HIGH-to-LOW clock transition.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



54LS299/DM74LS299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins


General Description

The 'LS299 is an 8-bit universal shift/storage register with TRI-STATE® outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Separate outputs are provided for flip-flops Q0 and Q7 to allow easy cascading. A separate active LOW Master Reset is used to reset the register.

Features

- Common I/O for reduced pin count
- Four operation modes: shift left, shift right, load and store
- Separate shift right serial input and shift left serial input for easy cascading
- TRI-STATE outputs for bus oriented applications

Connection Diagram



TL/F/9827-1

Order Number 54LS299DMQB, 54LS299FMQB, 54LS299LMQB, DM74LS299WM or DM74LS299N See NS Package Number E20A, J20A, M20B, N20A or W20A

Pin Names	Description
СР	Clock Pulse Input (Active Rising Edge)
D _{S0}	Serial Data Input for Right Shift
D _{S7}	Serial Data Input for Left Shift
S0, S1	Mode Select Inputs
MR	Asynchronous Master Reset Input (Active LOW)
OE1, OE2	TRI-STATE Output Enable Inputs (Active LOW)
1/00-1/07	Parallel Data Inputs or TRI-STATE Parallel Outputs
Q0-Q7	Serial Outputs

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 10V

Operating Free Air Temperature Range

54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" the "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS299			DM74LS29	9	Units	
Зуппоп	Farameter	Min	Nom	Max	Min	Nom	Max	O III.S	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage	2			2			V	
V _{IL}	Low Level Input Voltage			0.7			0.8	V	
loн	High Level Output Current			-0.4			-0.4	mA	
loL	Low Level Output Current			. 4			8	mA	
TA	Free Air Operating Temperature	-55		125	0		70	°C	
t _s (H) t _s (L)	Setup Time HIGH or LOW S0 or S1 to CP	24 24			24 24			ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW S0 or S1 to CP	5 5			0			ns	
t _s (H) t _s (L)	Setup Time HIGH or LOW I/On, D _{S0} , D _{S7} to CP	15 15			10 10			ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW I/O _n , D _{S0} , D _{S7} to CP	5 5			0			ns	
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	15 15			15 15			ns	
t _w (L)	MR Pulse Width LOW	15			15			ns	
t _{rec}	Recovery Time MR to CP	10			10			ns	

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	54LS	2.5			V
	Voltage	V _{IL} = Max	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4	
	Voltage	V _{IH} = Min	DM74		0.35	0.55	٧
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
lį	Input Current @ Max	$V_{CC} = Max, V_1 = 10V$	Inputs			0.1	mA
	Input Voltage		Sn			0.2	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$	Sn			40	μΑ
			Inputs			20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	Sn			-0.8	mA
			Inputs			-0.4	mA

Electrical Characteristics (Continued)

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	11171
Icc	Supply Current	$V_{CC} = Max, \overline{OE}$	= 4.5V			60	mA
lozh	TRI-STATE Output Off Current High	$V_{CC} = V_{CCH}$ $V_{OZH} = 2.7V$				40	μΑ
lozL	TRI-STATE Output Off Current Low	$V_{CC} = V_{CCH}$ $V_{OZL} = 0.4V$				-400	μΑ


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC}=+5.0V$, $T_A=+25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	. –	= 2 kΩ - 15 pF	Units
		Min	Max	
f _{max}	Maximum Input Frequency	35		MHz
t _{PLH} t _{PHL}			26 28	ns
t _{PLH} t _{PHL}	Propagation Delay CP to I/O _n		25 35	ns
^t PHL	Propagation Delay MR to Q0 or Q7		28	ns
t _{PHL}	Propagation Delay MR to I/O _n		35	ns
^t PZH ^t PZL	Output Enable Time		18 25	ns
t _{PHZ} t _{PLZ}	Output Disable Time		15 20	ns

Logic Symbol



Functional Description

The 'LS299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by the S0 and S1, as shown in the Mode Select Table. All flip-flop outputs are brought out through TRI-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q0 and Q7 are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on $\overline{\text{MR}}$ overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either $\overline{\text{OE}1}$ or $\overline{\text{OE}2}$ disables the TRI-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The TRI-STATE buffers are also disabled by HIGH signals on both S0 and S1 in preparation for a parallel load operation.

Mode Select Table


	Inputs			Response
MR	S1	SO CP		ricopolido
L	Х	Х	Х	Asynchronous Reset; Q0-Q7 = LOW
Н	Н	Н	~	Parallel Load; I/O _n → Q _n
Н	L	н		Shift Right; $D_{S0} \rightarrow Q0$, $Q0 \rightarrow Q1$, etc.
H	Н	L	~	Shift Left; $D_{S7} \rightarrow Q7$, $Q7 \rightarrow Q6$, etc.
Н	L	L	Х	Hold

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial








54LS322/DM74LS322 8-Bit Serial/Parallel Register with Sign Extend

General Description


The 'LS322 is an 8-bit shift register with provision for either serial or parallel loading and with TRI-STATE® parallel outputs plus a bi-state serial output. Parallel data inputs and parallel outputs are multiplexed to minimize pin count. State changes are initiated by the rising edge of the clock. Four synchronous modes of operation are possible: hold (store).

shift right with serial entry, shift right with sign extend and parallel load. An asynchronous Master Reset (MR) input overrides clocked operation and clears the register. The '322 is specifically designed for operation with the '384 Multiplier and provides the sign extend function required for the '384

Connection Diagram



Logic Symbol



Order Number 54LS322DMQB, 54LS322FMQB, DM74LS322WM or DM74LS322N See NS Package Number J20A, M20B, N20A or W20A

> Pin Names Description RE Register Enable Input (Active LOW) S/P Serial (HIGH) or Parallel (LOW) Mode Control Input SE Sign Extend Input (Active LOW) Serial Data Select Input D0, D1 Serial Data Inputs CP Clock Pulse Input (Active Rising Edge) MR Asynchronous Master Reset Input (Active LOW) ŌĒ TRI-STATE Output Enable Input (Active LOW) Q0 Bi-State Serial Output 1/00-1/07 Multiplexed Parallel Inputs or TRI-STATE Parallel Outputs

TL/F/9828-1

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 10V

Operating Free Air Temperature Range

54LS −55°C to +125°C DM74LS 0°C to +70°C Storage Temperature Range −65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS322			DM74LS322			Units
		Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V_{IL}	Low Level Input Voltage			0.7			0.8	٧
Юн	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW RE to CP	24 24			24 24			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW RE to CP	5 5			0			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW D0, D1 or I/O _n to CP	15 15			10 10			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW D0, D1 or I/O _n to CP	5 5			0			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW SE to CP	15 15			15 15			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW SE to CP	0			0			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW SP to CP	24 24			24 24			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW S to CP	15 15			15 15			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW S or SP to CP	0 0			0			ns
t _w (H)	CP Pulse Width HIGH	15			15			ns
t _w (L)	MR Pulse Width LOW	15			15			ns
t _{rec}	Recovery Time MR to CP	15			15			ns

Electrical CharacteristicsOver recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condition	s		Min	Typ (Note 1)	Max	Units	
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$					-1.5	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	54LS		2.5			V	
	Voltage	V _{IL} = Max	DM74		2.7	3.4			
V_{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS				0.4		
	Voltage	V _{IH} = Min	DM74			0.35	0.5	V	
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74			0.25	0.4		
lı	Input Current @ Max	$V_{CC} = Max, V_I = 10V$					0.1		
	Input Voltage		S Input				0.2	mA	
			SE Inpu	ut			0.3		
lįн	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$					20		
			S Input				40	μΑ	
			SE Inpu	ut			60		
l _I L	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$					-0.4		
		$V_{CC} = Max, V_I = 0.4V$	S Input				-0.8	mA	
		$V_{CC} = Max, V_I = 0.4V$	SE Input				-1.2		
los	Short Circuit	V _{CC} = Max	54LS	I/On	-30		-130		
	Output Current	(Note 2)		Qn	-20		-100	mA	
			DM74		-20		-100		
lcc	Supply Current	V _{CC} = Max					60	mA	
lozh	TRI-STATE Output Off Current HIGH	$V_{CC} = V_{CCH}$ $V_{OZH} = 2.7V$					40	μА	
lozL	TRI-STATE Output Off Current LOW	$V_{CC} = V_{CCH}$ $V_{OZL} = 0.4V$					-0.4	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

			$\mathbf{R_L} = 2 \mathbf{k} \Omega$,	C _L = 15 pF			
Symbol	Parameter	54	LS	DM:	74LS	Units	
		Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	35		35		MHz	
t _{PLH} t _{PHL}	Propagation Delay CP to I/On**	i	25 35		25 34	ns	
t _{PLH} t _{PHL}	Propagation Delay CP to Q0		26 28		26 29	ns	
t _{PHL}	Propagation Delay MR to I/O _n **		35		34.1	ns	
t _{PHL}	Propagation Delay MR to Q0		28		28	ns	
t _{PZH}	Output Enable Time OE to I/On**		18 25		21.5 23.9	ns	

 $C_L = 50 pF$

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

			l			
Symbol	Parameter	54	1LS	DM	Units	
		Min	Max	Min	Max	
t _{PHZ} t _{PLZ}	Output Disable Time OE to I/On*		15 20		15 15	ns
t _{PZH} t _{PZL}	Output Enable Time S/P to I/O _n **		22 30		25.2 25.8	ns
t _{PHZ} t _{PLZ}	Output Disable Time SP to I/On*		23 23		40.2 26.8	ns

 $^{{}^{\}bullet}C_{1} = 5 pF$

Functional Description

The LS322 contains eight D-type edge triggered flip-flops and the interstage gating required to perform right shift and the intrastage gating necessary for hold and synchronous parallel load operations. A LOW signal on RE enables shifting or parallel loading, while a HIGH signal enables the hold mode. A HIGH signal on S/P enables shift right, while a LOW signal disables the TRI-STATE output buffers and enables parallel loading. In the shift right mode a HIGH signal

on SE enables serial entry from either D0 or D1, as determined by the S input. A LOW signal on SE enables shift right but Q7 reloads its contents, thus performing the sign extend function required for the '384 Twos Complement Multiplier. A HIGH signal on OE disables the TRI-STATE output buffers, regardless of the other control inputs. In this condition the shifting and loading operations can still be performed.

Mode Table

Mode				Inputs							(Outputs				
Wode	MR	RE	S/P	SE	s	ŌE*	CP	1/07	1/06	1/05	1/04	1/03	1/02	1/01	1/00	Q0
Clear	L	X X	×	X X	×	L H	X	L Z	L L							
Parallel Load	Н	L	L	х	х	x	~	17	16	15	14	13	12	11	10	10
Shift Right	H H	L L	H H	H	L	L L	1	D0 D1	07 07	O6 O6	O5 O5	O4 O4	O3 O3	O2 O2	01 01	O1 O1
Sign Extend	Н	L	Н	L	х	L	~	07	07	O6	O5	04	О3	02	01	01
Hold	Н	Ħ	х	Х	Х	L	~	NC								

*When the OE input is HIGH, all I/On terminals are at the high-impedance state; sequential operation or clearing of the register is not affected.

Note 1: 17-10 = The level of the steady-state input at the respective I/O terminal is loaded into the flip-flop while the flip-flop outputs (except Q0) are isolated from the I/O terminal.

Note 2: D0, D1 = The level of the steady-state inputs to the serial multiplexer input.

Note 3: O7-O0 = The level of the respective Q_n flip-flop prior to the last Clock LOW-to-HIGH transition.

NC = No Change Z = High-Impedance Output State H = HIGH Voltage Level L = LOW Voltage Level

^{**}C₁ = 50 pF



54LS323/DM74LS323 8-Bit Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins


General Description

The 'LS323 is an 8-bit universal shift/storage register with TRI-STATE® outputs. Its function is similar to the 'LS299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate inputs and outputs are provided for flip-flops Q0 and Q7 to allow easy cascading. Four operation modes are possible: hold (store), shift left, shift right, and parallel load. All modes are activated on the LOW-to-HIGH transition of the Clock.

Features

- Common I/O for reduced pin count
- Four operation modes: shift left, shift right, parallel load and store
- Separate continuous inputs and outputs from Q0 and Q7 allow easy cascading
- Fully synchronous reset
- TRI-STATE outputs for bus oriented applications

Connection Diagram



TL/F/9829-1

Order Number 54LS323DMQB, 54LS323FMQB, DM74LS323WM or DM74LS323N See NS Package Number J20A, M20B, N20A or W20A

Pin Names	Description
CP	Clock Pulse Input (Active Rising Edge)
D _S 0	Serial Data Input for Right Shift
D _S 7	Serial Data Input for Left Shift
S0, S1	Mode Select Inputs
SR	Synchronous Reset Input (Active LOW)
OE1, OE2	TRI-STATE Output Enable Inputs (Active LOW)
1/00-1/07	Parallel Data Inputs or TRI-STATE
	Parallel Outputs
Q0, Q7	Serial Outputs

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 10V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS323			DM74LS32	3	Units
Зушьог	raiametei	Min	Nom	Max	Min	Nom	Max	Olins
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7		r	0.8	V
Юн	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW S0 or S1 to CP	24 24			24 24			ns
t _h (H)	Hold Time HIGH or LOW S0 or S1 to CP	5 5			0			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW I/On, D _S 0, D _S 7 to CP	15 15			10 10			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW I/O _n , D _S 0, D _S 7 to CP	- 5 5			0			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW SR to CP	30 20			15 15			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW SR to CP	0			0			ns
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	15 15			15 15			ns

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	54LS	2.5			V
	Voltage	V _{IL} = Max	DM74	2.7	3.4		<u> </u>
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4	
	Voltage	V _{IH} = Min	DM74		0.35	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V				0.1	mA
			S _n Inputs			0.2	mA
liH	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
			S _n Inputs			40	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
			S _n Inputs			-0.8	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	111/5
Icc	Supply Current	V _{CC} = Max				60	mA
lozh	TRI-STATE Output Off Current HIGH	$V_{CC} = V_{CCH}$ $V_{OZH} = 2.7V$				40	μΑ
lozL	TRI-STATE Output Off Current LOW	$V_{CC} = V_{CCH}$ $V_{OZL} = 0.4V$				-400	μΑ

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25$ °C (See Section 1 for waveforms and load configurations)

		54L	S323	DM74	LS323		
Symbol	Parameter	C _L =	15 pF	$R_L = 2 k\Omega$	Units		
Symbol	raiametei	Min	Max	Min	Max	Office	
f _{max}	Maximum Input Frequency	35		35		MHz	
t _{PLH} t _{PHL}	Propagation Delay CP to Q0 or Q7		26 28		23 25	ns	
t _{PLH} t _{PHL}	Propagation Delay CP to I/O _n		25 35		25 29	ns	
t _{PZH}	Output Enable Time C _L = 50 pF		18 25		18 23	ns	
t _{PHZ} t _{PLZ}	Output Disable Time C _L = 5 pF		15 20		15 15	ns	

Functional Description

The 'LS323 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by S0 and S1 as shown in the Mode Select Table. All flip-flop outputs are brought out through TRI-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q0 and Q7 are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on SR overrides the Select inputs and allows the flip-flops to be reset by the next rising edge of CP. All other state changes are also initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either $\overline{\text{OE1}}$ or $\overline{\text{OE2}}$ disables the TRI-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, load, hold and reset operations can still occur. The TRI-STATE buffers are also disabled by HIGH signals on both S0 and S1 in preparation for a parallel load operation.

Mode Select Table


	Inputs			Response						
SR	S1	S0	СР	- Troopened						
L	Х	Х	\	Synchronous Reset; Q0-Q7 = LOW						
H	н	Н		Parallel Load; I/O _n \rightarrow Q _n						
H	L	н	-	Shift Right; DS0 \rightarrow Q0, Q0 \rightarrow Q1, etc.						
Н	н	L		Shift Left; DS7 \rightarrow Q7, Q7 \rightarrow Q6, etc.						
Н	Н	Н	Х	Hold						


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Logic Symbol








54LS347/DM74LS347 BCD to 7-Segment Decoder/Driver

General Description


The 'LS347 is the same as the 'LS47 except that the Output OFF Voltage, V_{OH} , is specified as 7.0V rather than 15V, with the same I_{OH} limit of 250 μ A. For all other information please refer to the 'LS47 data sheet.

Connection Diagram

Dual-In-Line Package



Logic Symbol



V_{CC} = Pin 16 GND = Pin 8

TL/F/10184-1
Order Number 54LS347DMQB, 54LS347FMQB,
DM74LS347M or DM74LS347N
See NS Package Number J16A, M16A, N16E or W16A

Pin Names	Description	
A0-A3	BCD Inputs	
RBI	Ripple Blanking Input (Active LOW)	
ĪŢ	Lamp Test Input (Active LOW)	
BI/RBO	Blanking Input (Active LOW) or	
	Ripple Blanking Output (Active LOW)	
ā-g	*Segment Outputs (Active LOW)	

^{*}OC-Open Collector

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

Operating Free Air Temperature Range

 54LS
 -55°C to +125°C

 DM74LS
 0°C to +70°C

 Storage Temperature Range
 -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS347				Units		
Cymbol	rarameter	Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Гон	High Level Output Voltage			-50			-50	μΑ
l _{OL}	Low Level Output Current			12		1	24	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, V _{OH} = Max,	54LS	2.5			V
	Voltage	V _{IL} = Max	DM74	2.7			
V _{OL} Low Level Output		V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
	Voltage	V _{IH} = Min	DM74			0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min	DM74			0.4	
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V$				0.1	mA
1 _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$		-0.03		-0.4	mA
		BI/RBO Input		-0.09		-1.2	mA
los	Short Circuit	V _{CC} = Max	54LS	-0.3		-2.0	mA
	Output Current	(Note 2)	DM74	-0.3		-2.0	111/
Icc	Supply Current	V _{CC} = Max				13	mA
loff		Segment Outputs, V _O = 7V				250	μΑ

Switching Characteristics

at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Loading)

Symbol	Parameter -	C _L =	Units	
		Min	Max	J.III.U
t _{PLH}	Propagation Delay		100	ns
t _{PHL}	A _n to ā-g		100	ns
t _{PLH}	Propagation Delay		100	ns
t _{PHL}	RBI to a-g		100	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.



54LS352/DM74LS352 Dual 4-Line to 1-Line Data Selectors/Multiplexers

General Description

Each of these data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs are provided for each of the two four-line sections.

Features

- Inverting version of DM54/74LS153
- Permits multiplexing from N lines to 1 line

- Performs parallel-to-serial conversion
- Strobe (enable) line provided for cascading (N lines to n lines)
- High fan-out, low-impedance, totem-pole outputs
- Typical average propagation delay times


From data 15 ns

From strobe 19 ns

From select 22 ns

■ Typical power dissipation 31 mW

Connection Diagram



Order Number 54LS352DMQB, 54LS352FMQB, DM74LS352M or DM74LS352N

See NS Package Number J16A, M16A, N16E or W16A

Function Table

1	ect uts		Data Inputs			Strobe	Output
В	Α	CO	C1	C2	СЗ	G	Υ
Х	Х	Х	Х	Х	Х	Н	H
L	L	L	Х	Х	Х	L	Н
L	L	н	Х	Х	X	L	L
L	Н	X	L	Х	X	L	Н
L	Н	Х	Н	Х	X	L	L
Н	L	X	Х	L	X	L	Н
Н	L	Х	Х	Н	х	L	L
Н	Н	X	Х	Х	L	Ł	Н
Н	Н	X	Х	X	Н	L	L

Select inputs A and B are common to both sections.

H = High Level, L = Low Level, X = Don't Care

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage Operating Free Air Temperature Range 54LS -55° C to +125°C DM74LS 0° C to +70°C Storage Temperature Range -65° C to +150° C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be quaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS352			DM74LS352			Units
	· urameter	Min	Nom	Max	Min	Nom	Max	Office
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Іон	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			12		,	8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	54LS	2.5			>
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	٧
	I _{OL} = 4 mA V _{CC} = Min	DM74		0.25	0.4	0.4	
l _l	Input Current @ Max	V _{CC} = Max, V _I = 10V 54LS				0.1	mA
	Input Voltage	$V_{CC} = Max, V_I = 7V$	DM74			0.1	""
l _{ін}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	
Output Current	(Note 2) DN		-20		-100	mA	
Icc	Supply Current	V _{CC} = Max (Note 3)			6.2	10	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all other inputs at ground.

$\textbf{Switching Characteristics} \ \ \text{at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

		From	54	4LS	DM:	74LS	
Symbol	Parameter	(Input) To	C _L = 15 pF		$C_L = 50 \text{ pF}$ $R_L = 2 \text{ k}\Omega$		Units
		(Output)	Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Y		12		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Y		12		35	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Y		22		33	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Y		38		47	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to Y		15		29	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to Y		20		41	ns

Logic Diagram



2-352

54LS353/DM74LS353 **Dual 4-Input Multiplexer with TRI-STATE® Outputs**

General Description


The '353 is a dual 4-input multiplexer with TRI-STATE outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output (OE) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all National TTL families.

Features

- Inverted version of 'LS253
- Schottky process for high speed
- Multifunction capability

Connection Diagram


Dual-In-Line Package



TL/F/10185-1

Order Number 54LS353DMQB, 54LS353FMQB, **DM74LS353M or DM74LS353N** See NS Package Number J16A, M16A, N16E or W16A

Logic Symbol



GND = Pin 8

Pin Names	Description
10a-13a	Side A Data Inputs
10b-13b	Side B Data Inputs
S0, S1	Common Select Inputs
ŌĒa	Side A Output Enable Input (Active Low)
ŌĒb	Side B Output Enable Input (Active Low)
$\overline{Z}_a, \overline{Z}_b$	TRI-STATE Outputs (Inverted)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

54LS −55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS353			DM74LS353		
Cymbol	T drameter	Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
VIL	Low Level Input Voltage			0.7			0.8	V
Іон	High Level Output Current			-1.0			-2.6	mA
loL	Low Level Output Current			12			24	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max,	54LS	2.5			v
	Voltage	V _{IL} = Max	DM74	2.7			•
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
	Voltage	V _{IH} = Min	DM74			0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74			0.4	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V$				0.1	mA
l _{ін}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
ŀμ	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-30		-130	mA
	Output Current	(Note 2)	DM74	-30		-130	
CCL	Supply Current Outputs HIGH	$V_{CC} = Max$, In, Sn, $\overline{OE}n = GND$				12	mA
lccz	Supply Current Outputs OFF	$V_{CC} = Max, \overline{OE}n = 4.5V$ In, $Sn = GND$				14	mA
Гохн	TRI-STATE Output OFF Current HIGH	$V_{CC} = V_{CCH}$ $V_{OZH} = 2.7V$				20	μΑ
lozL	TRI-STATE Output OFF Current LOW	$V_{CC} = V_{CCH}$ $V_{OZL} = 0.4V$				-20	μΑ

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output loads)

Symbol	Parameter	$R_L = 2 k\Omega$	Units	
	T drameter	Min	Max	- Chillo
t _{PLH} t _{PHL}	Propagation Delay Sn to Zn		24 32	ns
^t PLH t _{PHL}	Propagation Delay In to Zn		15 15	ns
^t PZH ^t PZL	Output Enable Time OE to Zn		18 18	ns
t _{PHZ} t _{PLZ}	Output Disable Time OE to Zn		18 18	ns

Functional Description

The 'LS353 contains two identical 4-input multiplexers with TRI-STATE outputs. They select two bits from four sources selected by common Select inputs (S0, S1). The 4-input multiplexers have individual Output Enable (OEa), OEb) inputs which when HIGH, force the outputs to a high impedance (high Z) state. The logic equations for the outputs are shown below:

If the outputs of TRI-STATE devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to TRI-STATE devices whose outputs are tied together are designed so that there is no overlap.

$$\overline{Z}_a = \overline{OEa} \bullet (I0a \bullet \overline{S}1 \bullet \overline{S}0 + I1a \bullet \overline{S}1 \bullet S0 + I2a \bullet S1 \bullet \overline{S}0 + I3a \bullet S1 \bullet S0)$$

$$\overline{Z_b} = \overline{OE_b} \bullet (I0b \bullet \overline{S}1 \bullet \overline{S}0 + I1b \bullet \overline{S}1 \bullet S0 + I2b \bullet S1 \bullet \overline{S}0 + I3b \bullet S1 \bullet S0)$$

Truth Table


]	Select Inputs		Data Inputs		Output Enable	Output	
S0	S1	10	11	12	13	ŌĒ	Z
Х	Х	Х	Х	Х	Х	Н	(Z)
L	L	L	X	X	Х	L	Н
L	L	Н	Х	Х	Х	L	L
Н	L	х	L	X	X	L	Н
н	L	х	Н	Х	Х	L	L
L	Н	Х	X	L	Х	L	н
L	Н	Х	Х	Н	Х	L	L
H	Н	Х	Х	Х	L	L	н
Н	Н	Х	Х	Х	Н	L	L

Address inputs S0 and S1 are common to both sections.

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

⁽Z) = High Impedance





54LS365A/DM54LS365A/DM74LS365A Hex TRI-STATE® Buffers

General Description


This device contains six independent gates each of which performs a non-inverting buffer function. The outputs have the TRI-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard LS output with additional drive capability to permit the driving of bus lines without external resistors. When disabled, both the output transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as a significant load nor as a driver. To minimize the possibility

that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.

Features

Alternate Military/Aerospace device (54LS365A) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



TL/F/6427-1

Order Number 54LS365ADMQB, 54LS365AFMQB, 54LS365ALMQB, DM54LS365AJ, DM54LS365AW, DM74LS265AM or DM74LS365AN See NS Package Number E20A, J16A, M16A, N16E or W16A

Function Table

Y = A

	Input					
G1	G2	Α	Y			
Н	Х	х	Hi-Z			
Х	Н	x	Hi-Z			
L	L	Н	Н			
L	L	L	L			

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Hi-Z = TRI-STATE (Outputs are disabled)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

DM54LS and 54LS —55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS365A			DM74LS365A			Units
- Cynnbon	, urameter	Min	Nom	Max	Min	Nom	Max	O.III.G
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
VIH	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
Іон	High Level Output Current			-1			-2.6	mA
loL	Low Level Output Current			12			24	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max V _{IL} = Max, V _{IH} = Min		2.4	3.4		٧
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	٧
		$I_{OL} = 12 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 7V				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
lır.	Low Level Input Current	V _{CC} = Max, V _I = 0.5V (Note 4)	A Input			-20	μΑ
!		V _{CC} = Max, V _I = 0.4V (Note 5)	A Input			-0.4	mA
		$V_{CC} = Max, V_{l} = 0.4V$	G Input			-0.4	
lozн	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$				20	μΑ
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-20	μΑ
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	1 112
lcc	Supply Current	V _{CC} = Max (Note 3)			14	24	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with the DATA inputs grounded and the OUTPUT CONTROLS at 4.5V.

Note 4: Both \overline{G} inputs are at 2V.

Note 5: Both \overline{G} inputs at 0.4V.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	C _L =	50 pF	C _L =	Units	
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output		16		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		16		25	ns
^t PZH	Output Enable Time to High Level Output		30		40	ns
^t PZL	Output Enable Time to Low Level Output		30		40	ns
[†] PHZ	Output Disable Time from High Level Output (Note 6)		20			ns
t _{PLZ}	Output Disable Time from Low Level Output (Note 6)		20			ns

Note 6: C_L = 5 pF.

54LS366A/DM74LS366A Hex TRI-STATE® Inverting Buffers


General Description

This device contains six independent gates each of which performs an inverting buffer function. The outputs have the TRI-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard LS output with additional drive capability to permit the driving of bus lines without external resistors. When disabled, both the output

transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as a significant load nor as a driver. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.

Connection Diagram

Dual-In-Line Package



TL/F/6428-1

Order Number 54LS366ADMQB, 54LS366AFMQB, 54LS366ALMQB, DM74LS366AM or DM74LS366AN See NS Package Number E20A, J16A, M16A, N16E or W16A

Function Table

	Inputs	Output	
<u>G</u> 1	G2	A	Y
Н	Х	Х	Hi-Z
Х) н	×	Hi-Z
L	L	L	н
L	L	Н	L

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Hi-Z = TRI-STATE (Outputs are disabled)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS366A			1	Units		
	T dramotor	Min	Nom	Max	Min	Nom	Max	011110
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
VIL	Low Level Input Voltage			0.7			0.8	٧
Іон	High Level Output Current			-1			-2.6	mA
loL	Low Level Output Current			12			24	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS		0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	v
		$I_{OL} = 12 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
1 _l	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	DM74			0.1	mA
	Input Voltage	$V_{CC} = Max, V_I = 10.0V$	54LS]	}	0.1	
liH	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
l _{IL}	Low Level Input Current	V _{CC} = Max, V _I = 0.5V (Note 4)	A Input			-20	μΑ
		V _{CC} = Max, V _I = 0.4V (Note 5)	A Input			-0.4	mA
		$V_{CC} = Max, V_I = 0.4V$	G Input			-0.4	
lozh	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$				20	μΑ
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-20	μΑ
los	Short Circuit	V _{CC} = Max	54LS	-30		-130	mA
	Output Current	(Note 2)	DM74	-20		-100	
Icc	Supply Current	V _{CC} = Max (Note 3)			12	21	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with the DATA inputs grounded and the OUTPUT CONTROLS at 4.5V.

Note 4: Both G inputs are at 2V.

Note 5: Both G inputs at 0.4V.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		54	54LS		DM74LS		
Symbol	Parameter	C _L = 50 pF		C _L = R _L =	Units		
		Min	Max	Min	Max		
t _{PLH}	Propagation Delay Time Low to High Level Output		12		25	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output		22		25	ns	
tpzH	Output Enable Time to High Level Output		24		35	ns	
t _{PZL}	Output Enable Time to Low Level Output		30		40	ns	
t _{PHZ}	Output Disable Time from High Level Output (Note 6)		25			ns	
t _{PLZ}	Output Disable Time from Low Level Output (Note 6)		20			ns	

Note 6: C_L = 5 pF.



54LS367A/DM54LS367A/DM74LS367A Hex TRI-STATE® Buffers

General Description

This device contains six independent gates each of which performs a non-inverting buffer function. The outputs have the TRI-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard LS output with additional drive capability to permit the driving of bus lines without external resistors. When disabled, both the output transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as a significant load nor as a driver. To minimize the possibility


that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.

Features

 Alternate military/aerospace device (54LS367A) is available. Contact a National Semiconductor sales office/distributor for specifications.

Connection Diagram

Dual-In-Line Package



TL/F/6429-1

Order Number 54LS367ADMQB, 54LS367AFMQB, 54LS367ALMQB, DM54LS367AJ, DM54LS367AW, DM74LS367AM or DM74LS367AN See NS Package Number E20A, J16A, M16A, N16E or W16A

Function Table

Y = A									
Inputs Output									
Α	G	Y							
L	L	L							
Н	L	Н							
Х	Н	Hi-Z							

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Hi-Z = TRI-STATE (Outputs are disabled)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS367A			1	Units		
Oy.IIIDOI	- Landinotoi	Min	Nom	Max	Min	Nom	Max	Oillis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltage	2		i	2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
ЮН	High Level Output Current			-1			-2.6	mA
loL	Low Level Output Current			12			24	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	V
		$I_{OL} = 12 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
IIL	Low Level Input Current	V _{CC} = Max, V _I = 0.5V (Note 4)	A Input			-20	μΑ
		V _{CC} = Max, V _I = 0.4V (Note 5)	A Input	,		-0.4	mA
		$V_{CC} = Max, V_I = 0.4V$	G Input			-0.4	
l _{OZH}	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$				20	μΑ
I _{OZL}	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-20	μΑ
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	
lcc	Supply Current	V _{CC} = Max (Note 3)			14	24	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with the DATA inputs grounded and the OUTPUT CONTROLS at 4.5V.

Note 4: Both G inputs are at 2V.

Note 5: Both \overline{G} inputs at 0.4V.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Parameter C _L = 50 pF		0 pF C _L = 150 pF		Units
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output		16		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		16		25	ns
t _{PZH}	Output Enable Time to High Level Output		30		40	ns
t _{PZL}	Output Enable Time to Low Level Output		30		40	ns
t _{PHZ}	Output Disable Time from High Level Output (Note 6)		20			ns
t _{PLZ}	Output Disable Time from Low Level Output (Note 6)		20			ns

Note 6: C_L = 5 pF.

54LS368A/DM54LS368A/DM74LS368A Hex TRI-STATE® Inverting Buffers

General Description

This device contains six independent gates each of which performs an inverting buffer function. The outputs have the TRI-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard LS output with additional drive capability to permit the driving of bus lines without external resistors. When disabled, both the output transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as a significant load nor as a driver. To minimize the possibility that two


outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.

Features

 Alternate Military/Aerospace device (54LS368) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TI /F/6430-

Order Number 54LS368ADMQB, 54LS368AFMQB, 54LS368ALMQB, DM54LS368AJ, DM54LS368AW, DM74LS368AM or DM74LS368AN See NS Package Number E20A, J16A, M16A, N16E or W16A

Function Table

Y = 1	A
-------	---

inp	uts	Output
A	G	Y
L	L	Н
Н	L	L
Х	Н	Hi-Z

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Hi-Z = TRI-STATE (Outputs are disabled)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage

Operating Free Air Temperature Range

DM54LS and 54LS -55°C to +125°C DM74LS 0°C to +70°C -65°C to +150°C

Storage Temperature Range

Note: The "Absolute Maximum Ratings" are those values

beyond which the safety of the device cannot be guaran-

teed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics"

table are not guaranteed at the absolute maximum ratings.

The "Recommended Operating Conditions" table will define

the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS368A			1	Units		
Gymbol	raidileter	Min	Nom	Max	Min	Nom	Max) Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
IOH	High Level Output Current			-1			-2.6	mA
loL	Low Level Output Current			12			24	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		V
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5] v
		$I_{OL} = 12 \text{ mA, } V_{CC} = \text{Min}$ $V_{CC} = \text{Max, } V_{I} = 7V$ $V_{CC} = \text{Max, } V_{I} = 2.7V$	DM74		0.25	0.4	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
lн	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
l _{IL}	Low Level Input Current	V _{CC} = Max, V _I = 0.5V (Note 4)	A Input			-20	μΑ
		V _{CC} = Max, V _I = 0.4V (Note 5)	A Input			-0.4	mA
		$V_{CC} = Max, V_I = 0.4V$	G Input			-0.4	
l _{OZH}	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$				20	μΑ
l _{OZL}	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-20	μΑ
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	
Icc	Supply Current	V _{CC} = Max (Note 3)			12	21	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with the DATA inputs grounded and the OUTPUT CONTROLS at 4.5V.

Note 4: Both G inputs are at 2V.

Note 5: Both \overline{G} inputs at 0.4V.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

		$R_L = 667\Omega$					
Symbol	Parameter	C _L =	$C_L = 50 pF$ $C_L = 150 pF$		150 pF	Units	
		Min	Max	Min	Max		
t _{PLH}	Propagation Delay Time Low to High Level Output		15		25	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output		18		25	ns	
^t PZH	Output Enable Time to High Level Output		30		35	ns	
tpzL	Output Enable Time to Low Level Output		30		40	ns	
t _{PHZ}	Output Disable Time from High Level Output (Note 6)		20			ns	
t _{PLZ}	Output Disable Time from Low Level Output (Note 6)		20			ns	

Note 6: C_L = 5 pF.

National Semiconductor

DM54LS373/DM74LS373, 54LS374/DM54LS374/DM74LS374 TRI-STATE® Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops


General Description

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. (Continued)

Features


- Choice of 8 latches or 8 D-type flip-flops in a single package
- TRI-STATE bus-driving outputs
- Full parallel-access for loading
- Buffered control inputs
- P-N-P inputs reduce D-C loading on data lines
- Alternate military/aerospace device (54LS374) is available. Contact a National Semiconductor sales office/distributor for specifications.

Connection Diagrams



Order Number DM54LS373J, DM54LS373W, DM74LS373N or DM74LS373WM See NS Package Number J20A, M20B, N20A or W20A

TL/F/6431~1



Order Number
54LS374DMQB,
54LS374FMQB,
54LS374LMQB,
DM54LS374J,
DM54LS374W,
DM74LS374WM or
DM74LS374WM See NS Package Number
E20A, J20A, M20B, N20A
or W20A

TL/F/6431-2

General Description (Continued)

The eight latches of the DM54/74LS373 are transparent D-type latches meaning that while the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

The eight flip-flops of the DM54/74LS374 are edge-triggered D-type flip flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

Function Tables

DM54/74LS373

Output Control	Enable G	D	Output
L	Н	Н	н
L	Н	L	L
L	L	X	Q_0
Н	X	Х	Z

DM54/74LS374

Output Control	Clock	D	Output
L	1	Н	Н
L	1	L	L
L	L	Х	Q_0
Н	l x	l x	Z

H = High Level (Steady State), L = Low Level (Steady State), X = Don't Care

↑ = Transition from low-to-high level, Z = High Impedance State

Q₀ = The level of the output before steady-state input conditions were established.

Logic Diagrams


DM54/74LS373

Transparent Latches

OUTPUT CONTROL (3) Ğ (2) ō (4) D ā (5) ō (7) D G (6) D Ğ (9) (13)D Ğ ā (14)D Ğ (15) ã (17)D Ğ (16) ā (18)D Ğ (19) ENABLE (11)

DM54/74LS374

Positive-Edge-Triggered Flip-Flops



TL/F/6431-4

TL/F/6431-3

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V Storage Temperature Range $-65^{\circ}\text{C to} + 150^{\circ}\text{C}$

Operating Free Air Temperature Range

 Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Para	meter		M54LS373	3		DM74LS37	3	Units
Cymbol	l	illetei	Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Votage		2			2			٧
V _{IL}	Low Level Input	Voltage			0.7			0.8	٧
Іон	High Level Outp	ut Current			-1			-2.6	mA
loL	Low Level Outpu	it Current			12			24	mA
t _W	Pulse Width	Enable High	15			15			ns
	(Note 2)	Enable Low	15			15			110
tsu	Data Setup Time	(Notes 1 & 2)	5↓			5↓			ns
t _H	Data Hold Time	(Notes 1 & 2)	20 ↓			20↓			ns
T _A	Free Air Operat	ing Temperature	-55		125	0		70	°C

Note 1: The symbol (\downarrow) indicates the falling edge of the clock pulse is used for reference.

Note 2: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

'LS373 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 r$	nA			-1.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min I _{OH} = Max	DM54	2.4	3.4		V
		V _{IL} = Max V _{IH} = Min	DM74	2.4	3.1		•
V _{OL}	Low Level Output Voltage	V _{CC} = Min I _{OL} = Max	DM54		0.25	0.4	
		V _{IL} = Max V _{IH} = Min	DM74		0.35	0.5	٧
		$I_{OL} = 12 \text{ mA}$ $V_{CC} = \text{Min}$	DM74			0.4	
l _i	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-0.4	mA
l _{OZH}	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.7$ $V_{IH} = Min, V_{IL} = Max$	$V_{CC} = Max, V_O = 2.7V$			20	μΑ
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-20	μΑ
los	Short Circuit	V _{CC} = Max	DM54	-50		-225	mA
	Output Current	(Note 2)	DM74	-50		-225	
lcc	Supply Current	V _{CC} = Max			24	40	mA

'LS373 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$

(See Section 1 for Test Waveforms and Output Load)

		From		R _L =	667Ω		
Symbol	Parameter	(Input) To	C _L =	45 pF	C _L =	150 pF	Units
•		(Output)	Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Q		18		26	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Q		18		27	ns
^t PLH	Propagation Delay Time Low to High Level Output	Enable to Q		30		38	ns
tPHL	Propagation Delay Time High to Low Level Output	Enable to Q		30		36	ns
^t PZH	Output Enable Time to High Level Output	Output Control to Any Q		28		36	ns
t _{PZL}	Output Enable Time to Low Level Output	Output Control to Any Q		36		50	ns
t _{PHZ}	Output Disable Time from High Level Output (Note 3)	Output Control to Any Q		20			ns
t _{PLZ}	Output Disable Time from Low Level Output (Note 3)	Output Control to Any Q		25			ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: $C_L = 5 pF$.

Recommended Operating Conditions

Symbol	Parameter		0	M54LS37	4	ı	DM74LS37	4	Units
Cymbol	i di dinetei		Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2			2			٧
V _{IL}	Low Level Input Voltage				0.7			0.8	٧
Юн	High Level Output Current				-1			-2.6	mA
lol	Low Level Output Current				12			24	mA
f _{CLK}	Clock Frequency (Note 2)		0		35	0		35	MHz
fCLK	Clock Frequency (Note 3)		0		20	0		20	MHz
t _W	Pulse Width	Clock High	15			15			ns
	(Note 4)	Clock Low	15			15			1 118
tsu	Data Setup Time (Notes 1 & 4)		20↑			20↑			ns
t _H	Data Hold Time (Notes 1 & 4)		1↑			1↑			ns
TA	Free Air Operating Tempe	rature	-55		125	0		70	°C

Note 1: The symbol (1) indicates the rising edge of the clock pulse is used for reference.

Note 2: $C_L=45$ pF, $R_L=667\Omega$, $T_A=25^{\circ}C$ and $V_{CC}=5V$. Note 3: $C_L=150$ pF, $R_L=667\Omega$, $T_A=25^{\circ}C$ and $V_{CC}=5V$.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

'LS374 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 i$	mA			-1.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min	DM54	2.4	3.4		1
ļ		I _{OH} = Max V _{IL} = Max V _{IH} = Min	DM74	2.4	3.1		٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min	DM54		0.25	0.4	
,		I _{OL} = Max V _{IL} = Max V _{IH} = Min	DM74		0.35	0.5	٧
		I _{OL} = 12 mA V _{CC} = Min	DM74		0.25	0.4	
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 7V			0.1	mA	
l _H	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$	1			20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	1			-0.4	mA
lozh	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.7$ $V_{IH} = Min, V_{IL} = Max$				20	μΑ
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-20	μΑ
los	Short Circuit	V _{CC} = Max	DM54	-50		-225	mA
	Output Current	(Note 2) DM74		-50		-225	
Icc	Supply Current	V _{CC} = Max			27	45	mA

'LS374 Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

(See Section 1 for Test Waveforms and Output Load)

			R _L =	667Ω		
Symbol	Parameter	C _L =	45 pF	CL =	Units	
		Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	35		20		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output		28		32	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		28		38	ns
^t PZH	Output Enable Time to High Level Output		28		44	ns
t _{PZL}	Output Enable Time to Low Level Output		28		44	ns
t _{PHZ}	Output Disable Time from High Level Output (Note 3)		20			ns
t _{PLZ}	Output Disable Time from Low Level Output (Note 3)		25			ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: $C_L = 5 pF$.



54LS375/DM74LS375 4-Bit Latch

General Description


The 'LS375 is a 4-bit D-type latch for use as temporary storage for binary information between processing units and input/output or indicator units. When its Enable (E) input is HIGH, a latch is transparent, i.e., the Q output will follow the

D input each time it changes. When E is LOW a latch stores the last valid data present on the D input preceding the HIGH-to-LOW transition of E. The 'LS375 is functionally identical to the 'LS75 except for the corner power pins.

Connection Diagram

Dual-In-Line Package D1 ·V_{CC} 15 Ō1--D4 01-- Ō4 **-**Q4 E1,2 -13 02--E3.4 -03 Ō2-D2 • 10 **-** 03 GND-

Logic Symbol



TL/F/9830-1

Order Number 54LS375DMQB, 54LS375FMQB, DM74LS375M or DM74LS375N See NS Package Number J16A, M16A, N16E or W16A

Pin Name	Description				
D1-D4	Data Inputs				
E1, 2	Latches 1, 2 Enable Inputs				
E3, 4	Latches 3, 4 Enable Inputs				
Q1-Q4	Latch Outputs				
Q1−Q4	Complementary Latch Outputs				

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 10V

Operating Free Air Temperature Range

 54LS
 -55°C to +125°C

 DM74LS
 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS375			DM74LS375			Units
		Min	Nom	Max	Min	Nom	Max	Oille
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
l _{OH}	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW D _n to E _n	20			20			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW D _n to E _n	0			0			ns
t _w (H)	E _n Pulse Width HIGH	20			15			ns

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max,	54LS	2.5			V
		V _{IL} = Max	DM74	2.7	3.4		
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	V
		V _{IH} = Min	DM74		0.35	0.5	
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V				0.1	mA
			Enable Input			0.4	mA
I _{IH} High Level II	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
			Enable Input			80	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
			Enable Input			-1.2	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	54LS	-20		-100	mA
			DM74	-20		-100	
Icc	Supply Current	V _{CC} = Max				12	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

		54LS/DM74LS		
Symbol	Parameter	C _L =	Units	
		Min	Max	
t _{PLH} t _{PHL}	Propagation Delay D _n to Q _n		27 23	ns
t _{PLH} t _{PHL}	Propagation Delay D _n to Q _n		20 15	ns
t _{PLH} t _{PHL}	Propagation Delay E _n to Q _n		27 25	ns
^t PLH ^t PHL	Propagation Delay E _n to Q _n		30 18	ns

Truth Table (Each Latch)

t _n	^t n + 1
D	Q
Н	Н
L	L


tn = Bit time before Enable negative going transition.

tn+1 = Bit time after Enable negative going transition.

H = HIGH Voltage Level

L = LOW Voltage Level

Logic Diagram (1/4 of diagram shown)



TL/F/9830-3

54LS377/DM74LS377 Octal D Flip-Flop with Common Enable and Clock


General Description

The 'LS377 is an 8-bit register built using advanced low power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common input enable. The device is packaged in the space-saving (0.3 inch row spacing) 20-pin package.

Features

- 8-bit high speed parallel registers
- Positive edge-triggered D-type flip-flops
- Fully buffered common clock and enable inputs

Connection Diagram



TL/F/9831-1

Order Number 54LS377DMQB, 54LS377FMQB, 54LS377LMQB, DM74LS377WM or DM74LS377N See NS Package Number E20A, J20A, M20B, N20A or W20A

Pin Names	Description			
Ē	Enable Input (Active LOW)			
D0-D7	Data Inputs			
CP	Clock Pulse Input (Active Rising Edge)			
Q0-Q7	Flip-Flop Outputs			

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7\ Input Voltage 7\

Operating Free Air Temperature Range

54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS377			DM74LS377			Units
Symbol		Min	Nom	Max	Min	Nom	Max	Jines
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
ЮН	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW D _n to CP	20 20			10 10			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW D _n to CP	5.0 5.0			5.0 5.0			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW E to CP	10 20			10 20			ns
t _h (H)	Hold Time HIGH or LOW E to CP	5.0 5.0			5.0 5.0			ns
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	20 20			20 20			ns

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	54LS	2.5			V
	Voltage	V _{IL} = Max	DM74	2.7	3.4		•
VOL	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4	
	Voltage	V _{IH} = Min	DM74		0.35	0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V				0.1	mA
I _{IH}	High Level Input Current	V _{CC} = Max, V _I = 2.7V				20.0	μΑ
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I = 0.4V				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	put Current (Note 2)		-20		-100	1 1114
Icc	Supply Current	V _{CC} = Max				28	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter -	$\mathbf{R_L} = 2 \mathbf{k} \Omega$	Units	
		Min	Max	O.III.S
f _{max}	Maximum Clock Frequency	30		MHz
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n		25 25	ns

Functional Description

The 'LS377 consists of eight edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Enable input (E) are common to all flip-flops.

When \overline{E} is LOW, new data is entered into the register on the next LOW-to-HIGH transition of CP. When E is HIGH, the register will retain the present data independent of the CP.

Truth Table


	Inputs	Output	
Ē	СР	Qn	
Н	Х	Х	No Change
L		н	н
L	\ \tag{ \} \tag{ \tag} \} \tag{ \ta}	L	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial


Logic Symbol



TL/F/9831-2

 $V_{CC} = Pin 20$ GND = Pin 10

Logic Diagram





54LS378/DM74LS378 Parallel D Register with Enable


General Description

The 'LS378 is a 6-bit register with a buffered common enable. This device is similar to the 'LS174, but with common Enable rather than common Master Reset.


Features

- 6-bit high speed parallel register
- Positive edge-triggered D-type inputs
- Fully buffered common clock and enable inputs
- Input clamp diodes limit high speed termination effects
- Full TTL and CMOS compatible

Connection Diagram



Logic Symbol



 $V_{CC} = Pin 16$ GND = Pin 8

TL/F/9832-1
Order Number 54LS378DMQB, 54LS378FMQB,
DM74LS378M or DM74LS378N
See NS Package Number J16A, M16A, N16E or W16A

Pin Names	Description			
Ē	Enable Input (Active LOW)			
D0-D5	Data Inputs			
CP	Clock Pulse Input (Active Rising Edge)			
Q0-Q5	Flip-Flop Outputs			

6

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 10V

Operating Free Air Temperature Range

Storage Temperature Range

-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS378			DM74LS378			Units
Зушьог		Min	Nom	Max	Min	Nom	Max	Oilles
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Іон	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H)	Setup Time HIGH, Dn to CP	20			20			ns
t _h (H)	Hold Time HIGH, Dn to CP	5.0			5.0			ns
t _s (L)	Setup Time LOW, Dn to CP	20			20			ns
t _h (L)	Hold Time LOW, Dn to CP	5.0			5.0			ns
t _s (H)	Setup Time HIGH, E to CP	30			30			ns
t _h (H)	Hold Time HIGH, E to CP	5.0			5.0			ns
t _s (L)	Setup Time LOW, E to CP	30			30			ns
t _h (L)	Hold Time LOW, E to CP	5.0			5.0			ns
t _w (H)	CP Pulse Width HIGH	20			20			ns

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max,	54LS	2.5			V	
	Voltage	V _{IL} = Max	DM74	2.7	3.4			
V _{OL}	Low Level Output	v Level Output $V_{CC} = Min, I_{OL} = Max,$				0.4		
	Voltage	V _{IH} = Min	DM74		0.35	0.5	٧	
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4]	
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V				0.1	mA	
lін	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20.0	μΑ	
ելը	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA	
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA	
	Output Current	(Note 2)	DM74	-20		-100		
Icc	Supply Current	$V_{CC} = \text{Max D}_n; \overline{E} = \text{GND},$	CP = _/_			22	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC}=+5.0V$, $T_A=+25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	2 kΩ, C	Units	
		Min	Max	O.III.G
f _{max}	Maximum Clock Frequency	30		MHz
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n		27 27	ns

Functional Description

The 'LS378 consists of eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The Clock (CP) and Enable (E) inputs are common to all flip-flops.

When the E input is LOW, new data is entered into the register on the LOW-to-HIGH transition of the CP input. When the E input is HIGH the register will retain the present data independent of the CP input.


Truth Table

	Inputs	Output	
Ē	СР	Q _n	
Н		Х	No change
L	<i>_</i>	Н	Н
L	~	L	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial





54LS379/DM74LS379 Quad Parallel Register with Enable


General Description

The LS379 is a 4-bit register with buffered common Enable. This device is similar to the LS175 but features the common Enable rather than common Master Reset.

Features

- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- Buffered common enable input
- True and complement outputs


Connection Diagram



TL/F/10186-1

Order Number 54LS379DMQB, 54LS379FMQB, 54LS379LMQB, DM74LS379M or DM74LS379N See NS Package Number E20A, J16A, M16A, N16E or W16A

Logic Symbol



Pin Names	Description
Ē	Enable Input (Active LOW)
D0-D3	Data Inputs
CP	Clock Pulse Input (Active Rising Edge)
Q0-Q3	Flip-Flop Outputs
Q0−Q3	Complement Outputs

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

 Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS379			DM74LS37	9	Units
Symbol	raidilletei	Min	Nom	Max	Min	Nom	Max	Oilles
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
І он	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW Dn to CP	20			20			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW Dn to CP	5			5			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW E to CP	25			25			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW E to CP	5			5			ns
t _w (L)	CP Pulse Width LOW	17			17			ns

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Vį	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$				-1.5	>
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max,	54LS	2.5			V
	Voltage	V _{IL} = Max	DM74	2.7			·
V _{OL}	Low Level Output	V _{CC} Min, I _{OL} = Max,	54LS			0.4	
	Voltage	V _{IH} = Min	DM74			0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74			0.4	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_{I} = 10V$				0.1	mA
Iн	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	111/2
Icc	Supply Current	V _{CC} = Max				18	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Note more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output load)

Symbol	Parameter	$\mathbf{R_L} = 2 \mathbf{k} \Omega$	Units	
	- Turumotor	Min	Max	- Ginto
f _{max}	Maximum Clock Frequency	30		MHz
t _{PLH}	Propagation Delay CP to Qn		27 27	ns ·

Functional Description

The LS379 consists of four edge-triggered D-type flip-flops with individual D inputs and Q and Q outputs. The Clock (CP) and Enable (E) inputs are common to all flip-flops. When the E input is HIGH, the register will retain the present data independent of the CP input. The Dn and E inputs can change when the clock is in either state, provided that the recommended setup and hold times are observed.


Truth Table

	Inputs		Outputs			
Ē	CP	Dn	Qn	Qn		
Н	~	х	No Change	No Change		
L		н	Н	L		
L		L	L	Н		

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Logic Diagram





DM54LS380/74LS380 Multifunction Octal Register

General Description

The 'LS380 is an 8-bit synchronous register with parallel load, load complement, preset, clear, and hold capacity. Four control inputs (LD, POL, CLR, PR) provide one of four operations which occur synchronously on the rising edge of the clock (CK). The LS380 combines the features of the LS374, LS377, LS273 and LS534 into a single 300 mil wide package.


The LOAD operation loads the inputs (D_7-D_0) into the output register (Q_7-Q_0) , when POL is HIGH, or loads the compliment of the inputs when POL is LOW. The CLEAR operation resets the output register to all LOWs. The PRESET operation presets the output register to all HIGHs. The HOLD operation holds the previous value regardless of clock transitions. CLEAR overrides PRESET, PRESET overrides LOAD, and LOAD overrides HOLD.

The output register (Q_7-Q_0) is enabled when \overline{OE} is LOW, and disabled (HI-Z) when \overline{OE} is HIGH. The output drivers will sink the 24 mA required for many bus interface standards.

Features/Benefits

- Octal Register for general purposes interfacing applications
- 8 bits match byte boundaries
- Bus-structured pinout
- 24-pin SKINNYDIP saves space
- TRI-STATE® outputs
- Low current PNP inputs reduce loading


Connection Diagram



TL/L/8339-1

Order Number DM54LS380J, DM74LS380J or DM74LS380N See NS Package Number J24F or N24C

Standard Test Load



Function Table

OC	CLK	CLR	PR	LD	POL	D7-D0	Q7-Q0	Operation
Н	Х	Х	Х	Х	х	Х	Z	HI-Z
L	1	L	Х	Х	X	Х	L	CLEAR
L	↑	Н	L	Х	х	Х	н	PRESET
L	1	Н	Н	Н	X	Х	Q	HOLD
L	↑	Н	Н	L	Н	D	D	LOAD true
L	1	н	Н	L	L	D	D	LOAD comp

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage V_{CC} 7V Input Voltage 5.5V Off-State Output Voltage Storage Temperature

5.5V -65° to +150°C

Operating Conditions

Symbol		Parameter			Military	,	Commercial			Units
				Min	Тур	Max	Min	Тур	Max	
V _{CC}	Supply Voltage			4.5	5	5.5	4.75	5	5.25	٧
T _A	Operating Free-Air Temperature			-55		125*	0		75	°C
t _w	Width of Clock	F	ligh	40			40			ns
·w	Width of Clock	L	ow	35			35			,,,,
tsu	Set-Up Time			60			50			ns
t _h	Hold Time			0	-15		0	-15		113

^{*}Case temperature

Electrical Characteristics Over Operating Conditions


Symbol	Parameter		Test Conditio	ns	Min	Typ†	Max	Units
V _{IL}	Low-Level Input Voltage						0.8	٧
V _{IH}	High-Level Input Voltage				2			٧
V _{IC}	Input Clamp Voltage	V _{CC} =MIN	I _I = -18 mA				-1.5	٧
I _{IL}	Low-Level Input Current	V _{CC} =MAX	V _I =0.4V				-0.25	mA
I _{IH}	High-Level Input Current	V _{CC} =MAX	V _I =2.4V				25	μΑ
	Maximum Input Current	V _{CC} =MAX	V _I = 5.5V				1	mA
V _{OL}	Low-Level Output Voltage	V _{CC} =MIN V _{IL} =0.8V	MIL	I _{OL} =12 mA			0.5	V
		V _{IH} =2V	COM	I _{OL} =24 mA				
V _{OH}	High-Level Output Voltage	V _{CC} =MIN V _{IL} =0.8V	MIL	I _{OH} = −2 mA	2.4			٧
		V _{IH} =2V	СОМ	$I_{OH} = -3.2 \text{ mA}$				
lozL	Off-State Output Current	V _{CC} =MAX V _{IL} =0.8V		V _O =0.4V			-100	μΑ
lozh		V _{IH} =2V		V _O =2.4V			100	μΑ
los	Output Short-Circuit Current*	V _{CC} =5.0V		V _O =0V	-30		130	mA
Icc	Supply Current	V _{CC} =MAX				120	180	mA

^{*} No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second

Switching Characteristics Over Operating Conditions

Symbol	Parameter	Test Conditions	Military			С	ommerc	ial	Units
	r drumeter	(See Test Load)	Min	Тур	Max	Min	Тур	Max	
fMAX	Maximum Clock Frequency	C _L =50 pF	10.5			12.5			MHz
t _{PD}	Clock to Q	$R_1 = 200\Omega$		20	35		20	30	ns
t _{PZX}	Output Enable Delay	$R_2=390\Omega$		35	55		35	45	ns
t _{PXZ}	Output Disable Delay	112 00012		35	55		35	45	ns

[†] All typical values are at V_{CC}=5V. T_A=25°C





DM54LS380A/DM74LS380A Multifunction Octal Register

General Description

The 'LS380A is an 8-bit synchronous register with parallel load, load complement, preset, clear and hold capacity. Four control inputs (L\(\overline{LD}\), POL, \(\overline{CL\overline{R}}\), \(\overline{PR}\)) provide one of four operations which occur synchronously on the rising edge of the clock (CK). The 'LS380A combines the features of the 'LS374, 'LS377, 'LS273 and 'LS534 into a single 300 mil wide package.


The LOAD operation loads the inputs (D7–D0) into the output register (Q7–Q0), when POL is HIGH, or loads the compliment of the inputs when POL is LOW. The CLEAR operation resets the output register to all LOWs. The PRESET operation presets the output register to all HIGHs. The HOLD operation holds the previous value regardless of clock transitions. CLEAR overrides PRESET, PRESET overrides LOAD, and LOAD overrides HOLD.

The output register (Q7–Q0) is enabled when \overline{OE} is LOW and disabled (HI–Z) when \overline{OE} is HIGH. The output drivers will sink 24 mA required for many bus interface standards.

Features

- Octal Register for general purpose interfacing applications
- 8 bits match byte boundaries
- Low current PNP inputs reduce loading
- Bus-structured pinout
- TRI-STATE® outputs
- 24-pin SKINNYDIP saves space

Connection Diagram



TL/L/10229-1

Order Number DM54LS380AJ, DM74LS380AJ, DM74LS380AN or DM74LS380AV See NS Package Number J24F, N24C or V28A

Function Table

ОC	CLK	CLR	PR	LD	POL	D7-D0	Q7-Q0	Operation
Н	Х	Х	Х	Х	Х	X	Z	HI-Z
L	1	L	x	x	Х	X	L	CLEAR
L	↑	н	L	x	Х	X	н	PRESET
L	1	н	н	Н	Х	Х	Q	HOLD
L	↑	н	н	L	Н	D	D	LOAD true
L	1	н	Н	L	L	D	D	LOAD comp

-65°C to +150°C

>1000V

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V_{CC} Supply Voltage 7V Input Voltage 5.5V

Input Voltage 5.5V Off-State Output Voltage 5.5V

Storage Temperature ESD Tolerance

Czap = 100 pF $Rzap = 1500\Omega$

Test Method: Human Body Model Test Specification: NSC SOP 5-028

Recommended Operating Conditions

Symbol	Parameter	Military			(Units		
	i didiliotoi	Min	Тур	Max	Min	Тур	Max	- Jiiilo
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating Free-Air Temperature	-55	25		0	25	75	°C
T _C	Operating Case Temperature			125				°C

Electrical Characteristics Series 24A Over Recommended Operating Temperature Range

Symbol	Parameter	Т	est Conditions		Min	Тур	Max	Units
V _{IH}	High Level Input Voltage	(Note 2)			2			٧
V _{IL}	Low Level Input Voltage	(Note 2)					8.0	٧
V _{IC}	Input Clamp Voltage	V _{CC} = Min, II	= -18 mA			-0.8	-1.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min	$I_{OH} = -2 \text{ mA}$	MIL				
		$V_{IL} = 0.8V$ $V_{IH} = 2V$	$I_{OH} = -3.2 \text{ mA}$	COM	2.4	2.9		٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min	l _{OL} = 12 mA	MIL				
		$V_{IL} = 0.8V$ $V_{IH} = 2V$	I _{OL} = 24 mA	СОМ		0.3	0.5	V
lozh	Off-State Output Current (Note 3)	V _{CC} = Max	V _O = 2.4V				100	μΑ
lozL		$V_{IL} = 0.8V$ $V_{IH} = 2V$	V _O = 0.4V				-100	μΑ
lj .	Maximum Input Current	V _{CC} = Max,	V _I = 5.5V				1	mA
l _{IH}	High Level Input Current (Note 3)	V _{CC} = Max,	V _I = 2.4V				25	μΑ
l <u>յլ</u>	Low Level Input Current (Note 3)	V _{CC} = Max,	V _I = 0.4V			-0.04	-0.25	mA
los	Output Short-Circuit Current	$V_{CC} = 5V$	V _O = 0V (Note 4)		-30	-70	-130	mA
lcc	Supply Current	V _{CC} = Max				135	180	mA

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 3: I/O leakage as the worst case of IOZX or IIX, e.g., IIL and IOZL.

Note 4: During IOS measurment, only one output at a time should be grounded. Permanent damage otherwise may result.

Switching Characteristics Over Recommended Operating Conditions

Symbol	Parameter		Test Conditions	Military			Commercial			Units
Gymbol				Min	Тур	Max	Min	Тур	Max	Onno
ts	Set-Up Time from In	put		40	20		30	20		ns
t _W	Width of Clock	High		20	7		15	7.		ns
		Low		35	15		25	15		ns
t _H	Hold Time			0	-15		0	-15		ns
T _{clk}	Clock to Output		C _L = 50 pF		10	25		10	15	ns
T _{pzx}	Output Enable Delay	,	C _L = 50 pF		19	35		19	30	ns
T _{pxz}	Output Disable Dela	у	C _L = 5 pF		15	35		15	30	ns
f _{max}	Maximum Frequency	у		15.3	32		22.2	32		MHz

Test Load



Test Waveforms


CLOCK INPUT DATA INPUT Set-Up and Hold V_T (SEE NOTE A) U_T (SEE NOTE A)

Note A: $V_T = 1.5V$.


Note B: C_L includes probe and jig capacitance.

Note C: In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Schematic of Inputs and Outputs




TL/L/10229-3



TL/L/10229-5

TL/L/10229-6

Enable and Disable (ENABLE PIN OR INPUT) (ST CLOSED) (ENABLE PIN OR INPUT) (ST CLOSED) (ENABLE PIN OR INPUT) (ST CLOSED) VOIL TOTAL 1.5V T





DM74LS390 Dual 4-Bit Decade Counter

General Description


Each of these monolithic circuits contains eight master-slave flip-flops and additional gating to implement two individual four-bit counters in a single package. The 'LS390 incorporates dual divide-by-two and divide-by-five counters, which can be used to implement cycle lengths equal to any whole and/or cumulative multiples of 2 and/or 5 up to divide-by-100. When connected as a bi-quinary counter, the separate divide-by-two circuit can be used to provide symmetry (a square wave) at the final output stage. The 'LS390 has parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals.

Features

- Dual version of the popular 'LS90
- 'LS390 ... individual clocks for A and B flip-flops provide dual ÷ 2 and ÷ 5 counters
- Direct clear for each 4-bit counter
- Dual 4-bit version can significantly improve system densities by reducing counter package count by 50%
- Typical maximum count frequency . . . 35 MHz
- Buffered outputs reduce possibility of collector commutation

Connection Diagram

Dual-In-Line Package



TL/F/6433-1

Order Number DM74LS390M or DM74LS390N See NS Package Number M16A or N16E

Function Tables

BCD Count Sequence (Each Counter)

(See Note A)

Count		Out	puts	
	Q_D	QC	Q_{B}	Q_{A}
0	L	L	L	L
1	L	L	L	Н
2	L	L	Н	L
3	L	L	Н	Н
4 5	L	Н	L	L
5	L	Н	L	Н
6	L	Н	Н	L
7	L	Н	Н	Н
8	н	L	L	L
9	Н	L	L	Н

Bi-Quinary (5-2) (Each Counter) (See Note B)

Count		Out	puts	
Count	Q_{A}	Q_{D}	QC	Q_{B}
0	L	L	L	L
1	L	L	L	Н
2	L	L	Н	L
3	L	L	Н	Н
4	L	Н	L	L
5	Н	L	L	L
6	Н	L	L	Н
7	Н	L	Н	L
8	н	L	Н	Н
9	Н	Н	L	L

Note A: Output QA is connected to input B for BCD count.

Note B: Output QD is connected to input A for Bi-quinary count.

Note C: H = High Level, L = Low Level.

2

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage
Clear 7V
A or B 5.5V

Operating Free Air Temperature Range

DM74LS

0°C to +70°C

Storage Temperature Range

-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Paramete		DM74LS390		Units	
Symbol	Faramete	-	Min	Nom	Max	Oillis
V _{CC}	Supply Voltage		4.75	5	5.25	V
V _{IH}	High Level Input Voltage	High Level Input Voltage				V
V _{IL}	Low Level Input Voltage			0.8	V	
Юн	High Level Output Current			-0.4	mA	
loL	Low Level Output Current			8	mA	
fCLK	Clock Frequency (Note 1)	A to Q _A	0		25	MHz
		B to Q _B	0		20	1 171112
fclk	Clock Frequency (Note 2)	A to Q _A	0		20	MHz
		B to Q _B	0		15	1 141112
t _W	Pulse Width (Note 1)	Α	20			
		В	25			ns
		20			1	
t _{REL}	Clear Release Time (Notes 3	Clear Release Time (Notes 3 & 4)				ns
T _A	Free Air Operating Temperatu	ıre	0		70	°C

Note 1: C_L = 15 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

Note 2: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V.

Note 3: The symbol (\downarrow) indicates the falling edge of the clear pulse is used for reference.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.7	3.4		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$		0.35	0.5	V	
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$			0.25	0.4	
lį	Input Current @ Max	$V_{CC} = Max, V_1 = 7V$	Clear			0.1	
	Input Voltage	V _{CC} = Max	Α			0.2	mA
		$V_{I} = 5.5V$	В			0.4	
ин	High Level Input	V _{CC} = Max	Clear			20	
	Current	$V_I = 2.7V$	Α			40	μΑ
			В			80	

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
l₁∟	Low Level Input	$V_{CC} = Max, V_I = 0.4V$	Clear			-0.4	
	Current		Α			-1.6	mA
			В			-2.4	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	DM74	-20		-100	mA
lcc	Supply Current	V _{CC} = Max (Note 3)			15	26	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open, both CLEAR inputs grounded following momentary connection to 4.5 and all other inputs grounded.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input)		R _L =	2 k Ω		
Symbol	Parameter	To (Output)	C _L =	15 pF	C _L =	50 pF	Units
			Min	Max	Min	Max	
fMAX	Maximum Clock	A to Q _A	25		20		MHz
	Frequency	B to Q _B	20	}	15		1411 12
^t PLH	Propagation Delay Time Low to High Level Output	A to Q _A		20		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _A		20	30		'ns
^t PLH	Propagation Delay Time Low to High Level Output	A to Q _C		60		81	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _C		60		81	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _B		21		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _B		21		33	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _C		39	 	51	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _C		39		54	ns
^t PLH	Propagation Delay Time Low to High Level Output	B to Q _D		21		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _D		21		33	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Any Q		39		45	ns

Logic Diagram



TL/F/6433-2



DM74LS393 Dual 4-Bit Binary Counter

General Description


Each of these monolithic circuits contains eight masterslave flip-flops and additional gating to implement two individual four-bit counters in a single package. The 'LS393 comprises two independent four-bit binary counters each having a clear and a clock input. N-bit binary counters can be implemented with each package providing the capability of divide-by-256. The LS393 has parallel outputs from each counter stage so that any submultiple of the input count fregency is available for system-timing signals.

Features

- Dual version of the popular 'LS93
- 'LS393 dual 4-bit binary counter with individual clocks
- Direct clear for each 4-bit counter
- Dual 4-bit versions can significantly improve system densities by reducing counter package count by 50%
- Typical maximum count frequency 35 MHz
- Buffered outputs reduce possibility of collector commutation

Connection Diagram

Dual-In-Line Package



TL/F/6434-1

Order Number DM74LS393M or DM74LS393N See NS Package Number M14A or N14A

Function Table

Count Sequence (Each Counter)

Count		Out	puts	
Count	Q_{D}	Qc	QB	Q_{A}
0	L	L	L	L
1	L	L	L	н
2	L	L	Н	L
3	L	L	Н	Н
4	L	Н	L	L
5	L	Н	L	Н
6	L	Н	н	L
7	L	Н	Н	Н
8	Н	L	L	L
9	н	L	L	Н
10	н	L	Н	L
11	Н	L	Н	н
12	н	Н	L	L
13	Н	Н	L	Н
14	Н	Н	Н	L
15	Н	Н	Н	Н

H = High Logic Level

L = Low Logic Level

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage
Clear 7V
A 5.5V

Operating Free Air Temperature Range

DM74LS

0°C to +70°C

Storage Temperature Range

-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parame		DM74LS393					
Symbol	raiaille	Min	Nom	Max	Units			
V _{CC}	Supply Voltage		4.75	5	5.25	٧		
V _{IH}	High Level Input Voltage					٧		
V _{IL}	Low Level Input Voltage	Low Level Input Voltage			0.8	٧		
Юн	High Level Output Curren	High Level Output Current			-0.4	mA		
loL	Low Level Output Current				8	mA		
fCLK	Clock Frequency (Note 1))	0		25	MHz		
fclk	Clock Frequency (Note 2))	0		20	MHz		
t _W	Pulse Width (Note 7)	Α	20			ns		
		Clear High	20			113		
tREL	Clear Release Time (Note	Release Time (Notes 3 & 7)				ns		
TA	Free Air Operating Tempo	erature	0		70	°C		

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 4)	Max	Units	
Vį	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	>	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	V _{IL} = Max, V _{IH} = Min				٧	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$			0.35	0.5	٧	
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$			0.25	0.4		
lı	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	Clear			0.1	mA	
	Input Voltage	$V_{CC} = Max, V_I = 5.5V$	Α			0.2		
l _{IH}	High Level Input	$V_{CC} = Max, V_I = 2.7V$	Clear			20	μА	
	Current		Α			40	μΛ	
կլ	Low Level Input	$V_{CC} = Max, V_i = 0.4V$	Clear			-0.4	mA	
	Current		Α		-1		7 mA	
los	Short Circuit Output Current	V _{CC} = Max (Note 5)		-20		-100	mA	
Icc	Supply Current	V _{CC} = Max (Note 6)			15	26	mA	

Note 1: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V.

Note 2: C_L = 50 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

Note 3: The symbol (\downarrow) indicates that the falling edge of the clear pulse is used for reference.

Note 4: All typicals are at $V_{CC}=5V$, $T_A=25^{\circ}C$.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 6: ICC is measured with all outputs open, both CLEAR inputs grounded following momentary connection to 4.5V, and all other inputs grounded.

Note 7: $T_A = 25$ °C, and $V_{CC} = 5V$.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

				R _L =	2 kΩ			
Symbol	Parameter	From (Input)	C _L = 15 pF		C _L = 50 pF		Units	
		To (Output)	Min	Max	Min	Max		
f _{MAX}	Maximum Clock Frequency	A to Q _A	25		20		MHz	
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _A		20		24	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _A		20		30	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _D		60		87	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _D		60		87	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Any Q		39		45 .	ns	

Logic Diagram





54LS395/DM74LS395 4-Bit Shift Register with TRI-STATE® Outputs

General Description

The LS395 is a 4-bit shift register with TRI-STATE outputs and can operate in either a synchronous parallel load or a serial shift-right mode, as determined by the Select input. An asynchronous active LOW Master Reset $(\overline{\text{MR}})$ input overrides the synchronous operations and clears the register. An active LOW Output Enable $(\overline{\text{OE}})$ input controls the TRI-STATE output buffers, but does not interfere with the other operations. The fourth stage also has a conventional output for linking purposes in multi-stage serial operations.

Features

- Shift right or parallel 4-bit register
- TRI-STATE outputs
- Input clamp diodes limit high speed termination effects
- Fully CMOS and TTL compatible


Connection Diagram

Dual-In-Line Package MR Vcc D_S · 00 PO · -01 13 -02 P2 · 12 -03 P.3 -03 - CP 10 ŌĒ GND -

TL/F/9833-1

Order Number 54LS395DMQB, 54LS395FMQB, 54LS395LMQB, DM74LS395WM or DM74LS395N See NS Package Number E20A, J16A, M16B, N16E or W16A

Logic Symbol



Mode Select Table

Operating Mode	Inputs @ t _n					Outputs @ t _{n+1}			
Operating mode	MR	CP	s	Ds	Pn	ö	01	02	О3
Asynchronous Reset Shift, SET First Stage	L H	×	X L	X H	X X	LH	L O0n	L 01 _n	L 02 _n
Shift, RESET First Stage Parallel Load	H H	~	L H	L X	X Pn	L P0	O0 _n P1	01 _n P2	02 _n P3

 t_{n} , t_{n+1} = Time before and after CP HIGH-to-LOW transition

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 10V

Operating Free Air Temperature Range

54LS

-55°C to +125°C

DM74LS

0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS395			DM74LS39	5	Units
- Cyllibol	i arameter	Min	Nom	Max	Min	Nom	Max	O.m.s
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
lOH	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW S, D _S or P _n to CP	20 20			20 20			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW S, D _S or P _n to CP	5 5			5 5			ns
t _w (L)	CP Pulse Width LOW	18			18			ns
t _w (L)	MR Pulse Width LOW	20			20			ns

Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
VoH	High Level Output	V _{CC} = Min, I _{OH} = Max	54LS	2.5			V
	Voltage	V _{IL} = Max	DM74	2.7			,
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4	
	Voltage	V _{IH} = Min	DM74		0.35	0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V$				0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	
Icc	Supply Current with Outputs OFF	$V_{CC} = Max, \overline{OE}, D_S, S = 4.5V$ $\overline{CP} = \nearrow$, $P_n = GND$		1		29	mA
	Supply Current with Outputs ON	$V_{CC} = Max, D_S, S = 4.5V$ $\overline{OE}, \overline{CP}, P_n = GND$				25	mA
lozh	TRI-STATE Output Off Current HIGH	V _{CC} = V _{CCH} V _{OZH} = 2.7V				20	μΑ
lozL	TRI-STATE Output Off Current LOW	V _{CC} = V _{CCH} V _{OZL} = 0.4V				-20	μΑ

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

		54LS/I	DM74LS	
Symbol	Parameter	$R_L = 2 k\Omega$	C _L = 15 pF	
		Min	Max	
f _{max}	Maximum Shift Frequency	30		MHz
t _{PLH} t _{PHL}	Propagation Delay CP to O _n		35 25	ns
t _{PHL}	Propagation Delay MR to O _n		35	ns
t _{PZH} t _{PZL}	Output Enable Time		20 20	ns
t _{PHZ} t _{PLZ}	Output Disable Time		17 23	ns


Functional Description

The LS395 contains four D-type edge-triggered flip-flops and auxiliary gating to select a D input either from a Parallel (Pn) input or from the preceding stage. When the Select input is HIGH, the Pn inputs are enabled. A LOW signal in the S input enables the serial inputs for shift-right operations, as indicated in the Truth Table.

State changes are initiated by HIGH-to-LOW transitions on the Clock Pulse (CP) input. Signals on the Pn, DS and S inputs can change when the Clock is in either state, provided that the recommended setup and hold times are observed. When the S input is LOW, a CP HIGH-LOW transition transfers data in O0 to O1, O1 to O2, and O2 to O3. A left-shift is accomplished by connecting the outputs back to the P_n inputs, but offset one place to the left, i.e., O3 to P2, O2 to P1, and O1 to P0, with P3 acting as the linking input from another package.

When the OE input is HIGH, the output buffers are disabled and the O0-O3 outputs are in a high impedance condition. The shifting, parallel loading or resetting operations can still be accomplished, however.

Logic Diagram






54LS447/DM74LS447 BCD to 7-Segment Decoder/Driver

General Description

The 'LS447 is the same as the 'LS247 except that the Output OFF Voltage, V_{OH} is specified as 7.0V rather than 15V, with the same I_{OH} limit of 250 $\mu\text{A}.$ For all other information please refer to the 'LS247 data sheet.

Connection Diagram

Dual-In-Line Package



TL/F/10187-1

Order Number 54LS447FMQB, 54LS447FMQB, DM74LS447M or DM74LS447N See NS Package Number J16A, M16A, N16E or W16A

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range 54LS -55°C to +125°C

DM74LS 0°C to +70°C

Storage Temperature Range $-65^{\circ}\text{C to } + 150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the 'Electrical Characteristics' table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS447				Units		
Oymbor		Min	Nom	Max	Min	Nom	Max	Onics
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
loh	High Level Output Current			-50			-50	μΑ
loL	Low Level Output Current			12			24	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)


Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _l	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max,	54LS	2.4			٧
	Voltage	V _{IL} = Max	DM74	2.4	3.4		•
loff	High Level Output Current	Segment Outputs, V _M = 7.0V				250	μΑ
V _{OL}	Low Level Output	V _{CC} Min, I _{OL} = Max,	54LS			0.4	
	Voltage	V _{IH} = Min	DM74		0.35	0.5	٧
		$I_{OL} = 12 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$		-0.03		-0.4	mA
		BI/RBO Inputs		-0.09		-1.2	mA
los	Short Circuit	V _{CC} = Max	54LS	-0.3		-2.0	mA
1	(Note 2)	DM74	-0.3		-2.0	111/5	
Icc	Supply Current	V _{CC} = Max				13	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics at $V_{CC} = 5V$, $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load).

Symbol	Parameter	$R_L = 2 k\Omega$	Units	
	T didniotor	Min	Max	O.III.O
t _{PLH} t _{PHL}	Propagation Delay		100 100	ns





DM54LS450/DM74LS450 16:1 Multiplexer


General Description

The 16:1 Mux selects one of sixteen inputs, E0 through E15, specified by four binary select inputs, A, B, C, and D. The true data is output on Y and the inverted data on W. Propagation delays are the same for both inputs and addresses and are specified for 50 pF loading. Outputs conform to the standard 8 mA LS totem pole drive standard.

Features/Benefits


- 24-pin SKINNYDIP saves space
- Similar to 74150 (Fat DIP)
- Low current PNP inputs reduce loading

Connection Diagram



Order Number DM54LS450J, DM74LS450J, DM74LS450N or DM74LS450V See NS Package Number J24F, N24C or V28A

Standard Test Load



Function Table

		out ect		Output		
D	С	В	A	w	Y	
L	L	L	L	E0	E0	
L	L	L	Н	<u>E1</u>	E1	
L	L	Н	L	E2	E2	
L	L	H	Н	E3	E3	
L	Н	L	L	E4	E4	
L	Н	Ł	Н	E5	E5	
L	Н	Н	L	E6	E6	
L	Н	Н	Н	E7	E7	
Н	L	L	L	E8	E8	
H	L	L	Н	E9	E9	
Н	L	Н	L	E10	E10	
Н	L	Н	Н	E11	E11	
H	Н	L	L	E12	E12	
Н	Н	L	Н	E13	E13	
Н	Н	Н	L	E14	E14	
Н	Н	Н	Н	E15	E15	

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Off-State Output Voltage Storage Temperature 5.5V -65° to +150°C

Supply Voltage V_{CC} Input Voltage

7 V 5.5 V

Operating Conditions

Symbol	Parameter	Military				Units		
	Talamotor	Min	Nom	Max	Min	Nom	Max	Office
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating Free-Air Temperature	-55		125*	0		75	°C

^{*}Case temperature

Electrical Characteristics Over Operating Conditions


Symbol	Parameter		Test Conditio	ns	Min	Тур†	Max	Units
V _{IL}	Low-Level Input Voltage						0.8	٧
V _{IH}	High-Level Input Voltage				2			V
V _{IC}	Input Clamp Voltage	V _{CC} =MIN	$I_{\parallel} = -18 \text{ mA}$				-1.5	V
l _{IL}	Low-Level Input Current	V _{CC} =MAX	V _I =0.4V				-0.25	mA
I _{IH}	High-Level Input Current	V _{CC} =MAX	V _I =2.4V				25	μΑ
11	Maximum Input Current	V _{CC} =MAX	V _I =5.5V				1	mA
V _{OL}	Low-Level Output Voltage	V _{CC} =MIN V _{IL} =0.8V V _{IH} =2V		I _{OL} =8 mA			0.5	٧
V _{OH}	High-Level Output Voltage	V _{CC} =MIN V _{IL} =0.8V	MIL	I _{OH} = -2 mA	2.4			V
		V _{IH} =2V	СОМ	$I_{OH} = -3.2 \text{ mA}$				
los	Output Short-Circuit Current*	V _{CC} =5.0V		V _O =0V	-30		-130	mA
Icc	Supply Current	V _{CC} =MAX				60	100	mA

^{*}No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics Over Operating Conditions

Symbol	Parameter	Test Conditions (See Test Load)	Military			Commercial			Units
			Min	Тур	Max	Min	Тур	Max	20
t _{PD}	Any Input to Y or W	$C_L = 50 \text{ pF}$ $R_1 = 560\Omega$ $R_2 = 1.1 \text{k}\Omega$		25	45		25	40	ns

[†]All typical values are at V_{CC}=5V, T_A=25°C.





DM54LS450A/DM74LS450 16:1 Multiplexer


General Description

The 16:1 Mux selects one of sixteen inputs, E0 through E15, specified by four binary inputs, A, B, C and D. The true data is output on Y and the inverted data on W. Propagation delays are the same for both inputs and addresses and are specified for 50 pF loading. Outputs conform to the standard 8 mA LS totem pole drive standard.

Features

- 24-pin SKINNYDIP saves space
- Similar to 74150 (Fat Dip)
- Low current PNP inputs reduce loading
- 15 ns typical propagation delay

Connection Diagram



Order Number DM54LS450AJ, DM74LS450AJ,
DM74LS450AN or DM74LS450AV
See NS Package Number
J24F, N24C or V28A

Function Table

	-	out ect		Out	put
D	С	В	Α	w	Y
L	L	L	L	E0	E0
L	L	L	Н	Ē1	E1
L	L	Н	L	E2	E2
L	L	Н	Н	E3	E3
L	Н	L	L	E4	E4
L	Н	L	Н	E5	E5
L	Н	Н	L	E6	E6
L	Н	Н	Н	E7	E7
Н	L	L	L	E8	E8
н	L	L	Н	E9	E9
н	L	Н	L	E10	E10
н	L	Н	Н	E11	E11
Н	Н	L	L	E12	E12
н	н	L	н	E13	E13
н	н	Н	L	E14	E14
н	Н	<u>H</u>	Н	E15	E15

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage V_{CC} -0.5V to +7V (Note 2) Input Voltage -1.5V to +5.5V (Note 2)

Off-State Output Voltage -1.5V to +5.5V (Note 2)

Storage Temperature -65°C to +150°C

Ambient Temperature with

Power Applied $-65^{\circ}\text{C to} + 125^{\circ}\text{C}$

Junction Temperature with

Power Applied -65°C to +150°C FSD Tolerance 2000V

ESD Tolerance $C_{ZAP} = 100 \text{ pF}$

 $R_{ZAP} = 1500\Omega$ Test Method: Human Body Model

Test Method: Human Body Model
Test Specification: NSC SOP-5-028

Recommended Operating Conditions

Symbol	Parameter	Military				Units		
	i didirecei	Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating Free-Air Temperature	-55		125	0		75	°C

Electrical Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Test Conditions		Min	Тур	Max	Units	
VIL	Low Level Input Voltage (Note 3)						0.8	٧
V _{IH}	High Level Input Voltage (Note 3)	i			2			٧
V _{IC}	Input Clamp Voltage	$V_{CC} = Min, I = -18 \text{ mA}$					-1.5	٧
IιL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$					-0.25	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$					25	μΑ
lj .	Maximum Input Current	$V_{CC} = Max, V_I = 5.5V$					1	mA
V _{OL}	Low Level Output Voltage	V _{CC} = Min	I _{OL} = 8 mA				0.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min	$I_{OH} = -2 \text{ mA}$	MIL	2.4			V
			$I_{OH} = -3.2 \text{mA}$	СОМ				
los	Output Short-Circuit Current (Note 4)	$V_{CC} = 5V, V_O = 0V$			-30		-130	mA
lcc	Supply Current	V _{CC} = Max, Outputs Open				60	100	mA

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming operations according to the applicable specification.


Note 3: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

Note 4: To avoid invalid readings in other parameter tests, it is preferable to conduct the los test last. To minimize internal heating, only one output should be shorted at a time with maximum duration of 1.0 second each. Prolonged shorting of a high output may raise the chip temperature above normal and permanent damage may result.


Switching Characteristics Over Operating Conditions

Symbol	Parameter	Test Conditions	Military Commerci				al	Units	
	, aramotor	1 50t Gondinono	Min	Тур	Max	Min	Тур	Max	- Cilii
T _{pd}	Input to Output	C _L = 50 pF			35			30	ns

Test Load



Test Waveform




Notes:

 $V_{T} = 1.5V$


 C_L includes probe and jig capacitance.

In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Schematic of Inputs and Outputs



TL/L/10228-4





DM54LS451/DM74LS451 Dual 8:1 Multiplexer


General Description

The Dual 8:1 Mux selects one of eight inputs, D0 through D7. specified by three binary select inputs. A. B. and C. The true data is output on Y when strobed by S. Propagation delays are the same for inputs, addresses and strobes and are specified for 50 pF loading. Outputs conform to the standard 8 mA LS totem pole drive standard.

Features/Benefits


- 24-pin SKINNYDIP saves space
- Twice the density of 74LS151
- Low current PNP inputs reduce loading

Connection Diagram



Order Number DM54LS451J, DM74LS451J, DM74LS451N or DM74LS451V See NS Package Number J24F, N24C or V28A

Standard Test Load



		nputs		Outputs
	Select		Strobe	v
С	В	Α	S	·
Х	Х	Х	Н	H
L	L	L	L	D0
L	L	Н	L	D1
L	Н	L	L	D2
L	Н	Н	L	D3
Н	L	L	L	D4
Н	L	Н	L	D5
H	Н	L	L	D6
Н	Н	Н	L .	D7

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Off-State Output Voltage Storage Temperature

5.5V -65°C to +150°C

Supply Voltage V_{CC}

5.5V

Input Voltage **Operating Conditions**

Military Commercial Symbol Parameter Units Min Nom Max Min Nom Max 5.5 4.75 5 5.25 V_{CC} Supply Voltage 4.5 5 ٧ °C -55 125* 0 75 T_A Operating Free-Air Temperature

Electrical Characteristics Over Operating Conditions

Symbol	Parameter		Test Conditio	ns	Min	Тур†	Max	Units
V _{IL}	Low-Level Input Voltage						0.8	٧
V _{IH}	High-Level Input Voltage				2			٧
V _{IC}	Input Clamp Voltage	V _{CC} =MIN	$I_1 = -18 \text{ mA}$				-1.5	٧
l _{IL}	Low-Level Input Current	V _{CC} =MAX	V _I =0.4V				-0.25	mA
l _H	High-Level Input Current	V _{CC} =MAX	V _I =2.4V				25	μΑ
l _l	Maximum Input Current	V _{CC} =MAX	V _I =5.5V				1	mA
V _{OL}	Low-Level Output Voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$		$I_{OL} = 8 \text{ mA}$			0.5	٧
		V _{CC} =MIN	MIL	I _{OH} =2 mA				
V _{OH}	High-Level Output Voltage	V _{IL} =0.8V V _{IH} =2V	СОМ	$I_{OH} = -3.2 \text{ mA}$	2.4			V
los	Output Short-Circuit Current*	V _{CC} =5.0V	·	V _O =0V	-30		-130	mA
Icc	Supply Current	V _{CC} =MAX				60	100	mA

^{*}No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


Switching Characteristics Over Operating Conditions

Symbol	Parameter	Test Conditions	Military			Commercial			Units
Syllibol Fala	Farameter	(See Test Load)	Min	Тур	Max	Min	Тур	Max	Onits
t _{PD}	Any Input to Y	$C_L = 50 \text{ pF}$ $R_1 = 560\Omega$ $R_2 = 1.1\Omega$		25	45		25	40	ns

^{*}Case Temperature

 $[\]dagger$ All typical values are VCC=5V, TA=25°C.

Logic Diagram



DM54LS451A/DM74LS451A Dual 8:1 Multiplexer


General Description

The Dual Mux selects one of eight inputs, D0 through D7, specified by three binary select inputs, A, B and C. The true data is output on Y when strobed by S. Propagation delays are the same for inputs, addresses and strobes and are specified for 50 pF loading. Outputs conform to the standard 8 mA LS totem pole drive standard.

Features

- 24-pin SKINNYDIP saves space
- Twice the density of 74LS151
- Low current PNP inputs reduce loading
- 15 ns typical propagation delay

Connection Diagram



Order Number DM54LS451AJ, DM74LS451AJ, DM74LS451AN or DM74LS451AV See NS Package Number J24F, N24C or V28A

	In	puts	•	Outputs
	Select		Strobe	v
С	В	Α	S	•
Х	X	Х	Н	Н
L	L	L	L	D0
L	L	Н	L	D1
L	н	L	L	D2
L	Н	Н	L	D3
H	L	L	L	D4
Н	L	Н	L	D5
Н	Н	L	L	D6
Н	Н	Н	L	D7

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage V_{CC} -0.5V to +7V (Note 2)
Input Voltage -1.5V to +5.5V (Note 2)

Off-State Output Voltage -1.5V to +5.5V (Note 2)
Input Current -30.0 mA to +5.0 mA (Note 2)

Output Current (I_{OL}) + 100 mA

Storage Temperature -65°C to +150°C

Ambient Temperature with

Power Applied -65°C to +125°C

Junction Temperature with
Power Applied -65°C to +150°C

ESD Tolerance 2000V

 $C_{ZAP} = 100 \text{ pF}$ $R_{ZAP} = 1500\Omega$

Test Method: Human Body Model Test Specification: NSC SOP-5-028

Recommended Operating Conditions

Symbol	Parameter		Military			Units		
	- Taramotor	Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
T _A	Operating Free-Air Temperature	-55		125	0		75	°C

Electrical Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Т	est Conditions	Min	Тур	Max	Units	
V _{IL}	Low Level Input Voltage (Note 3)					8.0	V	
VIH	High Level Input Voltage (Note 3)				2			V
V _{IC}	Input Clamp Voltage	V _{CC} = Min, I	= -18 mA				-1.5	٧
IιL	Low Level Input Current	V _{CC} = Max,	V _I = 0.4V				-0.25	mA
l _{IH}	High Level Input Current	V _{CC} = Max,	V _I = 2.4V				25	μΑ
l _j	Maximum Input Current	V _{CC} = Max,	V _I = 5.5V				1	mA
V _{OL}	Low Level Output Voltage	V _{CC} = Min	I _{OL} = 8 mA			:	0.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min	$I_{OH} = -2 \text{ mA}$	MIL	2.4			V
			$I_{OH} = -3.2 \text{ mA}$				•	
los	Output Short-Circuit Current (Note 4)	V _{CC} = 5V, V	O = 0V		-30		-130	mA
lcc	Supply Current	V _{CC} = Max,	Outputs Open			60	100	mA

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming operations according to the applicable specification.


Note 3: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

Note 4: To avoid invalid readings in other parameter tests, it is preferable to conduct the I_{OS} test last. To minimize internal heating, only one output should be shorted at a time with maximum duration of 1.0 second each. Prolonged shorting of a high output may raise the chip temperature above normal and permanent damage may result.


Switching Characteristics Over Recommended Operating Conditions

Symbol	Parameter Test Conditions		Military			(Units		
	, aramotor	1 cot contains	Min	Тур	Max	Min	Тур	Max	Onito
T _{pd}	Input to Output	C _L = 50 pF		15	30		15	25	ns

Test Load



Test Waveform




Notes:


 $V_T = 1.5V$

C_L includes probe and jig capacitance.

In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Schematic of Inputs and Outputs





DM54LS453/DM74LS453 Quad 4:1 Multiplexer


General Description

The quad 4:1 Mux selects one of four inputs, C0 through C3, specified by two binary select inputs, A and B. The true data is output on Y. Propagation delays are the same for inputs and addresses and are specified for 50 pF loading. Outputs conform to the standard 8 mA LS totem pole drive standard.

Features/Benefits


- 24-pin SKINNYDIP saves space
- Twice the density of 74LS153
- Low current PNP inputs reduce loading

Connection Diagram



Order Number DM54LS453J, DM74LS453J or DM74LS453N See NS Package Number J24F or N24C

Standard Test Load



	PUT ECT	OUTPUTS
В	Α	•
Ŀ	L	CO
L	Н	C1
Н	L	C2
Н	Н	C3

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage V_{CC} 7V Input Voltage 5.5V

Off-State Output Voltage Storage Temperature 5.5V -66° to +150°C

Operating Conditions

Symbol	Parameter	Military			C	Units		
	i didiliotoi	Min	Тур	Max	Min	Тур	Max	O/III.O
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
TA	Operating Free-Air Temperature	-55		125*	0		75	°C

^{*}Case temperature

Electrical Characteristics Over Operating Conditions


Symbol	Parameter		Test Conditio	ns	Min	Тур†	Max	Units
V _{IL}	Low-Level Input Voltage						0.8	٧
VIH	High-Level Input Voltage				2			٧
V _{IC}	Input Clamp Voltage	V _{CC} =MIN	I _I = -18 mA				-1.5	٧
I _{IL}	Low-Level Input Current	V _{CC} =MAX	V _I =0.4V				-0.25	mA
I _{IH}	High-Level Input Current	V _{CC} =MAX	V _I =2.4V				25	μΑ
l _i	Maximum Input Current	V _{CC} =MAX	V _I =5.5V				1	mA
V _{OL}	Low-Level Output Voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$		I _{OL} = 8 mA			0.5	٧
		V _{CC} =MIN	MIL	I _{OH} = −2 mA				
V _{OH}	High-Level Output Voltage	V _{IL} =0.8V V _{IH} =2V	СОМ	I _{OH} = -3.2 mA	2.4			V
los	Output Short-Circuit Current*	V _{CC} =5.0V		V _O =0V	-30		-130	mA
Icc	Supply Current	V _{CC} =MAX				60	100	mA

^{*}No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. †All typical values are at V_{CC} =5V, T_A =25°C

Switching Characteristics Over Operating Conditions

Symbol	Parameter	Test Conditions	Military			Commercial			Units
- Cymbol	(See Te	(See Test Load)	Min	Тур	Max	Min	Тур	Max	O.III.G
t _{PD}	Any Input to Y	$C_L = 50 \text{ pF}$ $R_1 = 560\Omega$ $R_2 = 1.1 \text{ k}\Omega$		25	45		25	40	ns

Logic Diagram





DM54LS453A/DM74LS453A Quad 4:1 Multiplexer


General Description

The quad 4:1 Mux selects one of four inputs, C0 through C3, specified by two binary select inputs, A and B. The true data is output on Y. Propagation delays are the same for inputs and addresses and specified for 50 pF loading. Outputs conform to the standard 8 mA LS totem pole drive standard.

Features

- 24-pin SKINNYDIP saves space
- Twice the density of 74LS153
- Low current PNP inputs reduce loading
- 15 ns typical propagation delay

Connection Diagram



TL/L/10226-1

Order Number DM54LS453AJ, DM74LS453AJ, DM74LS453AN or DM74LS453AV See NS Package Number J24F, N24C or V28A

, .	out ect	Outputs
В	Α	•
L	L	CO
L	Н	C1
H	L	C2
Н	Н	C3

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage V_{CC} -0.5V to +7V (Note 2) Input Voltage -1.5V to +5.5V (Note 2)

Off-State Output Voltage -1.5V to +5.5V (Note 2)
Input Current -30.0 mA to +5.0 mA (Note 2)
Output Current (IOI) +100 mA

Storage Temperature -65°C to +150°C

Ambient Temperature with

Power Applied -65°C to +125°C

Junction Temperature with

Power Applied -65°C to +150°C ESD Tolerance 2000V

 $C_{ZAP} = 100 \text{ pF}$ $R_{ZAP} = 1500\Omega$

Test Method: Human Body Model Test Specification: NSC SOP5-028

Recommended Operating Conditions

Symbol	Parameter	Military				Units		
Cymbol	i didilicter	Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating Free-Air Temperature	-55		125	0		75	°C

Electrical Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Т	est Conditions		Min	Тур	Max	Units
V _{IL}	Low Level Input Voltage (Note 3)						0.8	>
V _{IH}	High Level Input Voltage (Note 3)				2			v
V _{IC}	Input Clamp Voltage	V _{CC} = Min, I	= -18 mA				-1.5	٧
I _{IL}	Low Level Input Current	V _{CC} = Max,	$V_I = 0.4V$				-0.25	mA
l _{IH}	High Level Input Current	V _{CC} = Max,	V _I = 2.4V				25	μΑ
l ₁	Maximum Input Current	V _{CC} = Max,	V _I = 5.5V				1	mA
V _{OL}	Low Level Output Voltage	V _{CC} = Min	I _{OL} = 8 mA				0.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min	$I_{OH} = -2 \text{mA}$	MIL	2.4			V
		$I_{OH} = -3.2 \text{mA}$ COM			2.4			•
los	Output Short-Circuit Current (Note 4)	$V_{CC} = 5V, V_O = 0V$			-30		-130	mA
lcc	Supply Current	$V_{CC} = Max,$		60	100	mA		

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming operations according to the applicable specification.


Note 3: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

Note 4: To avoid invalid readings in other parameter tests, it is preferable to conduct the IoS test last. To minimize internal heating, only one output should be shorted at a time with maximum duration of 1.0 second each. Prolonged shorting of a high output may raise the chip temperature above normal and permanent damage may result.


Switching Characteristics Over Operating Conditions

Symbol	Parameter	Test Conditions		Military		(Units		
	raidilicici		Min	Тур	Max	Min	Тур	Max	Onics
Tpd	Input to Output	C _L = 50 pF		15	30		15	25	ns

Test Load



Test Waveform




Notes:

 $V_T = 1.5V$

C_L includes probe and jig capacitance.

In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Schematic of Inputs and Outputs



TL/L/10226-4

TL/L/10226-5

LS453A 24 V_{CC} 1CO -101 2 20 1Y 1C3 4 2C1 6 2C3 _8 3CO 9 3C2 <u>11</u> 3C3 13 4C0 14 4C1 15 4C2 16

Logic Diagram



DM54LS460/DM74LS460 10-Bit Comparator

General Description

The 'LS460 is a 10-bit comparator with true and complement comparison status outputs. The device compares two 10-bit data strings ($A_g - A_0$ and $B_g - B_0$) to establish if this data is Equivalent (EQ = HIGH and NE = LOW) or Not Equivalent (EQ = LOW and NE = HIGH).

Outputs conform to the usual 8 mA LS totem-pole drive standard.

Features/Benefits


- True and complement comparison status outputs
- 24-pin SKINNYDIP saves space
- Low current PNP inputs reduce loading
- Expandable in 10-bit increments

Connection Diagram

TOP VIEW COMPARISON STATUS VCC B9 A9 B8 A8 NE EQ B7 A7 B6 A6 B5 24 23 22 21 20 19 18 17 16 15 14 13 B9 A9 B8 A8 NE EQ B7 A7 B6 A6 A0 TOMPARATOR B0 A1 B1 A2 B2 A3 B3 A4 B4 A5 A0 B0 A1 B1 A2 B2 A3 B3 A4 B4 A5 TL/L/6335-1 TL/L/6335-1

Order Number DM54LS460J, DM74LS460J, or DM74LS460N See NS Package Number J24F or N24C

Standard Test Load



A9-A0	B9-B0	EQ	NE	Operation
A B	Α Δ	Ι Ι	١.	} Equivalent (A = B)
A	В	L	Н) Not Equivalent (A≠B)

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Input Voltage Off-State Output Voltage Storage Temperature

5.5V -65° to +150°C

5.5V

Supply Voltage V_{CC}

Operating Conditions

Symbol	Parameter	Military			(Units			
Cymbol	raiamotor	Min	Тур	Max	Min	Тур	Max	Jinto	
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
TA	Operating Free-Air Temperature	-55		125*	0		75	°C	

^{*}Case Temperature

Electrical Characteristics Over Operating Conditions

Symbol	Parameter		Test Conditio	ns	Min	Тур†	Max	Units
V _{IL}	Low-Level Input Voltage						0.8	٧
V _{IH}	High-Level Input Voltage				2			V
V _{IC}	Input Clamp Voltage	V _{CC} =MIN	$I_{\parallel} = -18 \text{ mA}$				-1.5	٧
ΗL	Low-Level Input Current	V _{CC} =MAX	V _I =0.4V				-0.25	mA
 կн	High-Level Input Current	V _{CC} =MAX	V _I =2.4V				25	μΑ
h	Maximum Input Current	V _{CC} =MAX	V _I =5.5V				1	mA
V _{OL}	Low-Level Output Voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$		$I_{OL} = 8 \text{ mA}$			0.5	٧
V _{OH}	High-Level Output Voltage	V _{CC} =MIN V _{IL} =0.8V	MIL	I _{OH} = -2 mA	2.4			v
		V _{IH} =2V	COM	$I_{OH} = -3.2 \text{ mA}$	<u> </u>			
los	Output Short-Circuit Current*	V _{CC} =5.0V		V _O =0V	-30		-130	mA
loc	Supply Current	V _{CC} =MAX				60	100	mA


^{*}No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second

Switching Characteristics Over Operating Conditions

Symbol Parameter	Parameter	Test Conditions	Military			Commercial			Units
	(See Test Load)	Min	Тур	Max	Min	Тур	Max	Oille	
ten	Any Input to EQ or NE	$C_L = 50 \text{ pF}$ $R_1 = 560\Omega$		25	45		25	40	ns
t _{PD}	Any Input to EQ or NE			25	45		25	41	0

[†]All typical values are at V_{CC}=5V, T_A=25°C

Logic Diagram





DM54LS460A/DM74LS460A 10-Bit Comparator

General Description


The 'LS460A is a 10-bit comparator with true complement comparison status outputs. The device compares two 10-bit data strings (Ag-A0 and Bg-B0) to establish if this data is Equivalent (EQ=HIGH and NE=LOW) or Not Equivalent (EQ=LOW and NE=HIGH).

Outputs conform to the usual 8 mA LS totem-pole drive standard.

Features

- True and complement comparison status outputs
- 24-pin SKINNYDIP saves space
- Low current PNP inputs reduce loading
- Expandable in 10-bit increments
- 15 ns typical propagation delay

Connection Diagram



TL/L/10225-1

Order Number DM54LS460AJ, DM74LS460AJ, DM74LS460AN or DM74LS460AV See NS Package Number J24F, N24C or V28A

A9-A0	B9-B0	EQ	NE	Operation
Α	Α	Н	L	Foundant (A - B)
В	В	Н	L	Equivalent (A = B)
Α	В	L	Н	Not Equivalent (A≠B)

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) -0.5 to +7V (Note 2) Input Voltage -1.5 to +5.5V (Note 2)

Off-State Output Voltage -1.5 to +5.5V (Note 2)

Input Current -30.0 mA to +5.0 mA (Note 2)

Output Current (I_{OL}) + 100 mA

Storage Temperature $-65^{\circ}\text{C to} + 150^{\circ}\text{C}$

Ambient Temperature

with Power Applied -65°C to +125°C

Junction Temperature

with Power Applied -65°C to +150°C ESD Tolerance 2000V

CZAP = 100 pF $RZAP = 1500\Omega$

Test Method: Human Body Model Test Specification: NSC SOP-5-028

Recommended Operating Conditions

Symbol	Parameter	Military				Units		
	i didiliotoi	Min	Nom	Max	Min	Nom	Max	<u> </u>
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating Free-Air Temperature	-55		125	0		75	°C

Electrical Characteristics Over Recommended Operating Conditions

Symbol	Parameter		Test Conditions		Min	Тур	Max	Units
V _{IL}	Low Level Input Voltage (Note 3)						0.8	٧
V _{IH}	High Level Input Voltage (Note 3)							٧
V _{IC}	Input Clamp Voltage	V _{CC} = Min, I = -18 mA					-1.5	٧
I _{IL}	Low Level Input Current	V _{CC} = Max, VI	= 0.4V				-0.25	mA
lн	High Level Input Current	V _{CC} = Max, VI = 2.4V					25	μΑ
lı	Maximum Input Current	V _{CC} = Max, VI = 5.5V					1	mA
V _{OL}	Low Level Output Voltage	V _{CC} = Min	I _{OL} = 8 mA				0.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min	$I_{OH} = -2 \text{ mA}$	MIL	2.4			v
		$I_{OH} = -3.2 \text{mA}$ COM						,
los	Output Short-Circuit Current (Note 4)	$V_{CC} = 5V, V_O = 0V$			-30		-130	mA
lcc	Supply Current	V _{CC} = Max, Ou	tputs Open			60	100	mA

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming operations according to the applicable specification.


Note 3: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

Note 4: To avoid invalid readings in other parameter tests, it is preferable to conduct the IoS test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 second each. Prolonged shorting of a high output may raise the chip temperature above normal and permanent damage may result.

Switching Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Parameter Test Conditions		Military			Commercial			
	i didilete.		Min	Тур	Max	Min	Тур	Max	Units	
T _{pd}	Input to Output	C _L = 50 pF			35			30	ns	


Test Load



MIL/COM R1 = 560 R2 = 1.1k

TL/L/10225-2

Test Waveform




Notes:

 $V_T = 1.5V$


C_L includes probe and jig capacitance.

In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Schematic of Inputs and Outputs



Logic Diagram





DM54LS461/DM74LS461 Octal Counter

General Description

The LS461 is an 8-bit synchronous counter with parallel load, clear, and hold capability. Two function select inputs (I_0, I_1) provide one of four operations which occur synchronously on the rising edge of the clock (CK).

The LOAD operation loads the inputs (D_7-D_0) into the output register (Q_7-Q_0) . The CLEAR operation resets the output register to all LOWs. The HOLD operation holds the previous value regardless of clock transitions. The INCREMENT operation adds one to the output register when the carry-in input is TRUE $(\overline{Cl} = LOW)$, otherwise the operation is a HOLD. The carry-out (\overline{CO}) is TRUE $(\overline{CO} = LOW)$ when the output register (Q_7-Q_0) is all HIGHs, otherwise FALSE $(\overline{CO} = HIGH)$.


The output register (Q_7-Q_0) is enabled when \overline{OE} is LOW, and disabled (HI-Z) when \overline{OE} is HIGH. The output drivers will sink the 24 mA required for many bus interface standards.

Two or more LS461 octal counters may be cascaded to provide larger counters. The operation codes were chosen such that when I₁ is HIGH, I₀ may be used to select between LOAD and INCREMENT as in a program counter (JUMP/INCREMENT).

Features/Benefits


- Octal counter for microprogram-counter, DMA controller and general purpose counting applications
- 8 bits match byte boundaries
- Bus-structured pinout
- 24-pin Skinny Dip saves space
- TRI-STATE® outputs drive bus lines
- Low current PNP inputs reduce loading
- Expandable in 8-bit increments

Connection Diagram



Order Number DM54LS461J, DM74LS461J or DM74LS461N See NS Package Number J24F or N24C

Standard Test Load



ŌĒ	СК	l1	10	Cī	D7-D0	Q7-Q0	Operation
Н	х	х	Х	Х	х	Z	HI-Z
L	1	L	L	x	x	L	CLEAR
L	1	L	н	х	X	Q	HOLD
L	↑	н	L	x	D	D	LOAD
L	↑	н	Н	Н	X	Q	HOLD
L	1	Н	Н	L	X	Q plus 1	INCREMENT

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage V_{CC} 7V
Input Voltage 5.5V

Off-State Output Voltage Storage Temperature 5.5V -65°C to +150°C

Operating Conditions

Symbol	Parameter			Military		C	Units		
	Farameter		Min	Тур	Max	Min	Тур	Max	Oilles
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
TA	Operating Free-Air Temperature		-55		125*	0		75	°C
than		Low	40			35			ns
t _W	Widin or Clock	High	30			25			110
t _{SU}	Set Up Time		60			50			ns
t _h	Hold Time		0	-15		0	-15		113

^{*}Case Temperature

Electrical Characteristics Over Operating Conditions


Symbol	Parameter		Test Conditio	ns	Min	Typ†	Max	Units
V _{IL}	Low-Level Input Voltage						0.8	٧
V _{IH}	High-Level Input Voltage				2			٧
V _{IC}	Input Clamp Voltage	V _{CC} =MIN	$I_{\parallel} = -18 \text{ mA}$				-1.5	V
I _{IL}	Low-Level Input Current	V _{CC} =MAX	$V_1 = 0.4V$				-0.25	mA
Iн	High-Level Input Current	V _{CC} =MAX	V _I =2.4V				25	μΑ
 	Maximum Input Current	V _{CC} =MAX	V _I = 5.5V				1	mA
V _{OL}	Low-Level Output Voltage	V _{CC} =MIN V _{IL} =0.8V	MIL	I _{OL} = 12 mA			0.5	٧
		V _{IH} =2V	СОМ	I _{OL} =24 mA				
V _{OH}	High-Level Output Voltage	V _{CC} =MIN V _{IL} =0.8V	MIL	I _{OH} = -2 mA	2.4			٧
		V _{IH} =2V	СОМ	I _{OH} = -3.2 mA				
lozL	Off-State Output Current	V _{CC} =MAX V _{IL} =0.8V		V _O =0.4V			-100	μΑ
lozh		V _{IH} =2V		V _O =2.4V			100	μΑ
los	Output Short-Circuit Current*	V _{CC} =5.0V		V _{CC} =0V	-30		-130	mA
loc	Supply Current	V _{CC} =MAX				120	180	mA

^{*}No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second

Switching Characteristics Over Operating Conditions

Symbol	Parameter	Test Conditions	Military			С	Units		
- Oyllibol	raiametei	(See Test Load)	Min	Тур	Max	Min	Тур	Max	Onits
f _{MAX}	Maximum Clock Frequency		10.5			12.5			MHz
t _{PD}	CBI to CBO Delay	C _L =50 pF		35	60		35	50	ns
t _{PD}	Clock to Q	$C_L = 30 \text{pr}$ $R_1 = 200 \Omega$		20	35		20	30	ns
t _{PD}	Clock to CO	$R_2 = 390 \Omega$		55	95		55	80	ns
t _{PZX}	Output Enable Delay	112 000 12		35	55		35	45	ns
t _{PXZ}	Output Disable Delay			35	55		35	45	ns

[†] All typical values are at V_{CC}=5V, T_A=25°C.





DM54LS461A/DM74LS461A Octal Counter

General Description

The LS461A is an 8-bit synchronous counter with parallel load, clear and hold capability. Two function select inputs (I0, I1) provide one of four operations which occur synchronously on the rising edge of the (CK).

The LOAD operation loads the inputs (D7–D0) into the output register (Q7–Q0). The CLEAR operation resets the output register to all LOWs. The HOLD operation holds the previous value regardless of the clock transitions. The INCREMENT operation adds one to the output register when the carry-in input is TRUE ($\overline{Cl} = LOW$), otherwise the operation is a HOLD. The carry-out (\overline{CO}) is True ($\overline{CO} = LOW$) when the output register (Q7–Q0) is all HIGHs, otherwise FALSE ($\overline{CO} = HIGH$).


The output register (Q7-Q0) is enabled when \overline{OE} is LOW, and disabled (HI-Z) when \overline{OE} is HIGH. The output drivers will sink 24 mA required for many bus interface standards.

Two or more LS461A octal counters may be cascaded to provide larger counters. The operation codes were chosen such that when I1 is HIGH I0 may be used to select between LOAD and INCREMENT as in a program counter (JUMP/INCREMENT).

Features

- Octal counter for microprogram-counter, DMA controller for general purpose counting applications
- 8 bits match byte boundaries
- Low current PNP inputs reduce loading
- Bus-structured pinout
- TRI-STATE® outputs drive bus lines
- 24-pin SKINNYDIP saves space
- Expadable in 8-bit increments

Connection Diagram



TL/L/10224-1

Order Number DM54LS461AJ, DM74LS461AJ, DM74LS461AN or DM74LS461AV See NS Package Number J24F, N24C or V28A

ŌĒ	СК	11	10	CI	D7-D0	Q7-Q0	Operation
Н	Х	Х	Х	Х	Х	Z	HI-Z
L	1	L	ᅵᆸ	Х	X	L	CLEAR
L	1	L	н	Х	×	Q	HOLD
L	1 ↑	н	L	Х	D	D	LOAD
L	↑	н	Н	Н	X	Q	HOLD
L	1	н	Н	L	X	Q Plus 1	INCREMENT

-65°C to +150°C

>1000V

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V_{CC} Supply Voltage 7V Input Voltage 5.5V

Input Voltage 5.5V
Off-State Output Voltage 5.5V

Storage Temperature ESD Tolerance

Czap = 100 pF $Rzap = 150\Omega$

Test Method: Human Body Model Test Specification: NSC SOP 5-028

Recommended Operating Conditions

Symbol	Parameter	Military				Commercial			
	i didilicici	Min	Тур	Max	Min	Тур	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧	
T _A	Operating Free-Air Temperature	-55	25		0	25	75	°C	
T _C	Operating Case Temperature			125				°C	

Electrical Characteristics Series 24A Over Recommended Operating Temperature Range

Symbol	Parameter	т	est Conditions		Min	Тур	Max	Units
V _{IH}	High Level Input Voltage	(Note 2)			2		i	٧
V _{IL}	Low Level Input Voltage	(Note 2)					0.8	٧
V _{IC}	Input Clamp Voltage	V _{CC} = Min, II	V _{CC} = Min, II = -18 mA				-1.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min	$I_{OH} = -2 \text{ mA}$	MIL				
		$V_{IL} = 0.8V$ $V_{IH} = 2V$	$I_{OH} = -3.2 \text{mA}$	СОМ	2.4	2.9		V
V _{OL}	Low Level Output Voltage	V _{CC} = Min	I _{OL} = 12 mA	MIL				
		$V_{IL} = 0.8V$ $V_{IH} = 2V$	I _{OL} = 24 mA	СОМ		0.3	0.5	\
lozh	Off-State Output Current (Note 3)	V _{CC} = Max	V _O = 2.4V				100	μΑ
lozL		$V_{IL} = 0.8V$ $V_{IH} = 2V$	V _O = 0.4V				-100	μΑ
l _i	Maximum Input Current	V _{CC} = Max, V	V _I = 5.5V				1	mA
l _{IH}	High Level Input Current (Note 3)	V _{CC} = Max, V	V _I = 2.4V				25	μΑ
lլլ_	Low Level Input Current (Note 3)	V _{CC} = Max,	V _I = 0.4V			-0.04	-0.25	mA
los	Output Short-Circuit Current	V _{CC} = 5V	V _O = 0V (Note 4)		-30	-70	-130	mA
Icc	Supply Current	V _{CC} = Max				135	180	mA

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 3: I/O leakage as the worst case of IOZX or IIX, e.g., I_{IL} and IOZL.

Note 4: During IOS measurement, only one output at a time should be grounded. Permanent damage otherwise may result.


Switching Characteristics Over Recommended Operating Conditions


Symbol	Parameter		Test Conditions		Military		С	ommerci	al	Units
Cymbol	rarameter		1 CSt Conditions	Min	Тур	Max	Min	Тур	Max	Cinta
ts	Set-Up Time from Input			40	20		30	20		ns
t _W	Width of Clock	High		20	7		15	7		ns
		Low		35	15		25	15		ns
T _{pd}	CBI to CBO Delay		C _L = 50 pF		23	35		23	30	ns
T _{clk}	Clock to Output		C _L = 50 pF		10	25		10	15	ns
T _{pzx}	Output Enable Delay		C _L = 50 pF		19	35		19	30	ns
T _{pzx}	Output Disable Delay		C _L = 5 pF		15	35		15	30	ns
t _H	Hold Time			0	-15		0	-15		ns
f _{max}	Maximum Frequency			15.3	32		22.2	32		MHz

Test Load



Test Waveforms







Note A: $V_T = 1.5V$.


Note B: C_L includes probe and jig capacitance.


Note C: In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Schematic of Inputs and Outputs











DM74LS465/DM74LS466/DM74LS467/DM74LS468 TRI-STATE® Octal Buffers

General Description


These devices provide eight, two-input buffers in each package. All employ the newest low-power-Schottky TTL technology. One of the two inputs to each buffer is used as a control line to gate the output into the high-impedance state, while the other input passes the data through the buffer. The 'LS465 and 'LS467 present true data at the outputs, while the 'LS466 and 'LS468 are inverting. On the 'LS465 and 'LS466 versions, all eight TRI-STATE enable lines are common, with access through a 2-input NOR gate. On the 'LS467 and 'LS468 versions, four buffers are enabled from one common line, and the other four buffers are enabled from another common line. In all cases the outputs are placed in the TRI-STATE condition by applying a high logic level to the enable pins. These devices represent octal, low power-Schottky versions of the very popular DM54/74365, 366, 367, and 368 (DM8095, 96, 97, and 98) TRI-STATE hex buffers.

Features


- Octal versions of popular DM74365, 366, 367, and 368 (DM8095, 96, 97 and 98)
- Typical power dissipation DM74LS465, 467 80 mW DM74LS466, 468 65 mW
- Typical propagation delay DM74LS465, 467 15 ns DM74LS466. 468 10 ns
- Low power-Schottky, TRI-STATE technology

Connection Diagrams


Dual-in-Line Packages



TL/F/6435-1



TL/F/6435-2



TL/F/6435-3

VCC G2 A8 V8 A7 V7 A8 V8 A5 V5
20 19 18 17 16 15 14 13 12 11
11 2 3 4 5 6 7 8 9 10
G1 A1 V1 A2 V2 A3 V3 A4 V4 GNO

TL/F/6435~4

Order Numbers DM74LS465WM, DM74LS465N, DM74LS466WM, DM74LS466N, DM74LS467WM, DM74LS467N, DM74LS468WM or DM74LS468N See NS Package Number M20B or N20A

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. the parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM	74LS465, 466, 467	7, 468	Units
	Tarameter	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
Іон	High Level Output Current			-5.2	mA
loL	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	°C

'LS465 and 'LS467 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter		Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I	= -18 mA				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{C}$ $V_{IL} = Max, V_{I}$			2.7			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_C$ $V_{IL} = Max, V_I$	-				0.5	٧
		I _{OL} = 12 mA,	V _{CC} = Min				0.4	
l _l	Input Current @Max Input Voltage	V _{CC} = Max, \	/ _I = 7V				0.1	mA
l _{IH}	High Level Input Current	V _{CC} = Max, \	$V_{CC} = Max, V_I = 2.7V$				20	μА
I _{IL}	Low Level Input	V _{CC} = Max	$V_I = 0.5V$	A (Note 3)			-20	
	Current		$V_l = 0.4V$	A (Note 4)			-50	μΑ
				G			-50	
lozh	Off-State Output Current with High Level Output Voltage Applied	V _{CC} = Max, \V _{IH} = Min, V _{II}					20	μΑ
I _{OZL}	Off-State Output Current with Low Level Output Voltage Applied	, 00	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-20	μΑ
los	Short Circuit Output Current	V _{CC} = Max (Note 2)			-20		-100	mA
Icc	Supply Current	V _{CC} = Max (I			16	26	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: Both G inputs are at 2V.

Note 4: Both G inputs are at 0.4V.

'LS465 and 'LS467 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

			R _L =	667Ω			
Symbol	Parameter	C _L =	50 pF	C _L =	Units		
		Min	Max	Min	Max		
t _{PLH}	Propagation Delay Time Low to High Level Output		16		25	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output		28		40	ns	
t _{PZH}	Output Enable Time to High Level Output		25		30	ns	
t _{PZL}	Output Enable Time to Low Level Output		30		42	ns	
t _{PHZ}	Output Disable Time from High Level Output (Note 1)		20			ns	
t _{PLZ}	Output Disable Time from Low Level Output (Note 1)		27			ns	

Note 1: $C_L = 5 pF$.

'LS466 and 'LS468 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter		Conditions		Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I	= -18 mA				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{C}$ $V_{IL} = Max, V_{II}$		DM74	2.7			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{C}$ $V_{IL} = Max, V_{II}$	-				0.5	٧
		$I_{OL} = 12 \text{mA},$	V _{CC} = Min				0.4	
lį	Input Current @Max Input Voltage	V _{CC} = Max, V	$V_{CC} = Max, V_1 = 7V$,	0.1	mA
l _{IH}	High Level Input Current	V _{CC} = Max, V	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
IIL	Low Level Input	V _{CC} = Max	V _I = 0.5V	A (Note 4)			-20	
	Current	į	V _I = 0.4V	A (Note 5)			-50	μΑ
				G			-50	
lozh	Off-State Output Current with High Level Output Voltage Applied	V _{CC} = Max, V V _{IH} = Min, V _{II}	•				20	μΑ
l _{OZL}	Off-State Output Current with Low Level Output Voltage Applied	, 00	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-20	μΑ
los	Short Circuit Output Current	V _{CC} = Max (Note 3)			-20		-100	mA
lcc	Supply Current	V _{CC} = Max (N	Note 5)			13	21	mA

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 4: Both \overline{G} inputs are at 2V.

Note 5: Both \overline{G} inputs are at 0.4V.

'LS466 and 'LS468 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	C _L =	50 pF	CL =	Units	
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output		10		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		17		30	ns
t _{PZH}	Output Enable Time to High Level Output		15		30	ns
t _{PZL}	Output Enable Time to Low Level Output		35		45	ns
t _{PHZ}	Output Disable Time from High Level Output (Note 1)		20			ns
t _{PLZ}	Output Disable Time from Low Level Output (Note 1)		27			ns

Note 1: C_L = 5 pF.

Function Tables

LS465

	Inputs		Output
G1	G2	Α	Y
Н	X	Х	Hi-Z
X	Н	Х	Hi-Z
L	L	Н	Н
L	L	L	L

LS467

Inp	uts	Output
G	Α	Υ
Н	Х	Hi-Z
L	Н	н
L	L	L

H = High Logic Level

L = Low Logic Level

X = Either High or Low Logic Level

Hi-Z = High Impedance (Off) State

LS466

	Inputs		Output
G1	G2	Α	Y
Н	Х	Х	Hi-Z
X	Н	Х	Hi-Z
L	L	Н	L
L	L	L	Н

LS468

Inp	uts	Output
G	A	Y
Н	Х	Hi-Z
L	Н	L
L	L	Н



DM54LS469/DM74LS469 8-Bit Up/Down Counter

General Description

The 'LS469 is an 8-bit synchronous up/down counter with parallel load and hold capability. Three function-select inputs ($\overline{\text{LD}}$, $\overline{\text{UD}}$, $\overline{\text{CBI}}$) provide one of four operations which occur synchronously on the rising edge of the clock (CK).


The LOAD operation loads the inputs (D_7-D_0) into the output register (Q_7-Q_0) . The HOLD operation holds the previous value regardless of clock transitions. The INCREMENT operation adds one to the output register when the carry-in input is TRUE $(\overline{CB}\overline{B}|=LOW)$, otherwise the operation is a HOLD. The carry-out (\overline{CBO}) is TRUE $(\overline{CBO}=LOW)$ when the output register (Q_7-Q_0) is all HIGHs, otherwise FALSE $(\overline{CBO}=HIGH)$. The DECREMENT operation subtracts one from the output register when the borrow-in input is TRUE $(\overline{CB}|=LOW)$, otherwise the operation is a HOLD. The borrow-out (\overline{CBO}) is TRUE $(\overline{CBO}=LOW)$ when the output register (Q_7-Q_0) is all LOWs, otherwise FALSE $(\overline{CBO}=HIGH)$.

The output register (Q_7-Q_0) is enabled when \overline{OE} is LOW, and disabled (HI-Z) when \overline{OE} is HIGH. The output drivers will sink the 24 mA required for many bus-interface standards. Two or more 'LS469 octal up/down counters may be cascaded to provide larger counters.


Features/Benefits

- 8-bit up/down counter for microprogram-counter, DMA controller and general-purpose counting applications
- 8 bits matches byte boundaries
- Bus-structured pinout
- 24-pin SKINNYDIP saves space
- TRI-STATE® outputs drive bus lines
- Low current PNP inputs reduce loading
- Expandable in 8-bit increments

Connection Diagram



Standard Test Load



TL/L/8333-1

Order Number DM54LS469J, DM74LS469J or DM74LS469N See NS Package Number J24F or N24C

ŌĒ	СК	LD	ŪD	СВІ	D7-D0	Q7-Q0	Operation
Н	Х	Х	Х	×	Х	Z	HI-Z
L	1	L	Х	x	D	D	LOAD
L	↑	Н	L	Н	X	Q	HOLD
L	1	Н	L	L	×	Q plus 1	INCREMENT
L	↑	Н	н	Н	×	Q	HOLD
L	1	Η	Н	L	X	Q minus 1	DECREMENT

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage V_{CC} Input Voltage

5.5V

Off-State Output Voltage Storage Temperature

5.5V -65°C to +150°C

Operating Conditions

Symbol	Parameter		Military			C	Units			
	i didilicici	Min	Тур	Max	Min	Тур	Max	- Cilito		
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V	
T _A	Operating Free-Air Temperature		-55		125*	0		75	°C	
tw	Width of Clock	Low	40			35	10		ns	
·VV	Widar or Glock	High	30			25			113	
tsu	Set Up Time		60			50			ns	
t _h	Hold Time		0	-15		0	-15		113	

^{*}Case Temperature

Electrical Characteristics Over Operating Conditions

Symbol	Parameter		Test Conditio	ns	Min	Тур†	Max	Units
V _{IL}	Low-Level Input Voltage						0.8	٧
V _{IH}	High-Level Input Voltage				2			٧
V _{IC}	Input Clamp Voltage	V _{CC} =MIN	$I_{I} = -18 \text{ mA}$				-1.5	٧
liL.	Low-Level Input Current	V _{CC} =MAX	V _I =0.4V				-0.25	mA
I _{IH}	High-Level Input Current	V _{CC} =MAX	V _I =2.4V				25	μΑ
l _l	Maximum Input Current	V _{CC} =MAX	V ₁ =5.5V				1	mA
V _{OL}	Low-Level Output Voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$	MIL	I _{OL} =12 mA			0.5	٧
	V _{IH}		V _{IH} =2V COM I _{OL} =24 mA		1			
V _{OH}	High-Level Output Voltage	V _{CC} =MIN V _{IL} =0.8V	MIL	$I_{OH} = -2 \text{ mA}$	2.4			٧
		V _{IH} =2V	сом	$I_{OH} = -3.2 \text{ mA}$	1 1			
l _{OZL}	Off-State Output Current	$V_{CC} = MAX$ $V_{IL} = 0.8V$		V _O =0.4V			-100	μΑ
lozh		V _{IH} =2V		V _O =2.4V			100	μΑ
los	Output Short-Circuit Current*	V _{CC} =5.0V		V _O =0V	-30		-130	mA
Icc	Supply Current	V _{CC} =MAX				120	180	mA


^{*}No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second

Switching Characteristics Over Operating Conditions

Symbol	Parameter	Test Conditions		Military		C	Units		
	T drameter	(See Test Load/Waveforms)	Min	Тур	Max	Min	Тур	Max	J0
f _{MAX}	Maximum Clock Frequency		10.5			12.5			MHz
t _{PD}	CBI to CBO Delay	C _I = 50 pF		35	60		35	50	ns
t _{PD}	Clock to Q	$R_1 = 200\Omega$		20	35		20	30	ns
t _{PD}	Clock to CBO	$R_2=390\Omega$		55	95		55	80	ns
t _{PZX}	Output Enable Delay	11,2 00042		20	45		20	35	ns
t _{PXZ}	Output Disable Delay			20	45		20	35	ns

[†] All typical values are $V_{CC} = 5V$, $T_A = 25$ °C.

Logic Diagram





DM54LS469A/DM74LS469A 8-Bit Up/Down Counter

General Description

The 'LS469A is an 8-bit synchronous up/down counter with parallel load and hold capability. Three function-select inputs (LD, UD, CBI) provide one of four operations which occur synchronously on the rising edge of the clock (CK).


The LOAD operation loads the inputs (D7–D0) into the output register (Q7–Q0). The HOLD operation holds the previous value regardless of clock transitions. The INCREMENT operation adds one to the output register when the carry-in input is TRUE ($\overline{CBI} = LOW$), otherwise the operation is a HOLD. The carry-out (\overline{CBO}) is True (CBO = LOW) when the output register (Q7–Q0) is all HIGHs, otherwise FALSE ($\overline{CBO} = HIGH$). The DECREMENT operation subtracts one from the output register when the borrow-in input is TRUE ($\overline{CBI} = LOW$), otherwise the operation is a HOLD. The borrow-out (\overline{CBO}) is true ($\overline{CBO} = LOW$) when the output register (Q7–Q0) is all LOWs, otherwise FALSE ($\overline{CBO} = HIGH$).

The output register (Q7–Q0) is enabled when $\overline{\text{OE}}$ is LOW, and disabled (HI–Z) when $\overline{\text{OE}}$ is HIGH. The output drivers will sink the 24 mA required for many bus-interface standards. Two or more 'LS469A octal up/down counters may be cascaded to provide larger counters.

Features

- Octal Register for general purpose interfacing applications
- 8 bits match byte boundaries
- Low current PNP inputs reduce loading
- Bus-structured pinout
- TRI-STATE® outputs
- 24-pin SKINNYDIP saves space

Connection Diagram



TL/L/10223~1

Order Number DM54LS469AJ, DM74LS469AJ, DM74LS469AN or DM74LS469AV See NS Package Number J24F, N24C or V28A

Function Table

ŌĒ	СК	LD	ŪD	CBI	D7-D0	Q7-Q0	Operation
Н	Х	Х	Х	Х	Х	Z	HI-Z
L	1	L	x	Х	D	D	LOAD
L	↑	Н	L	Н	Х	Q	HOLD
L	1	н	L	L	×	Q Plus 1	INCREMENT
L	↑	н	н	Н	X	Q	HOLD
L	↑	Н	Н	L	X	Q Minus 1	DECREMENT

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) 7V
Input Voltage 5.5V
Off-State Output Voltage 5.5V

Storage Temperature -65°C to +150°C

ESD Tolerance >1000V

Czap = 100 pF $Rzap = 150\Omega$

Test Method: Human Body Model Test Specification: NSC SOP 5-028

Recommended Operating Conditions

Symbol	Parameter	Military				Units		
	i urumetei	Min	Тур	Max	Min	Тур	Max	J
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
T _A	Operating Free-Air Temperature	-55	25		0	25	75	°C
T _C	Operating Case Temperature			125				°C

Electrical Characteristics Series 24A Over Recommended Operating Temperature Range

Symbol	Parameter	Т	est Conditions		Min	Тур	Max	Units
V _{IH}	High Level Input Voltage	(Note 2)	(Note 2)		2			>
V _{IL}	Low Level Input Voltage	(Note 2)				0.8	٧	
V _{IC}	Input Clamp Voltage	V _{CC} = Min, II	V _{CC} = Min, II = -18 mA			-0.8	-1.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min	$l_{OH} = -2 \text{mA}$	MIL				
		$V_{IL} = 0.8V$ $V_{IH} = 2V$	$I_{OH} = -3.2 \text{mA}$	СОМ	2.4	2.9		٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min	I _{OL} = 12 mA	MIL				
		$V_{IL} = 0.8V$ $V_{IH} = 2V$	I _{OL} = 24 mA	СОМ		0.3	0.5	V
lozh	Off-State Output Current	V _{CC} = Max	V _O = 2.4V				100	μΑ
lozL	(Note 3)	$V_{IL} = 0.8V$ $V_{IH} = 2V$	V _O = 0.4V				-100	μΑ
l _l	Maximum Input Current	V _{CC} = Max, V	V _I = 5.5V				1	mA
lн	High Level Input Current (Note 3)	V _{CC} = Max, V	/ _I = 2.4V				25	μΑ
I _{IL}	Low Level Input Current (Note 3)	V _{CC} = Max,	$CC = Max, V_I = 0.4V$			-0.04	-0.25	mA
los	Output Short-Circuit Current	$V_{CC} = 5V$ $V_O = 0V$ (Note 4)		-30	-70	-130	mA	
Icc	Supply Current	V _{CC} = Max				135	180	mA

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device maybe operated at these values.

Note 2: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 3: I/O leakage as the worst case of IOZX or IIX, e.g., I_{IL} and IOZL.

Note 4: During IOS measurement, only one output at a time should be grounded. Permanent damage otherwise may result.

Switching Characteristics Over Recommended Operating Conditions


Symbol	Parameter		Test Conditions		Military		С	al	Units	
Symbol			Test Conditions	Min	Тур	Max	Min	Тур	Max	Onits
ts	Set-Up Time from Input	t		40	20		30	20		ns
t _W	Width of Clock	High		20	7		15	7		ns
		Low		35	15		25	15		ns
t _{pd}	CBI to CBO Delay	-	C _L = 50 pF		23	35		23	30	ns
t _{clk}	Clock to Output		C _L = 50 pF		10	25		10	15	ns
t _{pzx}	Output Enable Delay		C _L = 50 pF		19	35		19	30	ns
t _{pzx}	Output Disable Delay		C _L = 5 pF		15	35		15	30	ns
t _H	Hold Time			0	-15		0	-15		ns
f _{max}	Maximum Frequency			15.3	32		22.2	32		MHz


Test Load



Test Waveforms

CLOCK INPUT V_T (SEE NOTE A)






Note A: VT = 1.5V.

Note B: C_L includes probe and jig capacitance.

Note C: In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.


Schematic of Inputs and Outputs



Pulse Width


HIGH-LEVEL
PULSE
LOW-LEVEL
PULSE
V1
V1
V1

TL/L/10223-6



Logic Diagram

8-Bit Up/Down Counter



TL/L/10223-8



54LS490/DM74LS490 Dual Decade Counter

General Description


The 'LS490 contains a pair of high speed 4-stage ripple counters. Each half of the 'LS490 has individual Clock, Master Reset and Master Set (Preset 9) inputs. Each section counts in the 8421 BCD code.

Features

- Dual version of 54LS/74LS90
- Individual asynchronous clear and preset to 9 for each counter
- Count frequency—typically 65 MHz
- Input clamp diodes limit high speed termination effects
- TTL and CMOS compatible

Connection Diagram

Dual-In-Line Package



TL/F/10188-1

Order Number 54LS490DMQB, 54LS490FMQB, DM54LS490M or DM54LS490N See NS Package Number J16A, M16A, N16E or W16A

Pin Names	Description
MS	Master Set (Set to 9) Input (Active HIGH)
MR	Master Reset Input (Active HIGH)
CP	Clock Pulse Input (Active Falling Edge)
Q0-Q3	Counter Outputs

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

7V Supply Voltage Input Voltage 7V Operating Free Air Temperature Range 54LS -55°C to +125°C

DM74LS

Storage Temperature Range -65°C to +150°C

0°C to +70°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter Min Supply Veltage 4.5 High Level Input Voltage 2 Low Level Input Voltage		54LS490			DM74LS49	0	Units
Symbol	Farameter	Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Veltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Іон	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C
t _w (L)	CP Pulse Width LOW	12.5			12.5		}	ns
t _w (H)	MR, MS Pulse Width HIGH	20			20			ns
t _{rec}	Recovery Time, MR or MS to CP	15			15			ns

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max,	54LS	2.5			V
i	Voltage	V _{IL} = Max	DM74	2.7			
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
	Voltage	V _{IH} = Min	DM74			0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min	DM74			0.4	
l _l	Input Current @ Max	$V_{CC} = Max, V_I = 10V$	Inputs			100	μА
	Input Voltage		CP			200	μΛ
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$	Inputs			20	μΑ
			CP			40	μΛ
կլ	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$	Inputs	-0.03		-0.4	mA
			CP	-0.18		-2.4	IIIA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	liiz
lcc	Supply Current	V _{CC} = Max				26	mA


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output load)


Symbol	Parameter	R _L = 2 k(), C _L = 15 pF	Units
	i didiliciti	Min	Max	Onno
f _{max}	Maximum Clock Frequency	40		MHz
t _{PLH} t _{PHL}	Propagation Delay CP to Q0		15 15	ns
t _{PLH} t _{PHL}	Propagation Delay CP to Q1 or Q3		30 30	ns
t _{PLH} t _{PHL}	Propagation Delay CP to Q2		45 45	ns
t _{PLH} t _{PHL}	Propagation Delay MS to Qn		35 35	ns
t _{PHL}	Propagation Delay MR to Qn		39	ns


Logic Diagram (one-half shown)



Logic Symbol

State Diagram







DM54LS491/74LS491 10-Bit Counter

General Description


The ten-bit counter can count up, count down, set, and load 2 LSB's, 2 MSB's and 6 middle bits high or low as a group. All operations are synchronous with the clock. SET overrides LOAD, COUNT and HOLD. LOAD overrides COUNT. COUNT is conditional on C_{IN} , otherwise it holds.

All outputs are enabled when $\overline{\text{OE}}$ is low, otherwise HIGH-Z. The 24 mA I_{OL} outputs are suitable for driving RAM/PROM address lines in video graphics systems.

Features/Benefits

- CRT vertical and horizontal timing generation
- Bus-structured pinout
- 24-pin SKINNYDIP saves space
- TRI-STATE® outputs drive bus lines
- Low current PNP inputs reduce loading


Connection Diagram



TL/L/8332-1

Order Number DM54LS491J, DM74LS491J or DM74LS491N See NS Package Number J24F or N24C

Standard Test Load



Function Table

ŌĒ	СК	SET	LD	CNT	CIN	ŪP	D9-D0	Q9-Q0	Operation
Н	х	Х	Х	Х	Х	х	Х	Z	Hi-Z
L	1	Н	Х	Х	Х	X	×	Н	Set all HIGH
L	1	L	L	Х	Х	Х	D	D	LOAD D
L	1	L	Н	н	Х	Х	×	Q	HOLD
L	1	L	Н	L	Н	Х	×	Q	HOLD
L	1	L	Н	L	L	L	Х	Q plus 1	Count UP
L	1	L	Н	L	L	Н	Х	Q minus 1	Count DN

5.5V

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage V_{CC} Input Voltage 5.5V Off-State Output Voltage Storage Temperature -65° to +150°C

Operating Conditions

Symbol	Parameter			Military		C	Units		
	1 drameter		Min	Тур	Max	Min	Тур	Max	Oillis
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
T _A	Operating Free-Air Temperature		-55		125*	0		75	°C
t _w	Width of Clock	High	40			40			ns
	Widay of Clock	Low	35			35			113
tsu	Set-Up Time		60			50			ns
th	Hold Time		0	-15		0	-15		,,,3

^{*} Case temperature

Electrical Characteristics Over Operating Conditions

Symbol	Parameter		Test Condition	S	Min	Тур†	Max	Units
VIL	Low-Level Input Voltage						0.8	٧
V _{IH}	High-Level Input Voltage				2			٧
V _{IC}	Input Clamp Voltage	V _{CC} =MIN	$I_{\parallel} = -18 \text{ mA}$				-1.5	٧
iil	Low-Level Input Current	V _{CC} =MAX	V _I =0.4V				-0.25	mA
l _{IH}	High-Level Input Current	V _{CC} =MAX	V _I = 2.4V				25	μΑ
l _i	Maximum Input Current	V _{CC} =MAX	V _I =5.5V				1	mA
V _{OL}	Low-Level Output Voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$	MIL	I _{OL} = 12 mA			0.5	٧
		V _{IH} =2V	СОМ	I _{OL} = 24 mA				
V _{OH}	High-Level Output Voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$	MIL	I _{OH} = −2 mA	2.4			٧
		V _{IH} =2V	COM	I _{OH} =3.2 mA				
l _{OZL}	Off-State Output Current	$V_{CC} = MAX$ $V_{IL} = 0.8V$		V _O =0.4V			-100	μΑ
lozh		V _{IH} =2V		V _O =2.4V			100	μΑ
los	Output Short-Circuit Current*	V _{CC} =5.0V		V _O =0V	-30		-130	mA
lcc	Supply Current	V _{CC} =MAX				120	180	mA


^{*} No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics Over Operating Conditions

Symbol	Parameter	Test Conditions		Military		С	Units		
Cymbol	rananetei	(See Test Load)	Min	Тур	Max	Min	Тур	Max	Oiiii
f _{MAX}	Maximum Clock Frequency	$C_1 = 50 pF$	10.5			12.5			MHz
t _{PD}	Clock to Q	$R_1 = 200\Omega$		20	35		20	30	ns
t _{PZX}	Output Enable Delay	$R_2 = 390\Omega$		35	55		35	45	ns
t _{PXZ}	Output Disable Delay	112 00012		35	55		35	45	ns

[†] All typical values are at V_{CC}=5V, T_A=25°C

Logic Diagram





DM54LS491A/DM74LS491A 10-Bit Counter

General Description


The ten-bit counter can count up, count down, set, and load 2 LSB's, 2 MSB's and 6 middle bits high or low as a group. All operations are synchronous with the clock. SET overrides LOAD, COUNT and HOLD. LOAD overrides COUNT. COUNT is conditional on $C_{\mbox{\scriptsize IN}}$, otherwise it holds.

All outputs are enabled when OE is low, otherwise HIGH-Z. The 24 mA $\rm I_{OL}$ outputs are suitable for driving RAM/PROM address lines in video graphics systems.

Features

- CRT vertical and horizontal timing generation
- Bus-structured pinout
- Low current PNP inputs reduce loading
- TRI-STATE® outputs
- 24-pin SKINNYDIP saves space

Connection Diagram



TL/L/10222-1

Order Number DM54LS491AJ, DM74LS491AJ, DM74LS491AN or DM74LS491AV See NS Package Number J24F, N24C or V28A

Function Table

ŌĒ	СК	SET	Ŋ	CNT	CIN	ŪP	D9-D0	Q9-Q0	Operation
Н	Х	Х	Х	Х	Х	Х	Х	Z	Hi-Z
L	1	Н	Х	Х	Х	X	X	Н	Set all HIGH
L	1	L	L	X	Х	Х	D	D	LOAD D
Ĺ	1	L	Н	Н	Х	X	X	Q	HOLD
L	1	L	Н	L	Н	X	X	Q	HOLD
L	1	L	Н	L	L	L	х	Q Plus 1	Count Up
L	1	L	Н	L	L	Н	Х	Q Minus 1	Count Down

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V_{CC} 7V
Input Voltage 5.5V
Off-State Output Voltage 5.5V

Storage Temperature -65°C to +150°C

ESD Tolerance

>1000V

Czap = 100 pF $Rzap = 1500\Omega$

Test Method: Human Body Model Test Specification: NSC SOP 5-028

Recommended Operating Conditions

Symbol	Parameter	Military				Units		
	T di dinetei	Min	Тур	Max	Min	Тур	Max	
V _{CC}	Supply Voltage		5	5.5	4.75	5	5.25	٧
TA	Operating Free-Air Temperature	-55	25		0	25	75	°C
T _C	T _C Operating Case Temperature			125			,	°C

Electrical Characteristics Series 24A Over Recommended Operating Temperature Range

Symbol	Parameter		Conditions		Min	Тур	Max	Units
ViH	High Level Input Voltage	(Note 2)			2			٧
V _{iL}	Low Level Input Voltage	(Note 2)					0.8	٧
V _{IC}	Input Clamp Voltage	V _{CC} = Min, II	= -18 mA			-0.8	-1.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min	$I_{OH} = -2 \text{ mA}$	MIL				
		$V_{IL} = 0.8V$ $V_{IH} = 2V$	$I_{OH} = -3.2 \text{mA}$	СОМ	2.4	2.9		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min$	I _{OL} = 12 mA	MIL				
		$V_{IL} = 0.8V$ $V_{IH} = 2V$	I _{OL} = 24 mA	СОМ		0.3	0.5	٧
lozh	Off-State Output Current	V _{CC} = Max	V _O = 2.4V				100	μΑ
lozL	(Note 3)	$V_{IL} = 0.8V$ $V_{IH} = 2V$	$V_O = 0.4V$				-100	μΑ
l _l	Maximum Input Current	V _{CC} = Max, V	' _I = 5.5V				1	mA
I _{IH}	High Level Input Current (Note 3)	V _{CC} = Max, V	' _I = 2.4V				25	μА
I _{IL}	Low Level Input Current (Note 3)	$V_{CC} = Max, V_{I} = 0.4V$				-0.04	-0.25	mA
los	Outut Short-Circuit Current	$V_{CC} = 5V$	V _O = 0V (Note 4)		-30	-70	-130	mA
lcc	Supply Current	V _{CC} = Max				135	180	mA

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 3: I/O leakage as the worst case of IOZX or IIX, e.g., I_{IL} and IOZL.

Note 4: During IOS measurement, only one output at a time should be grounded. Permanent damage otherwise may result.


Switching Characteristics Over Recommended Operating Conditions

Symbol	Parameter		Test Condition		Military		C	Units		
	T aramete	•	rest condition	Min	Тур	Max	Min	Тур	Max	
ts	Setup Time from	Setup Time from Input		40	20		30	20		ns
t _W	Width of Clock	High		20	7		15	7		ns
		Low		35	15		25	15		ns
t _H	Hold Time			0	-15		0	-15		ns
tCLK	Clock to Output		C _L = 50 pF		10	25		10	15	ns
tpzx	Output Enable Delay		$C_L = 50 pF$		19	35		19	30	ns
tpxz	Output Disable Delay		C _L = 5 pF		15	35		15	30	ns
f _{MAX}	Maximum Freque	ency		15.3	32		22.2	32		MHz


Test Load



Schematic of Inputs and Outputs




Test Waveforms




Note A: $V_T = 1.5V$.


Note B: CL includes probe and jig capacitance.

Note B: In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.





Logic Diagram



DM54LS498/DM74LS498 Octal Shift Register

General Description

The LS498 is an 8-bit synchronous shift register with parallel load and hold capability. Two function select inputs (I₀, I₁) provide one of four operations which occur synchronously on the rising edge of the clock (CK).

The LOAD operation loads the input (D_7-D_0) into the output register (Q_7-Q_0) . The HOLD operation holds the previous value regardless of clock transitions. The SHIFT LEFT operation shifts the output register, Q, one bit to the left; Q_0 is replaced by LIRO. RILO outputs Q_7 .

The SHIFT RIGHT operation shifts the output register, Q, one bit to the right; Q_7 is replaced by RILO. LIRO outputs Q_0 .


The output register (Q_7-Q_0) —is enabled when \overline{OE} is LOW, and disabled (HI-Z) when \overline{OE} is HIGH. The output drivers will sink the 24 mA required for many bus interface standards

Two or more LS498 octal shift registers may be cascaded to provide larger shift registers as shown in the application section.


Features/Benefits

- Octal shift register for serial to parallel and parallel to serial applications
- 8 bits match byte boundaries
- Bus-structured pinout
- 24-pin SKINNYDIP saves space
- TRI-STATE® outputs drive bus lines
- Low current PNP inputs reduce loading
- Expandable in 8-bit increments

Connection Diagram



Standard Test Load



TL/L/8331-2

TL/L/8331-1

Order Number DM54LS498J, DM74LS498J or DM74LS498N See NS Package Number J24F or N24C

Function Table

ŌE	СК	11	I ₀	D7-D0	$Q_7 - Q_0$	Operation
Н	Х	Х	Х	Х	Z	HI-Z
L	1	L	L	Х	L	HOLD
L	↑	L	Н	X	SR(Q)	SHIFT RIGHT
L	1	Н	L	X	SL(Q)	SHIFT LEFT
L	1	Η	Τ	D	D	LOAD

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage V_{CC} 7V Input Voltage 5.5V Off-State Output Voltage Storage Temperature 5.5V -65° to +150°C

Operating Conditions

Symbol	Parameter			Military		С	Units		
- Symbol	raiametei		Min	Тур	. Max	Min	Тур	Max	Oilits
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
T _A	Operating Free-Air Temperature	-55		125*	0		75	°C	
•	Width of Clock Low		40			35			ns
τ _w	Width of Glock	30			25				
t _{su}	Set-Up Time		60			50			ns
t _h	Hold Time		0	-15		0	-15		115

^{*}Case temperature

Electrical Characteristics Over Operating Conditions

Symbol	Parameter		Test Conditio	ns	Min	Тур†	Max	Units
V _{IL}	Low-Level input Voltage						0.8	٧
V _{IH}	High-Level Input Voltage				2			V
V _{IC}	Input Clamp Voltage	V _{CC} =MIN	$I_1 = -18 \text{ mA}$			1	-1.5	V
l _{IL}	Low-Level Input Current	V _{CC} =MAX	$V_I = 0.4V$				-0.25	mA
ΊΗ	High-Level Input Current	V _{CC} =MAX	V _I =2.4V				25	μΑ
lj	Maximum Input Current	V _{CC} =MAX	V _I =5.5V				1	mA
V _{OL}	Low-Level Output Voltage	V _{CC} =MIN V _{IL} =0.8V	MIL	I _{OL} =12 mA			0.5	v
		V _{IH} =2V	СОМ	I _{OL} =24 mA				
V _{OH}	High-Level Output Voltage	V _{CC} =MIN V _{IL} =0.8V	MIL	I _{OH} = -2 mA	2.4			v
		V _{IH} =2V	СОМ	I _{OH} = -3.2 mA				
l _{OZL}	Off-State Output Current	V _{CC} =MAX V _{IL} =0.8V		V _O =0.4V			-100	μΑ
lozh	On Claid Sulput Guirent	V _{IH} =2V		V _O =2.4V			100	μΑ
los	Output Short-Circuit Current*	V _{CC} =5.0V		V _O =0V	-30		-130	mA
lcc	Supply Current	V _{CC} =MAX				120	180	mA

^{*}No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics Over Operating Conditions


Symbol	Parameter	Test Conditions	Military			Commercial			Units	
	raidilletei	(See Test Load)	Min	Тур	Max	Min	Тур	Max		
fMAX	Maximum Clock Frequency		10.5			12.5			MHz	
t _{PD}	I0, I1 to LIRO, RILO	C _L = 50 pF		35	60		35	50	ns	
t _{PD}	Clock to Q	$R_1 = 200\Omega$		20	35		20	30	ns	
tpD	Clock to LIRO, RILO	$R_2 = 390\Omega$		55	95		55	80	ns	
t _{PZX}	Output Enable Delay	112-00012		35	55		35	45	ns	
t _{PXZ}	XZ Output Disable Delay			35	55		35	45	ns	

[†]All typical values are at V_{CC}=5V, T_A=25°C

TL/L/8331-3

Octal Shift Register

Logic Diagram





DM54LS498A/DM74LS498A Octal Shift Register

General Description

The LS498A is an 8-bit synchronous shift register with parallel load and hold capability. Two function-select inputs (I₀, I₁) provide one of four operations which occur synchronously on the rising edge of the clock (CK).

The LOAD operation loads the inputs (D7–D0) into the output register (Q7–Q0). The HOLD operation holds the previous value regardless of clock transitions. The SHIFT LEFT operation shifts the output register Q, one bit to the left; Q0 is replaced by LIRO. LIRO outputs Q0.


The output register (Q7-Q0)—is enabled when \overline{OE} is LOW, and disabled (HI-Z) when \overline{OE} is HIGH. The output drivers will sink the 24 mA required for many bus interface standards.

Two or more LS498 octal shift registers may be cascaded to provide larger shift registers as shown in the application.

Features

- Octal shift register for serial to parallel and parallel to serial applications
- 8 bits match byte boundaries
- Low current PNP inputs reduce loading
- Bus-structured pinout
- TRI-STATE® outputs
- 24-pin SKINNYDIP saves space
- Expandable in 8-bit increments

Connection Diagram



TL/L/10221-1

Order Number DM54LS498AJ, DM74LS498AJ, DM74LS498AN or DM74LS498AV See NS Package Number J24F, N24C or V28A

Function Table

ŌĒ	СК	11	10	D7-D0	Q7-Q0	Operation
Н	х	Х	х	Х	Z	HI-Z
L	↑	L	L	X	L	HOLD
L	1	L	Н	X	SR(Q)	SHIFT RIGHT
L	↑	Н	L	X	SL(Q)	SHIFT LEFT
L	1	Н	Н	D	D	LOAD

-65° to +150°C

>1000V

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage V_{CC} 7V Input Voltage 5.5V

Off-State Output Voltage 5.5V

Storage Temperature ESD Tolerance

Czap = 100 pF $Rzap = 1500\Omega$

Test Method: Human Body Model Test Specification: NSC SOP 5-028

Recommended Operating Conditions

Symbol	Parameter		Military			Units		
- Cyllibol	i diametei	Min	Тур	Max	Min	Тур	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
T _A	Operating Free-Air Temperature	-55	25		0	25	75	°C
T _C	Operating Case Temperature			125				°C

Electrical Characteristics Series 24A Over Recommended Operating Temperature Range

Symbol	Parameter	Te	st Conditions	Min	Тур	Max	Units
V _{IH}	High Level Input Voltage	(Note 2)		2			٧
V _{IL}	Low Level Input Voltage	(Note 2)				0.8	٧
V _{IC}	Input Clamp Voltage	V _{CC} = Min, I _I	= -18 mA		-0.8	-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min$ $V_{IL} = 0.8V$ $V_{IH} = 2V$	$I_{OH} = -2 \text{ mA}$ MIL $I_{OH} = -3.2 \text{ mA}$ COM	2.4	2.9		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min$ $V_{IL} = 0.8V$ $V_{IH} = 2V$	$I_{OL} = 12 \text{ mA}$ MIL $I_{OL} = 24 \text{ mA}$ COM		0.3	0.5	٧
lozh	Off-State Output Current	V _{CC} = Max	V _O = 2.4V			100	μΑ
lozL	(Note 3)	$V_{IL} = 0.8V$ $V_{IH} = 2V$	V _O = 0.4V			-100	μА
lı	Maximum Input Current	V _{CC} = Max, V	/ _I = 5.5V			1	mA
I _{IH}	High Level Input Current (Note 3)	V _{CC} = Max, V	/ _I = 2.4V			25	μΑ
Iι∟	Low Level Input Current (Note 3)	V _{CC} = Max, V		-0.04	-0.25	mA	
los	Output Short-Circuit Current	$V_{CC} = 5V$	V _O = 0V (Note 4)	-30	-70	-130	mA
Icc	Supply Current	V _{CC} = Max			135	180	mA

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

Note 3: I/O leakage as the worst case of IOZX or IIX, e.g., IIL and IOZL.

Note 4: During IOS measurement, only one output at a time should be grounded. Permanent damage otherwise may result.

Switching Characteristics Over Operating Conditions

Symbol	Parameter		Test Conditions		Military		С	ommerci	al	Units
Cymbol	i aramete	•	rest contantions	Min	Тур	Max	Min	Тур	Max	
T _S	Setup Time from	Input		40	20	1	30	20		ns
T _W	Width of Clock	High		20	7		15	7		ns
		Low		35	15		25	15		ns
T _{PD}	I0, I1 to LIRO, RILO		$C_L = 50 pF$		23	35		23	30	ns
T _{CLK}	Clock to Output		$C_L = 50 pF$		10	25		10	15	ns
T _{PZX}	Output Enable D	elay	$C_L = 50 pF$		19	35		19	30	ns
T _{PX}	Output Disable D	elay	$C_L = 5 pF$		15	35		15	30	ns
T _H	Hold Time			0	-15		0	15		ns
f _{MAX}	Maximum Freque	ency		15.3	32		22.2	32		MHz

Test Load




MIL COM'L R1 = 390 R1 = 200 R2 = 750 R2 = 390

Test Waveforms

TL/L/10221-2

Set-Up and Hold





Note A: $V_T = 1.5V$.


Note B: C_L includes probe and jig capacitance.


Note C: In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Schematic of Inputs and Outputs











54LS502/DM74LS502 8-Bit Successive Approximation Register

General Description


The LS502 is an 8-bit register with the interstage logic necessary to perform serial-to-parallel conversion and provide an active LOW Conversion Complete (\overline{CC}) signal coincident with storage of the eighth bit. An active LOW Start (\overline{S}) input performs synchronous initialization which forces Q7 LOW and all other outputs HIGH. Subsequent clocks shiff this Q7 LOW signal downstream which simultaneously backfills the register such that the first serial data (D input) bit is stored in Q7, the second bit in Q6, the third in Q5, etc. The serial input data is also synchronized by an auxiliary flip-flop and brought out on QD.

Designed primarily for use in the successive approximation technique for analog-to-digital conversion, the LS502 can also be used as a serial-to-parallel converter ring counter and as the storage and control element in recursive digital routines.

Features

- Low power Schottky version of 2502
- Storage and control for successive approximation A to D conversion
- Performs serial-to-parallel conversion


Connection Diagram



TL/F/10189-1

Order Number 54LS502DMQB, 54LS502FMQB, DM74LS502WM or DM74LS502N See NS Package Number J16A, M16B, N16E or W16A

Logic Symbol



Pin Names	Description
D	Serial Data Input
S	Start Input (Active LOW)
CP	Clock Pulse Input (Active Rising Edge)
Q _D	Synchronized Serial Data Output
CC	Conversion Complete Output (Active LOW)
Q0-Q7	Parallel Register Outputs
Q7	Complement of Q7 Output

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range $-65^{\circ}\text{C to} + 150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS502			Units		
Symbol	Farameter	Min	Nom	Max	Min	Nom	Max	- Cilito
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
VIL	Low Level Input Voltage			0.7			0.8	٧
Іон	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW S to CP	5 5			5 5			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW S to CP	5 5			5 5			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW D to CP	5 5			5 5			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW D to CP	5 5			5 5			ns
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	20 20			20 20			ns

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
VoH	High Level Output	V _{CC} = Min, I _{OH} = Max,	54LS	2.5			V
	Voltage	V _{IL} = Max	DM74	2.7			•
V _{OL}	Low Level Output	V _{CC} Min, I _{OL} = Max,	54LS			0.4	
	Voltage	V _{IH} = Min	DM74			0.5	V
	;	I _{OL} = 4 mA, V _{CC} = Min	DM74			0.4	
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
I _{ΙL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-1.2	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	1117
Icc	Supply Current	V _{CC} = Max				65	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Note more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output loads)

		$R_1 = 2 k\Omega$	C _L = 15 pF	T
Symbol	Parameter -	Min	Max	Units
f _{max}	Maximum Clock Frequency	25		MHz
t _{PLH}	Propagation Delay CP to Q _n or CC		35 25	ns

Functional Description

The register stages are composed of transparent RS latches arranged in master/slave pairs. The master and slave latches are enabled separately by non-overlapping complementary signals $\phi 1$ and $\phi 2$ derived internally from the CP input. Master latches are enabled when CP is LOW and slave latches are enabled when CP is HIGH. Information is transferred from master to slave, and thus to the outputs, by the LOW-to-HIGH transition of CP.

Initializing the register requires a LOW signal on S while exercising CP. With $\overline{\mathbf{S}}$ and CP LOW, all master latches are SET (Q side HIGH). A LOW-to-HIGH CP transition, with S remaining LOW, then forces the slave latches to the condition wherein Q7 is LOW and all other register outputs, including CC, are HIGH. This condition will prevail as long as S remains LOW, regardless of subsequent CP rising edge. To start the conversion process, \$\overline{S}\$ must return to the HIGH state. On the next CP rising edge, the information stored in the serial data input latch is transferred to QD and Q7, while Q6 is forced to the LOW state. On the rising edge of the next seven clocks, this LOW signal is shifted downstream, one bit at a time, while the serial data enters the register position one bit behind this LOW signal, as shown in the Truth Table. Note that after a serial data bit appears at a particular output, that register position undergoes no further changes. After the shifted LOW signal reaches CC, the register is locked up and no further changes can occur until the register is initialized for the next conversion process.

Figure a shows a simplified hook-up of a LS502, a D/A converter and a comparator arranged to convert an analog input voltage into an 8-bit binary number by the successive approximation technique. Figure b is an idealized graph showing the various values that the D/A converter output voltage can assume in the course of the conversion. The vertical axis is calibrated in fractions of the full-scale output capability of the D/A converter and the horizontal axis represents the successive states of the Truth Table. At time t1. Q7 is LOW and Q6-Q0 are HIGH, causing the D/A output to be one-half of full scale. If the analog input voltage is greater than this voltage the comparator output (hence the D input of the LS502) will be LOW, and at times t2 the D/A output will rise to three-fourths of full scale because Q7 will remain LOW and contribute 50% while Q6 is forced LOW and contributes another 25%. On the other hand, if the analog input voltage is less than one-half of full scale, the comparator output will be HIGH and Q7 will go HIGH at t2. Q6 will still be forced LOW at t2, and the D/A output will decrease to 25% of full scale. Thus with each successive clock, the D/A output will change by smaller increments. When the conversion is completed at t9, the binary number represented by the register outputs will be the numerator of the fraction n/256, representing the analog input voltage as a fraction of the full scale output D/A converter.




FIGURE a.





FIGURE b.

Truth Table

Time	Inp	uts		Outputs								
t _n	D	s	Q_D	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	CC
0	X	L	Х	X	X	Χ	X	Х	X	Х	Х	Х
1	D7	Н	X	L	Н	Н	Н	Н	Н	Н	Н	н
2	D6	Н	D7	D7	L	H	Н	Н	Н	Н	Н	Н
3	D6	Н	D6	D7	D6	L	Н	Н	Н	Н	Н	Н
4	D4	Н	D5	D7	D6	D5	L	Н	Н	Н	Н	Н
5	D3	Н	D4	D7	D6	D5	D4	L	Н	Н	Н	Н
6	D2	Н	D3	D7	D6	D5	D4	D3	L	Н	Н	Н
7	D1	Н	D2	D7	D6	D5	D4	D3	D2	L	Н	H
8	D0	Н	D1	D7	D6	D5	D4	D3	D2	D1	L	Н
9	X	Н	D0	D7	D6	D5	D4	D3	D2	D1	D0	L
10	Х	Н	Х	D7	D6	D5	D4	D3	D2	D1	D0	L

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

Logic Diagram



Note: Cell logic is repeated for register stages Q5 to Q1.



54LS503/DM74LS503 8-Bit Successive Approximation Register (with Expansion Control)

General Description


The 'LS503 register is basically the same as the 'LS502 except that it has an active LOW Enable (\overline{E}) input that is used in cascading two or more packages for longer word lengths. A HIGH signal on \overline{E} , after a START operation, forces Q7 HIGH and prevents the device from accepting serial data. With the \overline{E} input of an 'LS503 connected to the \overline{CC} output of a preceding (more significant) device, the 'LS503 will be inhibited until the preceding device is filled, causing its \overline{CC} output to go LOW. This LOW signal then enables the 'LS503 to accept the serial data on subsequent clocks. For a description of the starting, shifting and conversion operations, please see the 'LS502 data sheet.

Features

- Performs serial-to-parallel conversion
- Expansion control for longer words
- Storage and control for successive approximation A to D conversion
- Low power Schottky version of 2503

Connection Diagram

Logic Symbol



TL/F/10190-1
Order Number 54LS503DMQB, 54LS503FMQB,
D74LS503WM or DM74LS503N
See NS Package Number J16A, M16B, N16E or W16A

Pin Names	Description
D	Serial Data Input
ร	Start Input (Active LOW)
CP	Clock Pulse Input (Active Rising Edge)
Ē	Conversion Enable Input (Active LOW)
CC	Conversion Complete Output (Active LOW)
Q0-Q7	Parallel Register Outputs
Q7	Complement of Q7 Output

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage Operating Free Air Temperature Range

-55°C to +125°C 54LS DM74LS 0°C to +70°C Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS503				Units		
Symbol	Farameter	Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Іон	High Level Output Voltage			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW S to CP	5 5			5 5			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW S to CP	5 5			5 5			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW S to CP	5 5			5 5			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW D to CP	5 5			5 5			ns
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	20 20			20 20			ns

Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Conditions		Typ (Note 1)	Max	Units
VI	input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max,	54LS	2.5			v
		V _{IL} = Max	DM74	2.7			
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
		V _{IH} = Min	DM74			0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min	DM74			0.4	
lį	input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V$		ļ		0.1	mA
liH	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.8	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	
lcc	Supply Current	V _{CC} = Max				65	mA


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)


Symbol	Parameter	$R_L = 2 k\Omega$	Units	
	Turumeer	Min	Max	Omto
f _{max}	Maximum Count Frequency	25		MHz
t _{PLH} t _{PHL}	Propagation Delay CP to Qn or CC		35 25	ns
tplh tphl	Propagation Delay E to Q7		20 24	ns

Logic Diagram



Note: Cell logic is repeated for register stages Q5 to Q1.

Connection for Longer Word Lengths



TL/F/10190-4

DM74LS533 Octal Transparent Latch with TRI-STATE® Outputs

General Description

The 'LS533 consists of eight latches with TRI-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH the bus output is in the high impedance state. The 'LS533 is the same as the 'LS373, except that the outputs are inverted. For detailed


specifications please see the 'LS373 data sheet, but note that the propagation delays from data to output are 5.0 ns longer for the 'LS533 than for the 'LS373.

Features

- Eight latches in a single package
- TRI-STATE outputs for bus interfacing

Connection Diagram

Dual-In-Line Package




Order Number DM74LS533WM or DM74LS533I See NS Package Number M20B or N20A

00-07

WM or DM74L9 er M20B or N20	
Pin Names	Description
D0, D7 LE OE	Data Inputs Latch Enable Input (Active HIGH) Output Enable Input (Active LOW)

Complementary TRI-STATE Outputs

Logic Symbol



2

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range DM74LS

0°C to +70°C

Storage Temperature Range

-65°C to +150°C

Note: The "Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM74LS533		Units
	rainetei	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	٧
loн	High Level Output Current			-0.4	mA
lol	Low Level Output Current			24	mA mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max$	DM74	2.7	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min$	DM74		0.35	0.5	٧
		I _{OL} = 12 mA, V _{CC} = Min	DM74			0.4	
կ	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	DM74	-20		-100	mA
Iccz	Supply Current	V _{CC} = Max				46	mA
I _{OZL}	TRI-STATE Output Off Current LOW	$V_{CC} = V_{CCH}$ $V_{OZL} = 0.4V$				-20.0	μΑ
lozh	TRI-STATE Output Off Current HIGH	$V_{CC} = V_{CCH}$ $V_{OZH} = 2.7V$				20.0	μА

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC}=+5.0V$, $T_A=+25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	$C_L = 15 pF$ $R_L = 2 k\Omega$		Units
		Min	Max	
t _{PLH} T _{PHL}	Propagation Delay Data to \overline{Q}_{X}		32 23	ns
t _{PLH} t _{PHL}	Propagation Delay LE to \overline{Q}_X		36 25	ns
t _{PZL} t _{PZH}	Output Enable Time OE to Q _x		22 2	ns
t _{PHZ}	Output Enable Time $\overline{\text{OE}}$ to $\overline{\mathbb{Q}}_x$		34 27	ns




DM74LS534 Octal D-Type Flip-Flop (With TRI-STATE® Outputs)


General Description

The 'LS534 is a high speed, low power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and TRI-STATE outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) is common to all flip-flops. The 'LS534 is the same as the 'LS374 except that the outputs are inverted.

Connection Diagram

Logic Symbol





TL/F/9812-1

Order Number DM74LS534WM or DM74LS534N See NS Package Number M20B or N20A

Pin Name	Description
D0-D7	Data Inputs
	Clock Pulse Input (Active Rising Edge)
ŌĒ	TRI-STATE Output Enable Input (Active LOW)
Ō0−Ō7	Complementary TRI-STATE Outputs

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V

Operating Free Air Temperature Range

DM74LS 0°C to +70°C

Storage Temperature Range $-65^{\circ}\text{C to} + 150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM74LS534			Units
Oyiiiboi		Min	Nom	Max	Oilles
Vcc	Supply Voltage	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	٧
V _{OH}	High Level Output Current			-2.6	mA
l _{OL}	Low Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW D _n to CP	20 20			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW D _n to CP	0			ns
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	15 15			ns

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max V_{IH} = Min$	2.4	3.3		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$		0.35	0.5	v
		$I_{OL} = 12 \text{ mA}, V_{CC} = \text{Min}$		0.25	0.4	
11	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$			20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$			-20	μΑ
lozh	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$			20	μΑ
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$			-20	μΑ
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-20		-100	mA
lcc	Supply Current	V _{CC} = Max (Note 3)		45		mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with the DATA inputs grounded and the OUTPUT CONTROLS at 4.5V.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output loads)

Symbol	Parameter	R _L = 2 ks	Units	
		Min	Max	Onito
f _{max}	Maximum Clock Frequency	35		MHz
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n		28 28	ns
t _{PZH}	Output Enable Time		28 28	ns
[†] PHZ [†] PLZ	Output Disable Time		20 25	ns

Functional Description

The '534 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transistion. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops.

Truth Table


Inputs		Outputs		
Dn	СР	OE	On	
Н	\	L	L	
L	_	L	Н	
X	×	н	Z	

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Z = High Impedance

Logic Diagram



DM74LS540 Octal Buffer/Line Driver with TRI-STATE® Outputs

General Description


The DM74LS540 is similar in function to the 'LS240, except that the inputs and outputs are on opposite sides of the package (see Connection Diagram). This pinout arrangement makes this device especially useful as an output port for microprocessors, allowing ease of layout and greater PC board density.

Features

- Hysteresis at inputs to improve noise margin
- PNP inputs reduce loading
- TRI-STATE outputs drive bus lines
- Inputs and outputs opposite side of package, allowing easier interface to microprocessors
- Fully TTL and CMOS compatible

Connection Diagram

Dual-In-Line Package



TL/F/9813-1

Order Number DM74LS540WM or DM74LS540N See NS Package Number M20B or N20A

Pin Name Description E1, E2 Output Enable (Active Low) 10-7 Data Inputs

Data Outputs

00-7

Truth Table

Inputs			Outputs	
E1	E2	D	Outputs	
L	L	Н	L	
н	X	X	Z	
x	Н	X	Z	
L	L	L	Н	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature DM74LS

0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM74LS540		Units
- Cyllibol	i di differen	Min	Nom	Max	
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
І он	High Level Output Current			-3	mA
loL	Low Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
Vı	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max$	2.7	3.4		٧	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min$		0.35	0.5	٧	
		$l_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$		0.25	0.4		
11	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V$			0.1	mA	
I _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$			20	μΑ	
ŊĽ	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.2	mA	
los	Short Circuit Output Current	V _{CC} = Max (Note 3)	-50		-225	mA	
lcc	Supply Current	V _{CC} = Max			50	mA	
lozh	TRI-STATE Output Off Current High	$V_{CC} = V_{CCH}, V_{OZH} = 2.7V$			20	μА	
lozL	TRI-STATE Output Off Current Low	$V_{CC} = V_{CCH}, V_{OZL} = 0.4V$			-20	μΑ	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at at time, and the duration should not exceed one second.

Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 or Test Waveforms and Output Loading)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH} t _{PHL}	Propagation Delay Data to Output	C _L = 50 pF		14 18	ns
t _{PZH}	Output Enable Time	$R_L = 667\Omega$, $C_L = 50 pF$		23 30	ns
t _{PLZ} t _{PHZ}	Output Disable Time	$R_L = 667\Omega, C_L = 50pF$		25 18	ns

^{*}DC limits apply over operating temperature range; AC limits apply at $T_A = +25^\circ$ and $V_{CC} = +5.0V$.



DM74LS563 Octal D-Type Latch with TRI-STATE® Outputs

General Description


The 'LS563 is a high speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (\overline{OE}) inputs.

This device is functionally indentical to the 'LS573, but has inverted outputs.

Connection Diagram

Dual-In-Line Package -V_{CC} 19 - ōo DO -18 D1-**−**02 D2 · — ō3 D3 **−** ō4 - Ō5 **−** ō6 - Ō7 D7 -LE

Logic Symbol



TL/F/10214-1

Order Number DM74LS563WM or DM74LS563N See NS Package Number M20B or N20A

Pin Names	Description
D0-D7 LE	Data Inputs Latch Enable Input (Active HIGH)
<u>OE</u> <u>O0−</u>	TRI-STATE Output Enable Input (Active LOW) TRI-STATE Latch Outputs

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM74LS563		Units
Cymbol	raiancei	Min	Nom	Max	Onito
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
Гон	High Level Output Current			-2.6	mA
loL	Low Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW Dn to LE	0 0			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW Dn to LE	10 10			ns
t _w (H) t _w (L)	LE Pulse Width HIGH or LOW	15 15			ns

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$,	-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.4	3.3		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IL} = Max, V_{IH} = Min$		0.35	0.5	٧
		$I_{OL} = 12 \text{ mA}, V_{CC} = \text{Min}$		0.25	0.4	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$			20	μΑ
f _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$			-20	μΑ
l _{OZH}	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$			20	μΑ
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$			-20	μΑ
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-20		-100	mA
Icc	Supply Current	V _{CC} = Max (Note 3)			40	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with the DATA inputs grounded and the OUTPUT CONTROLS at 4.5V.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output loading)


Symbol	Symbol Parameter		= 2 kΩ = 15 pF	Units	
Symbol	raiametei	Min	Max	Units	
t _{PLH} t _{PHL}	Propagation Delay Dn to On		23 25	ns	
t _{PLH} t _{PHL}	Propagation Delay LE to On		35 35	ns	
^t PZH ^t PZL	Output Enable Time		28 36	ns	
t _{PHZ} t _{PLZ}	Output Disable Time		20 25	ns	

Functional Description

The 'LS563 contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D in-

puts a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are in the bi-state mode. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram



DM74LS564 Octal D-Type Flip-Flop (with TRI-STATE® Outputs)

General Description

The 'LS564 is a high speed low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable (OE). The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition


This device is functionally identical to the 'LS574, but has inverted outputs. For complete discussions of operations, truth tables, AC and DC electrical specifications, refer to the 'LS374 data sheet.

Features

- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to 'LS574
- Input clamp diodes limit high speed termination effects
- Fully TTL and CMOS compatible

Connection Diagram

Dual-In-Line Package




TL/F/10191-1

Order Number DM74LS564WM or DM74LS564N See NS Package Number M20B or N20A

	
Pin Names	Description
D0-D7	Data Inputs
CP	Clock Pulse Input (Active Rising Edge)
ŌĒ	TRI-STATE® Output Enable Input
	(Active LOW)
Ō0−Ō7	TRI-STATE Outputs

Logic Symbol



V_{CC} = Pin 20 GND = Pin 10

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7\Input Voltage

Operating Free Air Temperature Range

DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM74LS564			Units
	Farameter	Min	Nom	Max	Oints
V _{CC}	Supply Voltage	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			٧
V _{IL}	Low Level Input Voltage			0.8	٧
Іон	High Level Output Current			-2.6	mA
loL	Low Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max$	2.7	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min$		0.35	0.5	V
		$I_{OL} = 12 \text{ mA}, V_{CC} = \text{Min}$		0.25	0.4	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V$			0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-30		-130	mA
Icc	Supply Current	V _{CC} = Max			60	mA
lozh	TRI-STATE Output OFF Current HIGH	$V_{CC} = V_{CCH}, V_{OZH} = 2.7V$			20	μΑ
lozL	TRI-STATE Output OFF Current LOW	$V_{CC} = V_{CCH}, V_{OZL} = 0.4V$			-20	μΑ

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output load)

Symbol	Parameter	Min	Max	Units
t _{PLH} t _{PHL}	Propagation Delay CP to On		28 28	ns
^t PZH t _{PZL}	Enable Time OE to On		28 28	ns
[†] PHZ [†] PLZ	Enable Time OE to On		20 25	ns
t _s	Setup Time Dn to CP	5		ns
t _h	Hold Time Dn to CP	5		ns
t _w (H) t _w (L)	Pulse Width (HIGH/LOW) CP	20 10		ns



DM74LS573 Octal D-Type Latch (with TRI-STATE® Outputs)

General Description

The 'LS573 is a high speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (OE) inputs.

This device is functionally identical to the 'LS373, but has different pinouts. For truth tables, discussion of operations and AC and DC specifications, please refer to the 'LS373 data sheet.


Features

- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to 'LS373
- Input clamp diodes limit high speed termination effects
- Fully TTL and CMOS compatible

Connection Diagram

Dual-In-Line Package ŌĒ. -V_{CC} 20 DO -19 -00 18 D1--01 D2 -17 -02 D3 -16 03 D4 · 15 -04 -05 D5 D6 13 -06 D7 12 -07 GND

Logic Symbol



Order Number DM74LS573WM or DM74LS573N See NS Package Number M20B or N20A

Pin Names	Description	
D0-D7	Data Inputs	
LE	Latch Enable Input (Active HIGH)	
ŌĒ	TRI-STATE Output Enable Input (Active LOW)	
00-07	TRI-STATE Latch Outputs	

TL/F/9814-1

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 7V Operating Free Air Temperature Range

DM74LS 0°C to +70°C Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Oyillb01	rarameter	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	٧
Гон	High Level Input Current			-2.6	mA
loL	Low Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, l_1 = -18 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max$	2.7	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min$		0.35	0.5	٧
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$		0.25	0.4	L
l ₁	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V$			1	mA
IIH	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$			20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$			-0.4	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-30		-130	mA
lcc	Supply Current	V _{CC} = Max			50	mA
lozh	TRI-STATE Output off Current High	$V_{CC} = V_{CCH}$ $V_{OZH} = 2.7V$			20	μΑ
lozL	TRI-STATE Output off Current Low	$V_{CC} = V_{CCH}$ $V_{OZL} = 0.4V$			-20	μΑ

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (see Section 1 for Test Waveforms and output loading)

Symbol	Parameter	_	$egin{aligned} \mathbf{R_L} &= 2\mathbf{k}\Omega, \ \mathbf{C_L} &= 15\mathbf{pF} \end{aligned}$		
		Min	Max		
t _{PLH} t _{PHL}	Propagation Delay Data to Q		27 18	ns	
t _{PLH} t _{PHL}	Propagation Delay LE to Q		36 25	ns	
t _{PZH} t _{PZL}	TRI-STATE Enable Time OE to Q		20 25	ns	
t _{PHZ}	TRI-STATE Enable Time OE to Q		20 25	ns	
t _s (H) t _s (L)	Setup Time (High/Low) Data to LE	3 7		ns	
t _h (H) t _h (L)	Hold Time (High/Low) Data to LE	3 7		ns	
t _w (H)	Pulse Width (High) Data to LE	15		ns	



DM74LS574 Octal D-Type Flip-Flop (with TRI-STATE® Outputs)


General Description

The 'LS574 is a high speed low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable $(\overline{\text{OE}})$. The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

This device is functionally identical to the 'LS374 except for the pinouts.

Connection Diagram


Dual-In-Line Package



TL/F/9815-1

Order Number DM74LS574WM or DM74LS574N See NS Package Number M20B or N20A

Logic Symbol



If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range DM74LS 0°C to +70°C

Storage Temperature Range $-65^{\circ}\text{C to} + 150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$

Symbol	Parameter		DM74LS574			
Symbol	raiametei	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage	2			٧	
V _{IL}	Low Level Input Voltage			0.8	V	
Гон	High Level Output Current			-2.6	mA	
loL	Low Level Output Current			24	mA	
TA	Free Air Operating Temperature	0		70	°C	
t _s (H) t _s (L)	Setup Time HIGH or LOW Dn to CP	20 20			ns	
t _h (H) Hold Time HIGH or LOW t _h (L) Dn to CP		0 0			ns	
t _w (H) t _w (L)	** * * *				ns	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.4	3.3		v
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IL} = Max, V_{IH} = Min$		0.35	0.5	٧
		$I_{OL} = 12 \text{ mA}, V_{CC} = \text{Min}$		0.25	0.4	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
^I IH	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$			-20	μΑ
lozн	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$			20	μΑ
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$			-20	μΑ

2

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
los	Short Circuit (Note 2) Output Current	V _{CC} = Max	-20		-100	mA
Icc	Supply Current	V _{CC} = Max (Note 3)			45	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with the DATA inputs grounded and the OUTPUT CONTROLS at 4.5V.

Note 4: Both G inputs are at 2V.

Note 5: Both G inputs at 0.4V.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output load)

Symbol	Parameter	$egin{aligned} \mathbf{R_L} &= 2 \mathbf{k} \Omega, \\ \mathbf{C_L} &= 45 \mathbf{pF} \end{aligned}$		Units
		Min	Max	
f _{max}	Maximum Clock Frequency	35		MHz
t _{PLH} t _{PHL}	Propagation Delay CP to On		28 28	ns
t _{PZH} t _{PZL}	Output Enable Time		28 28	ns
t _{PHZ} t _{PLZ}	Output Disable Time		20 25	ns

Functional Description

The LS574 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The buffered clock and buffered Outputs Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ($\overline{\text{OE}}$) LOW, the contents of the eight flip-flops are available at the outputs. When the $\overline{\text{OE}}$ is HIGH, the outputs go to the high impedence state. Operation of the $\overline{\text{OE}}$ input does not affect the state of the flip-flops.

Truth Table

In	Inputs		outs
Dn ·	СР	OE	On
Н		L	Н
L	\ \tag{\tau}	L	L
×	X	н	Z


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

Logic Diagram



TL/F/9815-3



DM74LS645 Octal Bus Transceivers

General Description


These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G) can be used to disable the device so that the buses are effectively isolated.

Features

- Bi-directional bus transceivers in high-density 20-pin packages
- Hysteresis at bus inputs improves noise margins
- TRI-STATE® outputs

Connection Diagram

Dual-In-Line Package



Order Number DM74LS645WM or DM74LS645N See NS Package Number M20B or N20A

TL/F/9056-1

Function Table

	ontrol puts	'LS645
G	DIR	20070
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation

H = High Level

L = Low Level

X = Irrelevant

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

 DM74LS
 0°C to +70°C

 Storage Temperature Range
 -55°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter]	Units		
Symbol	raidiletei	Min	Nom	Max	Onits
V _{CC}	Supply Voltage (Note 1)	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.6	V
loн	High Level Output Current			-15	mA
l _{OL}	Low Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter		Conditio (Note 2		Min	Typ (Note 3)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I	$V_{CC} = Min, I_I = 18 \text{ mA}$				-1.5	>
H _{YS}	Hysteresis (V _{T+} - V ₋) A or B Input	V _{CC} = Min			0.2	0.4		٧
V _{OH}	High Level Output Voltage	V _{CC} = Min, V	/ _{IH} = 2V,	$I_{OH} = -3 \text{ mA}$	2.4	3.4		V
		V _{IL} = Max		I _{OH} = Max	2			
V _{OL}	Low Level Output Voltage	/oltage $V_{CC} = Min, V_{IH} = 2V,$		I _{OL} = 12 mA		0.25	0.4	V
				$I_{OL} = 24 \text{ mA}$		0.35	0.5	
lozh	Off-State Output Current, High Level Voltage Applied	$V_{CC} = Max$, G at 2V, $V_{O} = 2.7V$					20	μА
l _{OZL}	Off-State Output Current, Low Level Voltage Applied	$V_{CC} = Max, 0$ $V_{O} = 0.4V$	G at 2V				-400	μА
l _l	Input Current at	V _{CC} = Max	A or B	V _I = 5.5V			0.1	mA
	Maximum Input Voltage	f	DIR or G	V ₁ = 7V			0.1	
l _{IH}	High Level Input Current	V _{CC} = Max,	$V_{1H} = 2.7$				20	μΑ
կլ	Low Level Input Current	V _{CC} = Max,	$V_{IL} = 0.4V$				-0.4	mA
los	Short Circuit Output Current (Note 4)	V _{CC} = Max	V _{CC} = Max		-40		-225	mA
Icc	I _{CC} Total Supply		Outputs High V _{CC} = Max,			48	70	
	Current	Outputs Low Outputs at Hi-Z			62	90	mA	
						64	95	

Note 1: Voltage values are with respect to the network ground terminal.

Note 2: For conditions shown as Min or Max, use the appropriate value specified under Recommended Operating Conditions.

Note 3: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C

	Parameter	From (Input)		R _L =	$R_L = 667\Omega$		
Symbol		To (Output)	C _L = 45 pF		pF C _L =		Units
		, , ,	Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	A to B		15			ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to B		15			ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to A		15			ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to A		15			ns
t _{PZL}	Output Enable Time to Low Level	Ğ to A		40			ns
t _{PZH}	Output Enable Time to High Level	G to A		40			ns
t _{PZL}	Output Enable Time to Low Level	G to B		40			ns
^t PZH	Output Enable Time to High Level	G to B		40			ns
t _{PLZ}	Output Disable Time to Low Level	G to A				25	ns
t _{PHZ}	Output Disable Time to High Level	Ğ to A				25	ns
t _{PLZ}	Output Disable Time to Low Level	G to B				25	ns
t _{PHZ}	Output Disable Time to High Level	G to B				25	ns



54LS670/DM54LS670/DM74LS670 TRI-STATE® 4-by-4 Register Files

General Description

These register files are organized as 4 words of 4 bits each, and separate on-chip decoding is provided for addressing the four word locations to either write-in or retrieve data. This permits writing into one location, and reading from another word location, simultaneously.

Four data inputs are available to supply the word to be stored. Location of the word is determined by the write select inputs A and B, in conjunction with a write-enable signal. Data applied at the inputs should be in its true form. That is, if a high level signal is desired from the output, a high level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only if both internal address gate inputs are high. When this condition exists, data at the D input is transferred to the latch output. When the write-enable input, G_{W_i} is high, the data inputs are inhibited and their levels can cause no change in the information stored in the internal latches. When the read-enable input, G_{R_i} is high, the data outputs are inhibited and go into the high impedance state.

The individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates are used to complete the address for reading a word. When the read address is made in conjunction with the read-enable signal, the word appears at the four outputs.

This arrangement—data entry addressing separate from data read addressing and individual sense line — eliminates recovery times, permits simultaneous reading and writing, and is limited in speed only by the write time (27 ns typical)

and the read time (24 ns typical). The register file has a non-volatile readout in that data is not lost when addressed.


All inputs (except read enable and write enable) are buffered to lower the drive requirements to one normal Series 54LS/74LS load, and input clamping diodes minimize switching transients to simplify system design. High speed, double ended AND-OR-INVERT gates are employed for the read-address function and have high sink current, TRI-STATE outputs. Up to 128 of these outputs may be wire-AND connected for increasing the capacity up to 512 words. Any number of these registers may be paralleled to provide n-bit word length.

Features

- Alternate Military/Aerospace device (54LS670) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.
- For use as:
 - Scratch pad memory
 Buffer storage between processors
 Bit storage in fast multiplication designs
- Separate read/write addressing permits simultaneous reading and writing
- Organized as 4 words of 4 bits
- Expandable to 512 words of n-bits
- TRI-STATE versions of DM54LS170/DM74LS170
- Fast access times 20 ns typ

Connection Diagram

Dual-In-Line Package



TL/F/6436-1

Order Number 54LS670DMQB, 54LS670FMQB, 54LS670LMQB, DM54LS670J, DM54LS670W, DM74LS670M or DM74LS670N See NS Package Number E20A, J16A, M16A, N16A or W16A

Function Tables

WRITE TABLE (SEE NOTES A, B, AND C)

Wr	ite Inp	uts		Wo	ord	
WB	WA	Gw	0	1	2	3
L	L	L	Q = D	Q ₀	Q ₀	Q ₀
L	Н	L	Q_0	Q = D	Q_0	Q_0
Н	L	L	Q_0	Q_0	Q = D	Q_0
Н	Н	L	Q ₀	Q_0	Q_0	Q = D
X	Х	Н	Q_0	Q_0	Q_0	Q_0

READ TABLE (SEE NOTES A AND D)

Re	ad Inp	uts	i	Out	puts	
RB	RA	GR	Q1	Q2	Q3	Q4
L	L	L	WOB1	WOB2	WOB3	WOB4
L	Н	L	W1B1	W1B2	W1B3	W1B4
Н	L	L	W2B1	W2B2	W2B3	W2B4
Н	Н	L	W3B1	W3B2	W3B3	W3B4
Χ	Χ	Н	Z	Z	Z	Z

Note A: H = High Level, L = Low Level, X = Don't Care, Z = High Impedance (Off).

Note B: (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.

Note $C: Q_0 = The level of Q before the indicated input conditions were established.$

Note D: WOB1 = The first bit of word 0, etc.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 7V Operating Free Air Temperature Range

DM54LS and 54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not quaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parame	tor		DM54LS670)		Units		
Symbol	raiaile	tei	Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input	Voltage	2			2			V
VIL	Low Level Input	Voltage			0.7			0.8	V
Юн	High Level Outpo			-1			-2.6	mA	
loL	Low Level Outpu	ıt Current			12			24	mA
t _W	Write Enable Pulse Width (Note 3)		25			25			ns
tsu	Setup Time	Data	10			10			ns
	(Notes 1 & 3)	W _A , W _B	15			15			113
t _H	Hold Time	Data	15			15			ns
	(Notes 1 & 3)	W _A , W _B	5			5			1115
t _{LATCH}	Latch Time for New Data (Notes 2 & 3)		25			25			ns
T _A	Free Air Operatir Temperature	-55		125	0		70	°C	

Note 1: Times are with respect to the Write-Enable input. Write-Select time will protect the data written into the previous address. If protection of data in the previous address, t_{SETUP} (WA, WB) can be ignored. As any address selection sustained for the final 30 ns of the Write-Enable pulse and during t_H (WA, WB) will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into. Note 2: Latch time is the time allowed for the internal output of the latch to assume the state of new data. This is important only when attempting to read from a location immediately after that location has received new data.

Note 3: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	V
		I _{OL} = Max, V _{IH} = Min	DM74		0.34	0.5	, v
l _l	Input Current @ Max	V _{CC} = Max	D, R or W			0.1	
	Input Voltage	V _I = 7V	G _W			0.2	mA
			GR			0.3	
I _{IH}	High Level Input Current	V _{CC} = Max	D, R or W			20	
		$V_1 = 2.7V$	G _W			40	μА
			GR			60	

Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted) (Continued)

Symbol	Parameter	Condi	tions	Min	Typ (Note 1)	Max	Units
l _{IL}	Low Level Input Current	V _{CC} = Max	D, R, or W			-0.4	
		$V_1 = 0.4V$	G _W			-0.8	mA
			G _R			-1.2	
Гохн	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_{IH}$ $V_{IH} = Min, V_{IL}$	~			20	μΑ
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_{IH}$ $V_{IH} = Min, V_{IL}$	•			-20	μА
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	11114
lcc	Supply Current	V _{CC} = Max (N	ote 3)		30	50	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

				$R_L = 667\Omega$								
Symbol	Parameter	From (Input)	C _L =	45 pF	C _L =	150 pF	Units					
		To (Output)	Min	Max	Min	Max						
[†] PLH	Propagation Delay Time Low to High Level Output	Read Select to Q		40		50	ns					
t _{PHL}	Propagation Delay Time High to Low Level Output	Read Select to Q		45		55	ns					
t _{PLH}	Propagation Delay Time Low to High Level Output	Write Enable to Q		45		55	ns					
t _{PHL}	Propagation Delay Time High to Low Level Output	Write Enable to Q	,	50		60	ns					
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Q		45		55	ns					
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Q		40		50	ns					
t _{PZH}	Output Enable Time to High Level Output	Read Enable to Any Q		35		45	ns					
t _{PZL}	Output Enable Time to Low Level Output	Read Enable to Any Q		40		50	ns					
t _{PHZ}	Output Disable Time from High Level Output (Note 4)	Read Enable to Any Q		50			ns					
t _{PLZ}	Output Disable Time from Low Level Output (Note 4)	Read Enable to Any Q		35			ns					


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with 4.5V applied to all DATA inputs and both ENABLE inputs, all ADDRESS inputs are grounded and all outputs are open.

Note 4: C_L = 5 pF.

Logic Diagram





DM74LS952 Dual Rank 8-Bit TRI-STATE® Shift Registers


General Description

These circuits are TRI-STATE, edge-triggered, 8-bit I/O registers in parallel with 8-bit serial shift registers which are capable of operating in any of the following modes: parallel load from I/O pins to register "A", parallel transfer down from register "A" to serial shift register "B", parallel transfer up from shift register "B" to register "A", serial shift of register "B", synchronously clear. Since the registers are edge-triggered by the positive transition of the clock, the control lines which determine the mode or operation are completely independent of the logic level applied to the clock. Designed for bus-oriented systems, these circuits have their TRI-STATE inputs and outputs on the same pins.

Features

- Registers are edge-triggered by the positive transition of the clock
- All inputs are PNP transistors
- Input disable dominates over output disable
- Output high impedance state does not impede any other mode of operation
- 8-bit I/O pins are TRI-STATE buffers
- Typical shift frequency is 36 MHz
- Typical power dissipation is 305 mW
- All control inputs are active when in an "L" logic state
- Devices can be cascaded into N-bit word

Connection Diagram



Order Number DM74LS952N See NS Package Number N18A

Pin Description

DIS_O—Output disable I_S—Serial input

DIS_I-Input disable

DIS_{TU}—Transfer up disable

DIS_{TD}—Transfer down disable

DIS_S—Shift disable

Os-Serial output

CLK-Clock

GND-Ground

I/O 1 . . . I/O 8-8-bit I/O pins

V_{CC}-Supply Voltage

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

DM74LS 0° C to $+70^{\circ}$ C

Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 seconds) 300°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			Units		
Cymbol	raiametei	Min	Тур	Max		
Vcc	Supply Voltage	4.75	5	5.25	V	
V _{IH}	High-Level Input Voltage	2			V	
V _{IL}	Low-Level Input Voltage			0.8	V	
I _{OH}	High-Level Output Current			-5.2	mA	
l _{OL}	Low-Level Output Current			16	mA	
fCLOCK	Clock Frequency (Note 5)	0		25	MHz	
Clock Pulse	High Pulse Width (Note 5)	25	17		ns	
	Low Pulse Width (Note 5)	15	7		ns	
t _{SET-UP}	Data Set-Up Time (Note 5)	10			ns	
tHOLD	Data Hold Time (Note 5)	0			ns	
TA	Free Air Operating Temperature	0		70	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condition	c (1)		DM74LS95	2	Units	
Зуппоот	raiametei	Condition	5(1)	Min	Typ (2)	Max	Oilles	
V _I	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 m_A$	4			-1.5	٧	
V _{OH}	High-Level Output Voltage	$V_{CC} = Min, V_{IH} = 2V,$ $V_{IL} = V_{IL} Max$	$I_{OH} = -5.2 \text{mA}$	2.4			٧	
V _{OL}	Low-Level Output Voltage	$V_{CC} = Min, V_{IH} = 2V,$	I _{OL} = 8 mA		0.25	0.4	V	
		$V_{IL} = V_{IL} Max$	I _{OL} = 16 mA		0.35	0.5	V	
lı	Input Current at Maximum Input Voltage	$V_{CC} = Max, V_I = 5.5V$				0.1	mA	
l _{IH}	High-Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ	
կլ	Low-Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-50	μΑ	
los	Short-Circuit Output Current	V _{CC} = Max (3)		-20		-100	mA	
Icc	Supply Current	V _{CC} = Max (4)			61	99	mA	
loff	TRI-STATE I/O Current	$V_{CC} = Max, V_{IH} = 2V$	$V_{O} = 2.4V$			20	μΑ	
			$V_0 = 0.4V$			-20	μΑ	

Note 1: For conditions shown as min or max, use the appropriate value specified under recommended operating conditions.

Note 2: All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


Note 4: ICC is measured with serial output open, the clock and shift disable input at 2.4V. All other control inputs and I/O pins grounded.

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Switchi	ng Characteristics at $V_{CC} = 5V$ and T_{A}	$_{A} = 25^{\circ}\text{C}$ (See Section 1 for Tes	st Waveforr	ns and Outp	ut Load)

Symbol	Parameter	Conditions	Min	Max	Units
f _{MAX}	Maximum Clock Frequency		25		MHz
^t PLH	Propagation Delay Time, Low-to-High-Level from Clock to Any Outputs		7	33	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level from Clock to Any Output	$C_L = 15 pF, R_L = 1 k\Omega$	10	48	ns
tenable	Enable Time from Any Control Inputs		5	24	ns
t _{DISABLE}	Disable Time from Any Control Inputs		6	27	ns
t _{PZH}	Output Enable Time to High Level		5	23	ns
t _{PZL}	Output Enable to Low Level		4	18	ns
t _{PHZ}	Output Disable Time from High Level	$C_L = 5 pF, R_L = 1 k\Omega$	5	23	ns
t _{PLZ}	Output Disable Time from Low Level	ο _ι ορι,τι <u>ι</u> - τκαι	6	27	ns

Logic Diagram



Function Table

Table i

DISo	DIS.	DISTU	DISTR	DISc	CI K	lo	8-Bit I/O		Cont	ent	of U	ppe	r Re	g. "	Α"			Conte	nt of L	ower S	erial Si	nift Reg	. "B"		Os	Comments
D130	2131	21310	Dioib	Dios	ULI.	.5	Pins	A1	A2	А3	Α4	A 5	A	5 A	7 A8	8	31	B2	В3	B4	B 5	В6	В7	B8	US	Comments
Н	н	Н	Н	Н	х	х	Hi-Z	a1	a2	аЗ	a4	а5	a6	a7	7 a8	b	1	b2	b3	b4	b5	b6	b7	b8	b8	Otable state
L	н	Н	н	н	х	x	Output	a1	a2	аЗ	a4	а5	a6	a7	7 a8	b	1	b2	b3	b4	b5	b6	b7	b8	b8	Stable state
Х	L	Н	Н	н	1	×	Input	11	l ₂	lз	14	15	l ₆	17	l ₈	b	1	b2	b3	b4	b5	b6	b7	b8	b8	Entering data from I/O to reg. "A"
Н	Н	L	Н	Н	1	x	Hi-Z	b1	b2	b3	b4	b5	b6	b7	7 b8	b	1	b2	b3	b4	b5	b6	b7	b8	b8	T(
L	н	L	н	Н	ΙÌ	x	Output	b1	b2	b3	b4	b5	b6	6 b7	7 b8	b	1	b2	b3	b4	b5	b6	b7	b8	b8	Transfer data up from reg. "B" to reg. "A"
Х	L	L	Н	н	1	x	Input	←	- +	- +	- D	OR -	→	\rightarrow	\rightarrow	b	1	b2	b3	b4	b5	b6	b7	b8	b8	Reg. "A" will OR data from I/O to reg. "B"
Н	Н	Н	L	х	1	х	Hi-Z	a1	a2	a 3	a4	a 5	a6	a7	7 a8	а		a2	аЗ	a4	a 5	a6	a7	a8	a8	T. () ()
L	н	н	L	х	1	X	Output	a1	a2	аЗ	a4	а5	a 6	a7	7 a8	a	1	a2	аЗ	a4	a5	a6	a7	a8	a8	Transfer data down from reg. "A" to reg. "B"
х	L	Н	L	x	1	x	Input	11	l ₂	l ₃	14	15	l ₆	17	l ₈	а	1	a2	аЗ	a4	a5	a6	a7	a8	а8	Entering data and transfer down
Н	Н	L	L	Х	1	x	Hi-Z	L	L	L	L	L	L	L	L	1	L	L	L	L	L	L	L	L	L	(1) Synchronously clear both registers to
L	н	L	L	Х	↑	x	Output	L	L	L	L	L	L	L	L	ı	L	L	L	L	L.	L	L	L	L	(2) logic "L" level
Х	L	L	L	х	↑	X	Input	11	12	lз	14	15	l ₆	17	l ₈	1	L	L	L	L	L	L	L	L	L	(3) Enter data to reg. "A" clear reg. "B"
Н	Н	Н	Н	L	1	d	Hi-Z	a1	a2	аЗ	a4	а5	a6	a7	7 a8	-	d	b1	b2	b3	b4	b5	b6	b7	b7	Social shifting in the lawyer reg. "D"
L	н	н	н	L	1	d	Output	a1	a2	аЗ	a4	а5	a6	a7	' a8	0	b	b1	b2	b3	b4	b5	b6	b7	b7	Serial shifting in the lower reg. "B"
Х	L	Н	Н	L	1	d	Input	11	12	l ₃	14	l ₅	16	17	l ₈	0	d	b1	b2	b3	b4	b5	b6	b7	b7	Entering data and serial shifting
Н	н	L	Н	L	1	d	Hi-Z	b1	b2	b3	b4	b5	b6	b7	b8	1	d	b1	b2	b3	b4	b5	b6	b7	b7	Transfer up and assist shifting
L	н	L	н	L	1	d	Output	b1	b2	b3	b4	b5	b6	b7	' b8		d	b1	b2	b3	b4	b5	b6	b7	b7	Transfer up and serial shifting
Х	L	L	н	L	1	d	Input	+	- +	- +	– D	OR -	→	→	→		d	b1	b2	b3	b4	b5	b6	b7	b7	DOR function and serial shifting

X = Don't Care


 $Hi-Z/Output/Input/ \equiv High impedance state/output state/input state$

a1 ... a8/b1 ... b8 = The content of the upper register "A"/the lower serial shift register "B" before the most recent ↑ transition of the clock


 $I_1 \dots I_8 \equiv$ The level of steady state inputs of the I/O pins


DOR \equiv "Data ORing function" ORing data from both I/O pins and register "B", i.e., $l_1 + b1$, $l_2 + b2$, $l_3 + b3 \dots l_8 + b8$

 $d \equiv Data of the serial input$




AC Test Circuit and Switching Time Waveforms





All input pulses are supplied by generators having $t_r \leq$ 15 ns, $t_f \leq$ 6 ns, PRR \leq 1 MHz, $Z_{OUT} \approx$ 50 Ω .

Cascading Packages



TL/F/6437-6

DM74LS962 Dual Rank 8-Bit TRI-STATE® Shift Registers

General Description


These circuits are TRI-STATE, edge-triggered, 8-bit I/O registers in parallel with 8-bit serial shift registers which are capable of operating in any of the following modes: parallel load from I/O pins to register "A", parallel transfer down from register "A" to serial shift register "B", parallel transfer up from shift register "B" to register "A", serial shift of register "B", or exchange data between register "A" and shift register "B". Since the registers are edge-triggered by the positive transition of the clock, the control lines which determine the mode or operation are completely independent of the logic level applied to the clock. Designed for bus-oriented systems, these circuits have their TRI-STATE inputs and outputs on the same pins.

Features

- Registers are edge-triggered by the positive transition of the clock
- All inputs are PNP transistors
- Input disable dominates over output disable
- Output high impedance state does not impede any other mode of operation
- 8-bit I/O pins are TRI-STATE buffers
- Typical shift frequency is 36 MHz
- Typical power dissipation is 305 mW
- All control inputs are active when in an "L" logic state
- Devices can be cascaded into N-bit word

Connection Diagram

Dual-In-Line Package



Top View

Order Number DM74LS962N See NS Package Number N18A

Pin Description

DIS_O—Output disable

Is-Serial input

DIS_I-Input disable

DIS_{TU}—Transfer up disable

DISTD-Transfer down disable

DIS_S--Shift disable

O_S—Serial output

CLK-Clock

GND—Ground
I/O 1 . . . I/O 8—8-bit I/O pins

V_{CC}—Supply Voltage

2

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Lead Temperature (Soldering, 10 seconds) 300°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM74LS962		Units	
Symbol	raiametei	Min	Тур	Max		
V _{CC}	Supply Voltage	4.75	5	5.25		
V _{IH}	High-Level Input Voltage	2			٧	
V _{IL}	Low-Level Input Voltage			0.8	٧	
Юн	High-Level Output Current			-5.2	mA	
loL	Low-Level Output Current			16	mA	
fclock	Clock Frequency (Note 5)	0		25	MHz	
Clock	High Pulse Width (Note 5)	25	17		ns	
Pulse	Low Pulse Width (Note 5)	15	7		ns	
t _{SET-UP}	Data Set-Up Time (Note 5)	10			ns	
tHOLD	Data Hold Time (Note 5)	0			ns	
T _A	Free Air Operating Temperature	0		70	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condition	s (1)	Min	Typ (2)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I = -18 m/			7. ()	-1.5	V
V _{OH}	High-Level Output Voltage	$V_{CC} = Min, V_{IH} = 2 V,$	$I_{OH} = -2.6 \text{mA}$				V
		V _{IL} = V _{IL} Max	$I_{OH} = -5.2 \text{mA}$	2.4			
V _{OL}	Low-Level Output Voltage	$V_{CC} = Min, V_{IH} = 2 V,$	I _{OL} = 8 mA		0.25	0.4	V
		V _{IL} = V _{IL} Max	I _{OL} = 16 mA	0.35		0.5]
lı	Input Current at Maximum Input Voltage	$V_{CC} = Max, V_I = 5.5V$				0.1	mA
lн	High-Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
İĮĽ	Low-Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-50	μΑ
los	Short-Circuit Output Current	V _{CC} = Max (3)		-20		-100	mA
lcc	Supply Current	V _{CC} = Max (4)			61	99	mA
loff	TRI-STATE I/O Current	V _{CC} = Max, V _{IH} = 2V	V _O = 2.4V			20	μΑ
			V _O = 0.4V			-20	μΑ

Note 1: For conditions shown as min or max, use the appropriate value specified under recommended operating conditions.

Note 2: All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


Note 4: ICC is measured with serial output open, the clock and shift disable input at 2.4V. All other control inputs and I/O pins grounded.

Note 5: $T_A = 25$ °C and $V_{CC} = 5V$.

Switching Characteristics V _{CC} = 5V and T _A = 25°C (See Section 1 for Test Waveforms and Output Lo
--

Symbol	Parameter	Conditions	Min	Max	Units
f _{MAX}	Maximum Clock Frequency		25		MHz
t _{PLH}	Propagation Delay Time, Low-to-High-Level from Clock to Any Outputs		7	33	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level from Clock to Any Outputs	$C_L = 15 pF, R_L = 1 k\Omega$	10	48	ns
tENABLE	Enable Time from Any Control Inputs		5	24	ns
[†] DISABLE	Disable Time from Any Control Inputs		6	27	ns
t _{ZH}	Output Enable Time to High Level		5	23	ns
t _{ZL}	Output Enable to Low Level		4	18	ns
t _{HZ}	Output Disable Time from High Level	$C_L = 5 pF, R_L = 1 k\Omega$	5	23	ns
tLZ	Output Disable Time from Low Level	- OL - σρι, ΠL - ι κιι	6	27	ns

Logic Diagram



Function Table

Table I

DISO	DIG.	DIS	DISTD	DISS	CLK	J _a	8-Bit I/O		Coi	ntent	of U	pper	Reg.	"A"		Co	ntent	of Lo	wer S	Serial	Shift	Reg. '	'B"	Os	Comments	
Dist	DIO!	Diolo	מוסום	Dios	OLIK	'5	Pins	A1	A2	А3	A4	A5	A6	A 7	A8	B1	B2	Вз	B4	В5	B6	В7	В8	OS .	oonments.	
Н	Н	Н	Н	Н	Х	х	Hi-Z	a1	a2	аЗ	a4	а5	а6	a7	a8	b1	b2	b3	b4	b5	b6	b7	b8	b8	Stable state	
L	н	н	н	Н	Х	X	Output	a1	a2	а3	a4	а5	a6	а7	a8	b1	b2	b3	b4	b5	b6	b7	b8	b8	Stable state	
Х	L	Н	Н	Н	↑	Х	Input	11	12	lз	14	15	l ₆	17	l ₈	b1	b2	b3	b4	b5	b6	b7	b8	b8	Entering data from I/O to reg. "A"	
Н	Н	L	Н	Н	1	х	Hi-Z	b1	b2	b3	b4	b5	b6	b7	b8	b1	b2	b3	b4	b5	b6	b7	b8	b8		
L	Н	L	Н	Н	│	х	Output	b1	b2	b3	b4	b5	b6	b7	b8	b1	b2	b3	b4	b5	b6	b7	b8	b8	Transfer data up from reg. "B" to reg. "A"	
х	L	L	Н	Н	1	Х	Input		←	← •	— D(OR -	→	· →		b1	b2	b3	b4	b5	b6	b7	b8	b8	Reg. "A" will OR data from I/O to reg. "B"	
Н	Н	Н	L	х	1	Х	Hi-Z	a1	a2	а3	a4	a5	a6	a7	a8	a1	a2	a3	a4	a5	a6	a7	a8	a8		
L	н	Н	L	X	╁	x	Output	a1	a2	аЗ	a4	a5	a6	a7	a8	a1	a2	аЗ	a4	a5	a6	a7	a8	a8	Transfer data down from reg. "A" to reg. "B"	
Х	L	Н	L	х	 	х	Input	Ιį	l ₂	l ₃	14	15	16	17	l ₈	a1	a2	a3	a4	а5	a6	a7	а8	a8	Entering data and transfer down	
Н	Н	L	L	х	1	х	Hi-Z	b1	b2	b3	b4	b5	b6	b7	b8	a1	a2	a3	a4	a5	a6	a7	a8	a8	(1) Exchange data between registers	
L	н	L	L	l x	1	x	Output	b1	b2	b3	b4	b5	b6	b7	b8	a1	a2	аЗ	a4	а5	a6	a7	а8	a8	(2) Beside data exchanging, reg. "A"	
×	L	L	L	x	1	x	Input		←	← •	D	OR -	→	\rightarrow		a1	a2	a 3	a4	a5	a6	a7	a8	a8	(3) will "OR" data from I/O and reg. "B"	
Н	Н	Н	Н	L	1	d	Hi-Z	a1	a2	a3	a4	a5	a6	a7	a8	d	b1	b2	b3	b4	b5	b6	b7	b7	0 : 1 1:0: : : : : : : : : : : : : : : :	
L	н	н	н	L	†	d	Output	a1	a2	а3	a4	а5	a6	a7	a8	d	b1	b2	b3	b4	b5	b6	b7	b7	Serial shifting in the lower reg. "B"	
х	L	н	н	L	1	d	Input	11	l ₂	l ₃	14	15	16	17	lg	d	b1	b2	b3	b4	b5	b6	b7	b7	Entering data and serial shifting	
Н	Н	L	Н	L	1	d	Hi-Z	b1	b2	b3	b4	b5	b6	b7	b8	d	b1	b2	b3	b4	b5	b6	b7	b7	Total Control of the	
L	н	L	н	L	†	d	Output	b1	b2	b3	b4	b5	b6	b7	b8	d	b1	b2	b3	b4	b5	b6	b7	b7	Transfer up and serial shifting	
х	L	L	н	L	1	d	Input		←	← •	D	OR -	→	\rightarrow		d	b1	b2	b3	b4	b5	b6	b7	b7	DOR function and serial shifting	

X = Don't Care

Hi-Z/Output/Input/

High impedance state/output state/input state


a1 ... a8/b1 ... b8 = The content of the upper register "A"/the lower serial shift register "B" before the most recent ↑ transition of the clock

 $I_1 \dots I_8 \equiv$ The level of steady state inputs of the I/O pins

DOR \equiv "Data ORing function" ORing data from both I/O pins and register "B", i.e., $l_1 + b1$, $l_2 + b2$, $l_3 + b3 \dots l_8 + b8$


 $d \equiv Data of the serial input$

2-514






AC Test Circuit and Switching Time Waveforms



All diodes are 1N916 or 1N3064.

C_i includes probe and jig capacitance.

TL/F/6438-4




All input pulses are supplied by generators having $t_f \leq$ 15 ns, $t_f \leq$ 6 ns, PRR \leq 1MHz, $Z_{OUT} \approx$ 50 Ω .

TL/F/6438~5

Cascading Packages

Cascading Packages for N-Bit Word



TL/F/6438-6

96LS02/DM96LS02 Dual Retriggerable Resettable Monostable Multivibrator

General Description


The 96LS02 is a dual retriggerable and resettable monostable multivibrator. The one-shot provides exceptionally wide delay range, pulse width stability, predictable accuracy and immunity to noise. The pulse width is set by an external resistor and capacitor. Resistor values up to 1.0 $M\Omega$ reduce required capacitor values. Hysteresis is provided on both trigger inputs of the 96LS02 for increased noise immunity.

Features

- Required timing capacitance reduced by factors of 10 to 100 over conventional designs
- Broad timing resistor range—1.0 k Ω to 2.0 M Ω
- Output Pulse Width is variable over a 2000:1 range by resistor control
- Propagation delay of 35 ns
- 0.3V hysteresis on trigger inputs
- Output pulse width independent of duty cycle
- 35 ns to ∞ output pulse width range

Connection Diagram

Dual-In-Line Package



TL/F/9816-1

Order Number 96LS02DMQB, 96LS02FMQB, DM96LS02M or DM96LS02N See NS Package Number J16A, M16A, N16E or W16A

Pin Names	Description
ĪO	Trigger Input (Active Falling Edge)
ĪO	Schmitt Trigger Input (Active Falling Edge)
11	Schmitt Trigger Input (Active Rising Edge)
C _D	Direct Clear Input (Active LOW)
Q	True Pulse Output
ā	Complementary Pulse Output

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 10V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	9	96LS02 (MI	L)	DN	Units		
Oyiiiboi	i arameter	Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
Іон	High Level Output Current			-0.4			-0.4	mA
l _{OL}	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwised noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
V _I	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧	
V_{OH}	High Level	V _{CC} = Min, I _{OH} = Max,	MIL	2.5			V	
	Output Voltage	V _{IL} = Max	СОМ	2.7	3.4			
V_{OL}	Low Level	V _{CC} = Min, I _{OL} = Max,	MIL			0.4		
	Output Voltage	V _{IH} = Min	СОМ		0.35	0.5	٧	
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	СОМ		0.25	0.4		
1 ₁	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V$				0.1	mA	
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ	
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA	
los	Short Circuit	V _{CC} = Max	MIL	-20		-100	mA	
	Output Current	(Note 2)	СОМ	-20		-100		
Icc	Supply Current	V _{CC} = Max				36	mA	
V _{T+}	Positive-Going Threshold Voltage, Ī0, I1					2.0	٧	
V _T _	Negative-Going Threshold		MIL	0.7			v	
	Voltage, Î0, I1		СОМ	0.8] ,	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25$ °C (See Section 1 for waveforms and load configurations)

		96L9	S (MIL)	DM96L	Units	
Symbol	Parameter	C _L =	15 pF	C _L =		
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay		45		55	ns
t _{PHL}	Propagation Delay		33		50	ns
t _{PLH}	Propagation Delay		45		60	ns
^t PHL	Propagation Delay		33		55	ns
t _{PHL}	Propagation Delay C _D to Q		25		30	ns
t _{PLH}	Propagation Delay C _D to Q		30		35	ns
t _w (L)	10 Pulse Width LOW	15		15		ns
t _w (H)	I1 Pulse With HIGH	30		30		ns
t _w (L)	C C C C C C C C C C C C C	22		22		ns
t _w (H)	Minimum Q Pulse Width HIGH	20	70	25	55	ns
t _w	Q Pulse Witdh	4.25	5.0	4.1	4.5	μs
R _X	Timing Resistor Range*			1	1000	kΩ
t	Change in Q Pulse Width over Temperature				1.0	%
t	Change in Q Pulse Width over V _{CC} Range				0.8 1.5	%

^{*}Applies only over commercial V_{CC} and T_A range for 96S02.

Functional Description

The 96LS02 dual retriggerable resettable monostable multivibrator has two DC coupled trigger inputs per function, one active LOW (10) and one active HIGH (11). The 11 input and 10 input of the 96LS02 utilize an internal Schmitt trigger with hysteresis of 0.3V to provide increased noise immunity. The use of active HIGH and LOW inputs allows either rising or falling edge triggering and optional non-retriggerable operation. The inputs are DC coupled making triggering independent of input transition times. When input conditions for triggering are met, the Q output goes HIGH and the external capacitor is rapidly discharged and then allowed to recharge. An input trigger which occurs during the timing cycle will retrigger the circuit and result in Q remaining HIGH. The output pulse may be terminated (Q to the LOW state) at any time by setting the Direct Clear input LOW. Retriggering may be inhibited by tying the \overline{Q} output to $\overline{10}$ or the Q output to 11. Differential sensing techniques are used to obtain excellent stability over temperature and power supply variations and a feedback Darlington capacitor discharge circuit minimizes pulse width variation from unit to unit. Schottky TTL output stages provide high switching speeds and output compatibility with all TTL logic families.

Operation Notes

TIMING

- 1. An external resistor (R_X) and an external capacitor (C_X) are required as shown in the Logic Diagram. The value of R_X may vary from 1.0 k Ω to 1.0 M Ω (96LS02).
- 2. The value of C_X may vary from 0 to any necessary value available. If, however, the capacitor has significant leakage relative to V_{CC}/R_X the timing equations may not represent the pulse width obtained.
- 3. Polarized capacitors may be used directly. The (+) terminal of a polarized capacitor is connected to pin 1 (15), the (-) terminal to pin 2(14) and R_X . Pin 1(15) will remain positive with respect to pin 2(14) during the timing cycle.
- 4. The output pulse width t_W for R_X \geq 10 k Ω and $C_X \geq$ 1000 pF is determined as follows:

$$t_W = 0.43 R_X C_X$$

Where R_X is in $k\Omega$, C_X is in pF, t is in ns or R_X is in $k\Omega$, C_X is in μF , t is in ms.

- 5. The output pulse width for R_X < 10 k Ω or C_X < 1000 pF should be determined from pulse width versus C_X or R_X graphs.
- 6. To obtain variable pulse width by remote trimming, the following circuit is recommended:




Operation Notes (Continued)

- 7. Under any operating condition, C_X and R_X (Min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
- 8. V_{CC} and ground wiring should conform to good high frequency standards so that switching transients on V_{CC} and ground leads do not cause interaction between one shots. Use of a 0.01 μ F to 0.1 μ F bypass capacitor between V_{CC} and ground located near the circuit is recommended.

TRIGGERING

1. The minimum negative pulse width into $\bar{1}0$ is 8.0 ns; the minimum positive pulse width into 11 is 12 ns.




TL/F/9816-5

Triggering Truth Table

Pin No's.			Operation
5(11)	4(12)	3(13)	Operation
H→L	L	Н	Trigger
н	$L \rightarrow H$	Н	Trigger
X	X	L	Reset


- H = HIGH Voltage Level ≥ VIH
- L = LOW Voltage Level ≤ VIL
- X = Immaterial (either H or L)
- H → L = HIGH to LOW Voltage Level Transition
- $L \rightarrow H = LOW$ to HIGH Voltage Level Transition

- 2. Input signals to the 96LS02 exhibiting slow or noisy transitions can use either trigger as both are Schmitt triggers.
- 3. When non-retriggerable operation is required, i.e., when input triggers are to be ignored during quasi-stable state, input latching is used to inhibit retriggering.
- 4. An overriding active LOW level direct clear is provided on each multivibrator. By applying a LOW to the clear, any timing cycle can be terminated or any new cycle inhibited until the LOW reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held LOW. A LOW-to-HIGH transition on $\overline{\mathbb{C}}_D$ will not trigger the 96LS02. If the $\overline{\mathbb{C}}_D$ input goes HIGH coincident with a trigger transition, the circuit will respond to the trigger.




TL/F/9816-6

Logic Symbol





11/7/3010-2


Logic Diagram





Typical Performance Characteristics















12







Section 3
Schottky



Section 3—Schottky

Schottky—Commercial Products	
DM74S00 Quad 2-Input NAND Gate	3-3
DM74S02 Quad 2-Input NOR Gate	3-5
DM74S03 Quad 2-Input NAND Gate with Open-Collector Outputs	3-7
DM74S04 Hex Inverter	3-9
DM74S05 Hex Inverter with Open-Collector Outputs	3-11
DM74S08 Quad 2-Input AND Gate	3-13
DM74S09 Quad 2-Input AND Gate with Open-Collector Outputs	3-15
DM74S10 Triple 3-Input NAND Gate	3-17
DM74S11 Triple 3-Input AND Gate	3-19
DM74S20 Dual 4-Input NAND Gate	3-21
DM74S30 8-Input NAND Gate	3-23
DM74S32 Quad 2-Input OR Gate	3-25
DM74S40 Dual 4-Input NAND Buffer	3-27
DM74S51 Dual 2-Wide 2-Input AND-OR-INVERT Gate	3-29
DM74S64 4-Wide AND-OR-INVERT Gate	3-31
DM74S74 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear, and Complementary	
Outputs	3-33
DM74S86 Quad 2-Input EXCLUSIVE-OR Gate	3-36
DM74S109 Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and	
Complementary Outputs	3-38
DM74S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and	
Complementary Outputs	3-41
DM74S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary	
Outputs	3-44
DM74S132 Quad 2-Input Schmitt Trigger NAND Gate	3-47
DM74S133 13-Input NAND Gate	3-50
DM74S138 3-to-8 Line Decoder/Demultiplexer	3-52
DM74S139 Dual 2-to-4 Line Decoder/Demultiplexer	3-52
DM74S140 Dual 4-Input NAND 50 Ω Line Driver	3-56
DM74S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs	3-59
DM74S153 Dual 1-of-4 Line Data Selector/Multiplexer	3-63
DM74S157 Quad 2-to-1 Line Data Selector/Multiplexer	3-66
DM74S158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer	3-66
DM74S161 Synchronous 4-Bit Binary Counter with Asynchronous Clear	3-71
DM74S163 Synchronous 4-Bit Binary Counter with Synchronous Clear	3-71
DM74S174 Hex D Flip-Flop with Clear	3-77
DM74S175 Quad D Flip-Flop with Clear and Complementary Outputs	3-77
DM74S181 Arithmetic Logic Unit/Function Generator	3-81
DM74S182 Look-Ahead Carry Generator	3-90
DM74S194 4-Bit Bidirectional Universal Shift Register	3-94
DM74S195 4-Bit Parallel Access Shift Register	3-98
DM74S240 Octal TRI-STATE Inverting Buffer/Line Driver/Line Receiver	
DM74S241 Octal TRI-STATE Buffer/Line Driver/Line Receiver	
DM74S244 Octal TRI-STATE Buffer/Line Driver/Line Receiver	
DM74S251 TRI-STATE 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs	
DM74S253 Dual TRI-STATE 1-of-4 Line Data Selector/Multiplexer	3-109

Section 3—Schottky (Continued) Schottky-Commercial Products (Continued) Schottky-Mil/Aero Products DM54S00 Quad 2-Input NAND Gate 3-3 DM54S02 Quad 2-Input NOR Gate 3-5 DM54S04 Hex Inverter 3-9 DM54S08 Quad 2-Input AND Gate..... 3-13 3-17 DM54S11 Triple 3-Input AND Gate 3-19 3-21 DM54S30 8-Input NAND Gate 3-23 3-25 DM54S40 Dual 4-Input NAND Buffer 3-27 DM54S64 4-Wide AND-OR-INVERT Gate 3-31 DM54S74 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear, and Complementary Outputs 3-33 DM54S86 Quad 2-Input EXCLUSIVE-OR Gate 3-36 DM54S112 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs 3-41 DM54S113 Dual Negative-Edge-Triggered J-K Flip-Flop with Preset and Complementary 3-44 DM54S133 13-Input NAND Gate 3-50 DM54S138 3-to-8 Line Decoder/Demultiplexer..... 3-52 DM54S139 Dual 2-to-4 Line Decoder/Demultiplexer 3-52 3-56 DM54S151 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs 3-59 3-63 DM54S157 Quad 2-to-1 Line Data Selector/Multiplexer 3-66 DM54S158 Quad 2-to-1 Line Inverting Data Selector/Multiplexer 3-66 DM54S161 Synchronous 4-Bit Binary Counter with Asynchronous Clear 3-71 3-71 3-77 DM54S175 Quad D Flip-Flop with Clear and Complementary Outputs 3-77 DM54S181 Arithmetic Logic Unit/Function Generator 3-81 DM54S182 Look-Ahead Carry Generator 3-90 3-94 3-98 DM54S240 Octal TRI-STATE Inverting Buffer/Line Driver/Line Receiver 3-102 DM54S241 Octal TRI-STATE Buffer/Line Driver/Line Receiver

Section 3—Schottky (Continued)


Schottky—Mil/Aero Products (Continued)	
DM54S244 Octal TRI-STATE Buffer/Line Driver/Line Receiver	3-102
DM54S251 TRI-STATE 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs	3-105
DM54S253 Dual TRI-STATE 1-of-4 Line Data Selector/Multiplexer	3-109
DM54S257 Quad TRI-STATE 2-to-1 Line Data Selector/Multiplexer	3-112
DM54S258 Quad TRI-STATE 2-to-1 Line Inverting Data Selector/Multiplexer	3-112
DM54S280 9-Bit Parity Generator/Checker	3-117
DM54S283 4-Bit Binary Adder with Fast Carry	3-121
DM54S373 Octal TRI-STATE Transparent D Latch	3-130
DM54S374 Octal TRI-STATE Positive-Edge-Triggered D Flip-Flop	3-130

DM54S00/DM74S00 Quad 2-Input NAND Gates

General Description

This device contains four independent gates each of which performs the logic NAND function.

Connection Diagram



Order Number DM54S00J, DM54S00W, DM74S00M or DM74S00N See NS Package Number J14A, M14A, N14A or W14B

TL/F/6489-1

Function Table

	Y = AB						
Inp	uts	Output					
Α	В	Y					
L	L	Н					
L] н	Н					
Н	L	Н					
Н	Ιн	L					

H = High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range
DM54S
DM74S
-55°C to +125°C
0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54S00		DM74S00			Units	
Cymbol	raidiletei	Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2		İ	٧
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
Іон	High Level Output Current			-1			-1	mA
loL	Low Level Output Current			20			20	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max	DM74	2.7	3.4		_
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$				0.5	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				50	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100] ""
Іссн	Supply Current with Outputs High	V _{CC} = Max			10	16	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			20	36	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	C _L =	15 pF	C _L =	50 pF	Units
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	2	4.5	2	7	ns
[†] PHL	Propagation Delay Time High to Low Level Output	2	5	2	8	ns


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

DM54S02/DM74S02 Quad 2-Input NOR Gates

General Description

This device contains four independent gates each of which performs the logic NOR function.

Connection Diagram



Order Number DM54S02J, DM54S02W or DM74S02N See NS Package Number J14A, N14A or W14B

TL/F/6490-1

Function Table

$$Y = \overline{A + B}$$

Inp	uts	Output
Α	В	Y
L	L	Ι
L	Н	L
) H	L	L
Н	Н	L

H = High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54S -55°C to +125°C DM74S 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54S02			DM74S02			Units
		Min	Nom	Max	Min	Nom	Max	Omio
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
Іон	High Level Output Current			-1			-1	mA
loL	Low Level Output Current			20			20	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max	DM74	2.7	3.4		
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max V _{IH} = Min				0.5	V
lı .	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				50	μА
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	'''
ССН	Supply Current with Outputs High	V _{CC} = Max			17	29	mA
I _{CCL}	Supply Current with Outputs Low	V _{CC} = Max			26	45	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

			,			
Symbol	Parameter	C _L =	15 pF	C _L =	50 pF	Units
		Min	Max	Min	Max	
tpLH	Propagation Delay Time Low to High Level Output	1.5	5.5	2	7.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	1.5	5.5	2	7.5	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.



DM74S03 Quad 2-Input NAND Gates with Open-Collector Outputs

General Description

This device contains four independent gates each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$


$$R_{MIN} = \frac{V_{CC} \left(Max\right) - V_{OL}}{I_{OL} - N_3 \left(I_{IL}\right)}$$

Where: N₁ (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

> N₂ (I_{IH}) = total maximum input high current for all inputs tied to pull-up resistor

> N₃ (I_{IL}) = total maximum input low current for all inputs tied to pull-up resistor

Connection Diagram



TL/F/6491-1

Order Number DM74S03N See NS Package Number N14A

Function Table

Y =
$$\overline{AB}$$
Inputs

A B

Inp	Output	
A	В	Υ
L	L	Н
L	Н	Н
н	L	Н
н	Н	L

H = High Logic Level

Supply Voltage 7V
Input Voltage 5.5V
Output Voltage 7V
Operating Free Air Temperature Range

DM74S $0^{\circ}\text{C to } + 70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } + 150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			Units	
OyBOI	Farameter	Min	Nom	Max	Oille
Vcc	Supply Voltage	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
V _{OH}	High Level Output Voltage			5.5	V
loL	Low Level Output Current			20	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.2	V
ICEX	High Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max$			250	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$			0.5	٧
l ₁	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 5.5V$			1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$			50	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$			-2	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max		6.0	13.2	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max		20	36	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol			$R_L=280\Omega$				
	Parameter	CL =	15 pF	C _L =	50 pF	Units	
		Min	Max	Min	Min Max		
t _{PLH}	Propagation Delay Time Low to High Level Output	2	7.5	3	11	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	2	7	3	11	ns	


Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

DM54S04/DM74S04 Hex Inverting Gates

General Description

This device contains six independent gates each of which performs the logic INVERT function.

Connection Diagram



Order Number DM54S04J, DM54S04W, DM74S04M or DM74S04N See NS Package Number J14A, M14A, N14A or W14B

Function Table

Υ	$\mathbf{Y} = \overline{\mathbf{A}}$					
Input	Output					
Α	Υ					
L	Н					
Н	L					

H = High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54S −55°C to +125°C DM74S 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54S04			DM74S04			Units
Cymbol	- arameter	Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
Іон	High Level Output Current			-1			-1	mA
loL	Low Level Output Current			20			20	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max	DM74	2.7	3.4		•
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$				0.5	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_{l} = 5.5V$,			1	mA
Iн	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				50	μΑ
I _I L	Low Level Input Current	$V_{CC} = Max, V_1 = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100] ""
ICCH	Supply Current with Outputs High	V _{CC} = Max			15	24	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			30	54	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	C _L =	15 pF	C _L =	50 pF	Units
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	2	4.5	2	7	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	2	5	2	8	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

DM74S05 Hex Inverters with Open-Collector Outputs

General Description

This device contains six independent gates each of which performs the logic INVERT function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$


$$R_{MIN} = \frac{V_{CC} (Max) - V_{OL}}{I_{OL} - N_3 (I_{IL})}$$

Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 $N_2 \; (l_{IH}) = total \; maximum input high current for all inputs tied to pull-up resistor$

 N_3 (I_{IL}) = total maximum input low current for all inputs tied to pull-up resistor

Connection Diagram



TL/F/6443~1

Order Number DM74S05M or DM74S05N See NS Package Number M14A or N14A

Function Table

H = High Logic Level

Supply Voltage 7V Input Voltage 5.5V **Output Voltage** 7V

Operating Free Air Temperature Storage Temperature Range

0°C to +70°C -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
Vcc	Supply Voltage	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
V _{OH}	High Level Output Voltage			5.5	V
I _{OL}	Low Level Output Current			20	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_{\parallel} = -18 \text{ mA}$			-1.2	٧
ICEX	High Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max$			250	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$			0.5	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_{I} = 5.5V$			1	mA
lн	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$			50	μΑ
Iլլ	Low Level Input Current	$V_{CC} = Max, V_1 = 0.5V$			-2	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max		9	19.8	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max		30	54	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	C _L =	15 pF	C _L =	50 pF	Units
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	2	7.5	3	11	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	2	7	3	11	ns


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

DM54S08/DM74S08 Quad 2-Input AND Gates

General Description

This device contains four independent gates each of which performs the logic AND function.

Connection Diagram



Order Number DM54S08J, DM54S08W or DM74S08N See NS Package Number J14A, N14A or W14B TL/F/6444-1

Function Table

$$Y = AB$$

Inp	outs	Output
Α	В	γ
L	L	L
L	Н	L
Н	L	L
н	Н	Н

H = High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54S08			DM74S08			Units
Syllibol	- uramotor	Min	Nom	Max	Min	Nom	Max	Onits
. V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage		,	0.8			0.8	V
ЮН	High Level Output Current			-1			-1	mA
loL	Low Level Output Current			20			20	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$	$V_{CC} = Min, I_1 = -18 \text{ mA}$			-1.2	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max	DM74	2.7	3.4		•
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max V _{IH} = Min				0.5	٧
l _i	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l _{lH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				50	μΑ
11_	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	III/A
Іссн	Supply Current with Outputs High	V _{CC} = Max			18	32	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			32	57	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	C _L =	15 pF	C _L =	Units	
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	2.5	7	3	9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	2.5	7.5	3	11	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

DM74S09 Quad 2-Input AND Gates with Open-Collector Outputs

General Description

This device contains four independent gates each of which performs the logic AND function. The open-collector outputs require an external pull-up resistor for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$


$$R_{MIN} = \frac{V_{CC} (Max) - V_{OL}}{I_{OL} - N_3 (I_{IL})}$$

Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 $N_2 \ (l_{IH}) = total maximum input high current for all inputs tied to pull-up resistor$

 $N_3 \ (l_{|L}) = total$ maximum input low current for all inputs tied to pull-up resistor

Connection Diagram



TL/F/6465-1

See NS Package Number N14A Function Table

$$Y = AB$$

Inp	uts	Output
A	В	Y
L	L	L
L	Н	L
Н	L	L
Н	H	H

H = High Logic Level

Storage Temperature Range

 Supply Voltage
 7V

 Input Voltage
 5.5V

 Output Voltage
 7V

 Operating Free Air Temperature Range DM74S
 0°C to +70°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM74S09				
	Turameter	Min	Nom	Max	Units		
V _{CC}	Supply Voltage	4.75	5	5.25	V		
V _{IH}	High Level Input Voltage	2			V		
V _{IL}	Low Level Input Voltage			0.8	V		
V _{OH}	High Level Output Voltage			5.5	V		
l _{OL}	Low Level Output Current			20	mA		
TA	Free Air Operating Temperature	0		70	°C		

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

-65°C to +150°C

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _l	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.2	٧
ICEX	High Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IH} = Min$			250	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max$			0.5	٧
lı .	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
l _{iH}	High Level Input Current	$V_{CC} = Max, V_{l} = 2.7V$			50	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$			-2	mA
Госн	Supply Current with Outputs High	V _{CC} = Max		18	32	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max	!	32	57	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	C _L =	15 pF	C _L =	Units	
		Min	Max	Min Max	Max	
^t PLH	Propagation Delay Time Low to High Level Output	3	10	4	18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	3	10	4	18	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.




DM54S10/DM74S10 Triple 3-Input NAND Gates

General Description

This device contains three independent gates each of which performs the logic NAND function.

Connection Diagram



Order Number DM54S10J, DM54S10W or DM74S10N See NS Package Number J14A, N14A or W14B TL/F/6446-1

Function Table

$$Y = \overline{ABC}$$

	Inputs		Output
Α	В	C	Υ
Х	Х	L	Н
X	L	Х	Н
L	X	X	н
Н	Н	Н	L

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54S -55°C to +125°C DM74S 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54S10			DM74S10			Units
- Cyllibol	raiameter	Min	Nom	Max	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{iH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	V
Іон	High Level Output Current			-1			-1	mA
loL	Low Level Output Current			20			20	mA
T _A	Free Air Operating Temperature	-55		125	0	,	70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Conditions		Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		٧
	Voltage	V _{IL} = Max	DM74	2.7	3.4		•
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$				0.5	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				50	μΑ
ЦL	Low Level Input Current	$V_{CC} = Max, V_1 = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	11173
Іссн	Supply Current with Outputs High	V _{CC} = Max			7.5	12	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			15	27	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	C _L =	15 pF	C _L =	Units	
		Min	Max	Min	Max]
t _{PLH}	Propagation Delay Time Low to High Level Output	2	4.5	2	7	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	2	5	2	8	ns


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

DM54S11/DM74S11 Triple 3-Input AND Gates

General Description

This device contains three independent gates each of which performs the logic AND function.

Connection Diagram



Order Number DM54S11J, DM54S11W or DM74S11N See NS Package Number J14A, N14A or W14B TL/F/6447-1

Function Table

$$Y = ABC$$

	Inputs	Output	
Α	В	С	Y
Х	Х	L	L
Х	L	X	L
L	X	×	L
Н	Н	Н	Н

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54S11			DM74S11			Units
Symbol	Farameter	Min	Nom	Max	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2		l	2			٧
VIL	Low Level Input Voltage			0.8			0.8	V
Гон	High Level Output Current			-1			-1	mA
l _{OL}	Low Level Output Current			20			20	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	V _{IH} = Min	DM74	2.7	3.4		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max$				0.5	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
liн	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$	$V_{CC} = Max, V_I = 2.7V$			50	μΑ
IL	Low Level Input Current	$V_{CC} = Max, V_1 = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	ША
Іссн	Supply Current with Outputs High	V _{CC} = Max			13.5	24	mA
locl	Supply Current with Outputs Low	V _{CC} = Max			24	42	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

			R _L =	280Ω		
Symbol	Parameter	$C_L = 15 pF$ $C_L = 50 pF$		C _L = 15 pF		Units
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	2.5	7	3	9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	2.5	7.5	3	11	ns


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

DM54S20/DM74S20 Dual 4-Input NAND Gates

General Description

This device contains two independent gates each of which performs the logic NAND function.

Connection Diagram



Order Number DM54S20J, DM54S20W or DM74S20N See NS Package Number J14A, N14A or W14B TL/F/6449-1

Function Table

 $Y = \overline{ABCD}$

	Inp	Output		
Α	В	Y		
Х	Х	Х	L	Н
Х	X	L	Х	Н
Х	L	Х	Х	Н
L	X	X	X	н
Н	Н	Н	н	L

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54S -55°C to +125°C DM74S 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54S20		DM74S20		Units	
- Cyllibol	i arameter	Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
VIL	Low Level Input Voltage			0.8			0.8	٧
ЮН	High Level Output Current			-1		}	-1	mA
l _{OL}	Low Level Output Current			20			20	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
٧ _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$	$V_{CC} = Min, I_{\parallel} = -18 \text{ mA}$			-1.2	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		٧
	Voltage	V _{IL} = Max	DM74	2.7	3.4		•
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$				0.5	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 5.5V$				1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				50	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	ША
Іссн	Supply Current with Outputs High	V _{CC} = Max			5	8	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			10	18	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (see Section 1 for Test Waveforms and Output Load)

			$ extsf{R}_{ extsf{L}}= extsf{280}\Omega$			
Symbol	Parameter	C _L =	15 pF	C _L =	50 pF	Units
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	2	4.5	2	7	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	2	5	2	8	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.




DM54S30/DM74S30 8-Input NAND Gate

General Description

This device contains a single gate which performs the logic NAND function.

Connection Diagram



Order Number DM54S30J, DM54S30W or DM74S30N See NS Package Number J14A, N14A or W14B TL/F/6451-1

Function Table

Y = ABCDEFGH

Inputs	Output
A thru H	Y
All Inputs H	L
One or More	Н
Input L	

H = High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54S

-55°C to +125°C

DM74S

0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54S30			DM74S30		Units
Symbol	Farameter	Min	Nom	Max	Min	Nom	Max	Oints
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
ЮН	High Level Output Current			-1			-1	mA
loL	Low Level Output Current			20			20	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max	DM74	2.7	3.4		· ·
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$				0.5	٧
h	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l _{iH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				50	μΑ
tıL	Low Level Input Current	$V_{CC} = Max, V_1 = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	"'^
Іссн	Supply Current with Outputs High	V _{CC} = Max			3	5	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			5.5	10	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

			R _L =	280Ω		
Symbol	Parameter	C _L =	15 pF	C _L =	50 pF	Units
		Min	Max	Min	Max	
[†] PLH	Propagation Delay Time Low to High Level Output	2	6	2	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	2	7	3	10	ns


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

DM54S32/DM74S32 Quad 2-Input OR Gates

General Description

This device contains four independent gates each of which performs the logic OR function.

Connection Diagram



TL/F/6452-1

Order Number DM54S32J, DM54S32W or DM74S32N See NS Package Number J14A, N14A or W14B

Function Table

$$Y = A + B$$

Inp	uts	Output				
Α	В	Υ				
L	L	L				
L	Н	Н				
н	L	Н				
Н	Н	Н				

H = High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54S −55°C to +125°C DM74S 0°C to +70°C Storage Temperature Range −65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54S32			DM74S32		Units
- Oyniboi	1 didiliotei	Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
I _{OH}	High Level Output Current			-1			-1	mA
loL	Low Level Output Current			20			20	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
V _l	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$			-1.2	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	V _{IH} = Min	DM74	2.7	3.4		
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max$			0.5	٧	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA	
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				50	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	111/5
IccH	Supply Current with Outputs High	V _{CC} = Max			18	32	mA
I _{CCL}	Supply Current with Outputs Low	V _{CC} = Max			38	68	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

			R _L =	280Ω		
Symbol	Parameter	C _L =	15 p F	CL =	50 pF	Units
		Min	Max	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	2	7	2	9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	2	7	2	9	ns


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

DM54S40/DM74S40 Dual 4-Input NAND Buffers

General Description

This device contains two independent gates each of which performs the logic NAND function.

Connection Diagram



Order Number DM54S40J, DM54S40W or DM74S40N See NS Package Number J14A, N14A or W16B TL/F/6453-1

Function Table

$$Y = \overline{ABCD}$$

	Inp	Output		
Α	В	Y		
Х	Х	Х	L	Н
X	X	L	X	н
Х	L	×	х	н
L	×	×	х	н
н	Н	н	н	L

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54S40		DM74S40			Units V V	
	Tarameter	Min	Nom	Max	Min	Nom	Max	Oillito	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage	2			2			V	
V _{IL}	Low Level Input Voltage			0.8			0.8	V	
Іон	High Level Output Current			-3			-3	mA	
loL	Low Level Output Current			60			60	mA	
TA	Free Air Operating Temperature	-55		125	0		70	°C	

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max	DM74	2.7	3.4		
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$				0.5	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				100	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-4	mA
los	Short Circuit	V _{CC} = Max	DM54	-50		-225	mA
	Output Current	(Note 2)	DM74	-50		-225	
Іссн	Supply Current with Outputs High	V _{CC} = Max			10	18	mA
I _{CCL}	Supply Current with Outputs Low	V _{CC} = Max			25	44	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

			RL=	= 93 Ω			
Symbol	Parameter	C _L =	50 pF	C _L = 1	50 pF	Units	
		Min	Max	Min	Max		
[†] PLH	Propagation Delay Time Low to High Level Output	2	6.5	3	9	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	2	6.5	3	9	ns	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.


DM74S51 Dual 2-Wide 2-Input AND-OR-INVERT Gates

General Description

This device contains two independent combinations of gates each of which performs the logic AND-OR-INVERT function.

Connection Diagram

Dual-In-Line Package



Order Number DM74S51N See NS Package Number N14A TL/F/6454-1

Function Table

$$Y = \overline{AB + CD}$$

	Inputs							
Α	A B C D							
Н	н н х х							
×	X	Н	н	L				
	All other combinations							

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM74S 0°C to +70°C
Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM74S51			Units	
- Cylliddi	T drainese,	Min	Nom	Max	313	
V _{CC}	Supply Voltage	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage	2			V	
V _{IL}	Low Level Input Voltage			0.8	V	
Іон	High Level Output Current			-1	mA	
l _{OL}	Low Level Output Current			20	mA	
TA	Free Air Operating Temperature	0		70	°C	

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	DM74	2.7	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$				0.5	٧
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				50	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-40		-100	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max			8.2	17.8	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			14	22	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

			R _L =	280Ω			
Symbol	Parameter	C _L =	15 pF	$C_L = 50 pF$		Units	
		Min	Max	Min	Max		
t _{PLH}	Propagation Delay Time Low to High Level Output	2	5.5	3	8	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	2	5.5	3	8	ns	


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

DM54S64/DM74S64 4-Wide AND-OR-INVERT Gates

General Description

This device contains a combination of gates which performs the logic AND-OR-INVERT function.

Connection Diagram



Order Number DM54S64J, DM54S64W or DM74S64N See NS Package Number J14A, N14A or W14B TL/F/6455-1

Function Table

$$Y = \overline{ABCD + EF + GHI + JK}$$

	Inputs										Output
A	В	С	D	Ε	F	G	Н	-	J	K	Y
Н	Н	Н	Н	Х	Х	Х	Х	х	Х	Х	L
Х	X	Х	Х	Н	Н	X	Х	Х	Х	Х	L
Х	X	X	X	Х	Х	Н	Н	Н	Х	Х	L
Х	x x x x x x x x x H H									L	
	All other combinations									Н	

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54S -55°C to +125°C DM74S 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54S64			DM74S64			Units
Syllibol	Parameter	Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
Іон	High Level Output Current			-1			-1	mA
loL	Low Level Output Current			20			20	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
V_{l}	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		>	
	Voltage	V _{IL} = Max	DM74	2.7	3.4		·	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$				0.5	٧	
łı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA	
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				50	μΑ	
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA	
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA	
	Output Current	(Note 2)	DM74	-40		-100	IIIA	
ICCH	Supply Current with Outputs High	V _{CC} = Max			7	12.5	mA	
ICCL	Supply Current with Outputs Low	V _{CC} = Max			8.5	16	mA	

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

	Parameter					
Symbol		C _L =	15 pF	C _L =	Units	
		Min	Max	Min	Max	,
t _{PLH}	Propagation Delay Time Low to High Level Output	2	5.5	3	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	2	5.5	3	8	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.




DM54S74/DM74S74 Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear, and Complementary Outputs

General Description

This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may

be changed while the clock is low or high without affecting the outputs as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Connection Diagram



TL/F/6457-1

Order Number DM54S74J, DM54S74W, DM74S74M or DM74S74N See NS Package Number J14A, M14A, N14A or W14B

Function Table

	Inpi		Outputs		
PR	CLR	CLK	D	Q	Q
L	Н	Х	X	Н	L
Н	L	Х	X	L	н
L	L	Х	X	H*	H*
Н	н	1 ↑	Н	Н	L
Н	Н	1	L	L	н
Н	Н	L	×	Q ₀	\overline{Q}_0

- H = High Logic Level
- X = Either Low or High Logic Level
- L = Low Logic Level
- ↑ = Positive-going Transition
- This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to its inactive (high) level.
- $\mathbf{Q}_0=\mathbf{T}$ he output logic level of \mathbf{Q} before the indicated input conditions were established.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54S -55°C to +125°C DM74S 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions (See Section 1 for Test Waveforms and Output Load)

Symbol	Dara	Parameter		DM54S74			DM74S74		
Syllibol	Para		Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{iH}	High Level Inpu	High Level Input Voltage				2			V
V _{IL}	Low Level Inpu	t Voltage			0.8			0.8	V
Іон	High Level Out	put Current			-1			-1	mA
loL	Low Level Outp	out Current		,	20			20	mA
fcLK	Clock Frequency (Note 2)		0	110	75	0	110	75	MHz
fclk	Clock Frequence	cy (Note 3)	0	95	65	0	95	65	MHz
-**	Pulse Width	Clock High	6			6			
	(Note 2)	Clock Low	7.3			7.3			ns
		Clear Low	7			7			
		Preset Low	7			7			
t_{W}	Pulse Width	Clock High	8			8			
	(Note 3)	Clock Low	9			9			ns
		Clear Low	9		i	9			- IIS
		Preset Low	9			9			
tsu	Setup Time (No	otes 1 & 2)	3↑			3 ↑			ns
t _{SU}	Setup Time (No	otes 1 & 3)	3↑			3 ↑			ns
t _H	Input Hold Time	Input Hold Time (Notes 1 & 2)				2↑			ns
t _H	Input Hold Time	Input Hold Time (Notes 1 & 3)				2↑			ns
TA	Free Air Opera	ting Temperature	-55		125	0		70	°C

Note 1: The symbol (↑) indicates the rising edge at the clock pulse is used for reference.

Note 2: C_L = 15 pF, R_L = 280 Ω , T_A = 25°C and V_{CC} = 5V.

Note 3: $C_L = 50$ pF, $R_L = 280\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions			Typ (Note 1)	Max	Units
Vį	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.2	٧
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	V
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
lін	High Level Input	V _{CC} = Max	D			50	μΑ
	Current	$V_1 = 2.7V$	Clear			150	
			Preset			100	
			Clock			100	
l _{IL}	Low Level Input	V _{CC} = Max	D			-2	
	Current	V ₁ = 0.5V (Note 4)	Clear			-6	mA
		(140(6.4)	Preset			-4	
			Clock			-4	
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	0 mA
	Output Current (Note 2)	DM74	-40		-100	111/-	
Icc	Supply Current	V _{CC} = Max, (Note 3)			30	50	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock is grounded.

Note 4: Clear is tested with preset high and preset is tested with clear high.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)


		From (Innut)		R _L =	280Ω		
Symbol	Parameter	From (Input) To (Output)	C _L =	15 pF	C _L =	50 pF	Units
		To (Galpat)	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		75		65		MHz
t _{P'.H}	Propagation Delay Time Low to High Level Output	Preset to Q		6		9	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		6		9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output (Clock High)	Preset to Q		13.5		17	ns
t _{PHL}	Propagation Delay Time High to Low Level Output (Clock Low)	Preset to Q		8		14	ns
t _{PHL}	Propagation Delay Time High to Low Level Output (Clock High)	Clear to Q		13.5		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output (Clock Low)	Clear to Q		8		13	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or Q		9		12	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q		9		14	ns

DM54S86/DM74S86 Quad 2-Input Exclusive-OR Gates

General Description

This device contains four independent gates each of which performs the logic Exclusive-OR function.

Connection Diagram



TL/F/6458-1

Order Number DM54S86J, DM54S86W or DM74S86N See NS Package Number J14A, N14A or W14B

Function Table

$$Y = A \oplus B = \overline{A}B + A\overline{B}$$

Inp	uts	Output		
Α	В	Υ		
L	L	L		
L	Н	Н		
H	L	н		
Н	Н	L		

H = High Logic Level

L = Low Logic Level

8

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54S −55°C to +125°C DM74S 0°C to +70°C Storage Temperature Range −65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54S86		DM74S86			Units	
	T diameter	Min	Nom	Max	Min	Nom	Max	Os
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
loh	High Level Output Current			-1			-1	mA
I _{OL}	Low Level Output Current			20			20	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		•
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	٧
(1	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				50	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	111/1
ICCH	Supply Current with Outputs High	V _{CC} = Max (Note 3)			35	50	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max (Note 4)			50	75	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CCH} is measured with all outputs open, one input of each gate at 4.5V, and the other inputs grounded.

Note 4: I_{CCL} is measured with all outputs open and all inputs grounded.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input) to (Output)					
Symbol	Parameter		C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	1
t _{PLH}	Propagation Delay Time Low to High Level Output	A or B		10.5		14	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	to Y		10		13	ns




DM74S109 Dual JK Positive Edge-Triggered Flip-Flop

General Description

This device consists of two high speed, completely independent transition clocked JR flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JR design allows operation as a D flip-flop (refer to 'S74 data sheet) by connecting the J and R inputs together.

Connection Diagram



Order Number DM74S109N See NS Package Number N16E

Asynchronous Inputs:

TL/F/9802-1

LOW input to \overline{S}_D sets Q to HIGH level LOW input to \overline{C}_D sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH

TL/F/9802-2

Truth Table

Inp	uts	Outputs		
@	t _n	@ t _n + 1		
J	K	Q	Q	
L	Н	No Ch	nange	
L	Ł	L	Н	
Н	Н	Н	L	
Н	L	Toggles		


 t_n = Bit time before clock pulse

tn +1 = Bit time after clock pulse

H = HIGH Voltage Level

L = LOW Voltage Level

Logic Symbol



V_{CC} = Pin 16

GND = Pin 8

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 5.5V Input Voltage Operating Free Air Temperature Range

DM74S

0°C to +70°C Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation

Recommended Operating Conditions

Symbol	Parameter		DM74S109		Units
Symbol	raiametei	Min	Nom	Max	Oints
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
loh	High Level Output Current			-1	mA
loL	Low Level Output Current			20	mA
T _A	Free Air Operating Temperature	0		70	.c
t _s (H) t _s (L)	Setup Time J _n or K̄ _n to CP _n	6.0 6.0			ns
t _h (H) t _h (L)	Hold Time J_n or \overline{K}_n to CP_n	0			ns
t _w (H) t _w (L)	CP _n Pulse Width	7.0 6.5			ns
t _w (L)	C	6.0			ns

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.2	>
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.7	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.35	0.5	>
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$			50	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$			-2.0	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-40		-100	mA
lcc	Supply Current	V _{CC} = Max V _{CP} = 0V			52	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	CL = RL =	Units	
		Min	Max	
f _{max}	Maximum Clock Frequency	75		MHz
^t РLН t _{РНL}	Propagation Delay CP_n to Q_n or \overline{Q}_n		9.0 11	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to Ω_n or $\overline{\Omega}_n$		6.0 11	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Logic Diagram (one half shown)



TL/F/9802-3




DM54S112/DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset, Clear, and Complementary Outputs

General Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. Data on the J and K

inputs can be changed while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Connection Diagram



Order Number DM54S112J or DM74S112N See NS Package Number J16A or N16E

TL/F/6459-1

Function Table

	Inputs					puts
PR	CLR	CLK	J	К	Q	Q
L	Н	Х	Х	Х	Н	L
H	L	X	X	×	L	Н
L	L	X	X	×	H*	H*
H	Н	↓	L	L	Q ₀	\overline{Q}_0
(H	Н	↓	Н	L	Н	L
) H	Н	↓	L	Н	L	Н
Н	Н	↓	H	H	Toggle \overline{Q}_0	
Н	Н	Н	X	Х	Q ₀	\overline{Q}_{0}

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

↓ = Negative going edge of pulse.

 $\mathbf{Q}_0 = \mathbf{The}$ output logic level of \mathbf{Q} before the indicated input conditions were established.

• = This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to its inactive (high) level.

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter			DM54S112			DM74S112	1	Units
Symbol	Fait	imeter	Min	Nom	Max	Min	Nom	Max	Oints
Vcc	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Inpu	ıt Voltage	2			2			V
VIL	Low Level Inpu	t Voltage			0.8			0.8	V
ЮН	High Level Out	put Current			-1			-1	mA
loL	Low Level Output Current				20			20	mA
fCLK	Clock Frequency (Note 2)		0	125	80	0	125	80	MHz
^f CLK	Clock Frequency (Note 3)		0	80	60	0	80	60	MHz
t _W	Pulse Width (Note 2)	Clock High	6			6			ns
		Clock Low	6.5			6.5			
		Clear Low	8			8			
		Preset Low	8			8			
t _W	Pulse Width	Clock High	8			8			
	(Note 3)	Clock Low	8			8			ns
		Clear Low	10			10			1 115
	,	Preset Low	10			10			
tsu	Setup Time (Notes 1 & 4)		7↓			7↓			ns
t _H	Input Hold Time (Notes 1 & 4)		01			01			ns
TA	Free Air Opera	ting Temperature	-55		125	0		70	°C

Note 1: The symbol (\downarrow) indicates the falling edge at the clock pulse is used for reference.

Note 2: $C_L = 15$ pF, $R_L = 280\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 3: $C_L = 50$ pF, $R_L = 280\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

,	7	
Ŀ		ш
	c	3
г	٠	٠,

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$				-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		٧
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		,
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l _{IH}	IH High Level Input Current	V _{CC} = Max	J, K			50	
		V _I = 2.7V	Clear			100	μΑ
			Preset			100	μ,,
			Clock			100	
I _{IL}	Low Level Input	V _{CC} = Max	J, K			-1.6	
	Current	$V_I = 0.5V$	Clear			-7	mA
		(Note 4)	Preset			-7	
			Clock			-4	
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current (Note 2)	(Note 2)	DM74	-40		-100	
lcc	Supply Current	V _{CC} = Max (Note 3)			30	50	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

Note 4: Clear is tested with preset high and preset is tested with clear high.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

		From (Input)					
Symbol	Parameter	To (Output)	C _L = 15 pF		$C_L = 50 pF$		Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		80		60		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Preset to Q		7		9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to Q		7		12	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		7		9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		7		12	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or Q		7		9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q		7		12	ns



DM54S113/DM74S113 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset and Complementary Outputs


General Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the

negative going edge of the clock pulse. Data on the J and K inputs may be changed while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the preset input will set the outputs regardless of the logic levels of the other inputs.

TL/F/6460-1

Connection Diagram



Order Number DM54S113J or DM74S113N See NS Package Number J14A or N14A

Function Table

	Input	Out	puts		
PR	CLK	J	Κ	Q	Q
L	Х	Х	Х	Н	L
Н	↓ ↓	L	L	Q_0	\overline{Q}_0
Н	↓	Н	L	Н	L
Н	↓	L	н	L	Н
Н	↓	Н	Н	Toggle	
Н	Н	Х	×	Q ₀	\overline{Q}_0

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

↓ = Negative going edge of pulse.

 \mathbf{Q}_0 = The output logic level of \mathbf{Q} before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter			DM54S113		DM74S113			Units
Symbol			Min	Nom	Max	Min	Nom	Max	0
V _{CC}	Supply Voltage	l	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Inpu	ıt Voltage	2			2			٧
VIL	Low Level Input Voltage				0.8			0.8	٧
Юн	High Level Output Current				-1			-1	mA
loL	Low Level Output Current				20			20	mA
fclk	Clock Frequency (Note 2)		0	125	80	0	125	80	MHz
fclk	Clock Frequency (Note 3)		0	80	60	0	80	60	MHz
t _W	Pulse Width (Note 2)	Clock High	6			6			
		Clock Low	6.5			6.5			ns
		Preset Low	8			8			
t _W	Pulse Width	Clock High	8			8			
	(Note 3)	Clock Low	8			8			ns
		Preset Low	10			10			
tsu	Setup Time (No	otes 1 & 4)	7↓			7↓			ns
t _H	Input Hold Time	Input Hold Time (Notes 1 & 4)				01			ns
TA	Free Air Opera	ting Temperature	-55		125	0		70	°C

Note 1: The symbol (\downarrow) indicates the falling edge at the clock pulse is used for reference.

Note 2: $C_L = 15$ pF, $R_L = 280\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 3: $C_L = 50 \text{ pF}, R_L = 280\Omega, T_A = 25^{\circ}\text{C} \text{ and } V_{CC} = 5\text{V}.$

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_{J} = -18 \text{ mA}$				-1.2	٧
Vон	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		<u> </u>
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	٧
lt	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 5.5V$			•	1	mA
Іін	High Level Input V _{CC} = Max	1	J, K			50	
	Current	V _I = 2.7V	Preset			100	μΑ
			Clock			100	
l _{IL}	Low Level Input	V _{CC} = Max	J, K			-1.6	
	Current	V _I = 0.5V	Preset			-7	mA
			Clock			-4	
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	put Current (Note 2)	DM74	-40		-100	11173
lcc	Supply Current	V _{CC} = Max, (Note 3)			30	50	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$


	Parameter	From (Input)			Units		
Symbol		To (Output)	C _L = 15 pF			C _L = 50 pF	
			Min	Max	Min	Max	
fMAX	Maximum Clock Frequency		80		60		MHz
^t PLH	Propagation Delay Time Low to High Level Output	Preset to Q		7		9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to Q		7		12	ns
[†] PLH	Propagation Delay Time Low to High Level Output	Clock to Q or Q		7		9	ns
[†] PHL	Propagation Delay Time High to Low Level Output	Clock to Q or Q		7		12	ns

DM74S132 Quad 2-Input Schmitt Trigger NAND Gate

General Description

This device contains four independent gates that perform the logic NAND function. Each gate has two inputs that are Schmitt Triggers.

Connection Diagram



Order Number DM74S132N See NS Package Number N14A TL/F/9803-1

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V

Operating Free Air Temperature Range

DM74S

0°C to +70°C

Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not quaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for acutal device operation.

Recommended Operating Conditions

Symbol	Parameter		DM74S132		Units	
Symbol	r ai ailletei	Min	Nom	Max]	
V _{CC}	Supply Voltage	4.75	5	5.25	V	
V_{IH}	High Level Input Voltage	2			V	
V _{IL}	Low Level Input Voltage			0.8	٧	
Іон	High Level Output Current			-1	mA	
loL	Low Level Output Current			20	mA	
T _A	Free Air Operating Temperature	0		70	°C	
V _{T+}	Positive-Going Threshold Voltage	1.6		1.9	V	
V _T -	Negative-Going Threshold Voltage	1.1		1.4	V	
V _{T+} -V _{T-}	Hysteresis Voltage	0.2			V	
I _{T+}	Input Current at Positive- Going Threshold	-0.9**			mA	
I _T _	Input Current at Negative- Going Threshold	-1.1**			mA	

*DC limits apply over operating temperature range; AC limits apply at $T_A = +25$ °C and $V_{CC} = +5.0$ V.

**Typical Value.

Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$			-1.2	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.7	3.4		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.35	0.5	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
hн	High Level Input Current	V _{CC} = Max, V _I = 2.7V			50	μΑ
l _{IL}	Low Level Input Current	V _{CC} = Max, V _I = 0.5V			-2.0	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-40		-100	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max			44	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			68	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Ch	aracteristics V _{CC} = 5V and T _A =	25°C (See Section 1	for Test Waveforms a	nd Output Load)
Symbol	Parameter		280Ω 15 pF	Units
		Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output		10.5	ns
t _{PHL}	Propagation Delay Time		13	ns




DM54S133/DM74S133 13-Input NAND Gate

General Description

This device contains a single gate which performs the logic NAND function.

Connection Diagram



Order Number DM54S133J, DM74S133M or DM74S133N See NS Package Number J16A, M16A or N16E TL/F/6462-1

Function Table

Y = ABCDEFGHIJKLM

Inputs	Output
A thru M	Y
All Inputs H	L
One or More	Н
Input L	

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

 Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54S133			Units		
- Cyllibol	T diameter	Min	Nom	Max	Min	Nom	Max	- Crinto
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
l _{ОН}	High Level Output Current			-1			-1	mA
l _{OL}	Low Level Output Current			20			20	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max	DM74	2.7	3.4		•
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$				0.5	٧
lj	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				50	μΑ
- Ոլ	Low Level Input Current	$V_{CC} = Max, V_1 = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	111/5
Іссн	Supply Current with Outputs High	V _{CC} = Max			3	5	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			5.5	10	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol						
	Parameter	C _L =	15 pF	C _L =	Units	
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	2	6	2	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	2	7	3	10	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.



DM54S138/DM74S138, DM54S139/DM74S139 Decoders/Demultiplexers

General Description

These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When used with high-speed memories, the delay times of these decoders are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The S138 decodes one-of-eight lines, based upon the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented with no external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.


The S139 comprises two separate two-line-to-four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.


All of these decoders/demultiplexers feature fully buffered inputs, presenting only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and simplify system design.

Features

- Designed specifically for high speed:
 - Memory decoders
 - Data transmission systems
- S138 3-to-8-line decoders incorporates 3 enable inputs to simplify cascading and/or data reception
- \$139 contains two fully independent 2-to-4-line decoders/demultiplexers
- Schottky clamped for high performance
- Typical propagation delay time (3 levels of logic) S138 8 ns
 - S139 7.5 ns
- Typical power dissipation
- S138 245 mW
- S139 300 mW

Connection Diagrams





TL/F/6466-2

Order Number DM54S138J, DM54S139J, DM54S138W, DM54139W, DM74S138N or DM74S139N See NS Package Number J16A, N16E or W16A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

 Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	D!	M54S138,S1	139	Di	Units		
Cymbol	Farameter	Min	Nom	Max	Min	Nom	Max	O.m.s
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧ .
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
ЮН	High Level Output Current			-1			-1	mA
loL	Low Level Output Current			20			20	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		٧
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$,			0.5	٧
l _i	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
lн	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				50	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	IIIA
lcc	Supply Current (S138)	V _{CC} = Max (Note 3)			49	74	mA
Icc	Supply Current (S139)	V _{CC} = Max (Note 3)			60	90	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: $I_{\mbox{\footnotesize CC}}$ is measured with all outputs enabled and open.

3

'S138 Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From			R _L =	280Ω		
Symbol	Parameter	(Input) to	Levels of Delay	C _L =	15 pF	C _L =	Units	
		(Output)		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Output	2		7		9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Output	2		10.5		14	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Output	3		12		14	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Output	3		12		15	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable to Output	2		8		10	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable to Output	2		11		14	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable to Output	3		11		13	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable to Output	3		11		14	ns

'S139 Switching Characteristics

at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From			R _L =	280Ω		
Symbol	Parameter	(Input) to	Levels of Delay	C _L =	C _L = 15 pF		50 pF	Units
		(Output)		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Output	2		7.5		10	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Output	2		10		13	ns
^t PLH	Propagation Delay Time Low to High Level Output	Select to Output	3		12		13	ns
[†] PHL	Propagation Delay Time High to Low Level Output	Select to Output	3		12		15	ns
[†] PLH	Propagation Delay Time Low to High Level Output	Enable to Output	2		8		10	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable to Output	2		10		13	ns

Function Tables

S138


	Inp	uts						Out	puts			
En	able	S	ele	ct				Out	puls			
G1	G2*	С	В	A	YO	Y1	Y2	Y 3	Y4	Υ5	Y 6	Y 7
Х	Н	х	Х	x	Н	Н	Н	Н	Н	Н	Н	Н
L	Х	X	Х	x	Н	Н	н	Н	н	Н	н	Н
Н	L	L	L	L	L	Н	н	Н	н	Н	н	н
Н	L	L	L	Н	Н	L	н	Н	Н	Н	н	Н
Н	L	L	Н	L	Н	н	L	н	Н	Н	Н	Н
н	L	L	Н	Н	Н	Н	H	L	Н	Н	Н	Н
H	L	Н	L	L	Н	н	н	н	L	Н	Н	Н
Н	L	Н	L	Н	Н	Н	Н	Н	н	L	Н	Н
H	L	Н	Н	L	Н	Н	Н	н	Н	н	L	Н
Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

In	Inputs			Outputs		
Enable	Sel	lect				
G	В	Α	YO	Y1	Y2	Y3
н	х	х	Н	н	н	Н
L	L	L	L	н	н	Н
L	L	Н	Н	L	н	Н
L	н	L	н	н	L	н
L	Н	н	н	н	н	L

S139

H = high level, L = low level, X = don't care (either low or high logic level)

Logic Diagrams



H = high level, L = low level, X = don't care (either low or high logic level)

^{*} G2 = G2A + G2B




DM54S140/DM74S140 Dual 4-Input NAND 50Ω Line Driver

General Description

This device contains two independent line driver gates each of which performs the logic NAND function.

Connection Diagram



Order Number DM54S140J or DM74S140N See NS Package Number J14A or N14A TL/F/6467-1

Function Table

 $Y = \overline{ABCD}$

	Inp	uts		Output
A	В	С	D	Y
Х	х	Х	L	н
X	X	L	X	Н
X	L) x	X	Н
L	X	x	X	Н
Н	Н	н	н	L

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

 DM54S
 −55°C to +125°C

 DM74S
 0°C to +70°C

 Storage Temperature Range
 −65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54S140			DM74S140			
Oymbor	i arameter	Min	Nom	Max	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧	
V _{IH}	High Level Input Voltage	2			2			V	
V _{IL}	Low Level Input Voltage			0.8			0.8	٧	
loн	High Level Output Current			-3			-3	mA	
loL	Low Level Output Current			60			60	mA	
T _A	Free Air Operating Temperature	-55		125	0		70	°C	

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions			Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min, V _{IL} = Max	DM54	2.5	3.4		>
	Voltage	I _{OH} = Max	DM74	2.7	3.4		•
		$V_{IL} = 0.5V$, $R_O = 50\Omega$ to	GND	2.0			
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$				0.5	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$	$V_{CC} = Max, V_I = 5.5V$			1	mA
lн	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				100	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-4	mA
los	Short Circuit	V _{CC} = Max	DM54	-50		-225	mA
	Output Current	(Note 2)	DM74	-50		-225	111/5
Іссн	Supply Current with Outputs High	V _{CC} = Max			10	18	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			25	44	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

			$ extsf{R}_{ extsf{L}}= extsf{93}\Omega$					
Symbol	Parameter	C _L =	50 pF	CL =	Units			
		Min	Max	Min	Max			
^t PLH	Propagation Delay Time Low to High Level Output	2	6.5	3	9	ns		
t _{PHL}	Propagation Delay Time High to Low Level Output	2	6.5	3	9	ns		

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.



DM54S151/DM74S151 1-of-8 Data Selector/Multiplexer with Complementary Outputs

General Description

These data selectors/multiplexers contain full on-chip decoding to select the desired data source. The 'S151 selects one-of-eight data sources. The 'S151 has a strobe input which must be at a low logic level to enable these devices. A high level at the strobe forces the W output high and the Y output low.


The 'S151 features complementary W and Y outputs.

Features

- Select one-of-eight data lines
- Performs parallel-to-serial conversion
- Permits multiplexing from N lines to one line
- Also for use as Boolean function generator
- Typical average propagation delay time, data input to W output 4.5 ns
- Typical power dissipation 225 mW

Connection Diagram

Dual-In-Line Package



TL/F/6468-1

Order Number DM54S151J, DM54S151W or DM74S151N See NS Package Number J16A, N16E or W16A

Function Table

	ł	nputs		Outp	uts
	Select Strobe		Strobe		w
С	В	A	S		•
Х	X	Х	Н	L	Н
L	L	L	L	D0	DO
L	L	Н	L	D1	D1
L	Н	L	L	D2	D2
L	н	Н	L	D3	D3
Н	L	L	L	D4	D4
Н	L	Н	L	D5	D5
Н	Н	L	L	D6	D6
Н	Н	Н	L	D7	D7

H = high level, L = low level, X = don't care

D0, D1 ... D7 = the level of the respective D input

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54S151			DM74S151		Units
- Cyllibol	raidilletei	Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
Юн	High Level Output Current			-1			-1	mA
loL	Low Level Output Current			20			20	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Conditions			Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	٧
VoH	High Level Output	V _{CC} = Min, I _{OH} = Max,	DM54	2.5	3.4		
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
ļн	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				50	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	111/4
lcc	Supply Current	V _{CC} = Max (Note 3)			45	70	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with the strobe and data select inputs at 4.5V, all other inputs and outputs open.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

				R _L = 2	280Ω		
Symbol	Parameter	From (Input) To (Output)	C _L =	15 pF	C _L =	50 pF	Units
		10 (Output)	Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Y (4 Levels)		18		21	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Y (4 Levels)		18		21	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to W (3 Levels)		15		18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to W (3 Levels)		13.5		17	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to Y		16.5		19	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to Y		18		21	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to W		13		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to W		12		16	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	D0 thru D7 to Y		12		15	ns
^t PHL	Propagation Delay Time High to Low Level Output	D0 thru D7 to Y		12		15	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	D0 thru D7 to W		7		9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	D0 thru D7 to W		7		10	ns

Logic Diagram



TL/F/6468-2



DM54S153/DM74S153 Dual 1 of 4 Line Data Selectors/Multiplexers


General Description

Each of these data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs are provided for each of the two four-line sections.


Features

- Permits multiplexing from N lines to 1 line
- Performs parallel-to-serial conversion
- Strobe (enable) line provided for cascading (N lines to n lines)
- High fan-out, low-impedance, totem-pole outputs
- Typical average propagation delay times From data 6 ns From strobe 9.5 ns From select 12 ns
- Typical power dissipation 225 mW

Logic and Connection Diagrams



Dual-In-Line Package



TL/F/6469-2

Order Number DM54S153J or DM74S153N See NS Package Number J16A or N16E

Function Table

_	ect uts		Data Inputs			Strobe	Output
В	Α	CO	C1	C2	СЗ	G	Y
Х	Х	Х	Х	Х	Х	Н	L
L	L	L	X	Х	Х	L	L
L	L	н	Х	X	Х	L	н
L	Н	Х	L	X	Х	L	L
L	Н	Х	н	Х	Х	L	н
Н	L	Х	Х	L	Х	L	L
H	L	Х	Х	Н	Х	L	н
Н	Н	Х	Х	Х	L	L	} L
Н	Н	Х	Х	Х	Н	L	Н

Select inputs A and B are common to both sections. H = High Level, L = Low Level, X = Don't Care

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54S −55°C to +125°C DM74S 0°C to +70°C Storage Temperture Range −65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54S153			DM74S153		Units
Зушьог	raiailletei	Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
Іон	High Level Output Current			-1			-1	mA
l _{OL}	Low Level Output Current			20			20	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Conditions			Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max,	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		•
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	٧
lı .	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
I _{IH}	High Level Input Current	V _{CC} = Max, V _I = 2.7V				50	μΑ
lıL	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	''''
Icc	Supply Current	V _{CC} = Max (Note 3)			45	70	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

_
5
င္မ

Symbol	Parameter	From (Input) To (Output) Min	$ extsf{R}_{ extsf{L}}= extsf{280}\Omega$				}
			C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Y		9		12	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Y		9		12	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Y		18		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Y		18		21	ns
t _{PLH}	Propagtion Delay Time Low to High Level Output	Strobe to Y		15		18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to Y		13.5		17	ns



DM54S157/DM74S157, DM54S158/DM74S158 Quad 1 of 2 Line Data Selectors/Multiplexers

General Description

These data selectors/multiplexers contain inverters and drivers to supply full on-chip data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. The S157 presents true data whereas the S158 presents inverted data to minimize propagation delay time.


Features

- Buffered inputs and outputs
- Typical propagation time S157 5 ns S158 4 ns
- Typical power dissipation S157 250 mW S158 195 mW

Applications


- Expand any data input point
- Multiplex dual data buses
- Generate four functions of two variables (one variable is common)
- Source programmable counters

Connection Diagrams (Dual-In-Line Packages)



TL/F/6470-

Order Number DM54S157J, DM54S157W or DM74S157N See NS Package Number J16A, N16E or W16A



TL/F/6470-2

Order Number DM54S158J, DM54S158W or DM74S158N See NS Package Number J16A, N16E or W16A

Function Table

	Inputs	Output Y			
Strobe	Select	Α	В	S157	S158
н	Х	Х	Х	L	Н
L	L	L	x	L	Н
L	L	Н	X	Н	L
L	Н	×	L	L	Н
L	Н	Х	Н	н	L

H = High Level, L = Low Level, X = Don't Care

Q

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54S -55°C to +125°C DM74S 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54S157			DM74S157			Units
		Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
I _{OH}	High Level Output Current			-1			-1	mA
l _{OL}	Low Level Output Current			20			20	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

'S157 Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Condition	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -$			-1.2	>	
V _{OH}	High Level Output	V _{CC} = Min	DM54	2.5	3.4		
	Voltage	I _{OH} = Max V _{IL} = Max V _{IH} = Min	DM74	2.7	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = V_{IH} = Min, V_{IL} = N$			0.5	٧	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 5$			1	mA	
I _{IH} High Level Input Current		V _{CC} = Max V _I = 2.7V	S or G			100	μΑ
	Current		A or B			50	
I _{IL} High Level Input Current	High Level Input	$V_{CC} = Max$ $V_{I} = 0.5V$	S or G			-4	mA
	Current		A or B			-2	
IOS Short Circuit Output Curren	Short Circuit V _{CC} = Max Output Current (Note 2)	V _{CC} = Max	DM54	-40		-100	mA
		(Note 2)	DM74	-40		-100	
lcc	Supply Current	V _{CC} = Max (Note 3)			50	78	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured 4.5V applied to all inputs and all outputs open.

'S157 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From		R _L =	280Ω		
Symbol	Parameter	(Input) To	C _L =	15 pF	C _L =	Units	
		(Output)	Min	Max	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	Data to Y		7.5		10	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Y		6.5		10	ns
^t PLH	Propagation Delay Time Low to High Level Output	Strobe to Y		12.5		15	ns
^t PHL	Propagation Delay Time High to Low Level Output	Strobe to Y		12		15	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Y		15		17	ns
^t PHL	Propagation Delay Time High to Low Level Output	Select to Y		15		17	ns

Recommended Operating Conditions

Symbol	Parameter		DM54S158			DM74S158		Units
Gynnbo.		Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			8.0	٧
Іон	High Level Output Current			-1			-1	mA
l _{OL}	Low Level Output Current			20			20	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

'S158 Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -1$	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min DM54		2.5	3.4		
	Voltage	$ \begin{aligned} & I_{OH} = Max \\ & V_{IL} = Max \\ & V_{IH} = Min \end{aligned} $	DM74	2.7	3.4		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	٧
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I _{IH}	High Level Input	V _{CC} = Max	S or G			100	μΑ
	Current	$V_I = 2.7V$	A or B			50	μ.,
I _{IL}	Low Level Input	V _{CC} = Max	S or G			-4	mA
	Current	V _I = 0.5V	A or B			-2	110.
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	/\
I _{CC1}	Supply Current	V _{CC} = Max (Note 3)			39	61	mA
I _{CC2}	Supply Current	V _{CC} = Max (Note 4)				81	mA

'S158 Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25\,^{\circ}C$

(See Section 1 for Test Waveforms and Output Load)

		From		R _L =	280Ω	ı	
Symbol	Parameter	(Input)	nput) C _L = 15 pl		C _L =	50 pF	Units
		(Output)	Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Y		6		9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Y		6		9	ns
^t PLH	Propagation Delay Time Low to High Level Output	Strobe to Y		11.5		12	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to Y		12		14	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Y		12		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Y		12		15	ns


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC1} is measured with all outputs open and all inputs at 4.5V.

Note 4: I_{CC2} is measured with B, G, and S inputs grounded, A inputs at 4.5V, and all outputs open.

Logic Diagrams



DM54S161/DM74S161, DM54S163/DM74S163 Synchronous 4-Bit Binary Counters

General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. They are 4-bit binary counters. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable input.


The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both countenable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q_{Δ} output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages.

Features

- Synchronously programmable
- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs

Connection Diagram

Dual-In-Line Package



TL/F/6471-1

Order Number DM54S161J, DM54S163J, DM54S161W, DM74S161N, or DM74S163N See NS Package Number J16A, N16E or W16A

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range DM54S

DM54S −55°C to +125°C DM74S 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions See Section 1 for Test Waveforms and Output Load

Symbol	Parame	tor	DN	M54S161/1	163	DI	M74S161/1	163	Units
Symbol	Faiaille	lei	Min	Nom	Max	Min	Nom	Max	Office
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2			2			٧
V _{IL}	Low Level Input Voltage	9			0.8			0.8	٧
Юн	High Level Output Curre	ent			-1			-1	mA
loL	Low Level Output Curre	ent			20			20	mA
fCLK	Clock Frequency (Note	1)	0		40	0		40	MHz
	Clock Frequency (Note	2)	0		35	0		35	1011 12
t _w	Pulse Width (Note 1)	Clock	10			10			
		Clear (Note 4)	10			10			ns
	Pulse Width (Note 2)	Clock	12			12			110
		Clear (Note 4)	12			12			
tsu	Setup Time (Note 1)	Data	4			4			
		Enable P or T	12			12			
		Load	14			14			
		Clear (Note 3)	14			14			ns
	Setup Time (Note 2)	Data	5			5			113
		Enable P or T	14			14			
		Load	16			16			
		Clear (Note 3)	16			16			
t _H	Hold Time (Note 1)	Data	3			3			
		Others	0			0			ns
	Hold Time (Note 2)	Data	5			5			ns
		Others	2			2			
t _{REL}	Load or Clear Release	Load or Clear Release Time (Note 1)				12			ns
	Load or Clear Release	Load or Clear Release Time (Note 2)				14			
TA	Free Air Operating Tem	perature	-55		125	0		70	°C

Note 1: C_L = 15 pF, R_L = 280 Ω , T_A = 25°C and V_{CC} = 5V.

Note 2: C_L = 50 pF, R_L = 280 Ω , T_A = 25°C and V_{CC} = 5V.

Note 3: Applies only to the 'S163 which has synchronous clear inputs.

Note 4: Applies only to the 'S161 which has asynchronous clear inputs.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	= -18 mA			-1.2	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min$ $I_{OH} = Max$	1		3.4		.,
		V _{IL} = Max V _{IH} = Min	1 010174 1 1 -	3.4		V	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL}$	•			0.5	V
l ₁	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I$	= 5.5V			1	mA
l _{IH}	Low Level Input	V _{CC} = Max	CLK, Data			50	
	Current	$V_1 = 2.7V$	Others	-10		-200	μΑ
l _L	Low Level Input	V _{CC} = Max	Enable T			-4	
	Current	$V_l = 0.5V$	Others			-2	mA
los	Short Circuit	V _{CC} = Max DM54		-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	111/5
Icc	Supply Current	V _{CC} = Max			95	160	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$


				R _L =	280Ω		
Symbol	Parameter	From (Input) To (Output)	C _L = 15 pF		$C_L = 50 pF$		Units
		To (Output)	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		40		35		MHz
tpLH	Propagation Delay Time Low to High Level Output	Clock to Ripple Carry		25		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Ripple Carry		25		28	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q		15		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q		15		18	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable T to Ripple Carry		15		18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable T to Ripple Carry		15		18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output (Note 3)	Clear to Any Q		20		24	ns


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: Propagation delay for clearing is measured from clear input for the 'S161 and from the clock input transition for the 'S163.

Timing Diagram






TL/F/6471-3

Parameter Measurement Information

Switching Time Waveforms




TL/F/6471-4

Note A: The input pulses are supplied by generators having the following characteristics; PRR ≤ 1 MHz, duty cycle ≤ 50%, Z_{OLT} ≈ 50Ω. For S161/163, $t_r \le 2.5$ ns, $t_f \le 2.5$ ns. Vary PRR to measure f_{MAX} .

Note B: Outputs Q_D and carry are tested at t_n + 16 for S161, S163 where t_n is the bit time when all outputs are low.

Note C: V_{REF} = 1.5V.

Switching Time Waveforms



Note A: The input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{OUT} \approx$ 50 Ω . $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns. Vary PRR to measure f_{MAX}.

Note B: Enable P and enable T setup times are measured at $t_n\,+\,0$.

Note C: V_{REF} = 1.5V.



DM54S174/DM74S174, DM54S175/DM74S175 Hex/Quad D Flip-Flops with Clear

General Description


These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the quad (175) versions feature complementary outputs from each flip-flop.


Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

Features

- S174 contain six flip-flops with single-rail outputs.
- S175 contain four flip-flops with double-rail outputs.
- Buffered clock and direct clear inputs
- Individual data input to each flip-flop
- Applications include:
 - Buffer/storage registers Shift registers
 - Pattern generators
- Typical clock frequency 110 MHz
- Typical power dissipation per flip-flop 75mW

Connection Diagrams





Order Number DM54S174J, DM54S175J, DM54S175W, DM74S174N or DM74S175N See NS Package Number J16A, N16E or W16A

Function Table (Each Flip-Flop)

	Inputs	Outputs			
Clear	Clock	D	Q	Q †	
L	×	Х	L	Н	
Н	1	н	н	L	
н	1	L	L	Н	
Н	L	Х	Q_0	\overline{Q}_0	

- H = High Level (steady state)
- L = Low Level (steady state)
- X = Don't Care
- ↑ = Transition from low to high level
- Q₀ = The level of Q before the indicated steady-state input conditions were established.
- † = S175 only

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

DM54S −55°C to +125°C DM74S 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions See Section 1 for Test Waveforms and Output Load

Symbol	Daras	Parameter		DM54S174	,		DM74S175	5	Units
Symbol	Falai	neter	Min	Nom	Max	Min	Nom	Max	Onics
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input \	/oltage	2			2			٧
V _{IL}	Low Level Input V	oltage			0.8			0.8	V
ЮН	High Level Output	t Current			-1			-1	mA
loL	Low Level Output	Current			20			20	mA
fCLK	Clock Frequency	(Note 1)	0	110	75	0	110	75	MHz
fcLK	Clock Frequency	(Note 2)	0	90	65	0	90	65	MHz
t _w	Pulse Width	Clock	7			7			
	(Note 1)	Clear	10	1		10			
	Pulse Width	Clock	9			9			ns
	(Note 2)	Clear	12			12			
tsu	Data Setup Time	(Note 1)	5			5	1		
	Data Setup Time	(Note 2)	7			7			ns
t _H	Data Hold Time (f	Note 1)	3			3			
	Data Hold Time (Note 2)		5			5			ns
t _{REL}	Clear Release Tin	ne (Note 1)	5			5			
	Clear Release Time (Note 2)		7			7			ns
TA	Free Air Operatin	g Temperature	-55		125	0		70	°C

Note 1: $C_L = 15$ pF, $R_L = 280\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$. Note 2: $C_L = 50$ pF, $R_L = 280\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Conditions		Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.2	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		· ·
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	٧
l ₁	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
Ін	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				50	μΑ
lıL	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	11173
Icc	Supply Current (S174)	V _{CC} = Max (Note 3)			90	144	mA
Icc	Supply Current (S175)	V _{CC} = Max (Note 3)			60	96	mA


$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

			$R_L = 280\Omega$				
Symbol	Parameter	From (Input) To (Output)	C _L = 15 pF		C _L = 50 pF		Units
		10 (Output)	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		75		65		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Output		12		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Output		17		21	ns
^t PLH	Propagation Delay Time Low to High Level Output (S175 Only)	Clear to Q		15		18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		22		23	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: With all outputs open and 4.5V applied to all DATA and CLEAR inputs, I_{CC} is measured after a momentary ground, then 4.5V applied to the CLOCK input.



DM54S181/DM74S181 Arithmetic Logic **Unit/Function Generators**

General Description

These arithmetic logic units (ALU)/function generators perform 16 binary arithmetic operations on two 4-bit words, as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (P and G) for the four bits in the package. When used in conjunction with the DM54S182/DM74S182 full carry look-ahead circuits, highspeed arithmetic operations can be performed. The typical addition times shown below illustrate how little time is required for addition of longer words, when full carry lookahead is employed. The method of cascading 182 circuits with these ALU's to provide multi-level full carry look-ahead is illustrated under typical applications data for the DM54S182/DM74S182. (Continued)

Features

■ Arithmetic operating modes:

Addition

Subtraction

Shift operand A one position

Magnitude comparison

Plus twelve other arithmetic operations

■ Logic function modes:

EXCLUSIVE-OR

Comparator


AND, NAND, OR, NOR

Plus ten other logic operations

■ Full look-ahead for high-speed operations on long words

Connection Diagram

Dual-In-Line Package



Order Number DM54S181J or DM74S181N See NS Package Number J24A or N24A

Pin Designations

Designation	Pin Nos.	Function
A3, A2, A1, A0	19, 21, 23, 2	Word A Inputs
B3, B2, B1, B0	18, 20, 22, 1	Word B Inputs
S3, S2, S1, S0	3, 4, 5, 6	Function-Select Inputs
C _n	7	Inv. Carry Input
М	8	Mode Control Input
F3, F2, F1, F0	13, 11, 10, 9	Function Outputs
A = B	14	Comparator Output
Р	15	Carry Propagate Output
C _n +4	16	Inv. Carry Output
G	17	Carry Generate Output
Vcc	24	Supply Voltage
GND	12	Ground

General Description (Continued)

If high speed is not important, a ripple-carry input (C_n) and a ripple-carry output (C_n+4) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

These circuits will accommodate active-high or active-low data, if the pin designations are interpreted as shown below. Subtraction is accomplished by 1's complement addition,

where the 1's complement of the subtrahend is generated internally. The resultant output is A—B—1, which requires

an end-around or forced carry to provide A-B.

The S181 can also be utilized as a comparator. The A=B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A=B). The ALU should be in the subtract mode with $C_n=H$ when performing this comparison. The A=B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (C_n+4) can also be used to supply

relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

These circuits have been designed to not only incorporate all of the designer's requriements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

ALU SIGNAL DESIGNATIONS


The DM54S181/DM74S181 can be used with the signal designations of either *Figure 1* or *Figure 2*.

The logic functions and arithmetic operations obtained with signal designations as in *Figure 1* are given in Table I; those obtained with the signal designations of *Figure 2* are given in Table II.

Number	* 1	Paci	Carry Method	
of Bits	Typical Addition Times	Arithmetic/ Logic Units	Look Ahead Carry Generators	Between ALU's
1 to 4	20 ns	1	0	None
5 to 8	30 ns	2	0	Ripple
9 to 16	30 ns	3 or 4	1	Full Look-Ahead
17 to 64	50 ns	5 to 16	2 to 5	Full Look-Ahead

Pin Number	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-High Data (Table I)	A0	ВО	A1	B1	A2	B2	АЗ	B3	F0	F1	F2	F3	Ċn	$\overline{C}_n + 4$	х	Υ
Active-Low Data (Table II)	Ā0	B̄0	Ā1	B ₁	Ā2	B2	Ā3	B3	F0	F1	F2	F3	Cn	C _n +4	Ē	G

Input C _n	Output C _n +4	Active-High Data (Figure 1)	Active-Low Data (Figure 2)
Н	Н	$A \leq B$	$A \leq B$
Н	L	$A \leq B$	A ≤ B
L	Н	A ≤ B	A ≤ B
L	L	A ≤ B	A ≤ B




TABLE

TL/F/6473-2

					ADLE					
	Colo	ction			Active High Date	a				
	Sele	Cuon		M = H	M = L; Arithmetic Operations					
S3	S2	S1	S0	Logic Functions	C _n = H (no carry)	C _n = L (with carry)				
L	L	L	L	$F = \overline{A}$	F = A	F = A Plus 1				
L	L	L	Н	$F = \overline{A + B}$	F = A + B	F = (A + B) Plus 1				
L	L	Н	L	$F = \overline{AB}$	$F = A + \overline{B}$	$F = (A + \overline{B})$ Plus 1				
L	L	Н	Н	F = 0	F = Minus 1 (2's Compl)	F = Zero				
L	Н	L	L	$F = \overline{AB}$	F = A Plus AB	$F = A Plus A \overline{B} Plus 1$				
L	Н	L	Н	$F = \overline{B}$	$F = (A + B) Plus A\overline{B}$	$F = (A + B) Plus A \overline{B} Plus 1$				
L	Н	Н	L	F = A ⊕ B	F = A Minus B Minus 1	F = A Minus B				
L	Н	Н	Н	$F = A\overline{B}$	$F = A\overline{B}$ Minus 1	$F = A\overline{B}$				
Н	L	L	L	$F = \overline{A} + B$	F = A Plus AB	F = A Plus AB Plus 1				
Н	L	L	Н	$F = \overline{A \oplus B}$	F = A Plus B	F = A Plus B Plus 1				
Н	L	Н	L	F≈B	$F = (A + \overline{B}) \text{ Plus AB}$	$F = (A + \overline{B})$ Plus AB Plus 1				
Н	L	Н	Н	F = AB	F = AB Minus 1	F = AB				
Н	Н	L	L	F = 1	F = A Plus A*	F = A Plus A Plus 1				
Н	Н	L	Н	$F = A + \overline{B}$	F = (A + B) Plus A	F = (A + B) Plus A Plus 1				
Н	Н	Н	L	F = A + B	$F = (A + \overline{B}) \text{ Plus A}$	$F = (A + \overline{B})$ Plus A Plus 1				
Н	Н	Н	Н	F = A	F = A Minus 1	F = A				

^{*}Each bit is shifted to the next more significant position.

General Description (Continued)



TL/F/6473-3

TABLE II

				<u> </u>	Active Low Data	<u> </u>
	Sele	ction		M = H		metic Operations
S3	S2	S1	SO	Logic Functions	C _n = L (no carry)	C _n = H (with carry)
L	L	L	L	F = Ā	F = A Minus 1	F = A
L	L	L	Н	$F = \overline{AB}$	F = AB Minus 1	F = AB
L	L	Н	L	$F = \overline{A} + B$	F = AB Minus 1	$F = A\overline{B}$
L	Ŀ	Н	Н	F = 1	F = Minus 1 (2's Compl)	F = Zero
L	Н	L	L	$F = \overline{A + B}$	$F = A Plus (A + \overline{B})$	$F = A Plus (A + \overline{B}) Plus 1$
L	Н	L	Н	$F = \overline{B}$	F = AB Plus (A + B)	$F = AB Plus (A + \overline{B}) Plus 1$
L '	Н	Н	L	$F = \overline{A \oplus B}$	F = A Minus B Minus 1	F = A Minus B
L	Н	Н	Н	$F = A + \overline{B}$	$F = A + \overline{B}$	$F = (A + \overline{B}) \text{ Plus 1}$
Н	L	L	L	F = \bar{A}B	F = A Plus (A + B)	F = A Plus (A + B) Plus 1
Н	L	L	Н	F = A B	F = A Plus B	F = A Plus B Plus 1
Н	L	Н	L	F = B	$F = A\overline{B} Plus (A + B)$	$F = A\overline{B} Plus (A + B) Plus 1$
Н	L	Н	Н	F = A + B	F = A + B	F = (A + B) Plus 1
Н	Н	L	L	F = 0	F = A Plus A*	F = A Plus A Plus 1
Н	Н	L	Н	$F = A + A\overline{B}$	F = AB Plus A	F = AB Plus A Plus 1
Н	Н	Н	L	F = AB	F = AB Plus A	$F = A\overline{B}$ Plus A Plus 1
Н	Н	Н	н	F = A	F = A	F = A Plus 1

^{*}Each bit is shifted to the next more significant position.

3

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Output Voltage (A = B Output) 5.5V

Operating Free Air Temperature Range

DM54S −55°C to +125°C DM74S 0°C to +70°C Storage Temperature Range −65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54S181			Units		
- Cymbol	rarameter	Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	V
V _{OH}	High Level Output Voltage (A = B Output)			5.5			5.5	٧
ЮН	High Level Output Current (All Except A = B)			-1			-1	mA
l _{OL}	Low Level Output Current			20			20	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	٧
ICEX	High Level Output Current (A = B Output)	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max, V_{IH} = Min$				250	μΑ
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		٧
	Voltage (All Except A = B)	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
lін	High Level Input	V _{CC} = Max	Mode			50	
	Current	$V_{l} = 2.7V$	A or B			150	μΑ
			S			200	μΛ
			Carry			250	
l _{IL}	Low Level Input	V _{CC} = Max	Mode			-2	
	Current	$V_{I} = 0.5V$	A or B			-6	mA
			S			-8	111/5
			Carry			-10	
los	Short Circuit Output Current (Any Output Except A = B)	V _{CC} = Max (Note 2)		-40		-100	mA
Icc	Supply Current	V _{CC} = Max (Note 3)			120	220	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: l_{CC} is measured for the following conditions: A. S0 through S3, M, and A inputs at 4.5V, all other inputs grounded and all outputs open. B. S0 through S3 and M inputs at 4.5V, all other inputs grounded and all outputs open.

Switching Characteristics $V_{CC} = 5V$, $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		i	From	То		DM54 S1			
Symbol	Parameter	Conditions		(Output)		280Ω, 15 pF	R _L = 2 C _L = §		Units
					Min	Max	Min	Max	<u> </u>
t _{PLH}	Propagation Delay Time, Low-to-High Level Output		C _n	C _n +4		10.5		14	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output		OΠ			10.5		14	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output		Any A	C _n +4		18.5		22	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM mode)	or B			18.5		22	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output		Any A	C _n +4		23		27	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)	or B	On 14		23		27	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V (SUM or	Cn	Any F		12		14	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	DIFF mode)	On	Ally!		12		14] "
^t PLH	Propagation Delay Time, Low-to-High Level Output		Any A	G		12		15	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM mode)	or B			12		15	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output		Any A or B	G		15		19	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)				15		20	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output		Any A 0V or B	Р		12		15	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM mode)				12		15	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output		Any A	Р		15		19	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)	or B			15		20	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output		A _i or B _i	Fi		16.5		20	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM mode)				16.5		20	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output		A _i or B _i	Fi		20		24	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)				22		24	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	1	A _i or B _i	Fi		20		24	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	(logic mode)				22		24	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output		Any A	A = B		23		26	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)	or B	7-0		30		33] ""

Parameter Measurement Information


Parameter	Input Under	Other Input Same Bit Apply Apply GND		Other	Data Inputs	Output Under	Output
T drumeter	Test			Apply 4.5V	Apply GND	Test	Waveform
t _{PLH}	A _i	Bį	None	None	Remaining A and B, C _n	Fi	Out-of-Phase
t _{PLH}	Bi	Ai	None	None	Remaining A and B, C _n	Fi	Out-of-Phase

Parameter	Input Under		r Input ne Bit	Other Da	ata Inputs	Output Under	Output
- urameter	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
t _{PLH}	Ai	B _i	None	Remaining A and B	C _n	Fi	In-Phase
t _{PLH}	- B _i	A _i	None	Remaining A and B	C _n	Fi	In-Phase
t _{PLH}	- A _i	B _i	None	None	Remaining A and B, C _n	Р	In-Phase
t _{PLH}	- B _i	A _i	None	None	Remaining A and B, C _n	Р	In-Phase
t _{PLH}	- A _i	None	Bi	Remaining B	Remaining A, C _n	G	In-Phase
t _{PLH}	- B _i	None	A _i	Remaining B	Remaining A, C _n	G	In-Phase
t _{PLH}	- C _n	None	None	All A	All B	Any F or C _n +4	In-Phase
t _{PLH}	Ai	None	B _i	Remaining B	Remaining A, C _n	C _n +4	Out-of-Phase
t _{PLH}	- B _i	None	Ai	Remaining B	Remaining A, C _n	C _n +4	Out-of-Phase

Parameter Measurement Information (Continued)

$\overline{\text{DIFF}}$ Mode Test Table Function Inputs: S1 = S2 = 4.5V, S0 = S3 = M = 0V

Parameter	Input Under		Input e Bit	Other Da	ata Inputs	Output Under	Output
raiailletei	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
t _{PLH}	Ai	None	B _i	Remaining A	Remaining B, C _n	Fi	In-Phase
t _{PLH}	Bi	Ai	None	Remaining A	Remaining B, C _n	Fi	Out-of-Phase
t _{PLH}	Ai	None	B _i	None	Remaining A and B, C _n	Р	In-Phase
t _{PLH}	Bį	Ai	None	None	Remaining A and B, C _n	Р	Out-of-Phase
t _{PLH}	Ai	Bi	None	None	Remaining A and B, C _n	G	In-Phase
t _{PLH}	Bi	None	A _i	None	Remaining A and B, C _n	G	Out-of-Phase
t _{PLH}	Ai	None	B _i	Remaining A	Remaining B, C _n	A = B	In-Phase
t _{PLH}	Bi	Ai	None	Remaining A	Remaining B, C _n	A = B	Out-of-Phase
t _{PLH}	- C _n	None	None	All A and B	None	C _n +4 or any F	In-Phase
t _{PLH}	- A _i	B _i	None	None	Remaining A, B, C _n	C _n +4	Out-of-Phase
t _{PLH}	B _i	None	Ai	None	Remaining A, B, C _n	C _n +4	In-Phase





DM54S182/DM74S182 Look-Ahead Carry Generators

General Description

These circuits are high-speed, look-ahead carry generators, capable of anticipating a carry across four binary adders or groups of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generate-carry, and propagate-carry functions are provided as shown in the pin designation table.

When used in conjunction with the 181 arithmetic logic unit, these generators provide high-speed carry look-ahead capability for any word length. Each S182 generates the look-ahead (anticipated carry) across a group of four ALU's and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n-bits. The method of cascading circuits to perform multi-level look-ahead is illustrated under typical application data.

Carry input and output of the ALU's are in their true form, and the carry propagate (P) and carry generate (G) are in negated form; therefore, the carry functions (inputs, outputs,

generate, and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU. Reinterpretations of carry functions, as explained on the 181 data sheet are also applicable to and compatible with the look-ahead generator. Positive logic equations for the \$182 are:

$$\begin{split} &C_{n+x} = \overline{G}0 + \overline{P}0 \ C_n \\ &C_{n+y} = \overline{G}1 + \overline{P}1 \ \overline{G}0 + \overline{P}1 \ \overline{P}0 \ C_n \\ &C_{n+z} = \overline{G}2 + \overline{P}2 \ \overline{G}1 + \overline{P}2 \ \overline{P}1 \ \overline{G}0 + \overline{P}2 \ \overline{P}1 \ \overline{P}0 \ C_n \\ &\overline{G} = \overline{G}3 \ (\overline{P}3 + \overline{G}2) \ (\overline{P}3 + \overline{P}2 + \overline{G}1) \\ &(\overline{P}3 + \overline{P}2 + \overline{P}1 + \overline{G}0) \\ &\overline{P} = \overline{P}3 \ \overline{P}2 \ \overline{P}1 \ \overline{P}0 \end{split}$$

Features

- Typical propagation delay time 7 ns
- Typical power dissipation 260 mW

Connection Diagram

Dual-in-Line Package INPUTS OUTPUTS VCC G2 Cn+x Cn+y C_{n+z} 16 6 GO GND P1 PO G3 P3 OUTPUT INPUTS

TL/F/6474 Order Number DM54S182J or DM74S182N

See NS Package Number J16A or N16E

Pin Designations

Designation	Pin Nos.	Function
G0, G1, G2, G3	3, 1, 14, 5	Active Low Carry Generate Inputs
P0, P1, P2, P3	4, 2, 15, 6	Active Low Carry Propagate Inputs
C _n	13	Carry Input
$C_{n+x}, C_{n+y}, C_{n+z}$	12, 11, 9	Carry Outputs
G	10	Active Low Carry Generate Output
Р	7	Active Low Carry Propagate Output
V _{CC}	16	Supply Voltage
GND	8	Ground

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54S182			!	Units	
Cymbol	i didilictor	Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
Іон	High Level Output Current			-1			-1	mA
loL	Low Level Output Current			20			20	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	5	Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
1 _{IH}	High Level Input	V _{CC} = Max	P0, P1 or G3			200	
	Current	$V_{l} = 2.7V$	P3			100	
			P2			150	μΑ
			Cn			50	μ, .
		G0, G2			350		
		G1			400		
I _I L	Low Level Input	V _{CC} = Max	P0, P1 or G3			-8	
	Current	$V_I = 0.5V$	P3			-4	
	}		P2			6	mA
			C _n			-2	
			G0, G2			-14	
			G1			-16	
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	
ICCH	Supply Current with	V _{CC} = Max	DM54		39	55	mA
	Outputs High	(Note 3)	DM74		39	55	
ICCL	Supply Currents with	V _{CC} = Max	DM54		69	99	mA
	Outputs Low	(Note 4)	DM74		69	109] ''''

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CCH} is measured with all outputs open, inputs P3 and G3 at 4.5V, and all other inputs grounded.

Note 4: I_{CCL} is measured with all outputs open, inputs G0, G1, and G2 at 4.5V, and all other inputs grounded.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)


		From (Input)		R _L =	280Ω			
Symbol	Parameter	To (Output)	C _L =	15 pF	C _L =	50 pF	Units	
		10 (Output)	Min	Max	Min	Min		
t _{PLH}	Propagation Delay Time Low to High Level Output	GN or PN to C _{n+x,y,z}		7		10	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	GN or PN to $C_{n+x, y, z}$		7		11	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	GN or PN to G		7.5		11	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	GN or PN to G		10.5		14	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	PN to P		6.5		10	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	PN to P		10		14	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	C_n to to $C_{n+x, y, z}$		10		13	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	C_n to to $C_{n+x, y, z}$		10.5		14	ns	



TL/F/6474-2

Typical Application

64-Bit ALU, Full-Carry Look Ahead in Three Levels



A and B inputs, and F outputs of 181 are not shown.



DM54S194/DM74S194 4-Bit Bidirectional Universal Shift Registers

General Description

These bidirectional shift registers are designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Parallel (broadside) load Shift right (in the direction Q_A toward Q_D) Shift left (in the direction Q_D toward Q_A) Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, high. The data are loaded into the associated flipflops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.


Clocking of the flip-flop is inhibited when both mode control inputs are low.

Features

- Parallel inputs and outputs
- Four operating modes:
 Synchronous parallel load
 Right shift
 Left shift
 Do nothing
- Positive edge-triggered clocking
- Direct overriding clear
- Typical clock frequency 105 MHz
- Typical power dissipation 425 mW

Connection Diagram

Dual-In-Line Package



Order Number DM54S194J or DM74S194N See NS Package Number J16A or N16E TL/F/6475-1

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Operating Free Air Temperature Range
DM54S -55°C to +125°C

DM54S -55°C DM74S 0°C

DM74S $0^{\circ}\text{C to } + 70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } + 150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol		arameter	1	DM54S194	1		DM74S19	4	Units
Oymboi	•	arameter	Min	Nom	Max	Min	Nom	Max	Oints
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input V	oltage	2			2			٧
V _{IL}	Low Level Input Vo	oltage			0.8			0.8	٧
Іон	High Level Output	Current			-1			-1	mA
loL	Low Level Output	Current			20			20	mA
f _{CLK}	Clock Frequency (Note 1)	0	105	70	0	105	70	MHz
fCLK	Clock Frequency (Note 2)	0	90	60	0	90	60	MHz
t _W	Pulse Width	Clock	7			7			ns
	(Note 3)	Clear	12			12			///3
tsu	Setup Time	Mode	11			11			ns
	(Note 3)	Data	5		}	5	}		113
t _H	Hold Time (Note 3)	3			3			ns
t _{REL}	Clear Release Tim	e (Note 3)	9			9			ns
T _A	Free Air Operating	Temperature	-55		125	0		70	°C

Note 1: $C_L = 15$ pF, $R_L = 280\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$. Note 2: $C_L = 50$ pF, $R_L = 280\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 3: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 4)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		•
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	٧
h	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 5.5V$				1	mA
Ин	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				50	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 5)	DM74	-40		-100	
Icc	Supply Current	V _{CC} = Max (Note 6)			85	135	mA
Mate 4. All to	rainale are at V - FV T - 05°C						

Note 4: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the SERIAL inputs, I_{CC} is tested with a momentary ground, then 4.5V applied to CLOCK.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input)		RL =	280Ω			
Symbol	Parameter	To (Output)	C _L = 15 pF		C _L =	Units		
			Min	Max	Min	Max		
f _{MAX}	Maximum Clock Frequency		70		60		MHz	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q		12		15	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q		16.5		20	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		18.5		23	ns	


Function Table

				Inputs							Out	puts	
Clear	Mo	de	Clock	Se	erial		Par	allel		QA	Q _B	Qc	QD
	S1	S0	Olook	Left	Right	A	В	С	D	ΨД	ω,		₩ D
L	Х	Х	Х	х	Х	Х	Х	Х	Χ	L	L	L	L
Н	Х	Х	L	X	Х	X	X	Х	Х	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
Н	Н	Н	1	X	Х	a	b	С	d	a	b	С	d
Н	L	Н	1	X	Н	X	X	Х	Х	Н	Q_{An}	Q_{Bn}	Q_{Cn}
Н	L	Н	1	Х	L	X	X	Х	Х	L	Q_{An}	Q_{Bn}	Q_{Cn}
Н	Н	L	1	н	Х	Х	X	Х	Х	Q _{Bn}	Q_{Cn}	Q_{Dn}	Н
Н	Н	L	1 ↑	L	Х	х	X	Х	Х	Q _{Bn}	Q_{Cn}	Q_{Dn}	L
Н	L	L	Х	Х	X	×	Х	Х	X	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}

H = High Level (steady state). L = Low Level (steady state). X = Don't Care (any input, including transitions).

Logic Diagram

S194



TL/F/6475-2


^{↑ =} Transition from low to high level.

a, b, c, d = The level of steady state input at inputs A, B, C, or D, respectively.

Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0} = The level of Q_A, Q_B, Q_C, or Q_D, respectively, before the indicated steady state input conditions were established.

 Q_{An} , Q_{Bn} , Q_{Cn} , Q_{Dn} = The level of Q_A , Q_B , Q_C respectively, before the most recent \uparrow transition of the clock.







DM54S195/DM74S195 4-Bit Parallel Access Shift Registers

General Description

These 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input, and a direct overriding clear. All inputs are buffered to lower the input drive requirements. The registers have two modes of operation:

Parallel (broadside) load

Shift (in the direction QA toward QD)

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the $J-\overline{K}$ inputs. These inputs permit the first stage to perform as a $J-\overline{K}$. D. or T-type flip-flop as shown in the truth table.


The high-performance S195, with a 105 MHz typical shift frequency, is particularly attractive for very high-speed data processing systems. In most cases existing systems can be upgraded merely by using this Schottky-clamped shift register

Features

- Synchronous parallel load
- Positive-edge-triggered clocking
- Parallel inputs and outputs from each flip-flop
- Direct overriding clear
- J and K inputs to first stage
- Complementary outputs from last stage
- For use in high-performance: accumulators/processors serial-to-parallel, parallel-to-serial converters
- Typical clock frequency 105 MHz
- Typical power dissipation 350 mW

Connection Diagram

Dual-In-Line Package



Order Number DM54S195J or DM74S195N See NS Package Number J16A or N16E TL/F/6476-1

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

 DM54S
 −55°C to +125°C

 DM74S
 0°C to +70°C

 Storage Temperature Range
 −65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Paramete	٠		DM54S195	;		DM74S195	i	Units
Symbol	raidillett		Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	9	2			2			V
V _{IL}	Low Level Input Voltage	Low Level Input Voltage			0.8			0.8	V
Іон	High Level Output Curre	ent			-1			-1	mA
loL	Low Level Output Curre	nt			20			20	mA
f _{CLK}	Clock Frequency (Note	1)	0	105	70	0	105	70	MHz
f _{CLK}	Clock Frequency (Note	Clock Frequency (Note 2)		90	60	0	90	60	MHz
t _W	Pulse Width	Clock	7			7			ns
	(Note 3)	Clear	12			12			113
t _{SU}	Setup Time	Shift/Load	11			11			ns
	(Note 3)	Data	5			5	,		113
t _H	Data Hold Time (Note 3)	3			3	1		ns
tREL	Shift/Load Release Tim	e (Note 3)	6			6			ns
	Clear Release Time (No	te 3)	9			9] 115
T _A	Free Air Operating Tem	perature	-55		125	0		70	°C

Note 1: $C_L = 15 \text{ pF}$, $R_L = 280\Omega$, $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5\text{V}$.

Note 2: C_L = 50 pF, R_L = 280 Ω , T_A = 25°C and V_{CC} = 5V.

Note 3: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 4)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	v
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				50	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 5)	DM74	-40		-100	'''
Icc	Supply Current	V _{CC} = Max (Note 6)			70	109	mA

Note 4: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: With all inputs open, SHIFT/LOAD grounded, and 4.5V applied to the J, K, and data inputs, I_{CC} is measured by applying a momentary ground, then 4.5V to the CLEAR and then applying a momentary ground then 4.5V to the CLOCK.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)


Symbol	Parameter	From (Input) To (Output)	C _L =	15 pF	C _L =	50 pF	Units
		To (Output)	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		70		60		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q		12		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q		16.5		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Any Q		18.5		23	ns

Function Table

			Inputs	;							Outputs		
Clear	Shift/	Clock	Ser	ial		Par	aliel		QA	Q _B	Qc	Q _D	$\overline{\mathbf{Q}}_{D}$
Olcai	Load	Olock	J	K	Α	В	С	D	СД	αв	Q.C	Qр	Q
L	Х	Х	Х	Х	Х	Х	Х	Х	L	L	L	L	Н
Н	L	↑	X	X	а	b	С	d	а	b	С	d	d
Н	Н	L	Х	X	X	Х	X) x	Q _{A0}	Q _{B0}	Q _{C0}	Q_{D0}	ପ୍D0
н	Н	↑	L	Н	Х	Х	X	X	Q _{A0}	Q _{A0}	Q _{Bn}	Q _{Cn}	\overline{Q}_{Cn}
Н	Н	↑	L	L	X	Х	×	X	L	Q _{An}	Q _{Bn}	Q _{Cn}	QCn
Н	Н	↑	Н	Н	X	X	X	Х	Н	Q _{An}	Q _{Bn}	Q _{Cn}	QCn
H	Н	1	Н	L	Х	Х	Х	Х	\overline{Q}_{An}	Q _{An}	Q _{Bn}	Q _{Cn}	\overline{Q}_{Cn}

H = High Level (steady state), L = Low Level (steady state), X = Don't Care (any input, including transitions)

Logic Diagram



TL/F/6476-2


^{↑ =} Transition from low to high level

a, b, c, d = The level of steady state input at A, B, C, or D, respectively.

QA0, QB0, QC0, QD0 = The level of QA, QB, QC, or QD, respectively, before the indicated steady state input conditions were established.

 Q_{An} , Q_{Bn} , Q_{Cn} = The level of Q_{A} , Q_{B} , Q_{C} , respectively, before the most recent transition of the clock.







DM54S240/DM74S240, DM54S241/DM74S241, DM54S244/DM74S244 Octal TRI-STATE® **Buffers/Line Drivers/Line Receivers**

General Description

These buffers/line drivers are designed to improve both the performance and PC board density of TRI-STATE buffers/ drivers employed as memory-address drivers, clock drivers. and bus-oriented transmitters/receivers. Featuring 400 mV of hysteresis at each low current PNP data line input, they provide improved noise rejection and high fanout outputs, and can be used to drive terminated lines down to 133Ω .


Features

- TRI-STATE outputs drive bus lines directly
- PNP inputs reduce DC loading on bus lines
- Hysteresis at data inputs improves noise margins

- Typical I_{OL} (sink current)
 - 54S 48 mA
 - 74S 64 mA
- Typical I_{OH} (source current) 54S -12 mA
 - 74S -15 mA
- Typical propagation delay times Inverting 4.5 ns Noninverting 6 ns
- Typical enable/disable times 9 ns
- Typical power dissipation (enabled) Inverting 450 mW Noninverting 538 mW

Connection Diagrams


Dual-In-Line Package



TL/F/6478-1

Order Number DM54S240J. DM74S240WM or DM74S240N See NS Package Number J20A, M20B or N20A


Dual-In-Line Package



TL/F/6478-2

Order Number DM54S241J or DM74S241N See NS Package Number J20A or N20A

Dual-In-Line Package



TL/F/6478-3

Order Number DM54S244J, DM74S244WM or DM74S244N See NS Package Number J20A, M20B or N20A

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

DM54S -55°C to +125°C DM74S 0°C to +70°C

Storage Temperature Range $-65^{\circ}\text{C to} + 150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54S			Units		
Symbol	raidiletei	Min	Тур	Max	Min	Тур	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.5	V
V _{IH}	High Level Input Voltage	2			2	ļ		V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
Іон	High Level Output Current			-12			-15	mA
loL	Low Level Output Current			48			64	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions			Min	Typ (Note 1)	Max	Units
Vį	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$					-1.2	٧
H _{ys}	Hysteresis (V _{T+} - V _{T-}) (Data Inputs Only)	V _{CC} = Min			0.2	0.4		٧
V _{OH}	High Level Output Voltage	$V_{CC} = 4.75V, V_{IH} = 2V$ $V_{IL} = 0.8V, I_{OH} = -1 \text{ mA}$		DM74	2.7			
		$V_{CC} = Min, V_{IH} = 2V$ $V_{IL} = 0.8V, I_{OH} = -3 \text{ mA}$			2.4	3.4		V
		$V_{CC} = Min, V_{IH} = 2V$ $V_{IL} = 0.5V, I_{OH} = Max$			2			
V _{OL}	Low Level Output Voltage	V _{CC} = Min		DM54			0.55	· v
		$V_{IL} = 0.8V, V_{I}$		DM74			0.55	
lozh	Off-State Output Current, High Level Voltage Applied	$V_{CC} = Max$ $V_{IL} = 0.8V$ $V_{IH} = 2V$	V _O = 2.4V				50	μΑ
lozL	Off-State Output Current, Low Level Voltage Applied		V _O = 0.5V				-50	μΑ
1,	Input Current at Maximum Input Voltage	V _{CC} = Max	V _I = 5.5V				1	mA
ŀн	High Level Input Current	V _{CC} = Max	V _I = 2.7V				50	μΑ
l _{IL}	Low Level Input Current	V _{CC} = Max	V _I = 0.5V	Any A			-400	μΑ
				Any G			-2	mA

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Condition	ons	Min	Typ (Note 1)	Max	Units
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-50		-225	mA
CC	Supply	Outputs	DM54S240		80	123	
	Current	High	DM74S240		80	135	
			DM54S241, 244		95	147	
			DM74S241, 244		95	160	
		Outputs	DM54S240		100	145	
i		Low	DM74S240		100	150	mA
			DM54S241, 244		120	170	IIIA
			DM74S241, 244		120	180	
		Outputs	DM54S240		100	145	
		Disabled	DM74S240		100	150	
			DM54S241, 244		120	170	
	1		DM74S241, 244		120	180	

Note 1: All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time and duration should not exceed one second.

Switching Characteristics $V_{CC} = 5V$, $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	C	onditions	Min	Max	Units	
tpLH	Propagation Delay Time	C _L = 45 pF	DM54/74S240	2	7	ns	
	Low to High Level Output	$R_L = 90\Omega$	DM54/74S241, 244	2	9	1 115	
t _{PHL}	Propagation Delay Time	C _L = 45 pF	DM54/74S240	2	7	ns	
	High to Low Level Output	$R_L = 90\Omega$	DM54/74S241, 244	2	9	113	
t _{PZL}	Output Enable Time to	C _L = 45 pF	DM54/74S240	3	15	ns	
	Low Level	$R_L = 90\Omega$	DM54/74S241, 244	3	15	113	
t _{PZH}	Output Enable Time to	C _L = 45 pF	DM54/74S240	2	10	ns	
	High Level	R _L = 90Ω	DM54/74S241, 244	3	12	1.13	
, 1	Output Disable Time	$C_L = 5 pF$	DM54/74S240	4	15	ns	
	from Low Level	$R_L = 90\Omega$	DM54/74S241, 244	2	15	110	
t _{PHZ}	Output Disable Time	C _L = 5 pF	DM54/74S240	2	9	ns	
	from High Level	$R_L = 90\Omega$	DM54/74S241, 244	2	9		
t _{PLH}	Propagation Delay Time	C _L = 150 pF	DM54/74S240	3	10	ns	
	Low to High Level Output	$R_L = 90\Omega$	DM54/74S241, 244	4	12		
t _{PHL}	Propagation Delay Time	C _L = 150 pF	DM54/74S240	3	10	ns	
	High to Low Level Output	$R_L = 90\Omega$	DM54/74S241, 244	4	12	1 ns	
t _{PZL}	Output Enable Time to	C _L = 150 pF	DM54/74S240	6	21	ns	
	Low Level	$R_L = 90\Omega$	DM54/74S241, 244	6	21		
t _{PZH}	Output Enable Time to	C _L = 150 pF	DM54/74S240	4	12	ns	
	High Level	$R_L = 90\Omega$	DM54/74S241, 244	4	15	7 118	

DM54S251/DM74S251 TRI-STATE® 1 of 8 Line Data Selector/Multiplexer

General Description


These data selectors/multiplexers contain full on-chip binary decoding to select one-of-eight data sources, and feature a strobe-controlled TRI-STATE output. The strobe must be at a low logic level to enable these devices. The TRI-STATE outputs permit direct connection to a common bus. When the strobe input is high, both outputs are in a high-impedance state in which both the upper and lower transistors of each totem pole output are off, and the output neither drives nor loads the bus significantly. When the strobe is low, the outputs are activated and operate as standard TTL totempole outputs.

To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable time is shorter than the average output enable time.

Features

- TRI-STATE version of S151
- Interface directly with system bus
- Perform parallel-to-serial conversion
- Permit multiplexing from N-lines to one line
- Complementary outputs provide true and inverted data
- Max no. of common outputs 54S 39
 - 74S 129
- Typical propagation delay time (D to Y) 8 ns
- Typical power dissipation 275 mW

Connection Diagram



TL/F/6480-1

Order Number DM54S251J or DM74S251N See NS Package Number J16A or N16E

Function Table

	l	nputs		Outp	outs
	Select		Strobe	v	w
С	В	Α	S		
Х	Х	Х	Н	Z	Z
L	L	L	L	D0	D0
L	L	н	L	D1	D1
L	Н	L	L	D2	D2
L	Н	Н	L	D3	D3
H	L	L	L	D4	D4
Н	L	Н	L	D5	D5
Н	Н	L	L	D6	D6
Н	Н	Н	L	D7	D7

H = High Logic Level, L = Low Logic Level

X = Don't Care, Z = High Impedance (Off)

D0, D1 ... D7 = The Level of the respective D input

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54S -55°C to +125°C DM74S 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54S251			DM74S251			
Cymbol	1 arameter	Min	Nom	Max	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage	2			2			V	
V _{IL}	Low Level Input Voltage			0.8			0.8	V	
Іон	High Level Output Current			-2			-6.5	mA	
loL	Low Level Output Current			20			20	mA	
TA	Free Air Operating Temperature	-55		125	0		70	°C	

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.4	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.4	3.2		•
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$	V _{IH} = Min, V _{IL} = Max			0.5	٧
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l _{IH}	High Level Input	$V_{CC} = Max, V_1 = 2.7V$				50	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA
l _{OZH}	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4$ $V_{IH} = Min, V_{IL} = Max$				50	μΑ
I _{OZL}	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.5$ $V_{IH} = Min, V_{IL} = Max$		/		-50	μΑ
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
-	Output Current	(Note 2)	(Note 2) DM74			-100	IIIA
lcc	Supply Current	V _{CC} = Max (Note 3)			55	85	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 3: $I_{\mbox{\footnotesize CC}}$ is measured with the outputs open and all inputs at 4.5V.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

		From (Innut)		R _L =	280Ω		
Symbol	Parameter	From (Input) To (Output)	C _L =	15 pF	CL =	50 pF	Units
		To (Output)	Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	A, B, or C (4 Levels) to Y		18		21	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A, B, or C (4 Levels) to Y		19.5		23	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A, B, or C (3 Levels) to W		15		18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A, B, or C (3 Levels) to W		13.5		17	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	D to Y		12		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	D to Y		12		15	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	D to W		7		10	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	D to W		7		10	ns
t _{PZH}	Output Enable Time to High Level Output	Strobe to Y				19.5	ns
t _{PZL}	Output Enable Time to Low Level Output	Strobe to Y				21	ns
t _{PHZ}	Output Disable Time to High Level Output (Note 1)	Strobe to Y		8.5			ns
t _{PLZ}	Output Disable Time to Low Level Output (Note 1)	Strobe to Y		14			ns
t _{PZH}	Output Enable Time to High Level Output	Strobe to W				19.5	ns
t _{PZL}	Output Enable Time to Low Level Output	Strobe to W				21	ns
t _{PHZ}	Output Disable Time to High Level Output (Note 1)	Strobe to W		8.5			ns
t _{PLZ}	Output Disable Time to Low Level Output (Note 1)	Strobe to W		14			ns

Note 1: C_L = 5 pF.

Logic Diagram



DM54S253/DM74S253 Dual TRI-STATE® 1 of 4 Line Data Selectors/Multiplexers

General Description

Each of these Schottky-clamped data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR gates. Separate output control inputs are provided for each of the two four-line sections.


The TRI-STATE outputs can interface directly with data lines of bus-organized systems. With all but one of the common outputs disabled (at a high impedance state), the low impedance of the single enable output will drive the bus line to a high or low logic level.

Features

- TRI-STATE version of S153 with same pin-out
- Schottky-diode-clamped transistors
- Permits multiplexing from N lines to 1 line
- Performs parallel-T-serial conversion
- Strobe/output control
- High fan-out totem-pole outputs
- Typical propagation delay From data to output 6 ns From select to output 12 ns
- Typical power dissipation 275 mW

Connection Diagram

Dual-In-Line Package



TL/F/6481-1

Order Number DM54S253J, DM54S253W or DM74S253N NS Package Number J16A, N16E or W16A

Function Table

1	ect uts		Data Inputs		Output Control	Output	
В	Α	CO	C1	C2	СЗ	G	Y
X	Х	х	Х	Х	Х	Н	Z
L	L	L	Χ	Χ	Х	L	L
L	L	Н	Χ	Χ	Χ	L	н
L	Н	Х	L	Χ	Χ	L	L
L	Н	Х	Н	Χ	Χ	L	н
Н	L	Х	Χ	L	Χ	L	L
Н	L	Х	Χ	Н	Х	L	Н
Н	Н	Х	Χ	Χ	L	L	L
Н	Н	Х	Χ	Х	Н	L	н

Address inputs A and B are common to both sections.

H = High Level, L = Low Level, X = Don't Care, Z = High Impedance

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54S -55°C to +125°C DM74S 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54S253				Units		
Symbol	Falametei	Min	Nom	Max	Min	Nom	Max	Oints
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			8.0	V
Гон	High Level Output Current			-2			-6.5	mA
loL	Low Level Output Current			20			20	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.4	3.4		٧
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.4	3.2		•
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	·V
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
Iн	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				50	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA
l _{OZH}	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$				50	μΑ
l _{OZL}	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.5V$ $V_{IH} = Min, V_{IL} = Max$				-50	μΑ
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2) DM74		-40		-100	111/4
lcc	Supply Current	V _{CC} = Max (Note 3)			55	70	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open.


/ ۵	
•	
-	

TL/F/6481-2

 $\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$ $R_L = 280\Omega$ From (input) $C_L = 50 pF$ Symbol $C_L = 15 pF$ Units **Parameter** To (Output) Min Max Min Max Propagation Delay Time Data tpLH 9 12 ns Low to High Level Output to Y Data Propagation Delay Time t_{PHL} 9 12 ns High to Low Level Output to Y Propagation Delay Time Select t_{PLH} 18 21 ns Low to High Level Output to Y Propagation Delay Time Select tpHI 18 21 ns High to Low Level Output to Y Output Enable Time Output Control t_{PZH} 16.5 19.5 ns to High Level Output to Y **Output Control Output Enable Time** t_{PZL} 18 21 ns to Low Level Output to Y Output Control Output Disable Time to t_{PHZ} 9.5 ns High Level Output (Note 1) to Y Output Control Output Disable Time t_{PLZ} 15 ns to Low Level Output (Note 1) to Y

Note 1: C_L = 5 pF.

Logic Diagram





DM54S257/DM74S257, DM54S258/DM74S258 TRI-STATE® Quad 1 of 2 Data Selectors/Multiplexers

General Description

These Schottky-clamped high-performance multiplexers feature TRI-STATE outputs that can interface directly with data lines of bus-organized systems. With all but one of the common outputs disabled (at a high impedance state), the low impedance of the single enabled output will drive the bus line to a high or low logic level. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output enable circuitry is designed such that the output disable times are shorter than the output enable times.


This TRI-STATE output feature means that n-bit (paralleled) data selectors with up to 258 sources can be implemented for data buses. It also permits the use of standard TTL registers for data retention throughout the system.

Features


- TRI-STATE versions S157, S158, with same pin-outs
- Schottky-clamped for significant improvement in A-C performance
- Provides bus interface from multiple sources in highperformance systems
- Average propagation delay from data input S257 4.8 ns S258 4 ns
- Typical power dissipation S257 320 mW S258 280 mW

Connection Diagrams

Dual-In-Line Package



Dual-In-Line Package



TL/F/6482-1

TL/F/6482-2

Order Number DM54S257J, DM54S258J, DM54S257W, DM74S257N or DM74S258N See NS Package Number J16A, N16E or W16A

Function Table

	Inputs			Output Y			
Output Control	Select	А	В	S257	S258		
Н	Х	Х	X	Z	Z		
L	L	L	Х	L	Н		
L	L	Н	X	н	L		
L	н	×	L	L	Н		
L	Н	Х	Н	Н	L		

H = High Level, L = Low Level, X = Don't Care

Z = High Impedance (off)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54S257			1	Units			
Symbol	raiameter	Min	Nom	Max	Min	Nom	Max	Omito	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage	2			2			V	
V _{IL}	Low Level Input Voltage			0.8			0.8	V	
Іон	High Level Output Current			-2			-6.5	mA	
loL	Low Level Output Current			20			20	mA	
TA	Free Air Operating Temperature	-55		125	0		70	°C	

'S257 Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_{J} = -18 \text{ mA}$				-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.4	3.4		>
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.4	3.2		•
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	>
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l _{IH}	High Level Input	V _{CC} = Max	Select			100	μΑ
	Current	$V_l = 2.7V$	Other			50	μιτ
I _I L	Low Level Input	V _{CC} = Max,	Select			-4	mA
	Current	$V_I = 0.5V$	Other			-2	1117
lozh	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$				50	μΑ
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.5V$ $V_{IH} = Min, V_{IL} = Max$				-50	μΑ
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	
ССН	Supply Current with Outputs High	V _{CC} = Max (Note 3)			44	68	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max (Note 3)			60	93	mA
lccz	Supply Current with Outputs Disabled	V _{CC} = Max (Note 3)			64	99	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: ICC is measured with all outputs open and all possible inputs grounded, while achieving the stated output conditions.

'S257 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input)		R _L =	280Ω		
Symbol	Parameter	To (Output)	$C_L = 15 pF$		C _L =	50 pF	Units
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Output		7.5		11	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Output		6.5		10	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Output		15		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Output		15		16	ns
t _{PZH}	Output Enable Time to High Level Output	Output Control to Y		19.5		23	ns
t _{PZL}	Output Enable Time to Low Level Output	Output Control to Y		21		24	ns
t _{PHZ}	Output Disable Time to High Level Output (Note 1)	Output Control to Y		8.5			ns
[†] PLZ	Output Disable Time to Low Level Output (Note 1)	Output Control to Y		14			ns

Note 1: $C_L = 5 pF$.

Recommended Operating Conditions

Symbol	Parameter		DM54S258			Units		
Gymbol		Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	V
loн	High Level Output Current			-2			-6.5	mA
loL	Low Level Output Current			20			20	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

'S258 Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.4	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.4	3.2		
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	٧
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I _{IH}	High Level Input	V _{CC} = Max,	Select			100	μΑ
	Current	$V_I = 2.7V$	Other			50	μΛ
l _{IL}	Low Level Input	V _{CC} = Max,	Select			-4	mA
	Current	V _I = 0.5V Other				-2] ""^

'S258 Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted) (Continued)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
lozh	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$				50	μΑ
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.5V$ $V_{IH} = Min, V_{IL} = Max$				-50	μΑ
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	
Іссн	Supply Current with Outputs High	V _{CC} = Max (Note 3)			36	56	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max (Note 3)			52	81	mA
I _{CCZ}	Supply Current with Outputs Disabled	V _{CC} = Max (Note 3)			56	87	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all possible inputs grounded, while achieving the stated output conditions.

'S258 Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input)		R _L =	280Ω]
Symbol	Parameter	To (Output)	$C_L = 15 pF$		C _L =	50 pF	Units
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Output		6		9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Output		6		9	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Output		12		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Output		12		15	ns
t _{PZH}	Output Enable Time to High Level Output	Output Control to Y		19.5		23	ns
t _{PZL}	Output Enable Time to Low Level Output	Output Control to Y		21		24	ns
t _{PHZ}	Output Disable Time to High Level Output (Note 1)	Output Control to Y		8.5			ns
t _{PLZ}	Output Disable Time to Low Level Output (Note 1)	Output Control to Y		14			ns

Note 1: $C_L = 5 pF$.

Logic Diagrams S257 CONTROL (2) A 1 (4) Y1 B1 (3) A2 (5) (7) Y2 B2 (6) A3 (11) (9) Y3 B3 (10) A4 (14) (12) Y4 B4 (13) SELECT (1) TL/F/6482-3 S258 CONTROL (15) (4) Y1 B1 (3) A2 (5) (7) Y2 B2 (6) A3(11) B3----A4-(12) Y4 (13) B4 SELECT (1) TL/F/6482-4

DM54S280/DM74S280 9-Bit Parity Generators/Checkers

General Description

These universal, nine-bit parity generators/checkers utilize Schottky-clamped TTL high-performance circuitry, and feature odd/even outputs to facilitate operation of either odd or even parity applications. The word-length capability is easily expanded by cascading.

The S280 can be used to upgrade the performance of most systems utilizing the DM74180 parity generator/checker. Although the S280 is implemented without expander inputs, the corresponding function is provided by the availability of all input at pin 4, and no internal connection at pin 3. This permits the S280 to be substituted for the 180 in existing designs to produce an identical function, even if S280's are mixed with existing 180's.


Input buffers are provided so that each input represents only one normal 74S load, and full fan-out to 10 normal Series 74S loads is available from each of the outputs at low logic levels. A fan-out to 20 normal Series 74S loads is provided at high logic levels, to facilitate connection of unused inputs to used inputs.

Features

- Generates either odd or even parity for nine data lines
- Cascadable for N-bits
- Can be used to upgrade existing systems using MSI parity circuits
- Typical data-to-output delay—14 ns

Connection Diagram

Dual-In-Line Package



TL/F/6483-1

Order Number DM54S280J, DM54S280W, DM74S280M or DM74S280N See NS Package Number J14A, M14A, N14A or W14B

Function Table

Number of Inputs (A	Outputs				
Thru I) that are High	$\Sigma \; \text{Even}$	$\Sigma \; \text{Odd}$			
0, 2, 4, 6, 8	Н	٦			
1, 3, 5, 7, 9	L	Н			

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54S280			DM74S280			
- Jillioi		Min	Nom	Max	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage	2			2			V	
V _{IL}	Low Level Input Voltage			0.8			0.8	٧	
Юн	High Level Output Current			-1			-1	mA	
loL	Low Level Output Current			20			20	mA	
TA	Free Air Operating Temperature	-55		125	0		70	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condition	ons	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I =	-18 mA			-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$	•	2.7	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	٧
iį	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
lін	High Level Input Current	V _{CC} = Max, V _I	= 2.7V			50	μΑ
liL	Low Level Input Current	V _{CC} = Max, V _I	= 0.5V			-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	111/5
lcc	Supply Current	V _{CC} Max (Note	3)		67	105	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all inputs grounded and all outputs open.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	$R_L = 280\Omega$ $C_L = 15 pF$		$egin{aligned} \mathbf{R_L} &= 280\Omega \ \mathbf{C_L} &= 50\ \mathbf{pF} \end{aligned}$		Units	
		10 (Output)	Min	Max	Min	Max		
^t PLH	Propagation Delay Time Low to High Level Output	Data to Σ Even		21		24	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Σ Even		18		21	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Σ Odd		21		24	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Σ Odd		18		21	ns	

Logic Diagram



Typical Applications

Three S280's can be used to implement a 25-line parity generator/checker. This arrangement will provide parity in typically 25 ns. (See *Figure 1*.)

As an alternative, the outputs of two or three parity generators/checkers can be decoded with a 2-input (S86) or 3-input (S135) exclusive-OR gate for 18 or 27-line parity applications.

Longer word lengths can be implemented by cascading S280's. As shown in *Figure 2*, parity can be generated for word lengths up to 81 bits in typically 25 ns.




FIGURE 1. 25-Line Parity/Generator Checker




FIGURE 2. 81-Line Parity/Generator Checker



DM54S283/DM74S283 4-Bit Binary Adders with Fast Carry

General Description


These full adders perform the addition of two 4-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. These adders feature full internal look ahead across all four bits. This provides the system designer with partial lookahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion.

Features

- Full-carry look-ahead across the four bits
- Systems achieve partial look-ahead performance with the economy of ripple carry
- Typical add times Two 8-bit words 15 ns Two 16-bit words 30 ns
- Typical power dissipation 510 mW

Connection Diagram



Order Number DM54S283J or DM74S283N See NS Package Number J16A or N16E

TL/F/6484-1

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

DM54S -55°C to +125°C DM74S 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54S283	3		Units		
Oyillboi	Parameter	Min	Nom	Max	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
ЮН	High Level Output Current (Output C4)			-0.5			-0.5	4
	High Level Output Current (Other Outputs)			-1			-1	mA
loL	Low Level Output Current (Output C4)			10			10	
	Low Level Output Current (Other Outputs)			20		•	20	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Condition	ons	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18$	mA			-1.2	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min I _{OH} = Max	I _{OH} = Max		3.4		.,
		V _{IL} = Max V _{IH} = Min	DM74	2.7	3.4		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5$	/			1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7$	/			50	μΑ
IL.	Low Level Input Current	$V_{CC} = Max, V_I = 0.5$	/			-2	mA
los	Short Circuit	V _{CC} = Max	C4 Output	-20		-100	
	Output Current	(Note 2)	Other Outputs	-40		-100	mA
I _{CC1}	Supply Current	V _{CC} = Max (Note 3)			80	120	mA
I _{CC2}	Supply Current	V _{CC} = Max (Note 4)			95	160	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC1} is measured with all outputs open, all B inputs low and all other inputs at 4.5V.

Note 4: I_{CC2} is measured with all outputs open and all inputs at 4.5V.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

			ı	RL =	280Ω		
Symbol	Parameter	From (Input) To (Output)	C _L =	15 pF	C _L =	50 pF	Units
		10 (Output)	Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	C0 to Σ1 or Σ2		18		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C0 to Σ1 or Σ2		18		20	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	C0 to Σ3		18		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C0 to Σ3		18		20	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	C0 to Σ4		18		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C0 to Σ4		18		20	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A _i , B _i to S _i		18		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A _i , B _i to S _i		18		20	ns
t _{PLH}	Propagation Delay Time Low to High Level Output (Note 1)	C0 to Σ4		11		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output (Note 1)	C0 to Σ4		11		15	ns
tpLH	Propagation Delay Time Low to High Level Output (Note 1)	A _i , B _i to C4		12		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output (Note 1)	A _i , B _i to C4		12		16	ns

Note 1: $R_L = 560\Omega$.

Function Table

JII I abic	<u>- </u>								
					Out	put			
Ing	out		When CO	= L		When CO = H			
				WI	nen C2 = L		Wh	en C2 = H	
B1 /	A2	B2 /	Σ1	Σ2	C2	Σ1	Σ2	C2	
B3	A4	B4	Σ3	Σ4	C4	Σ3	Σ4	C4	
L	L	L	L	L	L	H	L	L	
L	L	L	Н	L	L	L	H	L	
Н	L	L	Н	L	L	L	н	L	
Н	L	L	L	L H		L H		L	
L	Н	L	L	н	L	Н	н	L	
L	н	L	Н	Н	L	L	L	н	
Н	H	L	Н	Н	L	L	L	н	
н	Н	L	L	L	Н	Н	L	Н	
L	L	Н	L	. н	L	Н	н	L	
L	Ĺ	Н	Н	н	L	L	L	Н	
н	L	Н	۱н	н	l L	L	L	Н	
н	ł L	l н	L	L	∣ н	н	L	I н	
L	Н	Н	L	Ĺ	Н	н	Ĺ	Н	
ĺĹ			ΙĤ	ΙĒ		L	ΙÑ	Н	
ΙÑ				l Ē		Ĺ		Н	
H	H	Н	Ĺ	H	H	Ĥ	Н	Н	
	B1 B3 L L H H L L H H L L H H H L L H	B1 A2 A4 L L L H L H L H L H L H H H H H L L H H H H H H H	B1	Input When CO =	Input When CO = L Wind CO = L Wind CO = L Wind CO = L Wind CO = L Wind CO = L Wind CO = L Wind CO = L Wind CO = L Wind CO = L E E E E E E E E E	Input When CO = L When C2 = L	Note	Note	

H = High Level, L = Low Level

TL/F/6484-3

Note: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs Σ1 and Σ2 and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs Σ3, Σ4, and C4.



DM74S299 TRI-STATE® 8-Bit Universal Shift/Storage Registers

Description

This Schottky TTL eight-bit universal register features multiplexed inputs/outputs to achieve full eight bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table.


Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, high. This places the TRI-STATE outputs in a high-impedance state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. A direct overriding input is provided to clear the register whether the outputs are enabled or off.

Features

- Multiplexed inputs/outputs provide improved bit density
- Four modes of operation:
 Hold (Store) Shift Left
 Shift Right Load Data
- TRI-STATE outputs drive bus lines directly
- Can be cascaded for N-bit word lengths
- Operates with outputs enabled or at high Z
- Guaranteed shift (clock) frequency 50 MHz
- Typical power dissipation 700 mW

Connection Diagram

Dual-In-Line Package



Order Number DM74S299N See NS Package Number N20A TL/F/6485-1

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V Operating Free Air Temperature Range

DM74S

0°C to +70°C Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter			DM74S299		Units
Symbol	Faranietei		Min	Nom	Max	Oints
V _{CC}	Supply Voltage		4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2			٧
V _{IL}	Low Level Input Voltage				0.8	٧
ГОН	High Level Output Current (QA thru QH)				-6.5	mA
	High Level Output Current (QA', QH')				-0.5	"'^
loL	Low Level Output Current (Q _A thru Q _H)				20	mA
	High Level Output Current $(Q_{A'}, Q_{H'})$				6	1 ""
fCLK	Clock Frequency (Note 2)		0	70	50	MHz
f _{CLK}	Clock Frequency (Note 3)		0	60	40	MHz
tw	Pulse Width (Note 5)	Clock High	10			
		Clock Low	10			ns
		Clear Low	10			
t _{su}	Setup Time (Notes 4 & 5)	Select	15↑			
		Data High	7↑			ns
		Data Low	5↑			
t _H	Hold Time (Notes 4 & 5)		5↑			ns
t _{REL}	Clear Release Time (Note 5)		10↑			ns
TA	Free Air Operating Temperature		0		70	°C

Note 1: The symbol (1) indicates the rising edge of the clock pulse is used for reference.

Note 2: $C_L = 15$ pF, $R_L = 280\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 3: $C_L = 50$ pF, $R_L = 280\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 4: Data includes the two serial inputs and the eight input/output data lines.

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	1	Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$				-1.2	٧
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max$	Q _A thru Q _H	2.4	3.2		v
	Voltage	V _{IL} = Max, V _{IH} = Min	Q _{A'} , Q _{H'}	2.7	3.4		
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	V
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
ІІН	High Level Input Current	V _{CC} = Max V _I = 2.7V	A thru H, S0, S1			100	μΑ
			Any Other			50	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Conc	litions	Min	Typ (Note 1)	Max	Units
I _{IL}	Low Level Input	V _{CC} = Max	Clock, Clear			-2	
	Current	$V_l = 0.5V$	S0, S1			-0.5	mA
	1	<u> </u>	Other			-0.25	
lozh	Off-State Output Current with High Level Output Voltage Applied (Q _A thru Q _H)	$V_{CC} = Max, V$ $V_{IH} = Min, V_{IL}$	•			100	μΑ
I _{OZL}	Off-State Output Current with Low Level Output Voltage Applied (Q _A thru Q _H)	$V_{CC} = Max, V$ $V_{IH} = Min, V_{IL}$	_			-250	μΑ
los	Short Circuit Output Current (Q _A thru Q _H)	V _{CC} = Max (N	lote 2)	-40		-100	mA
	Short Circuit Output Current (Q _{A'} , Q _{H'})	V _{CC} = Max (N	lote 2)	-20		-100	IIIA
Icc	Supply Current	V _{CC} = Max			140	225	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

$\textbf{Switching Characteristics} \ \ \text{at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ} \text{C (See Section 1 for Test Waveforms and Output Load)}$

				R _L = 280	Ω (Note 2))		
Symbol	Parameter	From (Input) To (Output)	C _L =	15 pF	C _L =	50 pF	Units	
			Min	Max	Min	Max		
f _{MAX}	Maximum Clock Frequency	(Note 3)	50		40		MHz	
t _{PLH}	Propagation Delay Time Low to High Level Output (Note 2)	Clock to $Q_{A'}$ or $Q_{H'}$		20		22	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output (Note 2)	Clock to Q _{A'} or Q _H '		20		23	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q _A thru Q _H				21	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q _A thru Q _H				21	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output (Note 2)	Clear to Q _A , or Q _H ,		21		24	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q _A thru Q _H				24	ns	
t _{PZH}	Output Enable Time to High Level Output	G G G G C A C C C C C C C C C C C				18	ns	
t _{PZL}	Output Enable Time to Low Level Output	G1, G2 to Q _A thru Q _H				18	ns	
t _{PHZ}	Output Disable Time to High Level Output (Note 1)	G G G C C A C C C C C C C C C C		12			ns	
t _{PLZ}	Output Disable Time to Low Level Output (Note 1)	G1, G2 to Q _A thru Q _H		12			ns	

Note 1: $C_L = 5 pF$.

Note 2: $R_L = 1K\Omega$ for delays measured to $Q_{A'}$ and $Q_{H'}$.

Note 3: For testing f_{MAX} all outputs are loaded simultaneously.

Function Table

				Inpu	its				Inputs/Outputs								Outputs	
Mode	Clear	Fund Sel			put itrol	Clock	Se	rial	A/Q _A	B/Q _B	C/Q _C	D/Q _D	E/Q _E	F/Q _F	G/Q _G	H/Q _H	Q _A ,	Q _H
		S1	SO	G1†	G 2†		SL	SR										
Clear	ال ال	X L	L	L	L L	×	X X	X	L L	L L	L	L L	L L	L L	L L	L L	L	L L
Hold	H	L X	L X	L L	L L	X	X X	X X	Q _{A0} Q _{A0}	Q _{B0} Q _{B0}	Q _{C0}	Q _{D0}	Q _{E0}	Q _{F0}	Q _{G0}	Q _{H0} Q _{H0}		Q _{H0} Q _{H0}
Shift Right	H	L L	H H	L L	L L	↑	X X	H	H	Q _{An} Q _{An}	Q _{Bn} Q _{Bn}	Q _{Cn}	Q _{Dn} Q _{Dn}	Q _{En} Q _{En}	Q _{Fn} Q _{Fn}	Q _{Gn} Q _{Gn}	H	Q _{Gn} Q _{Gn}
Shift Left	H	H	L L	L L	L L	↑	H	X X	Q _{Bn} Q _{Bn}	Q _{Cn} Q _{Cn}	Q _{Dn} Q _{Dn}	Q _{En} Q _{En}	Q _{Fn} Q _{Fn}	Q _{Gn} Q _{Gn}	Q _{Hn} Q _{Hn}	H L	Q _{Bn} Q _{Bn}	H L
Load	Н	Н	Н	х	Х	1	x	х	а	b	С	d	е	f	g	h	а	h

[†]When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected

a...h = the level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals.

 $[\]mathbf{Q}_{A0}...\mathbf{Q}_{H0}$ = The output logic level of $\mathbf{Q}_{\mathbf{X}}$ before the indicated input conditions were established.

H = high level, L = low logic level, X = either low or high logic level

 $Q_{An}...Q_{Hn}$ = The output logic level before the active transition (\uparrow) of the clock input.

DM54S373/DM74S373, DM54S374/DM74S374 TRI-STATE® Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

General Description

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the DM54/74S373 are transparent D-type latches meaning that while the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

The eight flip-flops of the DM54/74S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

Schmitt-trigger buffered inputs at the enable/clock lines simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.


The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Choice of 8 latches or 8 D-type flip-flops in a single package
- TRI-STATE bus-driving outputs
- Full parallel-access for loading
- Buffered control inputs
- P-N-P input reduce D-C loading on data lines

Connection Diagrams

Dual-In-Line Package



Order Number DM54S373J, DM74S373WM or DM74S373N See NS Package Number J20A, M20B or N20A

TL/F/6486-1

Dual-In-Line Package

Order Number DM54S374J, DM74S374WM or DM74S374N See NS Package Number J20A, M20B or N20A

TL/F/6486-2

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

 Storage Temperature Range

-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Function Tables

DM54/74S373 Truth Table

Output Control	Enable G	D	Output
L	Н	Η	Н
L	н	L	L
L	L	Х	Q_0
Н	X	Х	Z

DM54/74S374 Truth Table

Output Control	Clock	D	Output
L	1	Н	Н
L	↑	L	L
L	L	Х	Q_0
н	Х	Х	Z


H = High Level (Steady State), L = Low Level (Steady State), X = Don't Care

↑ = Transition from low-to-high level, Z = High Impedance State


Q₀ = The level of the output before steady-state input conditions were established.

Logic Diagrams





DM54/74S374 Positive-Edge-Triggered Flip-Flops



'S373 Recommended Operating Conditions (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter			DM54S373	1		DM74S373	}	Units
Cyllibol	raiameter				Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2			2			٧
V _{IL}	Low Level Input Voltage				0.8			0.8	٧
Іон	High Level Output Current				-2			-6.5	mA
loL	Low Level Output Current				20			20	mA
t _W	Pulse Width (Note 2)	Enable High	6			6			ns
		Enable Low	7.3			7.3			113
tsu	Data Setup Time (Notes 1 ar	nd 3)	0 \			οţ			ns
t _H	Data Hold Time (Notes 1 and 3)		10↓			10↓			ns
TA	Free Air Operating Temperat	ure	-55		125	0		70	°C

Note 1: The symbol (\downarrow) indicates the falling edge of the clock pulse is used for reference.

Note 2: $C_L = 15$ pF, $R_L = 280\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 3: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

'S373 Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	c	conditions	Min	Typ (Note 4)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I	= -18 mA			-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min	DM54	2.4	3.4		
	Voltage	$I_{OH} = Max$ $V_{IL} = Max$ $V_{IH} = Min$	DM74	2.4	3.2		٧
V _{OL}	Low Level Output Voltage	, 00	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.5	٧
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V	$V_{CC} = Max, V_I = 5.5V$			1	mA
Чн	High Level Input Current	V _{CC} = Max, V	' _I = 2.7V			50	μΑ
l _{IL}	Low Level Input Current	V _{CC} = Max, V	' _I = 0.5V			-250	μΑ
lozh	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V$ $V_{IH} = Min, V_{II}$	•			50	μΑ
l _{OZL}	Off-State Output Current with Low Level Output Voltage Applied	V _{CC} = Max, V V _{IH} = Min, V _{II}	~			-50	μΑ
los	Short Circuit	V _{CC} = Max DM54		-40		-100 .	mA
	Output Current	(Note 5) DM74		-40		-100	111/5
lcc	Supply Current	V _{CC} = Max		105	160	mA	
			Outputs Disabled			190	IIIA

Note 4: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

'S373 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$

(See Section 1 for Test Waveforms and Output Load)

				R _L =	280Ω		
Symbol	Parameter	From (Input) To (Output)	C _L =	15 pF	C _L =	50 pF	Units
		To (Output)	Mín	Max	Min	Max	ĺ
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Any Q		12		14	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Any Q		12		16	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable to Any Q		14		14	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable to Any Q		18		21	ns
t _{PZH}	Enable Time to High Level Output	Output Control to Any Q		15		17	ns
t _{PZL}	Output Enable Time to Low Level Output	Output Control to Any Q		18		23	ns
t _{PHZ}	Output Disable Time to High Level Output (Note 1)	Output Control to Any Q		9			ns
t _{PLZ}	Output Disable Time to Low Level Output (Note 1)	Output Control to Any Q		12			ns

Note 1: C_L = 5 pF

'S374 Recommended Operating Conditions

(See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter			DM54S374			DM74S37	1	Units
Зунион	Paramet	Min	Nom	Max	Min	Nom	Max		
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2						٧
V _{IL}	Low Level Input Voltage				0.8			0.8	V
Іон	High Level Output Current				-2			-6.5	mA
l _{OL}	Low Level Output Current				20			20	mA
fCLK	Clock Frequency (Note 2)		0	100	75	0	100	75	MHz
fclk	Clock Frequency (Note 3)		0	100	75	0	100	75	MHz
t _W	Pulse Width (Note 2)	Clock High	6		1	6			
		Clock Low	7.3			7.3			ns
	Pulse Width (Note 3)	Clock High	15			15			113
		Clock Low	15			15			
t _{SU}	Data Setup Time (Notes 1 and 4)		5↑			5↑			ns
t _H	Data Hold Time (Note	s 1 and 4)	2↑			2↑			ns
TA	Free Air Operating Te	mperature	-55		125	0		70	°C

Note 1: The symbol (↑) indicates the rising edge of the clock pulse is used for reference.

Note 2: $C_L=15$ pF, $R_L=280\Omega$, $T_A=25^{\circ}C$ and $V_{CC}=5V$. Note 3: $C_L=50$ pF, $R_L=280\Omega$, $T_A=25^{\circ}C$ and $V_{CC}=5V$. Note 4: $T_A=25^{\circ}C$ and $V_{CC}=5V$.

'S374 Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Со	nditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	= -18 mA			-1.2	٧
V _{OH}	High Level Output	V _{CC} = Min	DM54	2.4	3.4		
	Voltage	I _{OH} = Max V _{IL} = Max V _{IH} = Min	DM74	2.4	3.2		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{Ol}$ $V_{IH} = Min, V_{IL}$	= Max = Max			0.5	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I$	= 5.5V			1	mA
lн	High Level Input Current	V _{CC} = Max, V _I	= 2.7V			50	μΑ
l _{IL}	Low Level Input Current	V _{CC} = Max, V _I	= 0.5V			-250	μΑ
lozh	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_0$ $V_{IH} = Min, V_{IL}$				50	μΑ
l _{OZL}	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_0$ $V_{IH} = Min, V_{IL}$				-50	μΑ
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 2)	DM74	-40		-100	
lcc	Supply Current	V _{CC} = Max	Outputs High			110	
			Outputs Low		90	140	mA
			Outputs Disabled			160	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

'S374 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$

(See Section 1 for Test Waveforms and Output Load)

		F (1					
Symbol	Parameter	From (Input) To (Output)	C _L = 15 pF		C _L =	50 pF	Units
		10 (Output)	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency			75		75	MHz
^t PLH	Propagation Delay Time Low to High Level Output	Clock to Any Q		15		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q		17		20	ns
t _{PZH}	Output Enable Time to High Level Output	Output Control to Any Q		15		17	ns
t _{PZL}	Output Enable Time to Low Level Output	Output Control to Any Q	i	18		23	ns
t _{PHZ}	Output Disable Time from High Level Output (Note 1)	Output Control to Any Q		9			ns
t _{PLZ}	Output Disable Time from Low Level Output (Note 1)	Output Control to Any Q		12			ns

DM74S381 Arithmetic Logic Unit/Function Generator

General Description

The 'S381 is a Schottky TTL arithmetic logic unit (ALU)/ function generator that performs eight binary arithmetic/logic operations on two 4-bit words as shown in the function table. These operations are selected by the three functionselect lines (S0, S1, S2). A full carry look-ahead circuit is provided for fast, simultaneous carry generation by means of two cascade outputs (P and G) for the four bits in the package. The method of cascading 54S182/74S182 lookahead carry generators with these ALU's to provide multilevel full carry look-ahead is illustated under typical applications data for the 'S182. The typical addition times shown illustrate the short delay time required for addition of longer words when full look-ahead is employed. The exclusive-OR. AND, or OR function of two Boolean variables is provided without the use of external circuitry. Also, the outputs can be either cleared (low) or preset (high) as desired.

Features

- A fully parallel 4-Bit ALU in 20-pin package for 0.300-inch row spacing
- Ideally suited for high-density economical processors
- Parallel inputs and outputs and full look-ahead provide system flexibility
- Arithmetic and logic operations selected specifically to simplify system implementation:

A minus B B minus A

A plus B


and five other functions

■ Schottky-clamped for high performance

16-bit add time ... 26 ns typ using look-ahead 32-bit add time ... 34 ns typ using look-ahead

Connection Diagram

Dual-In-Line Package



Order Number DM74S381N

See NS Package Number N20A

Function Table

	Selection	Arithmetic/Logic	
S2	S1	S0	Operation
L	L	L	CLEAR
L	L	Н	B MINUS A
L	Н	L	A MINUS B
L	Н	Н	A PLUS B
Н	L	L	AΦB
Н	L	Н	A + B
Н] н	L	AB
Н	н	н	PRESET

H = high level, L = low level

Pin Designations

Designation	Pin Nos.	Function
A3, A2, A1, A0	17, 19, 1, 3	Word A Inputs
B3, B2, B1, B0	16, 18, 2, 4	Word B Inputs
S2, S1, S0	7, 6, 5	Function-Select Inputs
C _n	15	Carry Input for Addition, Inverted Carry Input for Subtraction
F3, F2, F1, F0	12, 11, 9, 8	Function Outputs
P	14	Inverted Carry Propagate Output
G	13	Inverted Carry Generated Output
V _{CC}	20	Supply Voltage
GND	10	Ground

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range $0^{\circ}\text{C to } + 70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } + 150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
loh	High Level Output Current			-1	mA
l _{OL}	Low Level Output Current			20	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)


Symbol	Parameter	Condi	tions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I =	= -18 mA			-1.2	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IL} = Max, V_{IH}$	•	2.7	3.4		. V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IH} = Min, V_{IL}$				0.5	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I _I H	High Level Input Current	High Level Input $V_{CC} = Max$				50	
		$V_{l} = 2.7V$	Cn			250	μΑ
			Any Other			200	
Ι _Ι L	Low Level Input	V _{CC} = Max	Any S			-2	
	Current	V ₁ = 0.5V	Cn			-8	mA
			Any Other			-6	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-40		-100	mA
lcc	Supply Current	V _{CC} = Max			105	160	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

,	7	٦
L	e	0

				R _L =	280Ω		
Symbol	Parameter	From (Input) To (Output)	C _L = 15 pF		C _L =	50 pF	Units
		16 (Output)	Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Cn to Any F		17		19	ns
^t PHL	Propagation Delay Time High to Low Level Output	Cn to Any F		17		19	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A or B to \overline{G}		20		23	ns
[†] PHL	Propagation Delay Time High to Low Level Output	A or B to \overline{G}	1	20		23	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A or B to P		18		21	ns
^t PHL	Propagation Delay Time High to Low Level Output	A or B to P		18		21	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A _i or B _i to F _i		27		30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A _i or B _i to F _i		25		27	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	S to Any		30		33	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	S to Any		30		33	ns



DM93S00

4-Bit Universal Shift Register

General Description


This device is 4-bit universal shift register. As a high speed multifunctional sequential logic block, it is useful in a wide variety of register and counter applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers.

Features

- Asynchronous master reset
- J, K inputs to first stage

Connection Diagram

Logic Symbol



Order Number DM93S00N See NS Package Number N16E

Truth Table

Operating			Inp	uts (MR	= H)	Outputs @ tn+1						
Mode	PE	J	K	P0	P1	P2	P3	Q0	Q1	Q2	Q3	Q3
Shift Mode	Н	L	L	Х	Х	Х	X	L	Q0	Q1	Q2	Q2
	Н	L	н	х	Х	Х	Х	Q0	Q0	Q1	Q2	Q2
	Н	Н	L	х	Х	X	Х	Q0	Q0	Q1	Q2	Q2
	Н	Н	Н	X	X	X	X	Н	Q0	Q1	Q2	Q2
Parallel	L	Х	Х	L	L	L	L	L	L	L	L	Н
Entry Mode	L	×	Х	Н	Н	Н	Н	Н	Н	Н	Н	L

TL/F/10164-1

^{*}tn+1 = State after next LOW-to-HIGH clock transition.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Absolute Maximum Ratings

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range DM93S

 DM93S
 0°C to +70°C

 Storage Temperature Range
 −65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM93S00			
Symbol	r ai ametei	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.75	5	5.25	٧	
V _{IH}	High Level Input Voltage	2			V	
V _{IL}	Low Level Input Voltage			0.8	٧	
Юн	High Level Output Current			-1	mA	
loL	Low Level Output Current			20	mA	
TA	Free Air Operating Temperature	0		70	°C	
t _s (H) t _s (L)	Setup Time HIGH or LOW, J, K and P0-P3 to CP	6.0 6.0			ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW, J, \overline{K} and P0-P3 to CP	0			ns	
t _s (H) t _s (L)	Setup Time HIGH or LOW, PE to CP	8.0 8.0			ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW, PE to CP	0			ns	
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	7.0 7.0			ns	
t _w (L)	MR Pulse Width LOW	12			ns	
t _{rec}	Recovery Time MR to CP	5.0			ns	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$			-1.2	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.7	3.4		>
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.35	0.5	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
lıH	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$			50	μΑ
lıL	Low Level Input Current	$V_{CC} = Max, V_1 = 0.5V$			-2.0	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	20		80	mA
lcc	Supply Current	V _{CC} = Max			120	mA

Note 1: All typicals are at $V_{CC}=5V$, $T_A=25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter		$egin{aligned} \mathbf{R_L} &= 280\Omega \ \mathbf{C_L} &= 15\mathbf{pF} \end{aligned}$		
		Min	Max		
f _{max}	Maximum Shift Frequency	70		MHz	
t _{PLH} t _{PHL}	Propagation Delay CP to Qn		8.5 12	ns	
t _{PHL}	Propagation Delay MR to Qn		23	ns	

Functional Description


The Logic Diagrams and Truth Table indicate the functional characteristics of the DM93S00 4-bit shift register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial-to-parallel, or parallel-to-serial data transfers.

The DM93S00 has two primary modes of operation, shift right (Q0 \rightarrow Q1) and parallel load, which are controlled by the state of the Parallel Enable (PE) input. When the PE input is HIGH, serial data enters the first flip-flop Q0 via the J and $\overline{\rm K}$ inputs and is shifted one bit in the direction Q0 \rightarrow Q1 \rightarrow Q2 \rightarrow Q3 following each LOW-to-HIGH clock transition. The J $\overline{\rm K}$ inputs provide the flexibility of the JK type input for special applications, and the simple

D-type input for general applications by tying the two pins together. When the \overline{PE} input is LOW, the DM93S00 appears as four common clocked D flip-flops. The data on the parallel inputs P0–P3 is transferred to the respective Q0–Q3 outputs following the LOW-to-HIGH clock transition. Shift left operation (Q3 \rightarrow Q2) can be achieved by tying the Qn outputs to the Pn – 1 inputs and holding the \overline{PE} input LOW.

All serial and parallel data transfers are synchronous, occuring after each LOW-to-HIGH clock transition. Since the DM93S00 utilizes edge triggering, there is no restriction on the activity of the J, \overline{K} , \overline{K} , \overline{K} , \overline{K} and $\overline{F}\overline{E}$ inputs for logic operation—except for the setup and release time requirements. A LOW on the asynchronous Master Reset ($\overline{M}\overline{R}$) input sets all Q outputs LOW, independent of any other input condition.

Logic Diagram






DM93S41 4-Bit Arithmetic Logic Unit

General Description

The DM93S41 4-bit arithmetic logic units can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations; the Add and Subtract modes are the most important. The DM93S41 is a pin replacement for the 54/74181.

Connection Diagram




Ã0-Ã3, B0-B3 Operand Inputs (Active LOW) S0-S3 **Function Select Inputs** М Mode Control Input Cu Carry Input F0-F3 Function Outputs (Active LOW) A = BComparator Output $\overline{\mathbf{G}}$ Carry Generate Output (Active LOW) Carry Propagate Output (Active LOW) Carry Output C_{n+4}


Description

Pin Name

Order Number DM93S41N See NS Package Number N24A

Logic Symbols





TL/F/9805-1

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Operating Free Air Temperature Range

DM93S 0°C to +70°C Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Cymbo.	i didinetei	Min	Nom	Max]
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
ІОН	High Level Output Current			-1	mA
l _{OL}	Low Level Output Current			20	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VĮ	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$			-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.7	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.35	0.5	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$			50	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$			-1.6	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-40		-100	mA
I _{CCL}	Supply Current	V _{CC} = Max M, S0-S3 = 4.5V All Other Inputs = 0V			150	mA
ICCH	Supply Current	$V_{CC} = Max$ C_n , $\overline{B}0-\overline{B}3 = GND$ All Other Inputs = 4.5V			140	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC}=+5.0V$, $T_A=+25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	Conditions	1	15 pF 280Ω	Units
			Min	Max	
t _{PLH} t _{PHL}	Propagation Delay C_n to C_{n+4}	M = Gnd		12 12	ns
t _{PLH} t _{PHL}	Propagation Delay C _n to F	M = Gnd		12 12	ns
t _{PLH} t _{PHL}	Propagation Delay Ā _n or B̄ _n to Ḡ	M, S1, S2 = Gnd S0, S3 = 4.5 V		14 14	ns
t _{PLH} t _{PHL}	Propagation Delay Ā _n or B̄ _n to Ḡ	M, S0, S3 = Gnd S1, S2 = 4.5V		15 15	ns
t _{PLH} t _{PHL}	Propagation Delay Ā _n or B̄ _n to P̄	M, S1, S2 = Gnd S0, S3 = 4.5V		14 14	ns
t _{PLH} t _{PHL}	Propagation Delay Ā _n or B̄ _n to P̄	M, S0, S3 = Gnd S1, S2 = 4.5V		15 15	ns
tplH tpHL	Propagation Delay Ā _i or B̄ _i to F̄ _i	M, S1, S3 = Gnd S0, S3 = 4.5V		20 20	ns
t _{PLH} t _{PHL}	Propagation Delay Ā _i or B̄ _i to F̄ _i	M, S0, S3 = Gnd S1, S2 = 4.5V		21 21	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A}_i or \overline{B}_i to \overline{F}_{i+1}	M, S1, S2 = Gnd S0, S3 = 4.5V		24 24	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A}_i or \overline{B}_i to \overline{F}_{i+1}	M, S0, S3 = Gnd S1, S2 = 4.5V		25 25	ns
t _{PLH} t _{PHL}	Propagation Delay Ā _n or B̄ _n to F̄	M = 4.5V		20 20	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A}_n or \overline{B}_n to C_{n+1}	M, S1, S2 = Gnd S0, S3 = 4.5V		18.5 18.5	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A}_n or \overline{B}_n to C_{n+1}	M, S0, S3 = Gnd S1, S2 = 4.5V		23 23	ns
[†] PLH [†] PHL	Propagation Delay \overline{A}_n or \overline{B}_n to $A = B$	M, S0, S3 = Gnd S1, S2 = 4.5V $R_L = 400\Omega$ to 5.0V		23 23	ns

Functional Description

The DM93S41 is a 4-bit high speed parallel arithmetic logic unit (ALU). Controlled by the four Function Select inputs (S0-S3) and the Mode Control input (M), it can perform all the 16 possible operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table below lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the C_{n+4} output, or for carry lookahead between packages using the signals \overline{P} (Carry Propagate) and \overline{G} (Carry Generate). \overline{P} and \overline{G} are not affected by carry in. When speed requirements are not stringent, the DM93S41 can be used in a simple ripple carry mode by connecting the Carry output (C_{n+4}) signal to the Carry input (C_n) of the next unit. For super high speed operation the Schottky DM93S41 should be used in conjunction with the '42 carry lookahead circuit.

The A = B output from the DM93S41 goes HIGH when all four $\overline{\mathsf{F}}_{\mathsf{n}}$ outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A = B output is open-collector and can be wired-AND with the other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the $C_{\mathsf{n}+4}$ signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow.

As indicated the '41 can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

Function Table

	Full Cultivit Table										
		Select uts			ive Low Inputs & Outputs	Active High Inputs & Outputs					
				Log	ic Arithmetic**	Logic Arithmetic**					
S3	S2	S1	S0	(M = H)	$(M = L) (C_n = L)$	(M = H)	$(M = L) (C_n = H)$				
L	L	L	L	Ā	A minus 1	Ā	Α				
L	L	L	Н	ĀB	AB minus 1	$\overline{A} + \overline{B}$	A + B				
L	Ł	Н	L	$\overline{A} + \overline{B}$	AB minus 1	ĀB	$A + \overline{B}$				
L	L	Н	Н	Logic 1	minus 1	Logic 0	minus 1				
L	Н	L	L	$\overline{A} + \overline{B}$	A plus (A $+ \overline{B}$)	AB	A plus AB				
L	Н	L	Н	B	AB plus (A $+\overline{B}$)	B	(A +B) plus AB				
L	Н	Н	L	Ā⊕B	A minus B minus 1	A # B	A minus B minus 1				
L	Н	Н	Н	$A + \overline{B}$	$A + \overline{B}$	ΑB	AB minus 1				
Н	L	L	L	ĀB	A plus (A + B)	Ā + B	A plus AB				
Н	L	L	Н	A⊕B	A plus B	A # B	A plus B				
Н	L	Н	L	В	AB plus (A + B)	В	$(A + \overline{B})$ plus AB				
Н	L	Н	Н	A + B	A + B	AB	AB minus 1				
Н	Н	L	L	Logic 0	A plus A*	Logic 1	A plus A*				
Н	Н	L	Н	ΑB	AB plus A	$A + \overline{B}$	(A + B) plus A				
Н	Н	Н	L	AB	AB minus A	A + B	(A + B) plus A				
Н	Н	Н	Н	Α	Α	Α	A minus 1				

^{*}Each bit is shifted to the next more significant position

^{**}Arithmetic operations expressed in 2s complement notation

H = HIGH Voltage Level

L = LOW Voltage Level

Symbol	Input Under		r Input ne Bit	Other D	ata Input	Output Under
Oymboi	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test
t _{PLH} t _{PHL}	Ā _i	Ē _i	None	Remaining Ā to B	C _n	Fi
t _{PLH} t _{PHL}	B _i	Āi	None	Remaining \overline{A} to \overline{B}	C _n	Fi
t _{PLH} t _{PHL}	Āi	\overline{B}_{i}	None	C _n	Remaining \overline{A} and \overline{B}	F _{i + 1}
t _{PLH} t _{PHL}	B _i	Āi	None	C _n	Remaining \overline{A} and \overline{B}	F _{i + 1}
t _{PLH} t _{PHL}	Ā	B	None	None	Remaining \overline{A} and \overline{B} , C_n	P
t _{PLH} t _{PHL}	B	Ā	None	None	Remaining Ā and B̄, C _n	P
t _{PLH} t _{PHL}	Ā	None	B	Remaining B	Remaining Ā, C _n	G
t _{PLH} t _{PHL}	B	None	Ā	Remaining B	Remaining Ā, C _n	G
t _{PLH} t _{PHL}	Ā	None	B	Remaining B	Remaining Ā, C _n	C _{n + 4}
t _{PLH} t _{PHL}	B	None	Ā	Remaining B	Remaining Ā, C _n	C _{n+4}
t _{PLH} t _{PHL}	Cn	None	None	AII Ā	All B	Any F or C _{n+4}

DIFF MODE TEST TABLE II. Function Inputs: S1 = S2 = 4.5V,S0 = S3 = M = 0V

Symbol	Input Under	Other	· Input ne Bit		Other Data Inputs		
Symbol	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Under Test	
t _{PLH} t _{PHL}	Ā	None	B	Remaining Ā	Remaining B, C _n	Fi	
t _{PLH} t _{PHL}	B	Ā	None	Remaining Ā	Remaining B, C _n	Fi	
t _{PLH} t _{PHL}	Āi	None	Bi	Remaining B, C _n	Remaining Ā	F _{i + 1}	
t _{PLH} t _{PHL}	Ē _i	Āi	None	Remaining B, C _n	Remaining Ā	Fi + 1	
t _{PLH} t _{PHL}	Ā	None	B	None	Remaining Ā and B̄, C _n	P	
t _{PLH} t _{PHL}	B	Ā	None	None	Remaining Ā and B, C _n	P	
t _{PLH} t _{PHL}	Ā	B	None	None	Remaining Ā and B, C _n	G	

DIFF MODE TEST TABLE II. Function Inputs: S1 = S2 = 4.5V,S0 = S3 = M = 0V (Continued) Other Input input Other Data Inputs Output Same Bit Under Under **Symbol** Test Apply Apply Apply Test Apply 4.5V GND 4.5V GND Remaining tpLH Ħ Ā G None None A and B, Cn t_{PHL} Remaining Remaining tpLH Ā Ē None A = BB, Cn **t**PHL Ā Remaining Remaining t_{PLH} Ē Ā None A = B**t**PHL Ā B, Cn Remaining **t**PLH Ā B None None $C_n + 4$ \overline{A} and \overline{B} , C_n t_{PHL} Remaining t_{PLH} Ē None Ā None $C_n + 4$ A and B, Cn t_{PHL} ΑII t_{PLH} C_n None None None $C_n + 4$ \overline{A} and \overline{B} **t**PHL

LOGIC MODE TEST TABLE III. Function inputs: S1 = S2 = M = 4.5V, S0 = S3 = 0V

Symbol	Input Under		Input e Bit	Other Data Inputs		Output Under
Cymbol	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test
t _{PLH} t _{PHL}	Ā	B	None	None	Remaining Ā and B̄, C _n	Any ₹
t _{PLH} t _{PHL}	B	Ā	None	None	Remaining Ā and B, C _n	Any F

DM93S43

4-Bit by 2-Bit Twos Complement Multiplier


General Description


The DM93S43 is a high-speed twos complement multiplier. The device is a 4-bit by 2-bit building block that can be connected in an iterative array to perform multiplication of

two binary numbers of variable lengths. The device can generate the twos complement product, without correction, of two binary numbers presented in twos complement notation.

Connection Diagram

Logic Symbol





 $V_{CC} = Pin 24$ GND = Pin 12

Order Number DM93S43N See NS Package Number N24A

Pin Name	Description
X-1, X3, X4,	Multiplicand Inputs
X0, X1, X2	
Y0, Y-1, Y1	Multiplier Inputs
C _n	Carry Input
K0-K3	Constant Inputs
P	Polarity Control Input (Active
	Low for High Operands)
S0-S5	Product Outputs
C _{n+4}	Carry Output

TL/F/9806-1

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM93S 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
- Cyllibol	Tarameter	Min	Nom	Max	Oillis
V _{CC}	Supply Voltage	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			٧
V _{IL}	Low Level Input Voltage			0.8	V
Юн	High Level Output Current			-1	mA
I _{OL}	Low Level Output Current			20	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.7	3.4		v
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.35	0.5	v
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$			40	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$			-1.6	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-40		-100	mA
lcc	Supply Current	V _{CC} = Max			149	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	C _L =	Units	
Cymbol	i arameter	Min	Max	Omto
^t PLH t _{PHL}	Propagation Delay C _n to C _{n+4}		9.0 9.0 ¹ .	ns
t _{PLH} t _{PHL}	Propagation Delay C_n to S_0-S_3		13 11	ns
t _{PLH} t _{PHL}	Propagation Delay C_n to S_4 , S_5		16 15	ns

Symbol	Parameter	C _L = 15 pF		Units	
	i didiliotoi	Min	Max	Oille	
t _{PLH} t _{PHL}	Propagation Delay kn to C _{n + 4}		12 13	ns	
^t PLH ^t PHL	Propagation Delay kn to S0 — S3		14 12	ns	
^t PLH t _{PHL}	Propagation Delay kn to S4, S5		19 17	ns	
t _{PLH} t _{PHL}	Propagation Delay xn to C _{n + 4}		15 24	ns	
^t PLH t _{PHL}	Propagation Delay xn to S0 — S3		25 25	ns	
^t РLН t _{РНL}	Propagation Delay xn to S4, S5		30 21	ns	
^t PLH t _{PHL}	Propagation Delay yn to C _{n + 4}		25 27	ns	
t _{PLH} t _{PHL}	Propagation Delay yn to S0 — S3		28 27	ns	
t _{PLH}	Propagation Delay yn to S4, S5		32 30	ns	

Functional Description


The DM93S43 is a super fast hardware multiplier employing Schottky technology and twos complement arithmetic. It multiplies a multiplicand of four bits by a multiplier of two bits and forms a basic iterative logic cell. It can also multiply in active HIGH (positive logic) or active LOW (negative logic) representations by reinterpreting the active levels of the inputs, outputs and the Polarity Control (P). The binary number with 1 as the most significant bit is treated as a negative number represented in twos complement form. These DM93S43 iterative logic cells can be connected to imple-

ment multiplication of an X-bit number by a Y-bit number. This application requires X • Y ÷ 4 • 2 packages and the resulting product has X + Y bits. At the beginning of the array, a constant can be presented at the K inputs that will be added to the least significant part of the product. The packages can be connected in parallel, triangular or split-array scheme depending on the speed requirement. The '41 ALU can be used with these multipliers in the split-array scheme to obtain high speed multiplication.

TABLE I. Switching Test Conditions

	· · · · · · · · · · · · · · · · · · ·					
Input	Outputs	Inputs at 0V (Remaining Inputs at 4.5 V)				
C _n	C _{n + 4} , S0 - S3, S4, S5	P̄, y−1, y1 All x				
k0	C _{n + 4} , S0 - S3, S4, S5	P, y−1, y1 All x				
k1	C _{n + 4} , S1 - S3, S4, S5	P, y−1, y1 All x				
k2	C _{n + 4} , S2, S3, S4, S5	P̄, y−1, y1 All x				
k3	S3	P, y−1, y1 All x				
k3	S4, S5	P, y−1, y1 All x, C _n				
x-1	C _{n + 4} , S0 - S3, S4, S5	P, y−1, All k				
x0	C _{n + 4} , S0 - S3, S4, S5	P, y−1, y1, All k				
x1	C _{n + 4} , S1 - S3, S4, S5	P, y−1, y1, All k				
x2	C _{n + 4} , S2, S3, S4, S5	P, y−1, y1, All k				
x3, x4	S3	P̄, y−1, y1, All k				
x3, x4	S4, S5	P, y−1, y1, All k, C _n				
x3, x4	S4, S5	P, y−1, All k, C _n				
y-1	C _{n + 4} , S0 - S3, S4, S5	P, x1, x2, x3, x4, All k				
y0	C _{n + 4} , S0 - S3, S4, S5	P, x1, x2, x3, x4, All k				
y1	C _{n + 4} , S0 - S3, S4, S5	x0, x1, x2, x3, x4, All k				

Logic Diagram



DM93S46 High-Speed 6-Bit Identity Comparator


General Description

The DM93S46 is a very high speed 6-bit identity comparator. The device compares two words of up to six bits and indicates identity in less than 12 ns. It is easily expandable to any word length by using either serial or parallel expansion techniques. When the Enable input (E) is LOW, it forces the output LOW.

Connection Diagram

Order Number DM93S46N See NS Package Number N16E

Logic Symbol



Pin Name

Description

A0-A5

B0-B5

Word A Inputs

Word B Inputs

Enable Input (Active High)

A = B

A Equal to B Output

TL/F/9807-1

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM93S 0°C to +70°C

Storage Temperature Range -65°C to $+150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Cymbol	raiameter	Min	Nom	Max	
Vcc	Supply Voltage	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			٧
V _{IL}	Low Level Input Voltage			0.8	V
ЮН	High Level Output Current			-1	mA
loL	Low Level Output Current			20	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$			-1.2	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.7	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.35	0.5	٧
Ŋ	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$			50	μΑ
Ι _Ι L	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$			-20	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-40		-100	mA
Icc	Supply Current	V _{CC} = Max			70	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	Conditions	CL =	CL = 15 pF	
Cymbol		Oditations	Min	Max	Units
t _{PLH} t _{PHL}	Propagation Delay A_n or B_n to $A = B$	E = 4.5V, Other Inputs = 4.5V, Test Each Input Individually	3.0 3.0	17 17	ns
t _{PLH} t _{PHL}	Propagation Delay A _n or B _n to A = B	E = 4.5V, Other Inputs = Gnd, Test Each Input Individually	3.0 3.0	14 15	ns
t _{PLH} t _{PHL}	Propagation Delay E to A = B	$A_n = B_n$	2.0 2.0	10 10	ns

The DM93S46 is a very high speed 6-bit identity comparator. The A = B output is HIGH when the Enable (E) is HIGH and the two 6-bit words are equal. Equality is determined by Exclusive-NOR circuits which individually compare the equivalent bits from each word. When any two of the equivalent bits from each word have different logic levels, the A = B output is LOW.

$$(A = B) = (A\overline{0 \oplus B0}) \bullet (A\overline{1 \oplus B1}) \bullet (A\overline{2 \oplus B2}) \bullet (A\overline{3 \oplus B3}) \bullet (A\overline{4 \oplus B4}) \bullet (A\overline{5 \oplus B5}) \bullet E$$


An active HIGH Enable (E) provides a means of fast ripple expansion. By connecting the A=B output of the first stage of the comparator to the enable of the next stage, the comparator can be expanded in 6-bit increments at an additional 4.5 ns per stage. An even faster expansion technique is achieved by connecting the A=B outputs to a Schottky NAND gate. This method compares two words of up to 78 bits each in 15 ns (typical) using the '133 13-input Schottky NAND gate.

Truth Table


	Inputs	
E A _n , B _n		A = B
L	$A_n = B_n$	L
L	$A_n \neq B_n$	L
н	$A_n \neq B_n$	L
Н	$A_n = B_n$	Н

H = HIGH Voltage Level L = LOW Voltage Level


Logic Diagram



TL/F/9807-5



Note: This simple method of expansion adds 4.5 ns for each additional '46 used.



Note: This method of expansion adds one gate delay (=3 ns) to the '46, independent of the word length that is compared.


DM93S47 High Speed 6-Bit Identity Comparator

General Description


The DM93S47 is a very high speed 6-bit identity comparator. The device features an open-collector output for wired-OR expansion and active LOW enable. The DM93S47 is fabricated with the Schottky barrier diode process for high speed, and is completely compatible with all TTL families.

This device is recommended for applications where wired-OR expansion is desired and the speed of an active pull-up is not required. The DM93S47 is a pin-for-pin replacement for the DM7160/8160.

Connection Diagram



Logic Symbol



TL/F/9808-1

Order Number DM93S47N See NS Package Number N16E

Truth Table

Inputs		Output
Ē A _n , B _n		A = B
L	$A_n = B_n$	Н
L	$A_n \neq B_n$	L
Н	$A_n \neq B_n$	Н
Н	$A_n = B_n$	Н

H = HIGH Voltage Level

L = LOW Voltage Level

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V

Operating Free Air Temperature

Range (DM93S) Storage Temperature Range -65°C to +150°C

0°C to +70°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM93S47			
	1 arameter	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.75	5	5.25	V	
V _{IH}	High Level Input Current	2			٧	
VIL	Low Level Input Current			0.8	V	
ЮН	High Level Output Current			-1	mA	
loL	Low Level Output Current			20	mA	
TA	Free Air Operating Temperature	0		70	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_{\dagger} = -18 \text{ mA}$			-1.2	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max$	2.7	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IH} = Min$		0.35	0.5	٧
l _I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
hн	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$			50	μΑ
lıL	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$			-2.0	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-40		-100	mA
lcc	Supply Current	V _{CC} = Max			65	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Symbol	Parameter	Conditions	$C_L = 15 pF,$	Units	
			Min	Max	J
t _{PLH}	Propagation Delay A_n or B_n to $A = B$	$\overline{E} = GND$, Other Inputs = 4.5V, Test Each Input Individually	5.0 5.0	17 17	ns
t _{PLH}	Propagation Delay An or Bn to A = B	E = GND, Other Inputs = GND, Test Each Input Individually	4.0 4.0	14 15	ns
t _{PLH}	Propagation Delay E to A = B	$A_n \neq B_n$	3.0 3.0	10 10	ns

Functional Description

The DM93S47 is a very high speed 6-bit identity comparator. When enabled (\overline{E} input LOW), the A = B output is HIGH if the two 6-bit words are equal. When disabled (E input HIGH), the A = B output is forced HIGH. Equality is determined by Exclusive-NOR circuits which individually compare the equivalent bits from each word. Since the A = B output state is determined by the equality of each pair of inputs, the equivalent An and Bn pins can be interchanged to facilitate board layout or wiring. The active LOW Enable (E) can be used as a high speed strobe. When the Enable is HIGH, the A = B output is forced HIGH. This allows devices tied to a common wired-OR (actually wired-AND) node to be strobed individually or in groups. Only the enabled devices will determine the state of the output node.

$$(A = B) = \overline{E} + (\overline{A0} \oplus \overline{B0}) \bullet (\overline{A1} \oplus \overline{B1}) \bullet (\overline{A2} \oplus \overline{B2}) \bullet (\overline{A3} \oplus \overline{B3}) \bullet (\overline{A4} \oplus \overline{B4}) \bullet (\overline{A5} \oplus \overline{B5})$$

Logic Diagram



TL/F/9808-3



DM93S62 9-Input Parity Checker/Generator


General Description

The DM93S62 is a very high speed 9-input parity checker/ generator for use in error detection and error correction applications. The DM93S62 provides odd and even parity for up to nine data bits. The even parity output (PE) is HIGH if an even number of inputs are HIGH and \overline{E} is LOW. The odd parity output (PO) will be HIGH if an odd number of inputs are HIGH and \overline{E} is LOW. A HIGH level on the Enable (\overline{E}) input forces both outputs LOW.

Connection Diagram

Order Number DM93S62N NS Package Number N14A

Logic Symbol



Pin Name	Description
10-18	Data Inputs
Ē	Output Enable (Active Low)
PO	Odd Parity Output
PE	Even Parity Output

TI /F/9809-1

Truth Table (E = LOW)

Number of Inputs	Outputs	
I0-I8 that are HIGH	PO	PE
1, 3, 5, 7, 9	Н	L
0, 2, 4, 6, 8	L	Н

H = HIGH Voltage Level

L = LOW Voltage Level

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

DM93S 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
		Min	Nom	Max	Oillis
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
Іон	High Level Output Current			-1	mA
loL	Low Level Output Current			20	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.2	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.7	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.35	0.5	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
l _{ін}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$			50	μΑ
ł _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.5V, 10-18$			-1.6	mA
		$V_{CC} = Max, V_1 = 0.5V, \overline{E} Only$			-3.2	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-40		-100	mA
Icc	Supply Current	V _{CC} = Max			65	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25$ °C (See Section 1 for waveforms and load configurations)

Symbol	Symbol Parameter C _L = 15 pF		C _L = 15 pF	
	- unameter	Min	Max	Units
t _{PLH} t _{PHL}	Propagation Delay 10-17 to PE		26 22	ns
tpLH tpHL	Propagation Delay 18 to PE		12 9.0	ns
t _{PLH} t _{PHL}	Propagation Delay 10–17 to PO		26 26	ns
^t PLH t _{PHL}	Propagation Delay 18 to PO		13 13	ns
[†] PLH [†] PHL	Propagation Delay E to PE		7.0 7.0	ns
^t PLH ^t PHL	Propagation Delay E to PO		7.0 7.0	ns

Functional Description

The DM93S62 is a very high speed 9-input parity checker or generator. It is intended primarily for error detection in systems which transmit data in 8-bit bytes, but it can be expanded to any number of data inputs. Both even and odd parity outputs are available to allow maximum flexibility for both parity generation and parity checking. When the device is enabled ($\overline{E}=LOW$), the Even Parity output (PE) is HIGH when an even number of inputs is HIGH, and the Odd Parity output (PO) is HIGH when an odd number of inputs is HIGH. The active LOW Enable (\overline{E}) controls the state of both outputs; when the Enable (\overline{E}) is HIGH, both outputs will be LOW. The Enable may be used to strobe the outputs at very high speeds to synchronize or inhibit the parity data.

The DM93S62 has been designed with two sections using Exclusive-NOR comparison techniques. Eight data inputs

I0–I7 represent one section which will generate a parity bit in 16 ns to 20 ns. The ninth input (I8) bypasses three levels of logic and switches the outputs in 6.0 ns to 9.0 ns. This feature may be used to compensate for delayed arrival of the parity bit, allowing faster system cycle times (*Figure a*). The fast I8 input is also useful when more than nine bits are to be checked. The output of one DM93S62 drives the I8 input of a second DM93S62, providing a 17-bit parity check in 29 ns (typ).

When some inputs of the DM93S62 are not used, such as for words of less than nine bits or when using parallel expansion techniques, there is an optimum delay scheme for termination of the unused inputs (see Table II). In essence, if one of the inputs of any Exclusive-NOR stays HIGH, the delay from the other input to the output is minimized.





FIGURE a. Fast Input I8 allows Higher System Speed




DM96S02 **Dual Retriggerable Resettable** Monostable Multivibrator

General Description


The DM96S02 is a dual retriggerable and resettable monostable multivibrator. This one-shot provides exceptionally wide delay range, pulse width stability, predictable accuracy and immunity to noise. The pulse width is set by an external resistor and capacitor. Resistor values up to 2.0 $M\Omega$ for the DM96S02 reduce required capacitor values. Hysteresis is provided on the positive trigger input of the DM96S02 for increased noise immunity.

Connection Diagram



Order Number DM96S02N See NS Package Number N16E

Logic Symbol



TI /F/9810-2

 $V_{CC} = Pin 16$ GND = Pin 8

Pin Names Description ĪΟ Trigger Input (Active Falling Edge) 11 Schmitt Trigger Input (Active Rising-Edge) Direct Clear Input (Active LOW) \overline{C}_D Q1-2 True Pulse Output Q1-2 Complementary Pulse Output **External Capacitor Connection** C_{X 1, 2} **External Resistor Connection** R_{X 1, 2}

Triggering Truth Table

5(11)	Pin Number 4(12)	3(13)	Operation
H→L	L	Н	Trigger
Н	$L \rightarrow H$	Н	Trigger
X	X	L	Reset

H = HIGH Voltage Level ≥ VIH

L = LOW Voltage Level ≤ VIL

X = Immaterial (either H or L)

TL/F/9810-1

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage input Voltage 5.5V

Operating Free Air Temperature Range 0°C to +70°C

Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not quaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Cond	litions	Min	Nom	Max	Units
V _{CC}	Supply Voltage			4.75	5	5.25	٧
V _{IH}	High Level Input Voltage			2	V		
V _{IL}	Low Level Input Voltage					0.8	٧
loн	High Level Output Current					-1	mA
loL	Low Level Output Current					20	mA
TA	Free Air Operating Temperature			0		70	°C
V _{T+}	Positive-Going Threshold Voltage, Ī ₀ , I ₁	V _{CC} = 5.0V				2.0	٧
V _T -	Negative-Going Threshold Voltage, Ī ₀ , I ₁	V _{CC} = 5.0V		0.8			٧
V _{CX}	Capacitor Voltage Pin 1 (15) Referenced to Pin 2 (14)	V _{CC} = 4.75V to 5.25V	$R_{X} = 1.0 \text{ k}\Omega,$ $R_{X} \ge 10 \text{ k}\Omega,$ $R_{X} > 1.0 \text{ M}\Omega$	-0.85 -0.5 -0.4	3.0 3.0 3.0	E .	٧

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = -1.0 \text{ mA},$ $V_{IL} = Max$	2.7	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min$		0.35	0.5	٧
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V			1	mA
lн	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$			20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.0	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-40		-100	mA
lcc	Supply Current	V _{CC} = Max			75	mA

INPUT PULSE f ≅ 100 kHz Amp ≈ 3.0V

Width ≈ 100 ns $t_r = t_f \le 5 \text{ ns}$

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	Conditions	C _L =	15 pF	Units
Cymbol	rarameter	Conditions	Min	Max	J
t _{PLH}	Propagation Delay Ī0 to Q	Figure a		15	ns
t _{PHL}	Propagation Delay 10 to Q			19	ns
t _{PLH}	Propagation Delay 11 to Q			19	ns
t _{PHL}	Propagation Delay			20	ns
t _{PHL}	Propagation Delay C D to Q			20	ns
tpLH	Propagation Delay C _D to Q			14	ns
t _w (L)	Ĭ0 Pulse Width LOW		8.0		ns
t _w (H)	I1 Pulse Width HIGH		12		ns
t _w (L)	CD Pulse Width LOW		7.0		ns
t _w (H)	Minimum Q Pulse Width HIGH	$R_X = 1.0 \text{ k}\Omega$, $C_X = 10 \text{ pF}$ Including Jig and Stray	30	45	ns
t _w	Q Pulse Width	$R_X = 10 \text{ k}\Omega, C_X = 1000 \text{ pF}$	5.2	5.8	μs
R _X	Timing Resistor Range*	$T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$ $V_{CC} = 4.5\text{V to} 5.5\text{V}$	1.0	2000	kΩ
t∆t	Change in Q Pulse Width over Temperature	$R_X = 10 \text{ k}\Omega$, $C_X = 1000 \text{ pF}$		1.0	%
tΔγ	Change in Q Pulse Width over V _{CC} Range	$\begin{split} T_{A} &= 25^{\circ}\text{C}, V_{CC} = 4.75\text{V to} \\ 5.25\text{V}, R_{X} &= 10 \text{ k}\Omega, \\ C_{X} &= 1000 \text{ pF} \\ T_{A} &= 25^{\circ}\text{C}, V_{CC} = 4.5\text{V to} \\ 5.5\text{V}, R_{X} &= 10 \text{ k}\Omega, \\ C_{X} &= 1000 \text{ pF} \end{split}$		1.0	%

^{*}Applies only over commercial V_{CC} and T_A range for DM96S02.

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Waveforms






Figure a.

Logic Diagram



Typical Performance Characteristics



Functional Description

The 96S02 dual retriggerable resettable monostable multivibrator has two DC coupled trigger inputs per function, one active LOW (أ0) and one active HIGH (11). The I1 input utilizes an internal Schmitt trigger with hysteresis of 0.3V to provide increased noise immunity. The use of active HIGH and LOW inputs allows either rising or falling edge triggering and optional non-retriggerable operation. The inputs are DC coupled making triggering independent of input transition times. When input conditions for triggering are met the Q output goes HIGH and the external capacitor is rapidly discharged and then allowed to recharge. An input trigger

which occurs during the timing cycle will retrigger the circuit and result in Q remaining HIGH. The output pulse may be terminated (Q to the LOW state) at any time by setting the Direct Clear input LOW. Retriggering may be inhibited by tying the \overline{Q} output to $\overline{10}$ or the Q output to $\overline{11}$. Differential sensing techniques are used to obtain excellent stability over temperature and power supply variations and a feedback Darlington capacitor discharge circuit minimizes pulse width variation from unit to unit. Schottky TTL output stages provide high switching speeds and output compatibility with all TTL logic families.

3

Operation Notes

TIMING

- 1. An external resistor (R_X) and an external capacitor (C_X) are required as shown in the Logic Diagram. The value of R_X may vary from 1.0 k Ω to 2.0 M Ω (DM96S02).
- The value of C_X may vary from 0 to any necessary value available. If, however, the capacitor has significant leakage relative to V_{CC}/R_X the timing equations may not represent the pulse width obtained.
- 3. Polarized capacitors may be used directly. The (+) terminal of a polarized capacitor is connected to pin 1(15), the (-) terminal to pin 2(14) and R_X. Pin 1(15) will remain positive with respect to pin 2(14) during the timing cycle. However, during quiescent (non-triggered) conditions, pin 1(15) may go negative with respect to pin 2(14) depending on values of R_X and V_{CC}. For values of R_X \geq 10 k Ω the maximum amount of capacitor reverse polarity, pin 1(15) negative with respect to pin 2(14) is 500 mV. Most tantalum electrolytic capacitors are rated for safe reverse bias operation up to 5% of their working forward voltage rating; therefore, capacitors having a rating of 10 WVdc or higher should be used with the DM96S02 when R_X \geq 10 k Ω
- 4. The output pulse width t_w for $R_X \ge 10$ k Ω and $C_X \ge 1000$ pF is determined as follows:

$$t_w = 0.55 R_X C_X$$

Where R_X is in $k\Omega$, C_X is in pF, t is in ns or RT_X is in $k\Omega$, C_X is in μ F, t is in ms.

- 5. The output pulse width for R_X < 10 k Ω or C_X < 1000 pF should be determined from pulse width versus C_X or R_X graphs.
- To obtain variable pulse width by remote trimming, the following circuit is recommended:




- Under any operating condition, C_X and R_X (Min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
- 8. V_{CC} and ground wiring should conform to good high frequency standards so that switching transients on V_{CC} and ground leads do not cause interaction between one shots. Use of a 0.01 μF to 0.1 μF bypass capacitor between V_{CC} and ground located near the circuit is recommended.


TRIGGERING

- The minimum negative pulse width into lo is 8.0 ns; the minimum positive pulse width into lo is 12 ns.
- Input signals to the DM96S02 exhibiting slow or noisy transitions should use the positive trigger input I1 which contains a Schmitt trigger. Input signals to the 96LS02 exhibiting slow or noisy transitions can use either trigger as both are Schmitt triggers.
- When non-retriggerable operation is required, i.e., when input triggers are to be ignored during quasi-stable state, input latching is used to inhibit retriggering.
- 4. An overriding active LOW level direct clear is provided on each multivibrator. By applying a LOW to the clear, any timing cycle can be terminated or any new cycle inhibited until the LOW reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held LOW. A LOW-to-HIGH transition on C

 D will not trigger the DM96S02. If the C

 D input goes HIGH coincident with a trigger transition, the circuit will respond to the trigger.





TL/F/9810-6





Section 4
TTL



Section 4—TTL

I I L—Commercial Products	
DM7400 Quad 2-Input NAND Gate	4-3
DM7401 Quad 2-Input NAND Gate with Open-Collector Outputs	4-5
DM7402 Quad 2-Input NOR Gate	4-7
DM7403 Quad 2-Input NAND Gate with Open-Collector Outputs	4-9
DM7404 Hex Inverter	4-11
DM7405 Hex Inverter with Open-Collector Outputs	4-13
DM7406 Hex Inverting Buffer/Driver with High-Voltage Open-Collector Outputs	4-15
DM7407 Hex Buffer/Driver with High-Voltage Open-Collector Outputs	4-17
DM7408 Quad 2-Input AND Gate	4-19
DM7409 Quad 2-Input AND Gate with Open-Collector Outputs	4-21
DM7410 Triple 3-Input NAND Gate	4-23
DM7411 Triple 3-Input AND Gate	4-25
DM7414 Hex Schmitt Trigger Inverter	4-27
DM7416 Hex Inverting Buffer/Driver with High-Voltage Open-Collector Outputs	4-30
DM7417 Hex Buffer/Driver with High-Voltage Open-Collector Outputs	4-32
DM7420 Dual 4-Input NAND Gate	4-34
DM7425 Dual 4-Input NOR Gate with Strobe	4-36
DM7426 Quad 2-Input NAND Buffer with High-Voltage Open-Collector Outputs	4-38
DM7427 Triple 3-Input NOR Gate	4-40
DM7430 8-Input NAND Gate	4-42
DM7432 Quad 2-Input OR Gate	4-44
DM7437 Quad 2-Input NAND Buffer	4-46
DM7438 Quad 2-Input NAND Buffer with Open-Collector Output	4-48
DM7439 Quad 2-Input NAND Buffer with Open-Collector Output	4-50
DM7440 Dual 4-Input NAND Buffer	4-52
DM7442A BCD to Decimal Decoder	4-55
DM7445 BCD to Decimal Decoder/Driver	4-58
DM7446A BCD to 7-Segment Decoder/Driver with Open-Collector Outputs	4-61
DM7447A BCD to 7-Segment Decoder/Driver with Open-Collector Outputs	4-61
DM7450 Expandable Dual 2-Wide 2-Input AND-OR-INVERT Gate	4-66
DM7451 Dual 2-Wide 2-Input AND-OR-INVERT Gate	4-69
DM7473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and	
Complementary Outputs	4-72
DM7474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementary	
Outputs	4-75
DM7475 4-Bit Bistable Latch	4-78
DM7476 Dual J-K Flip-Flop with Preset and Clear	4-81
DM7485 4-Bit Magnitude Comparator	4-87
DM7486 Quad 2-Input EXCLUSIVE-OR Gate	4-91
DM7490A Decade Counter	4-94
DM7493A 4-Bit Binary Counter	4-94
DM7495 4-Bit Parallel Access Shift Register	4-101
DM7497 Synchronous Modulo 64 Bit Rate Multiplier	4-104
DM74121 Monostable Multivibrator (One-Shot) with Schmitt Trigger Input, Clear, and	
Complementary Outputs	4-116
DM74122 Retriggerable Resettable Multivibrator (One-Shot) with Clear	
==	

Section 4—TTL (Continued)

TTL—Commercial Products (Continued)	
DM74123 Dual Retriggerable Monostable Multivibrator (One-Shot) with Clear and	
Complementary Outputs	4-124
DM74125 Quad TRI-STATE Buffer	
DM74132 Quad 2-Input NAND Gate with Schmitt Trigger Inputs	4-131
DM74145 BCD to Decimal Decoder/Driver	
DM74150 1-of-16 Line Data Selector/Multiplexer	
DM74151A 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs	
DM74153 Dual 1-of-4 Line Data Selector/Multiplexer	4-147
DM74154 4-to-16 Line Decoder/Demultiplexer	
DM74155 Dual 2-to-4 Line Decoder/1-to-4 Line Demultiplexer	
DM74157 Quad 2-to-1 Line Data Selector/Multiplexer	
DM74161A Synchronous 4-Bit Binary Counter with Asynchronous Clear	
DM74163A Synchronous 4-Bit Binary Counter with Synchronous Clear	
DM74164 8-Bit Serial In/Parallel Out Shift Register with Asynchronous Clear	
DM74165 8-Bit Parallel-to-Serial Converter	
DM74170 4-by-4 Register File with Open-Collector Outputs	
DM74173 4-Bit TRI-STATE D Register	
DM74174 Hex D Flip-Flop with Clear	
DM74175 Quad D Flip-Flop with Clear and Complementary Outputs	4-185
DM74180 9-Bit Parity Generator/Checker	
DM74184 BCD-to-Binary Converter	
DM74185A Binary-to-BCD Converter	
DM74191 Synchronous Up/Down 4-Bit Binary Counter with Mode Control	4-209
DM74197 Presettable Binary Counter	
DM74279 Quad Set-Reset Latch	
DM74283 4-Bit Binary Full Adder with Fast Carry	
DM9300 4-Bit Positive-Edge-Triggered Parallel or Serial Access Shift Register	4-255
DM9301 1-of-10 Line Decoder	
DM9308 Dual 4-Bit Latch	
DM9309 Dual 1-of-4 Line Data Selector/Multiplexer with Complementary Outputs	4-265
DM9311 4-to-16 Line Decoder/Demultiplexer	4-268
DM9312 1-of-8 Line Data Selector/Multiplexer	4-272
DM9314 Quad Latch	
DM9316 Synchronous 4-Bit Binary Counter	4-280
DM9318 8 to 3 Line Priority Encoder	4-287
DM9321 Dual 1-of-4 Decoder	4-29
DM9322 Quad 1-of-2 Line Data Selector/Multiplexer	4-294
DM9324 5-Bit Comparator	4-297
DM9328 Dual 8-Bit Shift Register	4-30
DM9334 8-Bit Addressable Latch	
DM9338 8-Bit Multiple Port Register	
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs	
DM9370 7-Segment Decoder/Driver/Latch with Open-Collector Outputs	4-322
DM9374 7-Segment Decoder/Driver/Latch with Constant Current Sink Outputs	4-327
DM9386 4-Bit Quad EXCLUSIVE-NOR with Open-Collector Outputs	4-334
DM9601 Retriggerable Monostable Multivibrator (One-Shot) with Complementary Outputs	4-337
DM9602 Dual Retriggerable Monostable Multivibrator (One-Shot) with Complementary	. 55
Outputs	4-34
DM96101 Quad 2-Input Positive NAND Buffer with Open-Collector Outputs	4-346
TTL—Mil/Aero Products	7-040
	4-3
5400/DM5400 Quad 2-Input NAND Gate	4-5
DIVIDAD I QUAU Z-INDUL INAND GALE WILLI ODELI-COLLECTOL OUTDUTS	4-3

Section 4—TTL (Continued)	
TTL—Mil/Aero Products (Continued)	
5402/DM5402 Quad 2-Input NOR Gate	4-7
DM5403 Quad 2-Input NAND Gate with Open-Collector Outputs	4-9
5404/DM5404 Hex Inverter	4-11
DM5405 Hex Inverter with Open-Collector Outputs	4-13
DM5406 Hex Inverting Buffer/Driver with High-Voltage Open-Collector Outputs	4-15
DM5407 Hex Buffer/Driver with High-Voltage Open-Collector Outputs	4-17
5408/DM5408 Quad 2-Input AND Gate	4-19
5409 Quad 2-Input AND Gate with Open-Collector Outputs	4-21
5410/DM5410 Triple 3-Input NAND Gate	4-23
DM5414 Hex Schmitt Trigger Inverter	4-27
DM5416 Hex Inverting Buffer/Driver with High-Voltage Open-Collector Outputs	4-30
DM5417 Hex Buffer/Driver with High-Voltage Open-Collector Outputs	4-32
5420/DM5420 Dual 4-Input NAND Gate	4-34
5425 Dual 4-Input NOR Gate with Strobe	4-36
DM5426 Quad 2-Input NAND Buffer with High-Voltage Open-Collector Outputs	4-38
5430/DM5430 8-Input NAND Gate	4-42
5432/DM5432 Quad 2-Input OR Gate	4-44
5437/DM5437 Quad 2-Input NAND Buffer	4-46
DM5438 Quad 2-Input NAND Buffer with Open-Collector Output	4-48
5440 Dual 4-Input NAND Buffer	4-52
5442A/DM5442A BCD to Decimal Decoder	4-55
DM5445 BCD to Decimal Decoder/Driver	4-58
DM5447A BCD to 7-Segment Decoder/Driver with Open-Collector Outputs	4-61
5451 Dual 2-Wide 2-Input AND-OR-INVERT Gate	4-69
5473/DM5473 Dual Positive-Edge-Triggered Master-Slave J-K Flip-Flop with Clear and	
Complementary Outputs	4-72
5474/DM5474 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and	
Complementary Outputs	4-75
5475/DM5475 4-Bit Bistable Latch	4-78
5476/DM5476 Dual J-K Flip-Flop with Preset and Clear	4-81
5483A 4-Bit Binary Full Adder with Fast Carry	4-84

5490/DM5490A Decade Counter.....

54123 Dual Retriggerable Monostable Multivibrator (One-Shot) with Clear and

 Complementary Outputs
 4-124

 54125/DM54125 Quad TRI-STATE Buffer
 4-128

 DM54132 Quad 2-Input NAND Gate with Schmitt Trigger Inputs
 4-131

 DM54145 BCD to Decimal Decoder/Driver
 4-134

 DM54148 8-Line Decimal to 3-Line Octal Priority Encoder
 4-137

 54150/DM54150 1-of-16 Line Data Selector/Multiplexer
 4-141

 54151A/DM54151A 1-of-8 Line Data Selector/Multiplexer with Complementary Outputs
 4-141

 54153/DM54153 Dual 1-of-4 Line Data Selector/Multiplexer
 4-147

 54154/DM54154 4-to-16 Line Decoder/Demultiplexer
 4-150

4-87

4-91

4-94

4-94

Section 4—TTL (Continued)

TTL—Mil/Aero Products (Continued)	
DM54155 Dual 2-to-4 Line Decoder/1-to-4 Line Demultiplexer	4-153
54157/DM54157 Quad 2-to-1 Line Data Selector/Multiplexer	4-156
54161/DM54161A Synchronous 4-Bit Binary Counter with Asynchronous Clear	4-159
DM54163A Synchronous 4-Bit Binary Counter with Synchronous Clear	4-159
54164 8-Bit Serial In/Parallel Out Shift Register with Asynchronous Clear	4-167
54165 8-Bit Parallel-to-Serial Converter	4-170
DM54166 8-Bit Parallel or Serial In/Serial Out Shift Register	4-173
54170 4-by-4 Register File with Open-Collector Outputs	4-177
54173/DM54173 4-Bit TRI-STATE D Register	4-181
54174/DM54174 Hex D Flip-Flop with Clear	
54175/DM54175 Quad D Flip-Flop with Clear and Complementary Outputs	4-185
DM54180 9-Bit Parity Generator/Checker	4-190
DM54181 Arithmetic Logic Unit/Function Generator	4-193
54191/DM54191 Synchronous Up/Down 4-Bit Binary Counter with Mode Control	4-209
DM54193 Synchronous Up/Down 4-Bit Binary Counter with Dual Clock	4-214
DM54194 4-Bit Bidirectional Universal Shift Register	4-219
54279 Quad Set-Reset Latch	4-227
54283 4-Bit Binary Full Adder with Fast Carry	
54298 Quad 2-Port Register (Multiplexer with Storage)	
DM54365 Hex TRI-STATE Buffer/Bus Driver	4-236
DM54367 Hex TRI-STATE Buffer/Bus Driver	4-239
DM54368 Hex TRI-STATE Inverting Buffer/Bus Driver	4-242
DM7123 Quad TRI-STATE 1-of-2 Line Data Selector/Multiplexer	
DM7130 10-Bit Magnitude Comparator with Open-Collector Outputs	
DM7136 6-Bit Unified Bus Comparator with Open-Collector Outputs	
DM7160 6-Bit Magnitude Comparator with Open-Collector Outputs	
9300 4-Bit Positive-Edge-Triggered Parallel or Serial Access Shift Register	
9301 1-of-10 Line Decoder	
9308 Dual 4-Bit Latch	4-262
9309 Dual 1-of-4 Line Data Selector/Multiplexer with Complementary Outputs	4-265
9311/DM9311 4-to-16 Line Decoder/Demultiplexer	
9312 1-of-8 Line Data Selector/Multiplexer	
9314 Quad Latch	
9316/DM9316 Synchronous 4-Bit Binary Counter	4-280
9318/DM9318 8 to 3 Line Priority Encoder	
9321 Dual 1-of-4 Decoder	
9322/DM9322 Quad 1-of-2 Line Data Selector/Multiplexer	
9324 5-Bit Comparator	
9328 Dual 8-Bit Shift Register	
9334/DM9334 8-Bit Addressable Latch	
9338 8-Bit Multiple Port Register	
9348 12-Input Parity Checker/Generator	
9601/DM9601 Retriggerable Monostable Multivibrator (One-Shot) with Complementary	
Outputs	4-337
9602/DM9602 Dual Retriggerable Monostable Multivibrator (One-Shot) with Complementary	
Outputs	4-341

5400/DM5400/DM7400 Quad 2-Input NAND Gates


General Description

This device contains four independent gates each of which performs the logic NAND function.

Features

Alternate Military/Aerospace device (5400) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



Order Number 5400DMQB, 5400FMQB, DM5400J, DM5400W or DM7400N
See NS Package Number J14A, N14A or W14B

Function Table

$$Y = \overline{AB}$$

Inp	uts	Output
А В		Y
L	L	Ξ
L	Н	н
Н	L	Н
Н	H	L

H = High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM5400		DM7400			Units	
Cymbol	Farameter	Min	Nom	Max	Min	Nom	Max	Oille
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
Іон	High Level Output Current			-0.4			-0.4	mA
l _{OL}	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condi	Conditions		Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I ₁ =	= -12 mA			-1.5	>
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IL} = Max$	_H = Max	2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IH} = Min$	_ = Max		0.2	0.4	٧
iı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I	= 5.5V			1	mA
lін	High Level Input Current	V _{CC} = Max, V _I	= 2.4V			40	μΑ
ŀιL	Low Level Input Current	V _{CC} = Max, V _I	= 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-55	111/5
Іссн	Supply Current with Outputs High	V _{CC} = Max			4	8	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max	V _{CC} = Max		12	22	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 \text{ pF}$ $R_L = 400\Omega$		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			15	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

DM5401/DM7401 Quad 2-Input NAND Gates with Open-Collector Outputs

General Description

This device contains four independent gates each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$

$$R_{MIN} = \frac{V_{CC} (Max) - V_{OL}}{I_{OL} - N_3 (I_{IL})}$$


Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 $N_2 \; (l_{IH}) = total \; maximum input high current for all inputs tied to pull-up resistor$

 $N_{3} \ (l_{|L}) = total$ maximum input low current for all inputs tied to pull-up resistor

Connection Diagram

Dual-In-Line Package



TL/F/6614-1

Order Number DM5401J, DM5401W or DM7401N See NS Package Number J14A, N14A or W14B

Function Table

$$Y = \overline{AB}$$

Inp	uts	Output
Α	В	Υ
L	L	Η
L	н	н
Н	L	Н
Н	Н	L

H = High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V Output Voltage 7V

Operating Free Air Temperature Range

DM54 −55°C to +125°C DM74 0°C to +70°C Storage Temperature Range −65°C to +150°C beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note: The "Absolute Maximum Ratings" are those values

Recommended Operating Conditions

Symbol	Parameter	DM5401		DM7401			Units	
	raidiffetti	Min	Nom	Max	Min	Nom	Max	Oille
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
V _{OH}	High Level Output Voltage			5.5			5.5	٧
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	٧
ICEX	High Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max$			250	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.2	0.4	٧
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
hн	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max		4	8	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max		12	22	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 \text{ pF}$ $R_L = 4 \text{ k}\Omega \text{ (t}_{PLH}\text{)}$		45	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R_L = 400\Omega (t_{PHL})$		15	ns

5402/DM5402/DM7402 Quad 2-Input NOR Gates


General Description

This device contains four independent gates each of which performs the logic NOR function.

Features

Alternate Military/Areospace device (5402) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



Order Number 5402DMQB, 5402FMQB, DM5402J, DM5402W or DM7402N

See NS Package Number J14A, N14A or W14B

Function Table

$$Y = \overline{A + B}$$

Inp	uts	Output
Α	В	Y
L	L	Н
L	н	L
Н	L	L
Н	Н	L

H = High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range DM54 and 54

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM5402			DM7402		
Cymbol		Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
Іон	High Level Output Current		ı	-0.4	,	i	-0.4	mA
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I =	= -12 mA			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max$	_H = Max	2.4	3.4		٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} V _{IH} = Min	= Max		0.2	0.4	٧
li	Input Current @ Max Input Voltage	V _{CC} = Max, V _I	= 5.5V			1	mA
l _{IH}	High Level Input Current	V _{CC} = Max, V _I	= 2.4V			40	μΑ
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I	= 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	. DM54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-55	1117
JCCH	Supply Current with Outputs High	V _{CC} = Max			8	16	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max	V _{CC} = Max		14	27	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 400 \Omega$		22	ns
^t PHL	Propagation Delay Time High to Low Level Output			15	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

DM5403/DM7403 Quad 2-Input NAND Gates with Open-Collector Outputs

General Description

This device contains four independent gates each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$


$$\mathsf{R}_{MIN} = \frac{\mathsf{V}_{CC}\left(\mathsf{Max}\right) - \mathsf{V}_{OL}}{\mathsf{I}_{OL} - \mathsf{N}_{3}\left(\mathsf{I}_{IL}\right)}$$

Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 $N_2 \; (l_{lH}) = total \; maximum \; input high current for all inputs tied to pull-up resistor$

 N_3 (I_{IL}) = total maximum input low current for all inputs tied to pull-up resistor

Connection Diagram



TL/F/6493-1

Order Number DM5403J or DM7403N See NS Package Number J14A or N14A

Function Table

$$Y = \overline{AB}$$

Inp	uts	Output
A	В	Y
L	L	Η
L	Н	Н
Н	L	Н
Н	Н	L

H = High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Output Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM5403		DM7403			Units
	i didiliotoi	Min	Nom	Max	Min Nom Ma	Max	O I III O	
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2	:		٧
VIL	Low Level Input Voltage			0.8			0.8	V
Voн	High Level Output Voltage			5.5		1	5.5	V
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions Min		Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	٧
ICEX	High Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max$			250	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.2	0.4	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.4V$			40	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
ICCH	Supply Current with Outputs High	V _{CC} = Max		4	8	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max		12	22	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 4 k\Omega (t_{PLH})$		45	ns
tPHL	Propagation Delay Time High to Low Level Output	$R_L = 400\Omega (t_{PHL})$		15	ns

5404/DM5404/DM7404 Hex Inverting Gates


General Description

This device contains six independent gates each of which performs the logic INVERT function.

Features

Alternate Military/Aerospace device (5404) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



TL/F/6494-1

Order Number 5404DMQB, 5404FMQB, DM5404J, DM5404W, DM7404M or DM7404N See NS Package Number J14A, M14A, N14A or W14B

Function Table

$Y = \overline{A}$						
Inputs	Output					
A	Υ					
L	Н					
Н	L					

H = High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM5404		DM7404			Units
	raiametei	Min	Nom	Max	Min	Nom	Max	Oillis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
ЮН	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	= -12 mA			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IL} = Max$	V _{CC} = Min, I _{OH} = Max V _{II} = Max		3.4		٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max V _{IH} = Min			0.2	0.4	v
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l _{IH}	High Level Input Current	V _{CC} = Max, V _I	= 2.4V			40	μΑ
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I	= 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-55	111/5
Іссн	Supply Current with Outputs High	V _{CC} = Max			6	12	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max	V _{CC} = Max		18	33	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 400 \Omega$		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			15	ns

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

DM5405/DM7405 Hex Inverters with Open-Collector Outputs

General Description

This device contains six independent gates each of which performs the logic INVERT function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$


$$\mathsf{R}_{\mathsf{MIN}} = \frac{\mathsf{V}_{\mathsf{CC}}\left(\mathsf{Max}\right) - \mathsf{V}_{\mathsf{OL}}}{\mathsf{I}_{\mathsf{OL}} - \mathsf{N}_{\mathsf{3}}\left(\mathsf{I}_{\mathsf{IL}}\right)}$$

Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 $N_2 \; (l_{IH}) = total \; maximum \; input high current for all inputs tied to pull-up resistor$

 N_3 (I_{IL}) = total maximum input low current for all inputs tied to pull-up resistor

Connection Diagram



TL/F/6495-1

Order Number DM5405J, DM5405W or DM7405N See NS Package Number J14A, N14A or W14B

Function Table

H = High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Output Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM5405		DM7405			Units
0,501	i ai ailletei	Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
VoH	High Level Output Voltage			5.5			5.5	٧
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -12 \text{ mA}$			-1.5	٧
ICEX	High Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max$			250	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.2	0.4	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
l _{lH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.4V$			40	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$			-1.6	mA
ГССН	Supply Current with Outputs High	V _{CC} = Max	!	6	12	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max		18	33	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 4 k\Omega (t_{PLH})$		55	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R_L = 400\Omega (t_{PHL})$		15	ns

DM5406/DM7406 Hex Inverting Buffers with High Voltage Open-Collector Outputs

General Description

This device contains six independent buffers each of which performs the logic INVERT function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{O} (Min) - V_{OH}}{N_{1} (I_{OH}) + N_{2} (I_{IH})}$$


$$\mathsf{R}_{\mathsf{MIN}} = \frac{\mathsf{V}_{\mathsf{O}}\left(\mathsf{Max}\right) - \mathsf{V}_{\mathsf{OL}}}{\mathsf{I}_{\mathsf{OL}} - \mathsf{N}_{\mathsf{3}}\left(\mathsf{I}_{\mathsf{IL}}\right)}$$

Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 $N_2 \left(I_{|H} \right) =$ total maximum input high current for all inputs tied to pull-up resistor

 $N_{3} \ (I_{IL}) = total maximum input low current for all inputs tied to pull-up resistor$

Connection Diagram



Dual-In-Line Package

Order Number DM5406J, DM5406W, DM7406M or DM7406N See NS Package Number J14A, M14A, N14A or W14B TL/F/6496-1

GND

Function Table

H = High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Output Voltage 30V

Operating Free Air Temperature Range

DM54 −55°C to +125°C DM74 0°C to +70°C Storage Temperature Range −65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol Parameter	Parameter	DM5406		DM7406			Units	
	raidiffeter	Min	Nom	Max	Min	Nom	Max	Onics
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
VIH	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	V
V _{OH}	High Level Output Voltage			30			30	V
loL	Low Level Output Current			30			40	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
Vį	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	٧
ICEX	High Level Output Current	$V_{CC} = Min, V_O = 30V$ $V_{IL} = Max$			250	μΑ
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max V _{IH} = Min			0.7	٧
		I _{OL} = 16 mA, V _{CC} = Min			0.4	
łı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
ICCH	Supply Current with Outputs High	V _{CC} = Max		30	48	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max		27	51	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 110\Omega$		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			23	ns

DM5407/DM7407 Hex Buffers with High Voltage Open-Collector Outputs

General Description

This device contains six independent gates each of which performs a buffer function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{O} \left(Min \right) - V_{OH}}{N_{1} \left(I_{OH} \right) + N_{2} \left(I_{IH} \right)}$$


$$R_{MIN} = \frac{V_O (Max) - V_{OL}}{I_{OL} - N_3 (I_{IL})}$$

Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 $N_2 \; (l_{IH}) = total \; maximum \; input high current for all inputs tied to pull-up resistor$

 $N_3 \ (I_{|L}) = total$ maximum input low current for all inputs tied to pull-up resistor

Connection Diagram



Order Number DM5407J, DM5407W, DM7407M or DM7407N See NS Package Number J14A, M14A, N14A or W14B TL/F/6497-1

Function Table

Y = A				
Input Output				
Α	Υ			
L	L			
Н	Н			

H = High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Output Voltage 30V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Symbol Parameter		DM5407			DM7407		Units
	- I didnister	Min	Nom	Max	Min	Nom	Max	Cinto
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
VoH	High Level Output Voltage			30			30	٧
loL	Low Level Output Current			30			40	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Symbol	Parameter	Conditions	IVIIII	(Note 1)	IVIAX	Onits
V _I	Input Clamp Voltage	$V_{CC} = Min, I_1 = -12 \text{ mA}$			-1.5	٧
ICEX	High Level Output Current	$V_{CC} = Min, V_O = 30V$ $V_{IH} = Min$			250	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max$			0.7	V
		I _{OL} = 16 mA, V _{CC} = Min			0.4	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
lін	High Level Input Current	$V_{CC} = Max, V_1 = 2.4V$			40	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$			-1.6	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max		29	41	· mA
lccr	Supply Current with Outputs Low	V _{CC} = Max		21	30	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 \text{ pF}$ $R_L = 110\Omega$		10	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			30	ns

5408/DM5408/DM7408 Quad 2-Input AND Gates


General Description

This device contains four independent gates each of which performs the logic AND function.

Features

Alternate Military/Aerospace device (5408) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



TL/F/6498-

Order Number 5408DMQB, 5408FMQB, DM5408J, DM5408W or DM7408N See NS Package Number J14A, N14A or W14B

Function Table

$$Y = AB$$

Inp	uts	Output
Α	В	Y
L	L	L
L	Н	L
Н	L	L
Н	Н	Н

H = High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM5408			DM7408		Units
	T drameter	Min	Nom	Max	Min	Nom	Max	Oiiito
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			8.0			0.8	٧
Юн	High Level Output Current			-0.8			-0.8	mA
l _{OL}	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condi	Conditions		Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	V _{CC} = Min, I _I =	= -12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IL} = Max$	V _{CC} = Min, I _{OH} = Max V _{II.} = Max		3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IH} = Min$	V _{CC} = Min, I _{OL} = Max V _{IH} = Min		0.2	0.4	٧
lį	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
ίн	High Level Input Current	V _{CC} = Max, V _I	= 2.4V			40	μΑ
lį∟	Low Level Input Current	V _{CC} = Max, V _I	= 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-55	111/3
Іссн	Supply Current with Outputs High	V _{CC} = Max			11	21	mA
CCL	Supply Current with Outputs Low	V _{CC} = Max	V _{CC} = Max		20	33	mA

$\textbf{Switching Characteristics} \text{ at } V_{CC} = 5V \text{ and } T_A = 25^{\circ}C \text{ (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 400 \Omega$		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			19	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

5409/DM7409 Quad 2-Input AND Gates with Open-Collector Outputs

General Description

This device contains four independent gates each of which performs the logic AND function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$


$$R_{MIN} = \frac{V_{CC} (Max) - V_{OL}}{I_{OL} - N_3 (I_{IL})}$$

Where: N₁ (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 N_2 (I $_{\mbox{\scriptsize IH}}$) = total maximum input high current for all inputs tied to pull-up resistor

 N_3 (I_{IL}) = total maximum input low current for all inputs tied to pull-up resistor

Connection Diagram



TL/F/6499-1

Order Number 5409DMQB, 5409FMQB or DM7409N See NS Package Number J14A, N14A or W14B

Function Table

$$Y = AB$$

Inp	uts	Output
Α	В	Y
L	L	L
L	Н	L
Н	L	L
Н	Н	Н

H = High Logic Level

Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V **Output Voltage** 7V

Operating Free Air Temperature Range

-55°C to +125°C 0° C to $+70^{\circ}$ C **DM74** Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not quaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	5409			DM7409			Units
		Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V_{IL}	Low Level Input Voltage			0.8			0.8	V
V _{OH}	High Level Output Voltage			5.5			5.5	V
l _{OL}	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VĮ	Input Clamp Voltage	$V_{CC} = Min, I_1 = -12 \text{ mA}$			-1.5	· V
I _{CEX}	High Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IH} = Min$			250	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max$		0.2	0.4	٧
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μΑ
I _I L	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
ICCH	Supply Current with Outputs High	V _{CC} = Max		11	21	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max		20	33	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 \text{ pF}$ $R_L = 400\Omega$		32	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			24	ns

5410/DM5410/DM7410 Triple 3-Input NAND Gates


General Description

This device contains three independent gates each of which performs the logic NAND function.

Features

Alternate Military/Aerospace device (5410) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



Order Number 5410DMQB, 5410FMQB, DM5410J, DM5410W or DM7410N

See NS Package Number J14A, N14A or W14B

Function Table

$$Y = \overline{ABC}$$

	Inputs	Output	
A	В	C	Y
х	Х	L	Н
X	L	Х	Н
L	Х	Х	Н
Н	Ι	Η	L

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM5410				Units		
		Min	Nom	Max	Min	Nom	Max	Oilles
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			ν
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
Юн	High Level Output Current			-0.4			-0.4	mA
l _{OL}	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condi	tions	Min	Typ (Note 1)	Max	Units
VĮ	Input Clamp Voltage	V _{CC} = Min, I ₁ =	= -12 mA			-1.5	>
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$			0.2	0.4	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l _{iH}	High Level Input Current	V _{CC} = Max, V _I	= 2.4V			40	μΑ
IIL	Low Level Input Current	V _{CC} = Max, V _I	= 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-55	111/5
Іссн	Supply Current with Outputs High	V _{CC} = Max			3	6	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			9	16.5	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 400\Omega$		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			15	ns

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.




DM7411 Triple 3-Input AND Gate

General Description

This device contains three independent gates with three data inputs each which perform the logic AND function.

Connection Diagram



Order Number DM7411N NS Package Number N14A TL/F/9774-1

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air

Temperature Range (DM74) 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operations.

Recommended Operating Conditions

Symbol	Parameter		Units		
Зупівої	raiametei	Min	Тур	Max	Office
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2	,		٧
V _{IL}	Low Level Input Voltage			0.8	٧
Гон	High Level Output Current			-0.4	mA
loL	Low Level Output Current			16	mA
TA	Free Air Operating Temperature	0		70	ŝ

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min Ty _i		Max	Units
VĮ	Input Clamp Voltage	$V_{CC} = Min, I_1 = -12 \text{ mA}$			-1.5	>
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max$	2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min$	}	0.2	0.4	٧
l _I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.4V$			40	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-18		-57	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max			15	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			24	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 \text{ pF},$ $R_L = 400\Omega$		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			19	ns


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

DM5414/DM7414 Hex Inverter with Schmitt Trigger Inputs

General Description

This device contains six independent gates each of which performs the logic INVERT function. Each input has hysteresis which increases the noise immunity and transforms a slowly changing input signal to a fast changing, jitter free output.

Connection Diagram



Order Number DM5414J, DM5414W or DM7414N See NS Package Number J14A, N14A or W14B

TL/F/6503-1

Function Table

Y	= A
Input	Output
Α	Υ
L	Н
Н	L

H = High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54 -55°C to +125°C DM74 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM5414		DM7414			Units
Syllibol	raiametei	Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{T+}	Positive-Going Input Threshold Voltage (Note 1)	1.5	1.7	2	1.5	1.7	2	٧
V _T -	Negative-Going Input Threshold Voltage (Note 1)	0.6	0.9	1.1	0.6	0.9	1.1	٧
HYS	Input Hysteresis (Note 1)	0.4	0.8		0.4	0.8		٧
Юн	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = M$ $V_{I} = V_{T-}Min$	ax	2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = M$ $V_{I} = V_{T+}Max$	ax		0.2	0.4	٧
l _{T+}	Input Current at Positive-Going Threshold	$V_{CC} = 5V, V_I = V_{T+}$			-0.43		mA
I _T _	Input Current at Negative-Going Threshold	$V_{CC} = 5V$, $V_I = V_{T-}$			-0.56		mA
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 5.5$	5V			1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.4$	ŧV			40	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4$	1V			-1.2	mA
los	Short Circuit	V _{CC} = Max	DM54	-18		-55	mA
	Output Current	(Note 3)	(Note 3) DM74			-55	\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
Іссн	Supply Current with Outputs High	V _{CC} = Max			22	36	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max	V _{CC} = Max		39	60	mA

Note 1: V_{CC} = 5V

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

۰		
		٠
	7.	ı
	•	9

SWITCHING CHARACTERISTICS at V _{CC} = 5V and T _A = 25°C (See Section 1 for Test Waveforms and Output Load)								
Symbol	Parameter	Conditions	Min	Max	Units			
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 400 \Omega$		22	ns			
t _{PHL}	Propagation Delay Time High to Low Level Output			22	ns			



DM5416/DM7416 Hex Inverting Buffers with **High Voltage Open-Collector Outputs**

General Description

This device contains six independent gates each of which performs the logic INVERT function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{O} (Min) - V_{OH}}{N_{1} (I_{OH}) + N_{2} (I_{IH})}$$

$$R_{MIN} = \frac{V_{O} (Max) - V_{OL}}{I_{OL} - N_{3} (I_{IL})}$$


Where: N₁ (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

> N₂ (I_{IH}) = total maximum input high current for all inputs tied to pull-up resistor

> N₃ (I_{II}) = total maximum input low current for all inputs tied to pull-up resistor

Connection Diagram

Dual-In-Line Package



Order Number DM5416J, DM5416W or DM7416N See NS Package Number J14A, N14A or W14B

TL/F/6504-1

Function Table

$$\mathbf{Y} = \overline{\mathbf{A}}$$
Input

Input	Output
Α	Y
L	Н
Н	L

H = High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage7VInput Voltage5.5VOutput Voltage15V

Operating Free Air Temperature Range

DM54 −55°C to +125°C DM74 0°C to +70°C Storage Temperature Range −65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM5416		DM7416			Units	
		Min	Nom	Max	Min	Nom	Max	011113
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			8.0			0.8	V
V _{OH}	High Level Output Voltage			15			15	V
loL	Low Level Output Current			30			40	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions Mi		Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	٧
ICEX	High Level Output Current	$V_{CC} = Min, V_O = 15V$ $V_{IL} = Max$			250	μΑ
Vol	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$			0.7	٧
		I _{OL} = 16 mA, V _{CC} = Min			0.4	
H	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_{I} = 2.4V$			40	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max		30	48	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max		27	51	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 110 \Omega$		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			23	ns



DM5417/DM7417 Hex Buffers with High Voltage Open-Collector Outputs

General Description

This device contains six independent gates each of which performs a buffer function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{O} (Min) - V_{OH}}{N_{1} (I_{OH}) + N_{2} (I_{IH})}$$

$$\mathsf{R}_{\mathsf{MIN}} = \frac{\mathsf{V}_{\mathsf{O}}\left(\mathsf{Max}\right) - \mathsf{V}_{\mathsf{OL}}}{\mathsf{I}_{\mathsf{OL}} - \mathsf{N}_{\mathsf{3}}\left(\mathsf{I}_{\mathsf{IL}}\right)}$$

Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor


 $N_2 \; (I_{\mbox{\scriptsize IH}}) = total \; \mbox{maximum input high current for all inputs tied to pull-up resistor}$

 $N_3 \ (l_{|L}) = total \ maximum \ input low current for all inputs tied to pull-up resistor$

TL/F/6505-1

Connection Diagram

Dual-In-Line Package



Order Number DM5417J, DM5417W or DM7417N See NS Package Number J14A, N14A or W14B

Function Table

H = High Logic LevelL = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage7VInput Voltage5.5VOutput Voltage15V

Operating Free Air Temperature Range

DM54 −55°C to +125°C DM74 0°C to +70°C Storage Temperature Range −65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM5417		DM7417			Units	
		Min	Nom	Max	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
V _{OH}	High Level Output Voltage			15			15	V
loL	Low Level Output Current			30			40	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
Vj	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -12 \text{ mA}$			-1.5	٧
ICEX	High Level Output Current	$V_{CC} = Min, V_O = 15V$ $V_{IH} = Min$			250	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max$			0.7	٧
		I _{OL} = 16 mA, V _{CC} = Min			0.4	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.4V$			40	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_i = 0.4V$			-1.6	mA
ICCH	Supply Current with Outputs High	V _{CC} = Max		29	41	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max		21	30	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 110\Omega$		10	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			30	ns



5420/DM5420/DM7420 Dual 4-Input NAND Gates


General Description

This device contains two independent gates each of which performs the logic NAND function.

Features

Alternate Military/Aerospace device (5420) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



Order Number 5420DMQB, 5420FMQB, DM5420J, DM5420W or DM7420N
See NS Package Number J14A, N14A or W14B

Function Table

Y = ABCD

	Inp	Output		
Α	В	Υ		
Х	Х	Х	L	Н
х	Х	L	Х	н
х	L	Х	Х	Н
L	Х	Х	x	Н
н	Н	Н	н	L

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM5402		DM7402			Units	
Symbol	- drameter	Min	Nom	Max	Min	Nom	Max	Oille
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
Іон	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I ₁	= -12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max V _{IL} = Max		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max V _{IH} = Min			0.2	0.4	٧
l ₁	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
Iн	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$				40	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-1.6	mA
los	Short Circuit Vo	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-55	111/2
Іссн	Supply Current with Outputs High	V _{CC} = Max			2	4	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			6	11	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 400 \Omega$		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			15	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.




5425/DM7425 Dual 4-Input NOR Gate (with Strobe)

General Description

This device contains two, 4-input gates that perform the logic NOR function. The output of each NOR gate is gated (strobed) by pin 3 and pin 11 by positive true logic i.e., logic "1" equals output on.

Connection Diagram

Dual-In-Line Package



TL/F/9775-1

Order Number 5425DMQB, 5425FMQB, DM7425J or DM7425N See NS Package Number J14A, N14A and W14B

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	5425			DM7425			Units
		Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
loh	High Level Output Current			-0.8			-0.4	mA
loL	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condit	ions	Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$		2.4	3.4		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$			0.2	0.4	>
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
ίн	High Level Input Current	$V_{CC} = Max,$ $V_{I} = 2.4V$	Strobe			160	μΑ
			Inputs			40	
l _{IL}	Low Level Input Current	V _{CC} = Max,	Strobe			-6.4	mA
		$V_1 = 0.4V$	Inputs			-1.6] "
los	Short Circuit Output Current	V _{CC} = Max	54	-20		-55	mA.
		(Note 2)	DM74	-18		-57	
ICCH	Supply Current with Outputs High	V _{CC} = Max				16	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max				19	mA

Switching Characteristics at V_{CC} = 5V, T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 400 \Omega$		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			15	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.



DM5426/DM7426 Quad 2-Input NAND Gates with High Voltage Open-Collector Outputs

General Description

This device contains four independent gates each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{O} (Min) - V_{OH}}{N_{1} (I_{OH}) + N_{2} (I_{IH})}$$


$$\mathsf{R}_{\mathsf{MIN}} = \frac{\mathsf{V}_{\mathsf{O}}\left(\mathsf{Max}\right) - \mathsf{V}_{\mathsf{OL}}}{\mathsf{I}_{\mathsf{OL}} - \mathsf{N}_{\mathsf{3}}\left(\mathsf{I}_{\mathsf{IL}}\right)}$$

Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 $N_2 \; (l_{\mbox{\scriptsize IH}}) = total \; \mbox{maximum input high current for all inputs tied to pull-up resistor}$

 N_3 (I $_{\rm IL}$) = total maximum input low current for all inputs tied to pull-up resistor

Connection Diagram



TL/F/6508-1

Order Number DM5426J or DM7426N See NS Package Number J14A or N14A

Function Table

$$Y = \overline{AB}$$

lnp	uts	Output
A	В	Y
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 5.5V Input Voltage **Output Voltage** 15V

Operating Free Air Temperature Range

DM54 -55°C to +125°C DM74 0°C to +70°C

Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be quaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not quaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM5426		DM7426			Units
	raidinotoi	Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
V _{OH}	High Level Output Voltage			15			15	V
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _i	= -12 mA			-1.5	٧
ICEX	High Level Output	00	V _O = 15V			1000	μΑ
	Current	V _{IL} = Max	V _O = 12V			50	μΛ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$				0.4	٧
11	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
l _{1H}	High Level Input Current	V _{CC} = Max, V	_I = 2.4V			40	μΑ
l _{IL}	Low Level Input Current	V _{CC} = Max, V	_I = 0.4V			-1.6	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max			4	8	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			12	22	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 1 k\Omega (t_{PLH})$		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			17	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.




DM7427 Triple 3-Input NOR Gates

General Description

This device contains three independent gates each of which performs the logic NOR function.

Connection Diagram

Dual-In-Line Package



Order Number DM7427N See NS Package Number N14A

TL/F/6509-1

Function Table

$$Y = \overline{A + B + C}$$

	Inputs					
Α	В	С	Υ			
L	L	L	Н			
X X H	Х	Н	L			
X	н	X	L			
Н	Х	X	L			

H = High Logic Level

L = Low Logic Level

X = Either High or Low Logic Level

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM74 0°C to +70°C
Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Symbol	Faianietei	Min	Nom	Max	Oille
V _{CC}	Supply Voltage	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			٧
V _{IL}	Low Level Input Voltage			0.8	٧
Іон	High Level Output Current			-0.8	mA
lor	Low Level Output Current			16	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions Min		Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.2	0.4	٧
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
liн	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μА
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-18		-57	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max		10	16	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max		16	26	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 400 \Omega$		11	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			15	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.




5430/DM5430/DM7430 8-Input NAND Gate

General Description

This device contains a single gate which performs the logic NAND function.

Alternate Military/Aerospace device (5430) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



TL/F/6510-1
Order Number 5430DMBQ, 5430FMQB, DM5430J, DM5430W or DM7430N
See NS Package Number J14A, N14A or W14B

Function Table

Y = ABCDEFGH

Inputs	Output
A thru H	Y
All Inputs H	L
One or More	Н
Input L	

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM5430		DM7430			Units
	T drameter	Min	Nom	Max	Min	Nom	Max	Jinto
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
Юн	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VĮ	Input Clamp Voltage	V _{CC} = Min, I ₁ =	= -12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OP}$ $V_{IL} = Max$	_i = Max	2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IH} = Min$	_ = Max		0.2	0.4	٧
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 5.5V$				1	mA
Ін	High Level Input Current	V _{CC} = Max, V _I	= 2.4V			40	μΑ
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I	= 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-55	IIIA
ICCH	Supply Current with Outputs High	V _{CC} = Max			1	2	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max	V _{CC} = Max		3	6	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 400\Omega$		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			15	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.



5432/DM5432/DM7432 Quad 2-Input OR Gates


General Description

This device contains four independent gates each of which performs the logic OR function.

Features

Alternate Military/Aerospace device (5432) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



TL/F/6511-1

Order Number 5432DMQB, 5432FMQB, DM5432J, DM5432W or DM7432N See NS Package Number J14A, N14A or W14B

Function Table

$$Y = A + B$$

Inp	uts	Output
Α	В	Y
L	L	L
L	н	н
Н	L	н
Н	н	н

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM5432		DM7432			Units	
		Min	Nom	Max	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
ЮН	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Cond	Conditions		Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I :	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IH} = Min$	V _{CC} = Min, I _{OH} = Max		3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IL} = Max$	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max$		0.2	0.4	v
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l _{IH}	High Level Input Current	V _{CC} = Max, V	1 = 2.4V			40	μΑ
I _{IL}	Low Level Input Current	V _{CC} = Max, V	= 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-55] ""
Іссн	Supply Current with Outputs High	V _{CC} = Max			15	22	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			23	38	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 400 \Omega$		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			22	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

5437/DM5437/DM7437 Quad 2-Input NAND Buffers


General Description

This device contains four independent gates each of which performs the logic NAND function.

Features

Alternate Military/Aerospace device (5437) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



Order Number 5437DMQB, 5437FMQB, DM5437J, DM5437W or DM7437N

See NS Package Number J14A, N14A or W14B

Function Table

 $Y = \overline{AB}$

Inp	uts	Output
Α	В	Y
L	L	Н
L	н	Н
Н	L	н
Н	Н	L

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

 Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	1	DM5437		DM7437			Units
		Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
Юн	High Level Output Current			-1.2			-1.2	mA
loL	Low Level Output Current			48			48	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -12 \text{ mA}$	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$		2.4	3.3		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$			0.2	0.4	٧
lj	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
lн	High Level Input Current	$V_{CC} = Max, V_1 = 2.4V$	$V_{CC} = Max, V_I = 2.4V$			40	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-70	mA
	Output Current	(Note 2)	DM74	-18		-70	
ГССН	Supply Current with Outputs High	V _{CC} = Max			9	15.5	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max			34	54	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 45 \text{ pF}$ $R_L = 133\Omega$		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			15	ns

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.



DM5438/DM7438 Quad 2-Input NAND Buffers with Open-Collector Outputs

General Description

This device contains four independent gates each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$


$$R_{MIN} = \frac{V_{CC} \left(\text{Max} \right) - V_{OL}}{I_{OL} - N_3 \left(I_{IL} \right)}$$

Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 $N_2 \; (l_{IH}) = total \; maximum \; input high current for all inputs tied to pull-up resistor$

 $N_3 \ (I_{|L}) =$ total maximum input low current for all inputs tied to pull-up resistor

Connection Diagram



TL/F/6513-1

Order Number DM5438J, DM5438W, DM7438M or DM7438N See NS Package Number J14A, M14A, N14A or W14B

Function Table

$$Y = \overline{AB}$$

Inp	uts	Output
Α	В	Y
L	L	Н
L	Н	н
Н	L	н
Н	н	L

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V Output Voltage 7V

Operating Free Air Temperature Range

DM54 −55°C to +125°C DM74 0°C to +70°C Storage Temperature Range −65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM5438		DM7438			Units	
Cynibol		Min	Nom	Max	Min	Nom	Max	Oints
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	V
V _{OH}	High Level Output Voltage			5.5	}		5.5	V
loL	Low Level Output Current			48			48	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	٧
ICEX	High Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max$			250	μΑ
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max V _{IH} = Min			0.4	٧
l _l	Input Current @Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μА
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
ССН	Supply Current with Outputs High	V _{CC} = Max		5	8.5	mA
I _{CCL}	Supply Current with Outputs Low	V _{CC} = Max		34	54	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 45 pF$ $R_L = 133 \Omega$		22	ns
[†] PHL	Propagation Delay Time High to Low Level Output			18	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.




DM7439 Quad 2-Input NAND Buffer with Open-Collector Output

General Description

This device contains four independent gates with two data inputs, each which performs the logic NAND function.

Connection Diagram



Order Number DM7439N See NS Package Number N14A TL/F/9776-1

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range DM74 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
	Tarameter	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
Іон	High Level Output Current			0.25	mA
l _{OL}	Low Level Output Current			48	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Con	ditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I ₁	= -12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_O$ $V_{IL} = Max$	Η = 250 μΑ	2.4	3.4		٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min	$I_{OL} = 48 \text{ mA}$		0.2	0.4	
		$V_{1H} = 2.0V$	$I_{OL} = 60 \text{ mA}$			0.5	V
		$I_{OL} = 80 \text{ mA}$				0.6	
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V	_I = 5.5V			1	mA
liH	High Level Input Current	V _{CC} = Max, V	ı = 2.4V			40	μΑ
l _{IL}	Low Level Input Current	V _{CC} = Max, V	l = 0.4V			-1.6	mA
los	Short Circuit Output Current	V _{CC} = Max (N	ote 2)	-18		-57	mA
ICCH	Supply Current with Outputs High	V _{CC} = Max				8.5	mA
I _{CCL}	Supply Current with Outputs Low	V _{CC} = Max				54	mA

$\textbf{Switching Characteristics} \ \ \text{at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 \text{ pF}$ $R_L = 400\Omega$		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			18	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.




5440/DM7440 Dual 4-Input NAND Buffer

General Description


This device contains two, 4 input gates that perform the Logic NAND function. Outputs have 48 mA $\rm I_{OL}$

Connection Diagrams



TL/F/9777-1

Order Number 5440DMQB, DM5440J or DM7440N See NS Package Number J14A or N14A



TL/F/9777-2

Order Number 5440FMQB See NS Package Number W14B

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V

Operating Free Air Temperature Range

-55°C to +125°C 54 DM74 0°C to +70°C -65°C to +150°C

Storage Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		5440			DM7440		Units
- Cyllibol	raidiliciei	Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
Іон	High Level Output Current			-1.2			-0.4	mA
l _{OL}	Low Level Output Current			48			48	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condi	tions	Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	V _{CC} = Min, I _I =	= -12 mA			-1.5	>
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max$	₁ = Max	2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min$	= Max		0.2	0.4	v
4	Input Current @ Max Input Voltage	V _{CC} = Max, V _I	= 5.5V			1	mA
чн	High Level Input Current	V _{CC} = Max, V _I	= 2.4V			40	μΑ
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I	= 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	54	-20		-70	mA
	Output Current	(Note 2)	DM74	-18		-70	111/2
Іссн	Supply Current with Outputs High	V _{CC} = Max				8	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max				27	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

4

Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 400 \Omega$		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			15	ns



5442A/DM5442A/DM7442A BCD to Decimal Decoders

General Description


These BCD-to-decimal decoders consist of eight inverters and ten, four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of input logic ensures that all outputs remain off for all invalid (10–15) input conditions.

Features

- Diode clamped inputs
- Also for application as 4-line-to-16-line decoders; 3-line-to-8-line decoders
- All outputs are high for invalid input conditions
- Typical power dissipation 140 mW
- Typical propagation delay 17 ns
- Alternate Military/Aerospace device (5442A) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TL/F/6516-1

Order Number 5442ADMQB, 5442AFMQB, DM5442AJ, DM5442AW or DM7442AN See NS Package Number J16A, N16E or W16A

Function Table

No.		BCD	Inpu	t				De	cima	l Out	put			
	D	С	В	Α	0	1	2	3	4	5	6	7	8	9
0 1 2 3 4		LLLH	L H H L	LHLHL	LHHHH	HHHH	HHLHH	H H L H	HHHL	HHHH	H H H H	H H H H	HHHH	HHHHH
5 6 7 8 9	LHLH	HHLL	L H L L	HLHLH	HHHH	HHHH	H H H H	HHHH	H H H H	L H H H	H H H	HHLHH	HHL	HHHL
I N V A L I D	H H H H H	LLHHH	H	HLHLH	H H H H H	HHHHH	H H H H	H H H H H	H H H H	1 1 1 1 1	H H H H H	H H H H H	H H H H H	H H H H

H = High Level

L = Low Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM5442A			DM7442A		Units
Symbol	Falameter	Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
loн	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condition	าร	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -$			-1.5	V	
V _{OH}	High Level Output Voltage		$V_{CC} = Min, I_{OH} = Max$ $V_{II} = Max, V_{IH} = Min$				٧
V _{OL}	Low Level Output Voltage		$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{II} = Max$			0.4	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 0$	$V_{CC} = Max, V_I = 5.5V$			1	mA
\h	High Level Input Current	$V_{CC} = Max, V_I = 3$	2.4V			40	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0$	0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 2) DM74		-18		-55	111/4
lcc	Supply Current	V _{CC} = Max DM54			28	41	mA
		(Note 3)	DM74		28	56	IIIA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.


Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

:	•		
ļ	•	٠	į
:	١	7	١
•			

Symbol	Parameter	Conditions	Min	Max	Units
^t PHL	Propagation Delay Time High to Low Level Output from A, B, C or D through 2 Levels of Logic	$C_L = 15 pF$ $R_L = 400 \Omega$		25	ns
^t PHL	Propagation Delay Time High to Low Level Output from A, B, C or D through 3 Levels of Logic			30	ns
^t PLH	Propagation Delay Time Low to High Level Output from A, B, C or D through 2 Levels of Logic			25	ns
t _{PLH}	Propagation Delay Time Low to High Level Output from A, B, C or D through 3 Levels of Logic			30	ns

Logic Diagram



TI/F/6516-2



DM5445/DM7445 BCD to Decimal Decoders/Drivers

General Description


These BCD-to-decimal decoders/drivers consist of eight inverters and ten, four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of BCD input logic ensures that all outputs remain off for all invalid (10–15) binary input conditions. These decoders feature high-performance, NPN output transistors designed for use as indicator/relay drivers, or as open-collector logic-circuit drivers. The high-breakdown output transistors are compatible for interfacing with most MOS integrated circuits.

Features

- Full decoding of input logic
- 80 mA sink-current capability
- All outputs are off for invalid BCD input conditions

Connection Diagram

Dual-In-Line Package



TL/F/6517-1

Order Number DM5445J, DM5445W or DM7445N See NS Package Number J16A, N16E or W16A

Function Table

No.		Inp	uts					(Out	puts	3			
	D	С	В	A	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
1	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н
2	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н
3	L	L	Н	Н	Н	H	Н	L	Н	Н	Н	Н	Н	Н
4	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н
5	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
6	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
7	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н
8	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
9	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
1	Н	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
N	н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
V	Н	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Α	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
1	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
D	<u> </u>													

H = High Level (Off), L = Low Level (On)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage7VInput Voltage5.5VOutput Voltage30V

Operating Free Air Temperature Range

DM54 −55°C to +125°C DM74 0°C to +70°C Storage Temperature Range −65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM5445			DM7445		Units
- Cyllibol		Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
VIL	Low Level Input Voltage			0.8			0.8	V
V _{OH}	High Level Output Voltage			30			30	V
loL	Low Level Output Current			20			20	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditio	ons	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	-12 mA			-1.5	٧
ICEX	High Level Output Current	$V_{CC} = Min, V_O$ $V_{IL} = Max, V_{IH}$				250	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL} = Min, V_{IL}$			0.2	0.4	V
		$I_{OL} = 80 \text{ mA}$ $V_{CC} = \text{Min}$			0.5	0.9	·
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I	= 5.5V			1	mA
I _{IH}	High Level Input Current	V _{CC} = Max, V _I	= 2.4V			40	μА
l _{IL}	Low Level Input Current	V _{CC} = Max, V _I	= 0.4V			-1.6	mA
Icc	Supply Current	V _{CC} = Max	DM54		43	62	mA
		(Note 2)	DM74		43	70	


Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 100 \Omega$		49.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			49.5	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: I_{CC} is measured with all inputs grounded and all outputs open.

Logic Diagram



TL/F/6517-2

DM7446A, DM5447A/DM7447A BCD to 7-Segment Decoders/Drivers

General Description

The 46A and 47A feature active-low outputs designed for driving common-anode LEDs or incandescent indicators directly. All of the circuits have full ripple-blanking input/output controls and a lamp test input. Segment identification and resultant displays are shown on a following page. Display patterns for BCD input counts above nine are unique symbols to authenticate input conditions.

All of the circuits incorporate automatic leading and/or trailing-edge, zero-blanking control (RBI and RBO). Lamp test (LT) of these devices may be performed at any time when the BI/RBO node is at a high logic level. All types contain


an overriding blanking input (BI) which can be used to control the lamp intensity (by pulsing) or to inhibit the outputs.

Features

- All circuit types feature lamp intensity modulation capability
- Open-collector outputs drive indicators directly
- Lamp-test provision
- Leading/trailing zero suppression

Connection Diagram

Dual-In-Line Package



TL/F/6518-1

Order Number DM5447AJ, DM7446AN or DM7447AN See NS Package Number J16A or N16E

Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

7V Supply Voltage Input Voltage 5.5V

Operating Free Air Temperature Range

DM54 -55°C to +125°C DM74 0°C to +70°C

Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not quaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			Units	
Syllibol	ratameter	Min	Nom	Max	Oille
V _{CC}	Supply Voltage	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	>
V _{OH}	High Level Output Voltage (a thru g)			30	٧
Іон	High Level Output Current (BI/RBO)			-0.2	μΑ
loL	Low Level Output Current (a thru g)			40	mA
l _{OL}	Low Level Output Current (BI/RBO)			8	mA
TA	Free Air Operating Temperature	0		70	°C

'46A Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conc	litions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	- 12 mA			-1.5	٧
V _{OH}	High Level Output Voltage (BI/RBO)	V _{CC} = Min I _{OH} = Max		2.4	3.7		٧
ICEX	High Level Output Current (a thru g)	$V_{CC} = Max, V_{C}$ $V_{IL} = Max, V_{IH}$				250	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL}$			0.3	0.4	٧
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I (Except BI/RBC				1	mA
IH	High Level Input Current	V _{CC} = Max, V _I (Except BI/RBC				40	μΑ
I _{IL}	Low Level Input	V _{CC} = Max	BI/RBO			-4	mA
	Current	$V_I = 0.4V$	Others			-1.6	1117
los	Short Circuit Output Current	V _{CC} = Max (BI	/RBO)			-4	mA
lcc	Supply Current	V _{CC} = Max (Note 2)			60	103	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: I_{CC} is measured with all outputs open and all inputs at 4.5V.

'46A Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 \text{ pF}$ $R_L = 120\Omega$		100	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			100	ns

Recommended Operating Conditions

Symbol	Parameter	DM5447A				Units		
Symbol	Parameter	Min	Nom	Max	Min	Nom	Max	Office
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V_{IL}	Low Level Input Voltage			0.8			0.8	٧
V _{OH}	High Level Output Voltage (a thru g)			15			15	٧
I _{OH}	High Level Output Current (BI/RBO)			-0.2			-0.2	μΑ
l _{OL}	Low Level Output Current (a thru g)			40			40	mA
loL	Low Level Output Current (BI/RBO)			8			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

'47A Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Con	ditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	= -12 mA			-1.5	٧
V _{OH}	High Level Output Voltage (BI/RBO)	V _{CC} = Min I _{OH} = Max		2.4	3.7		v
ICEX	High Level Output Current (a thru g)	$V_{CC} = Max, V_{C}$ $V_{IL} = Max, V_{IH}$				250	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{Ol}$ $V_{IH} = Min, V_{IL}$	•		0.3	0.4	٧
lį	Input Current @ Max Input Voltage	V _{CC} = Max, V _I	$V_{CC} = Max, V_I = 5.5V$			1	mA
l _{IH}	High Level Input Current	V _{CC} = Max, V _I	= 2.4V			40	μΑ
I _{IL}	Low Level Input	V _{CC} = Max	BI/RBO			-4	mA
	Current	$V_i = 0.4V$	Others			-1.6	11.7
los	Short Circuit Output Current	V _{CC} = Max (B	/RBO)			-4	mA
lcc	Supply Current	V _{CC} = Max	DM54		60	85	mA
		(Note 2)	DM74		60	103	1111/4

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: I_{CC} is measured with all outputs open and all inputs at 4.5V.

'47A Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 120 \Omega$		100	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			100	ns

Function Table

46A, 47A

Decimal or			Inpu	ts			BI/RBO			C	Output	8			Note
Function	LT	RBI	D	С	В	Α	(Note 1)	а	b	С	d	е	f	g	NOTE
0	Н	.H	L	L	L	L	Н	L	L	L	L	L	L	Н	
1	H	X	L	L	L	Н	Н	Н	L	L	Н	Н	Н	Н	
2	Н	х	L	L	Н	L	Н	L	L	Н	L	L	Н	L	
3	Н	Х	L	L	Н	Н	Н	L	L	L	L	Н	Н	L	
4	Н	Х	L	Н	L	L	Н	Н	L	L	Н	Н	L	L	
5	Н	Х	L	Н	L	Н	н	L	Н	L	L	Н	L	L	
6	Н	х	L	Н	Н	L	н	н	Н	L	L	L	L	L	
7	Н	Х	L	Н	Н	Н	Н	L	_ L	L	Н	Н	Н	_H_	(2)
8	Н	х	Н	L	L	L	н	L	L	L	L	L	L	L	(_/
9	Н	X	Н	L	L	Н	Н	L	L	L	Н	Н	L	L	
10	Н	х	н	L	Н	L	н	н	Н	Н	L	L	Н	L	
11	Н	X	Н	L	Н	Н	Н	Н	Н	L	L	Н	Н	L	
12	Н	х	Н	Н	L	L	н	Н	L	Н	Н	Н	L	L	
13	Н	Х	Н	Н	L	Н	н	L	Н	Н	L	Н	L	L	
14	н	х	н	н	Н	L	Н	Н	Н	Н	L	L	L	L	
15	Н	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
ВІ	Х	Х	х	х	Х	Х	L	Н	Н	н	н	Н	Н	Н	(3)
RBI	Н	L	L	L	L	L	L	Н	Н	н	Н	Н	Н	Н	(4)
LT	L	Х	Х	Х	Х	Х	н	L	L	L	L	L	L	L	(5)

Note 1: BI/RBO is a wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).


Note 2: The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.

Note 3: When a low logic level is applied directly to the blanking input (BI), all segment outputs are high regardless of the level of any other input.

Note 4: When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go H and the rippleblanking output (RBO) goes to a low level (response condition).

Note 5: When the blanking input/ripple-blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are L. H = High level, L = Low level, X = Don't Care

Logic Diagram



TL/F/6518-2




DM7450 Expandable Dual 2-Wide 2-Input AND-OR-INVERT Gate

General Description

This device contains two independent combinations of gates, each of which perform the logic AND-OR-INVERT function. One set of gates has an expander node.

Connection Diagram



Order Number DM7450N See NS Package Number N14A TL/F/9778-1

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V

Operating Free Air Temperature Range

0°C to +70°C Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be quaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not quaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Cymbol	Turameter	Min	Nom	Max	Onne
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
loн	High Level Output Current			-0.4	mA
loL	Low Level Output Current			16	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			- 1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = -400 \mu A$ $V_{IL} = Max$	2.4	3.4		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Max$		0.2	0.4	٧
h	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V			1	mA
l _X	Expander Current	$V1 = 0.4V$, $I_{OL} = 16 \text{ mA}$ $V_{CC} = \text{Min, T}_{A} = \text{Min}$			3.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μΑ
I _I L	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-18		-57	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max			8	mA
I _{CCL}	Supply Current with Outputs Low	V _{CC} = Max			14	mA
V _{BE(Q)}	Base-Emitter Voltage of Output Transistor Q	$I1 = 0.62 \text{ mA}$ $I_{OL} = 16 \text{ mA}$ $R_1 = 0\Omega$			1.0	V

2

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 \text{ pF}$ $R_L = 400\Omega$		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			15	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.


5451/DM7451 Dual 2-Wide, 2-Input AOI Gate

General Description

This device contains two independent combinations of gates, each of which perform the logic AND-OR-INVERT function.

Connection Diagram

Dual-In-Line Package



TL/F/9779-1

Order Number 5451DMQB, 5451FMQB or DM7451N See NS Package Number J14A, N14A or W14B

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

54 -55° C to $+125^{\circ}$ C DM74 0° C to $+70^{\circ}$ C Storage Temperature Range -65° C to $+150^{\circ}$ C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for acutual device operation.

Recommended Operating Conditions

Symbol	Parameter		5451		DM7451			Units
- Cymbol	i didilicici	Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			8.0	V
Іон	High Level Output Current			-0.8			-0.4	mA
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	= -12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max$	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$		3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$			0.2	0.4	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
lн	High Level Input Current	V _{CC} = Max, V _I = 2.4V				40	μΑ
կլ <u>_</u>	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-1.6	mA
los	Short Circuit	V _{CC} = Max	54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-57	1
Іссн	Supply Current with Outputs High	V _{CC} = Max				8	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max				14	mA

A

Switching Characteristics at V _{CC} = 5V and T _A = 25°C (See Section 1 for Test Waveforms and Output L
--

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 \text{ pF}$ $R_L = 400\Omega$		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			15	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.



5473/DM5473/DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

General Description


This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is high the J and K inputs are disabled. On the negative transition of the clock, the data from the master is transferred to the slave. The logic states of the J and K inputs must not be allowed to change while the clock is high. Data

transfers to the outputs on the falling edge of the clock pulse. A low logic level on the clear input will reset the outputs regardless of the logic states of the other inputs.

Features

Alternate Military/Aerospace device (5473) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



Order Number 5473DMQB, 5473FMQB, DM5473J, DM5473W or DM7473N See NS Package Number J14A, N14A or W14B

Function Table

	Inputs	3		Out	puts
CLR	CLK	J	K	Q	Q
L	Х	Х	Х	L	Н
Н	7	L	L	Q_0	\overline{Q}_{0}
Н	7	н	L	Н	L
Н	T	L	н	L	Н
Н	7.	Н	Н	To	ggle

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

 $\square \square$ = Positive pulse data. the J and K inputs must be held constant while the clock is high. Data is transferred to the outputs on the falling edge of the clock pulse.

TI /F/6525-1

 $\mathbf{Q}_0 = \mathbf{The}$ output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each high level clock pulse.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Pora	meter		DM5473			DM7473		Units
Зупьог	raiametei		Min	Nom	Max	Min	Nom	Max	Oille
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage		2			2			٧
V _{IL}	Low Level Input	Voltage		i	0.8			0.8	٧
ЮН	High Level Outp	ut Current			-0.4			-0.4	mA
loL	Low Level Outpo	ut Current			16			16	mA
fclk	Clock Frequenc	y (Note 5)	0		15	0		15	MHz
tw	Pulse Width	Clock High	20			20			
	(Note 5)	Clock Low	47			47			ns
		Clear Low	25			25			
tsu	Input Setup Time	e (Note 1 & 5)	0↑			01			ns
tн	Input Hold Time (Note 1 & 5)		01			01			ns
TA	Free Air Operati	ng Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units
Vį	Input Clamp Voltage	V _{CC} = Min, I _I =	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	٧
11	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
l _{IH}	H High Level Input Current	V _{CC} = Max	J, K			40	
Current		$V_I = 2.4V$	Clock			80	μΑ
			Clear			80	
IIL	Low Level Input	V _{CC} = Max	J, K			-1.6	
	Current	$V_I = 0.4V$	Clock			-3.2	mA
		Clear			-3.2		
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 3)	DM74	-18		-55	ША
Icc	Supply Current	V _{CC} = Max, (N	lote 4)		18	34	mA

Note 1: The symbol (↑, ↓) indicates the edge of the clock pulse is used for reference: (↑) for rising edge, (↓) for falling edge.

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time.

Note 4: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement the clock input grounded.

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	R _L = C _L =	Units	
		10 (Output)	Min	Max	
fMAX	Maximum Clock Frequency		15		MHz
^t PHL	Propagation Delay Time High to Low Level Output	Clear to Q		40	ns
^t PLH	Propagation Delay Time Low to High Level Output	Clear to Q		25	ns
^t PHL	Propagation Delay Time High to Low Level Output	Clock to Q or Q		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or Q		25	ns

5474/DM5474/DM7474 Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

General Description


This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is low or high without affecting the outputs as long as the data setup and hold times are not

violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features

Alternate Military/Aerospace device (5474) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



TL/F/6526-1

Order Number 5474DMQB, 5474FMQB, DM5474J, DM5474W, DM7474M or DM7474N See NS Package Number J14A, M14A, N14A or W14B

Function Table

	Inpi	uts		Outputs		
PR	CLR	CLK	D	œ	Q	
L	Н	Х	X	Н	L	
Н	L	Х	X	L	Н	
L	L	Х	X	H*	H*	
Н	н	1 ↑	Н	Н	L	
Н	Н	↑	L	L	Н	
Н	Н	L	X	Q_0	\overline{Q}_0	

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

↑ = Positive-going transition of the clock.

 = This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (high) level.

Q₀ = The output logic level of Q before the indicated input conditions were established.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			DM5474		DM7474			Units
Зушьог	Fair	ineter	Min	Nom	Max	Min	Nom	Max	Office
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Inpu	High Level Input Voltage				2			V
V _{IL}	Low Level Input Voltage				0.8			0.8	٧
Іон	High Level Output Current				-0.4			-0.4	mA
loL	Low Level Output Current			1	16			16	mA
fCLK	Clock Frequency (Note 2)		0	1	15	0		15	MHz
t _W	Pulse Width	Clock High	30			30			ns
	(Note 2)	Clock Low	37			37			
		Clear Low	30			30			113
		Preset Low	30			30			
tsu	Input Setup Tim	Input Setup Time (Notes 1 & 2)				20↑			ns
t _H	Input Hold Time	Input Hold Time (Notes 1 & 2)				5↑			ns
T _A	Free Air Operat	ing Temperature	-55		125	0		70	°C

Note 1: The symbol (1) indicates the rising edge of the clock pulse is used for reference.

Note 2: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condition	Conditions		Typ (Note 3)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I ₁ =	= -12 mA			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max V _{IH} = Min, V _{II} = Max			0.2	0.4	٧
lį	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
l _{IH}	High Level Input Current	V _{CC} = Max	D			40	
		V _I = 2.4V	Clock			80	μΑ
			Clear			120	
			Preset			40	
IIL	Low Level Input	V _{CC} = Max	D			-1.6	
	Current	$V_1 = 0.4V$	Clock			-3.2	mA.
		(Note 6)	Clear			-3.2	'''
			Preset			-1.6	
los	Short Circuit	V _{CC} = Max (Note 4)	DM54	-20		-55	mA
	Output Current		DM74	-18		-55	1117
lcc	Supply Current	V _{CC} = Max (No	ote 5)	1	17	30	mA

Note 3: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 4: Not more than one output should be shorted at a time.

Note 5: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement the clock is grounded.

Note 6: Clear is tested with preset high and preset is tested with clear high.

4

Symbol	Parameter	From (Input) To (Output)	R _L = 2 C _L = 3	1	Units
		10 (Output)	Min	Max	
fMAX	Maximum Clock Frequency		15		MHz
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to Q		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Preset to Q		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q		40	ns

Clock to

 $Q \text{ or } \overline{Q}$

25

ns

Propagation Delay Time

Low to High Level Output

tpLH



5475/DM5475/DM7475 Quad Latches

General Description

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q input when the enable (G) is high, and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go high.


These latches feature complementary Q and \overline{Q} outputs from a 4-bit latch and are available in 16-pin packages.

Features

Alternate Military/Aerospace device (5475) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TL/F/6527-1


Order Number 5475DMQB, 5475FMQB, DM5475J, DM5475W or DM7475N See NS Package Number J16A, N16E or W16A

Function Table (Each Latch)

Inp	uts	Outputs	
D	G	Q	Q
L.	Н	L	Н
Н	Н	H	L
Х	L	Q_0	\overline{Q}_0

 $H=\mbox{ High Level, }L=\mbox{ Low Level, }X=\mbox{ Don't}$ Care, $Q_0=\mbox{ The Level of Q Before the High-to-Low Transition of G}$

Logic Diagram (Each Latch)



TL/F/6527-2

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V Operating Free Air Temperature Range

DM54 and 54 -55°C to +125°C

0°C to +70°C **DM74**

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM5475		DM7475			Units
- Cyllibol	raiamotor	Min	Nom	Max	Min	Nom	Max	Jinto
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
Юн	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			16			16	mA
t _W	Enable Pulse Width (Note 4)	20			20			ns
tsu	Setup Time (Note 4)	20			20			ns
t _H	Hold Time (Note 4)	5		į	5			ns
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Cond	Conditions		Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	= -12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$	•	2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL}$	•		0.2	0.4	٧
1į	Input Current @ Max Input Voltage	V _{CC} = Max, V _I	= 5.5V			1	mA
lін	High Level Input Current	V _{CC} = Max, V _I	= 2.4V			80	μΑ
IJL	Low Level Input Current	V _{CC} = Max, V _I	= 0.4V			-3.2	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-55	111/2
lcc	Supply Current	V _{CC} = Max	DM54		32	46	mA
		(Note 3)	DM74		32	50	'''^

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with all inputs grounded and all outputs open.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input)	. –	400Ω 15 pF	Units
		To (Output)	Min	Max	
t _{PHL}	Propagation Delay Time High to Low Level Output	D to Q		25	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	D to Q		30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	D to Q		15	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	D to Q		40	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	G to Q		15	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	G to Q		30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	G to Q		15	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	G to Q		30	ns

5476/DM5476/DM7476 Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs

General Description


This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is high the J and K inputs are disabled. On the negative transition of the clock, the data from the master is transferred.

ferred to the slave. The logic state of J and K inputs must not be allowed to change while the clock is high. The data is transfered to the outputs on the falling edge of the clock pulse. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features

Alternate Military/Aerospace device (5476) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



Order Number 5476DMQB, 5476FMQB, DM5476J, DM5476W or DM7476N See NS Package Number J16A, N16E or W16A

Function Table

		nputs			Outputs		
PR	CLR	CLK	J	K	Q	Q	
L	Н	Х	Х	Х	Н	L	
H	L	Х	Х	Х	L	Н	
L	L	Х	Х	Х	H*	H*	
Н	Н	几	L	L	Q ₀	\overline{Q}_0	
Н	Н	几	Н	L	Н	L	
H	Н	_T	L	Н	L	Н	
ј" н	Н	_T	Н	Н	To	ggle	

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

_ Positive pulse data. The J and K inputs must be held constant while the clock is high. Data is transfered to the outputs on the falling edge of the clock pulse.

* = This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (high) level.

Q₀ = The output logic level before the indicated input conditions were established

Toggle = Each output changes to the complement of its previous level on each complete active high level clock pulse.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Dare	Parameter		DM5476		DM7476			Units
Symbol	, rain	arrieter	Min	Nom	Max	Min	Nom	Max	Office
Vcc	Supply Voltage	Supply Voltage		5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Inpu	it Voltage	2			2			٧
V _{IL}	Low Level Input Voltage				8.0			0.8	٧
Юн	High Level Out	out Current			-0.4			-0.4	mA
loL	Low Level Output Current				16			16	mA
fCLK	Clock Frequency (Note 6)		0		15	0		15	MHz
tw	Pulse Width	Clock High	20			20			
	(Note 6)	Clock Low	47			47			ns
		Preset Low	25			25			113
		Clear Low	25			25			
ts∪	Input Setup Tim	Input Setup Time (Notes 1 & 6)				0↑			ns
t _H	Input Hold Time	Input Hold Time (Notes 1 & 6)				0 \			ns
T _A	Free Air Operat	ting Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condition	ons	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	- 12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage		$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$		0.2	0.4	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 5.5V$				1	mA
I _{IH} High Level Input	V _{CC} = Max	J, K			40		
	Current	V _I = 2.4V	Clock			80	μΑ
			Clear			80	
			Preset			80	
I _{IL}	Low Level Input	V _{CC} = Max	J, K			-1.6	
	Current	$V_{l} = 0.4V$	Clock			-3.2	mA
		(Note 5)	Clear			-3.2	
			Preset			-3.2	
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	put Current (Note 3)	DM74	-18		-55	'''^
Icc	Supply Current	V _{CC} = Max (No	ote 4)		18	34	mA

Note 1: The symbol (\uparrow, \downarrow) indicates the edge of the clock pulse is used for reference (\uparrow) for rising edge, (\downarrow) for falling edge.

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time.

Note 4: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement the clock input is grounded.

Note 5: Clear is measured with preset high and preset is measured with clear high.

Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Symbol	Parameter	From (Input) To (Output)		400Ω 15 pF	Units
		10 (04:54:)	Min	Max	į
f _{MAX}	Maximum Clock Frequency		15	,	MHz
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to $\overline{\mathbf{Q}}$		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Preset to Q		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or \overline{Q}		25	ns



5483A

4-Bit Binary Full Adder with Fast Carry


General Description

The '83A high speed 4-bit binary full adders with internal carry lookahead accept two 4-bit binary words (A_0-A_3, B_0-B_3) and a Carry input (C_0) . They generate the binary Sum outputs (S_0-S_3) and the Carry output (C_4) from the most

significant bit. They operate with either HIGH or active LOW operands (positive or negative logic). The '283 is recommended for new designs since it features standard corner power pins.


Connection Diagram

Logic Symbol



Dual-In-Line Package

TI /F/9613-1



13-1 GND = Pin 12

Order Number 5483ADMQB or 5483AFMQB See NS Package Number J16A or W16A

Pin Names	Description
A ₀ -A ₃	A Operand Inputs
B ₀ -B ₃	B Operand Inputs
C ₀	Carry Input
S ₀ -S ₃	Sum Ouputs
C ₄	Carry Ouput

Truth Table

		Inputs							Outputs					
	Co	A ₀	A ₁	A ₂	A ₃	B ₀	B ₁	B ₂	Вз	So	S ₁	S ₂	S ₃	C ₄
Logic Levels	L	L	Н	L	Н	Н	L	L	Н	Н	Н	L	L	Н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

$$(10 + 9 = 19)$$

(carry + 5 + 6 = 12)

H = HIGH Voltage Level

L = LOW Voltage Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54 -55°C to +125°C Storage Temperature Range -65°C to +150°C teed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note: The "Absolute Maximum Ratings" are those values

beyond which the safety of the device cannot be guaran-

Recommended Operating Conditions

Symbol	Parameter				Units	
- Cyllibol	i arameter				Max	Onito
V _{CC}	Supply Voltage		4.5	5	5.5	٧
V _{IH}	High Level Input Voltage		2			٧
V _{IL}	Low Level Input Voltage				0.8	٧
ГОН	High Level Output Curre	ent			-0.8	mA
loL	Low Level Output	S _n			16	mA
Current		C ₄			8	ША
T _A	Free Air Operating Temperature		-55		125	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.4			٧	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$			0.4	٧	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_{J} = 5.5V$	V _{CC} = Max, V _I = 5.5V			1	mA
ſıн	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$				40	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-1.6	mA
los	Short Circuit	V _{CC} = Max (Note 2)	Outputs	-20		-55	mA
	Output Current	C ₄		-20		-70	
lcc	Supply Current	V _{CC} = Max			99	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$

Symbol	Parameter	C _L = R _L =	Units	
		Min	Max	
t _{PLH} t _{PHL}	Propagation Delay C ₀ to S _n		21 21	ns
t _{PLH} t _{PHL}	Propagation Delay A _n or B _n to S _n		24 24	ns
t _{PLH} t _{PHL}	Propagation Delay C_0 to C_4		14 16	ns
t _{PLH} t _{PHL}	Propagation Delay A _n or B _n to C ₄		14 16	ns

Functional Description

The '83A adds two 4-bit binary words (A and B) plus the incoming carry. The binary sum appears on the sum outputs (S_0-S_3) and outgoing carry (C_4) outputs.


$$C_0 + (A_0 + B_0) + 2 (A_1 + B_1) + 4 (A_2 + B_2) + 8 (A_3 + B_3) = S_0 + 2S_1 + 4S_2 + 8S_3 + 16C_4$$

Where: (+) = plus

Due to the symmetry of the binary add function the '83A can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH inputs, Carry In can not be left open, but must be held LOW when no carry in is intended.

Interchanging inputs of equal weight does not affect the operation, thus C_0 , A_0 , B_0 can be arbitrarily assigned to pins 10, 11, 13, etc.

Logic Diagram



5485/DM5485/DM7485 4-Bit Magnitude Comparators

General Description

These 4-bit magnitude comparators perform comparison of straight binary or BCD codes. Three fully-decoded decisions about two 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The A > B, A < B, and A = B outputs of a stage handling less-significant bits are connected to the corresponding inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must


have a high-level voltage applied to the A = B input. The cascading paths are implemented with only a two-gate-level delay to reduce overall comparison times for long words.

Features

- Typical power dissipation 275 mW
- Typical delay (4-bit words) 23 ns
- Alternate Military/Aerospace device (5485) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TL/F/6530-1

Order Number 5485DMQB, 5485FMQB, DM5485J, DM5485W or DM7485N See NS Package Number J16A, N16E or W16A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM5485				Units		
Cymbol		Min	Nom	Max	Min	Nom	Max	Oille
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
Гон	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditi	ons	Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	V _{CC} = Min, I _I =	= -12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.4	V
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
lін	High Level Input	V _{CC} = Max	A < B			40	
	Current	V _I = 2.4V	A > B			40	μΑ
			Others			120	
ημ	Low Level Input	V _{CC} = Max	A < B			-1.6	
	Current	V _I = 0.4V	A > B			-1.6	mA
			Others			-4.8	
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-55	l IIIA
Icc	Supply Current	V _{CC} = Max (Note 3)			55	88	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with all outputs open, A = B input grounded and all other inputs at 4.5V.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	From Input	To Output	Number of Gate Levels	_	400Ω 15 pF	Units
		mpat	Output	dute Levels	Min	Max	
tpLH	Propagation Delay Time Low-to-High Level Output	Any A or B Data Input	A < B	3		26	ns
			A = B	4		35	
t _{PHL}	Propagation Delay Time High-to-Low Level Output	Any A or B Data Input	A < B A > B	3		30	ns
			A = B	4		30	
t _{PLH}	Propagation Delay Time Low-to-High Level Output	A < B or A = B	A > B	1		11	ns
t _{PHL}	Propagation Delay Time High-to-Low Level Output	A < B or A = B	A > B	1		17	ns
t _{PLH}	Propagation Delay Time Low-to-High Level Output	A = B	A = B	2		20	ns
t _{PHL}	Propagation Delay Time High-to-Low Level Output	A = B	A = B	2		17	ns
tpLH	Propagation Delay Time Low-to-High Level Output	A > B or A = B	A < B	1		11	ns
t _{PHL}	Propagation Delay Time High-to-Low Level Output	A > B or A = B	A < B	1		17	ns

Function Table

	Comp Inp	oaring outs			Cascading Inputs			Outputs		
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A > B	A < B	A = B	
A3 > B3	X	X	×	Х	Х	Х	Н	L	L	
A3 < B3	X	X	X	×	X	X	L	Н	L	
A3 = B3	A2 > B2	X	×	×	X	X	н	L	L	
A3 = B3	A2 < B2	X	×	×	X	X	L	Н	L	
A3 = B3	A2 = B2	A1 > B1	×	×	X	X	н	L	L	
A3 = B3	A2 = B2	A1 < B1	X	×	X	X	L	Н	L	
A3 = B3	A2 = B2	A1 = B1	A0 > B0	x	X	X	н	L	L	
A3 = B3	A2 = B2	A1 = B1	A0 < B0	х	Χ	X	L	Н	L	
A3 = B3	A2 = B2	A1 = B1	A0 = B0	н	L	L	Н	L	L	
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	н	L	L	н	L	
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	Н	L	L	Н	
A3 = B3	A2 = B2	A1 = B1	A0 = B0	х	Х	Н	L	L	Н	
A3 = B3	A2 = B2	A1 = B1	A0 = B0	н	н	L	L	L	L	
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	Н	н	L	

H = High Level, L = Low Level, X = Don't Care

Logic Diagram A = B (3) A > B (4))<u>(7)</u> A < B TL/F/6530-2

5486/DM5486/DM7486 Quad 2-Input Exclusive-OR Gates


General Description

This device contains four independent gates each of which performs the logic exclusive-OR function.

Features

Alternate Military/Aerospace device (5486) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



Order Number 5486DMQB, 5486FMQB, DM5486J, DM5486W or DM7486N See NS Package Number J14A, N14A or W14B

Function Table

$$Y = A \oplus B$$

Inp	uts	Output
Α	В	Υ
L	L	L
L	Н	н
Н	L	н
Н	Н	L

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM5486			DM7486			
Cymbol		Min	Nom	Max	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧	
V _{IH}	High Level Input Voltage	2			2			V	
V _{IL}	Low Level Input Voltage			0.8			0.8	V	
I _{OH}	High Level Output Current			-0.8		i	-0.8	mA	
loL	Low Level Output Current			16			16	mA	
TA	Free Air Operating Temperature	-55		125	0		70	°C	

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditi	Conditions		Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I ₁ =	$V_{CC} = Min, I_{I} = -12 mA$			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	٧
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
lн	High Level Input Current	V _{CC} = Max, V ₁	$V_{CC} = Max, V_1 = 2.4V$			40	μΑ
l _{IL}	Low Level Input Current	V _{CC} = Max, V _I	= 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-55	'''^
Іссн	Supply Current with	V _{CC} = Max	DM54		30	43	mA
	Outputs High	(Note 3)	DM74		30	50	'''
ICCL	Supply Current with Outputs Low	V _{CC} = Max (No	ote 4)		36	57	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CCH} is measured with all outputs open, one input of each gate at 4.5V, and the other inputs grounded.

Note 4: I_{CCL} is measured with all outputs open, and all inputs at ground.

	,		
	•		
ľ	-		١
		Ш	

Switching Characteristics at V _{CC} = 5V and T _A = 25°C (See Section 1 for Test Waveforms and Output Load)							
Symbol	Parameter	Conditions	$C_L = 15 pF$ $R_L = 400\Omega$		Units		
			Min	Max			
tpLH	Propagation Delay Time Low to High Level Output	Other Input Low		23	ns		
t _{PHL}	Propagation Delay Time High to Low Level Output	Other input Low		17	ns		
t _{PLH}	Propagation Delay Time Low to High Level Output	Other Input High		30	ns		
^t PHL	Propagation Delay Time High to Low Level Output	Canol input ingit		22	ns		



5490/DM5490A/DM7490A, DM5493A/DM7493A Decade, and Binary Counters

General Description

Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-five for the 90A and divideby-eight for the 93A.

All of these counters have a gated zero reset and the 90A also has gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade or four-bit binary), the B input is connected to the Q_A output. The input count pulses are applied to input A and the outputs are as described in the appropriate truth table. A symmetrical divide-by-ten count can be obtained from the 90A counters by


connecting the Q_D output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q_A .

Features

- Typical power dissipation
 - 90A 145 mW
 - 93A 130 mW
- Count frequency 42 MHz
- Alternate Military/Aerospace device (5490) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagrams


Dual-In-Line Package



TL/F/6533-1

Order Number 5490DMQB, 5490FMQB, DM5490AJ, DM5490AW or DM7490AN See NS Package Number J14A, N14A or W14B

Dual-In-Line Package



TL/F/6533-2

Order Number DM5493AJ, DM5493AW or DM7493AN See NS Package Number J14A, N14A or W14B

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to $+150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	P	arameter		DM5490	A		DM7490	A	Units
Oymbo.	• •	arameter	Min	Nom	Max	Min	Nom	Max	0
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Volta	ige	2			2			٧
V _{IL}	Low Level Input Volta	Low Level Input Voltage			0.8			0.8	٧
ЮН	High Level Output Current				-0.8			-0.8	mA
loL	Low Level Output Current				16			16	mA
f _{CLK}	Clock Frequency	Α	0		32	0		32	MHz
	(Note 5)	В	0		16	0		16	1 11112
t _W	Pulse Width	Α	15			15			
	(Note 5)	В	30			30			ns
		Reset	15			15			
t _{REL}	Reset Release Time (Note 5)	25			25			ns
T _A	Free Air Operating Te	mperature	-55		125	0		70	°C

'90A Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max (N$		0.2	0.4	٧	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
liH	High Level Input	V _{CC} = Max	Α			80	
	Current	$V_1 = 2.7V$	Reset			40	μА
			В			120	
I _{IL}	Low Level Input	V _{CC} = Max	Α			-3.2	
	Current	V ₁ = 0.4V	Reset			-1.6	mA
			В			-4.8	
los	Short Circuit	V _{CC} = Max	DM54	-20		-57	mA
	Output Current	(Note 2)	DM74	-18		-57	
Icc	Supply Current	V _{CC} = Max (Note 3)			29	42	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: ICC is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V, and all other inputs grounded.

Note 4: QA outputs are tested at I_{OL} = Max plus the limit value of I_{IL} for the B input. This permits driving the B input while maintaining full fan-out capability.

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

'90A Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)		= 400Ω = 15 pF	Units
		ro (output)	Min	Max	
f _{MAX}	Maximum Clock	A to Q _A	32		MHz
	Frequency	B to Q _B	16] """
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _A		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _A		18	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _D		48	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _D		50	ns
^t PLH	Propagation Delay Time Low to High Level Output	B to Q _B		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _B		21	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _C		32	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _C		35	ns
tpLH	Propagation Delay Time Low to High Level Output	B to Q _D		32	ns
^t PHL	Propagation Delay Time High to Low Level Output	B to Q _D		35	ns
^t PLH	Propagation Delay Time Low to High Level Output	SET-9 to Q _A , Q _D		30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	SET-9 to Q _B , Q _C		40	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	SET-0 Any Q		40	ns

Recommended Operating Conditions

Symbol	P	arameter		DM5493	4	1	DM7493	A	Units
Oymboi		arameter .	Min	Nom	Max	Min	Nom	Max	Oilli
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Volta	High Level Input Voltage				2			٧
V _{IL}	Low Level Input Voltage				0.8			0.8	٧
Гон	High Level Output Current				-0.8			-0.8	mA
l _{OL}	Low Level Output Cur	rent			16			16	mA
f _{CLK}	Clock Frequency	Α	0		32	0		32	MHz
	(Note 5)	В	0	1	16	0		16	10
t _W	Pulse Width	Α	15			15			
	(Note 5)	В	30			30		ļ	ns
		Reset	15			15			
t _{REL}	Reset Release Time (Note 5)	25			25			ns
TA	Free Air Operating Te	mperature	-55		125	0		70	°C

'93A Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Conditions		Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_J = -12 \text{ mA}$				-1.5	٧	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		>	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max (Note 4)$			0.2	0.4	٧	
h	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA	
l _{IH}	High Level Input	V _{CC} = Max				40		
	Current	$V_I = 2.4V$	Α			80	μΑ	
			В			80		
Iμ	Low Level Input	V _{CC} = Max	Reset			-1.6		
	Current	$V_I = 0.4V$	Α			-3.2	mA	
			В			-3.2	1	
los	Short Circuit	V _{CC} = Max	DM54	-20		-57	mA	
	Output Current	(Note 2)	DM74	-18		-57	""	
lcc	Supply Current	V _{CC} = Max (Note 3)			26	39	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: ICC is measured with all outputs open, both R0 inputs grounded following momentary connection to 4.5V and all other inputs grounded.

Note 4: QA outputs are tested at IOL = Max plus the limit value of IIL for the B input. This permits driving the B input while maintaining full fan-out capability.

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

'93A Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	$R_L = 400\Omega$ $C_L = 15 \text{ pF}$		Units
		To (Output)	Min	Max	
f _{MAX}	Maximum Clock	A to Q _A	32		MHz
	Frequency	B to Q _B	16		
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _A		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _A		18	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _D		70	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _D		70	ns
tPLH	Propagation Delay Time Low to High Level Output	B to Q _B		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _B		21	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _C		32	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _C		35	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _D		51	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _D		51	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	SET-0 to Any Q		40	ns

90A BCD Count Sequence (See Note A)

Count		Outputs						
Count	Q_D	QC	QB	Q_{A}				
0	L	L	L	L				
1	L	L	L	Н				
2	L	L	Н	L				
2 3	L	L	Н	Н				
4	L	Н	L	L				
5	L	Н	L	Н				
6	L	Н	Н	L				
7	L	Н	Н	Н				
8	Н	L	L	L				
9	Н	L	L	Н				

90A BCD Bi-Quinary (5-2) (See Note B)

(00011010 D)							
Count	Outputs						
	QA	Q_D	QC	QB			
0	L	L	L	L			
1	L	L	L	Н			
2	l L	L	Н	L			
2 3	L	L	Н	Н			
4 5	L	Н	L	L			
	Н	L	L	L			
6	Н	L	L	Н			
7	Н	L	Н	L			
8	Н	L	Н	Н			
9	Н	Н	L	L			

93A Count Sequence (See Note C)

Count		Out	puts	
Journe	Q_D	Q_{C}	Q_B	Q_{A}
0	L	L	L	L
1	L	L	L	H
2	L	L	Н	L
3	L	L	Н	Н
4	L	Н	L	L
5	L	Н	L	Н
6	L	Н	Н	L
7	L	Н	Н	Н
8	Н	L	L	L
9	Н	L	L	Н
10	Н	L	Н	L
11	Н	L	Н	Н
12	Н	Н	L	L
13	Н	Н	L	Н
14	Н	Н	Н	L
15	Н	Н	Н	Н

90A Reset/Count Function Table

	Reset	Inputs		Outputs					
R0(1)	R0(2)	R9(1)	R9(2)	QD	QC	Q_{B}	QA		
Н	Н	L	Х	L	L	L	L		
Н	Н	Х	L	L	L	L	L		
X	Х	Н	Н	H	L	L	Н		
X	L	Х	L	ł	COL	TNL			
L	X	L	Х	ł	COL	TNL			
L	Х	Х	L	i	COL	TNL			
X	L	L	X		COL	JNT			

93A Reset/Count Function Table

Reset	Inputs		Outputs						
R0(1)	R0(2)	QD	Q _C	QB	Q_{A}				
Н	Н	L	L	L	L				
L	X		CO	UNT					
Χ	L		CO	UNT					


Note A: Output QA is connected to input B for BCD count.


Note B: Output $\mathbf{Q}_{\mathbf{D}}$ is connected to input A for bi-quinary count.

Note C: Output QA is connected to input B.

Note D: H = High Level, L = Low Level, X = Don't Care.

Logic Diagrams





The J and K inputs shown without connection are for reference only and are functionally at a high level.

5495A/DM7495 4-Bit Parallel Access Shift Registers

General Description

These 4-bit registers feature parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The registers have three modes of operation.

Parallel (broadside) load

Shift right (the direction Q_A toward Q_D)

Shift left (the direction QD toward QA)

Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.

Shift right is accomplished on the high-to-low transition of clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock 2 when the

mode control is high by connecting the output of each flipflop to the parallel input of the previous flip-flop (Q_D to input C, etc.) and serial data is entered at input D. The clock input may be applied simultaneously to clock 1 and clock 2 if both modes can be clocked from the same source.


Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the truth table will also ensure that register contents are protected.

Features

- Typical maximum clock frequency 36 MHz
- Typical power dissipation 250 mW

Connection Diagram

Dual-In-Line Package



TL/F/6534-1

Order Number 5495ADMQB, 5495AFMQB or DM7495N See NS Package Number J14A, N14A or W14B

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

54A -55°C to +125°C DM74 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Paramet	Parameter					DM7495		Units
Symbol	Paramet	C)	Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input V	oltage	2			2			V
V _{IL}	Low Level Input Vo			0.8			0.8	V	
Іон	High Level Output			-0.8			-0.8	mA	
loL	Low Level Output			16			16	mA	
fCLK	Clock Frequency (0		25	0		25	MHz	
t _W	Clock Pulse Width	(Note 4)	15	11		15			ns
tsu	Data Setup Time (Note 4)	20	10		20	10		ns
t _{EN}	Time to Enable	Clock 1	20			20			ns
	Clock (Note 4)	Clock 2	15			15			IIS
t _H	Data Hold Time (N	ote 4)	0	-10		0	-10		ns
t _{IN}	Time to Inhibit Clo- or Clock 2 (Note 4)	10			10			ns	
T _A	Free Air Operating Temperature	Free Air Operating			125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -12 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, l_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
liH.	High Level Input	V _{CC} = Max	Mode			80	μΑ
	Current	$V_{\parallel} = 2.4V$	Others			40	μΛ
lıL	Low Level Input	V _{CC} = Max	Mode			-3.2	mA
	Current	$V_1 = 0.4V$	Others			-1.6	111/2
los	Short Circuit	V _{CC} = Max	DM54	-18		-57	mA
	Output Current	(Note 2)	DM74	-18		-57	111/4
lcc	Supply Current	V _{CC} = Max (Note 3)			50	75	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with all outputs and serial input open; A, B, C, and D inputs grounded: Mode Control at 4.5V: and a momentary 3V, then ground, applied to both clock inputs.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

$\textbf{Switching Characteristics} \ \ \text{at V}_{CC} = 5 \text{V and } T_A = 25 \text{°C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	From (input)	$R_L = 400\Omega$	Units		
Symbol	Farameter	To (Output)	Min	Max	Onits	
fMAX	Maximum Clock Frequency		25		MHz	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Output		35	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Output		35	ns	

Function Table

			Outputs								
Mode	Clo	cks	Serial		Para	llel		Q_A	QB	Qc	QD
Control	2(L)	1(R)	Journal	Α	В	С	D	СΕД	ΨВ		رب ت
Н	Н	Х	Х	Х	X	Х	Х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
Н	↓	Χ) x	a	b	С	d	а	b	С	d
Н	↓	Х) x	Q _{B†}	Q _{C†}	$Q_{D\dagger}$	d	Q _{Bn}	Q_{Cn}	Q_{Dn}	d
L	Ĺ	Н	X	X	X	X	Х	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}
L	Х	\downarrow	Н	Х	Χ	Χ	X	Н	Q_{An}	Q _{Bn}	QCn
L	Х	\downarrow	L	Х	Х	Χ	X	L	Q _{An}	Q_{Bn}	QCn
↑	L	L	/ x	X	Χ	Χ	X	Q _{A0}	Q _{B0}	Q_{C0}	Q_{D0}
1	L	L	×	X	X	Χ	Х	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
1	L	Н	X	X	Χ	Χ	X	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
↑	Н	L	X	X	Х	Χ	Х	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}
<u> </u>	Н	Н	Х	Х	Х	Х	Х	Q _{A0}	Q _{B0}	Q _{C0}	Q_{D0}

†Shifting left requires external connection of QB to A, QC to B, QD to C. Serial data is entered at input D.

H = High Level (Steady State), L = Low Level (Steady State), X = Don't Care (Any input, including transitions)


 \downarrow = Transition from high to low level, \uparrow = Transition from low to high level

a, b, c, d = The level of steady, state input at inputs A, B, C, or D, respectively.

QA0, QB0, QC0, QD0 = The level of QA, QB, QC, QD, respectively, before the indicated steady state input conditions were established.

 $Q_{An},\,Q_{Bn},\,Q_{Cn},\,Q_{Dn}=\text{ The level of }Q_{A},\,Q_{B},\,Q_{C},\,Q_{D},\,\text{respectively, before the most recent }\downarrow\text{ transition of the clock.}$

Logic Diagram



TL/F/6534-2




5497/DM7497 Synchronous Modulo-64 Bit Rate Multiplier

General Description

The '97 contains a synchronous 6-stage binary counter and six decoding gates that serve to gate the clock through to the output at a sub-multiple of the input frequency. The output pulse rate, relative to the clock frequency, is determined by signals applied to the Select (S0–S5) inputs. Both true and complement outputs are available, along with an enable input for each. A Count Enable input and a Terminal Count output are provided for cascading two or more packages. An asynchronous Master Reset input prevents counting and resets the counter.

Connection Diagram

Logic Symbol



11—O CE SO S1 S2 S3 S4 S5
9—CP
10—O E_Z
12—E_Y MR
0_Z
0_Y
V_{CC} = Pin 16
GND = Pin 8

Order Number 5497DMQB, 5497FMQB or DM7497N See NS Package Number J16A, N16E or W16A

Pin Names	Description
S0-S5	Rate Select Inputs
Ēz	O ₇ Enable Input (Active LOW)
EY	O _Y Enable Input
CE	Count Enable Input (Active LOW)
CP	Clock Pulse Input (Active Rising Edge)
MR	Asynchronous Master Reset Input (Active HIGH)
\overline{O}_{Z}	Gated Clock Output (Active LOW)
O _y	Complement Output (Active HIGH)
ΤĆ	Terminal Count Output (Active LOW)

TL/F/9780-1

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to $+150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for acutual device operation.

Recommended Operating Conditions

Symbol	Parameter		5497			DM7497		Units
Symbol	raidileter	Min	Nom	Max	Min	Nom Max		
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			٧
ViL	Low Level Input Voltage			0.8			0.8	٧
Гон	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C
t _s (L)	Setup Time LOW, CE to CP Rising	25			25			ns
t _h (H)	Hold Time HIGH, CE to CP Rising	0			0			ns
t _h (L)	Hold Time LOW, CE to CP Falling	0		;	0			ns
t _w (H)	CP Pulse Width HIGH	20			20			ns
t _w (L)	CP Pulse Width LOW	20						ns
t _w (H)	MR Pulse Width HIGH	15			15			ns


Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted)


Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	٧	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max$	2.4	3.4		v		
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min$			0.2	0.4	>	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA	
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$	DM74			40	μΑ	
		Clock Inputs	54			80	, , ,	
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	DM74			-1.6	mA	
		Clock Inputs	54			-3.2		
los	Short Circuit	V _{CC} = Max	54	-20		-55	mA	
	Output Current	(Note 2)	DM74	-18		-55	''''	
lcc	Supply Current With Outputs High	V _{CC} = Max				120	mA	

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

			497		7497	
Symbol	Parameter		15 pF 400Ω	C _L = R _L =	Units	
		Min	Max	Min	Max	
f _{max}	Maximum Clock Frequency	25		25		MHz
t _{PLH} t _{PHL}	Propagation Delay \overline{E}_Z to \overline{O}_Z		18 23		18 23	ns
t _{PLH} t _{PHL}	Propagation Delay E _Z to O _Y		30 33		30 33	ns
t _{PLH} t _{PHL}	Propagation Delay E _Y to O _Y		14 10		14 10	ns
t _{PLH} t _{PHL}	Propagation Delay S _n to O _Y		23 23		23 23	ns
t _{PLH} t _{PHL}	Propagation Delay S _n to O _Z		14 14		14 14	ns
t _{PLH} t _{PHL}	Propagation Delay CP to O _Y		39 30		39 30	ns
t _{PLH} t _{PHL}	Propagation Delay CP to O _Z		18 26		18 26	ns
t _{PLH} t _{PHL}	Propagation Delay CP to TC	c i	35 33		30 33	ns
t _{PLH} t _{PHL}	Propagation Delay CE to TC		25 21		20 21	ns
t _{PLH}	Propagation Delay MR to O _Y		43		36	ns
t _{PHL}	Propagation Delay MR to \overline{O}_Z		34		23	ns

Timing Diagrams





Functional Description

The '97 contains six JK flip-flops connected as a synchronous modulo-64 binary counter. A LOW signal on the Count Enable (\overline{CE}) input permits counting, with all state changes initiated simultaneously by the rising edge of the clock. When the count reaches maximum (63), with all Qs HIGH, the Terminal Count (\overline{TC}) output will be LOW if \overline{CE} is LOW. A HIGH signal on Master Reset (MR) resets the flip-flops and prevents counting, although output pulses can still occur if the clock is running, \overline{E}_Z is LOW and S5 is HIGH.

The flip-flop outputs are decoded by a 6-wide AND-OR-IN-VERT gate. Each AND gate also contains the buffered and inverted CP and Z-enable (\overline{E}_Z) functions, as well as one of the Select (S0–S5) inputs. The Z output, \overline{O}_Z is normally HIGH and goes LOW when CP and \overline{E}_Z are LOW and any of the AND gates has its other inputs HIGH. The AND gates are enabled by the counter at different times and different rates relative to the clock. For example, the gate to which S5 is connected is enabled during every other clock period, assuming S5 is HIGH. Thus, during one complete cycle of the counter (64 clocks) the S5 gate is enabled 32 times and can therefore gate 32 clocks per cycle to the output. The S4 gate is enabled 16 times per cycle, the S3 gate 8 times per cycle, etc. The output pulse rate thus depends on the clock rate and which of the S0–S5 inputs is HIGH.

$$f_{out} = \frac{m}{64} \bullet f_{in}$$

Where: m = S5 •
$$2^5$$
 + S4 • 2^4 + S3 • 2_3 + S2 • 2^2 + S1 • 2^1 + S0 • 2^0

Thus by appropriate choice of signals applied to the S0–S5 inputs, the output pulse rate can range from $1/\!\!/_{64}$ to $^{63}\!\!/_{64}$ of the clock rate, as suggested in Rate Select Table. There is no output pulse when the counter is in the "all ones" condition. When m is 1, 2, 4, 8, 16 or 32, the output pulses are evenly spaced, assuming that the clock frequency is constant. For any other value of m the output pulses are not evenly spaced, since the pulse train is formed by interleav-

ing pulses passed by two or more of the AND gates. The Pulse Pattern Table indicates the output pattern for several values of m. In each row, a one means that the \overline{O}_Z output will be HIGH during that entire clock period, while a zero means that \overline{O}_Z will be LOW when the clock is LOW in that period. The first column in the output field coincides with the "all zeroes" condition of the counter, while the last column represents the "all ones" condition. The pulse pattern for any particular value of m can be deduced by factoring it into the sum of appropriate powers of two (e.g. 19=16+2+1) and combining the pulses (i.e., the zeroes) shown for each for the relevant powers of two (e.g. for m = 16, 2 and 1).

The Y output O_Y is the complement of \overline{O}_Z and is thus normally LOW. A LOW signal on the Y-enable input, E_Y , disables O_Y . To expand the multiplier to 12-bit rate select, two packages can be cascaded as shown in Figure A. Both circuits operate from the basic clock, with the $\overline{\Gamma}\overline{O}$ output of the first acting to enable both counting and the output pulses of the second package. Thus the second counter advances at only 1/64 the rate of the first and a full cycle of the two counters combined requires 4096 clocks. Each rate select input of the first package has 64 times the weight of its counterpart in the second package.

$$f_{out} = \frac{m_1 + m_2}{64 \cdot 64} \cdot f_{in}$$

Where:
$$m_1 = S5 \circ 211 + S4 \circ 210 + S3 \circ 29 + S2 \circ 28 + S1 \circ 27 + S0 \circ 26$$
 (first package)
$$m_2 = S5 \circ 25 + S4 \circ 2^4 + S3 \circ 2^3 + S2 \circ 2_2 + S1 \circ 21 + S0 \circ 2^0$$
 (second package)

Combined output pulses are obtained in *Figure A* by letting the Z output of the first circuit act as the Y-enable function for the second, with the interleaved pulses obtained from the Y output of the second package being opposite in phase to the clock.




FIGURE A. Cascading for 12-Bit Rate Select

TL/F/9780-3

Functional Description (Continued)

Mode and Rate Select Table (Note 1)

				Inputs					Clock		Out	puts		Notes
MR	CE	Ēz	S5	S4	S3	S 2	S1	S0	Pulses	Eγ	Oy	Oz	TC	Notes
Н	Х	Η	Х	Х	Х	Х	Х	Х	Х	Η	L	Н	Н	2
L	L	L	L	L	L	L	L	L	64	Н	L	Н	1	3
L	L	L	L	L	L	L	L	Н	64	Н	1	1	1	3
L	L	L	L	L	L	L	н	L	64	н	2	2	1	3
L	L	L	L	L	L	Н	L	L	64	н	4	4	1	3
L	L	L	L	L	Н	L	L	L	64	Н	8	8	1	3
L	L	L	L	Н	L	L	L	L	64	Н	16	16	1	3
L	L	L	н	L	L	L	L	L	64	н	32	32	1	3
L	L	L	Н	Н	Н	Н	Н	Н	64	Н	63	62	1	3
L	L	L	н	Н	Н	Н	Н	Н	64	L	н	63	1	4
L	L	L	Н	L	L	L	L	L	64	Н	40	40	1_	5

H = HIGH Voltage Level

L = LOW Voltage Level

X = immaterial

Note 1: Numerals indicate number of pulses per cycle.

Note 2: This is a simplified illustration of the clear function. CP and \overline{E}_Z also affect the logic level of O_Y and \overline{O}_Z . A LOW signal on E_Y will cause O_Y to remain HIGH.


Note 3: Each rate illustrated assumes S0-S5 are constant throughout the cycle; however, these illustrations in no way prohibit variablerate operation.

Note 4: EY is used to inhibit output Y.

Note 5: $f_{out} = m \cdot \frac{f_{in}}{64} = \frac{(32 + 8) f_{in}}{64} = \frac{40 f_{in}}{64} = 0.625 f_{in}$

Puise Pattern Table

m	Output Pulse Pattern at \overline{O}_Z
1	111111111111111111111111111111111111111
2	111111111111111111111111111111111111111
3	111111111111111111111111111111111111111
4	111111101111111111111111111111111111111
5	111111101111111111111111111111111111111
6	111111101111111011111110111111111111111
8	11101111111011111110111111110111111101111
10	1110111111101111111011111110111111101111
12	11101110111011111111011101110111111110111011101111
14	11101110111011101110111011101111111101110111011101110111011101110111
16	1011101110111011101110111011101110111011101110111011101110111011
20	1011101010111011101110111010111101110111010
24	1010101110101011110101011110101011101010
28	1010101010101010111010101010101011101010
32	0101010101






DM54107 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

General Description

This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is high the J and K inputs are disabled. On the nega-

tive transition of the clock, the data from the master is transferred to the slave. The logic states of the J and K inputs must not be allowed to change while the clock is high. Data is transferred to the outputs on the falling edge of the clock pulse. A low logic level on the clear input will reset the output regardless of the logic states of the other inputs.

Connection Diagram



TL/F/6536-1

Order Number DM54107J See NS Package Number J14A

Function Table

	Inputs				puts
CLR	CLK	7	K	Q	Q
L	Х	Х	Х	L	H
Н	7.	L	L	Q_0	\overline{Q}_{0}
Н	J	Н	L	н	L
н	л	L	н	L	Н
Н	几	Н	Н	То	ggle

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

 \square = Positive pulse data. The J and K inputs must be held constant while the clock is high. Data is transferred to the outputs on the falling edge of the clock pulse.

 $\mathbf{Q}_0 = \mathbf{The}$ output logic level of \mathbf{Q} before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each complete positive clock pulse.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V

Operating Free Air Temperature Range

DM54 -55°C to +125°C

Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Daramete	Parameter		DM54107			
Symbol	raidillete	'	Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.5	5	5.5	٧	
V _{IH}	High Level Input Voltage		2			٧	
V _{IL}	Low Level Input Voltage				0.8	٧	
loн	High Level Output Current				-0.4	mA	
loL	Low Level Output Current				16	mA	
fclk	Clock Frequency (Note 5)		0	20	15	MHz	
t _W	Pulse Width (Note 5)	Clock High	20				
		Clock Low	47			ns	
		Clear Low	25			L	
tsu	Input Setup Time (Notes 1 &	k 5)	0↑			ns	
t _H	Input Hold Time (Notes 1 &	5)	01			ns	
TA	Free Air Operating Tempera	ıture	-55		125	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	_ V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		>
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l _{IH}	High Level Input	, , , , , , , , , , , , , , , , , , , ,	J, K			40	
	Current	$V_1 = 2.4V$	Clock			80	μΑ
			Clear			80	
I _{IL}	Low Level Input	V _{CC} = Max	J, K			-1.6	
	Current	$V_I = 0.4V$	Clock			-3.2	mA
			Clear			-3.2	
los	Short Circuit Output Current	V _{CC} = Max (No	te 3)	-20		-55	mA
Icc	Supply Current	V _{CC} = Max, (Note 4)			18	34	mA

Note 1: The symbols (↑, ↓) indicate the edge of the clock pulse is used for reference: (↑) for rising edge, (↓) for falling edge.

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time.

Note 4: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement the clock input is grounded.

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	From (Input) To (Output)	R _L = C _L =	Units	
		10 (Output)	Min	Max	,
f _{MAX}	Maximum Clock Frequency	,	15		MHz
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to $\overline{\mathbb{Q}}$		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or $\overline{\mathbb{Q}}$		40	ns
^t PLH	Propagation Delay Time Low to High Level Output	Clock to Q or Q		25	ns


DM54109 Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs

General Description

This device contains two independent positive-edge-triggered J- \overline{K} flip-flops with complementary outputs. The J and \overline{K} data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of

the clock. The data on the J and \overline{K} inputs may be changed while the clock is high or low as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Connection Diagram



Order Number DM54109J or DM54109W See NS Package Number J16A or W16A

TL/F/6537-1

Function Table

	Inputs					Outputs		
PR	CLR	CLK	J	K	Q	Q		
L	Н	X	Х	Х	Н	L		
Н	L	Х	×	Х	L	н		
L	L	X	X	Х	H*	H*		
Н	Н	↑	L	L	L	н		
Н	н	↑	Н	L	To	ggle Q ₀		
Н	н	↑	L	Н	Q ₀	\overline{Q}_{0}		
Н	Н	↑	Н	Н	н	1		
Н	Н	L	X	Х	Q ₀	\overline{Q}_0		

H = High Logic Level

L = Low Logic Level

↑ = Rising Edge of Pulse.

• = This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

 $\mathbf{Q}_0 = \mathsf{The}$ output logic level of \mathbf{Q} before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each active transition of the clock pulse.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54 -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			DM54109			
Symbol			Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.5	5	5.5	٧	
V _{IH}	High Level Input Vo	oltage	2			٧	
V _{IL}	Low Level Input Voltage				0.8	٧	
ІОН	High Level Output Current				-1.2	mA	
loL	Low Level Output Current				16	mA	
fCLK	Clock Frequency (Note 6)		0		30	MHz	
t _W	Pulse Width	Clock High	20			ns	
	(Note 6)	Clock Low	20				
		Preset Low	20				
		Clear Low	20				
t _{SU}	Input Setup Time (Notes 1 & 6)		15↑			ns	
t _H	Input Hold Time (Notes 1 & 6)		10↓			ns	
TA	Free Air Operating	Temperature	-55		125	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditi	ons	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	V _{CC} = Min, I _I = −12 mA			-1.5	٧
V _{OH}	High Level Output Voltage		V _{CC} = Min, I _{OH} = Max V _{IL} = Max, V _{IH} = Min		3.4		٧
V _{OL}	Low Level Output Voltage		V _{CC} = Min, I _{OL} = Max V _{IH} = Min, V _{II} = Max		0.2	0.4	٧
lį	Input Current @ Max Input Voltage	V _{CC} = Max, V _I	= 5.5V			1	mA
l _{IH}	High Level Input	V _{CC} = Max V _I = 2.4V	J,K			40	μΑ
	Current V _I		Preset			80	
			Clock			80	μιλ
			Clear			160	
I _{IL}	Low Level Input	V _{CC} = Max	J, K			-1.6	
	Current	$V_I = 0.4V$	Preset			-3.2	mA
		(Note 5)	Clock			-3.2	ш
			Clear			-4.8	
los	Short Circuit Output Current	V _{CC} = Max (Note 3)		-30		-85	mA
Icc	Supply Current	V _{CC} = Max (N	ote 4)		20	30	mA

Note 1: The symbol (1) indicates the rising edge of the clock pulse is used for reference.

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time.

Note 4: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement the clock input grounded.

Note 5: Clear is tested with preset high and preset is tested with clear high.

Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Symbol	Parameter	From (Input) To (Output)	R _L = C _L =	Units	
		To (Output)	Min	Max	
f _{MAX}	Maximum Clock Frequency		30		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Preset to Q		14	ns
^t PHL	Propagation Delay Time High to Low Level Output	Preset to Q		29	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		14	ns
^t PHL	Propagation Delay Time High to Low Level Output	Clear to Q		25	ns
^t PLH	Propagation Delay Time Low to High Level Output	Clock to Q or Q		18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q		28	ns



54121/DM54121/DM74121 One-Shot with Clear and Complementary Outputs

General Description

The DM54/74121 is a monostable multivibrator featuring both positive and negative edge triggering with complementary outputs. An internal $2k\Omega$ timing resistor is provided for design convenience minimizing component count and layout problems. This device can be used with a single external capacitor. Inputs (A) are active-low trigger transition inputs and input (B) is an active-high transition Schmitt-trigger input that allows jitter-free triggering from inputs with transition rates as slow as 1 volt/second. A high immunity to V_{CC} noise of typically 1.5V is also provided by internal circuitry at the input stage.

To obtain optimum and trouble free operation please read operating rules and NSC one-shot application notes carefully and observe recommendations.

Features

- Triggered from active-high transition or active-low transition inputs
- Variable pulse width from 30 ns to 28 seconds


- Jitter free Schmitt-trigger input
- Excellent noise immunity typically 1.2V
- Stable pulse width up to 90% duty cycle
- TTL, DTL compatible
- Compensated for V_{CC} and temperature variations
- Input clamp diodes
- Alternate Military/Aerospace device (54121) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Functional Description

The basic output pulse width is determined by selection of an internal resistor R_{INT} or an external resistor (R_X) and capacitor (C_X) . Once triggered the output pulse width is independent of further transitions of the inputs and is a function of the timing components. Pulse width can vary from a few nano-seconds to 28 seconds by choosing appropriate R_X and C_X combinations. There are three trigger inputs from the device, two negative edge-triggering (A) inputs, one positive edge Schmitt-triggering (B) input.

Connection Diagram

Dual-In-Line Package



Order Number 54121DMQB, 54121FMQB, DM54121J, DM54121W or DM74121N See NS Package Number J14A, N14A or W14B

Function Table

	Inputs		Outputs			
A1	A2	В	Q	Q		
L	Х	Н	L	Ι		
X	L	н	L	Н		
X	X	L	L	н		
Н	Н	Х	L	н		
Н	↓	Н	_7_	~~		
↓	Н	Н	<u></u>	ਪ		
↓	↓ ↓	Н	九	7.		
L	Х	1	元	ਪ		
Х	L	↑	工	T		

H = High Logic Level

L = Low Logic Level

X = Can Be Either Low or High

Positive Going Transition

↓ = Negative Going Transition

□□ = A Negative Pulse

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54121			DM74121		Units	
Symbol	Faranii	5161	Min	Nom	Max	Min	Nom	Max	Units
Vcc	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{T+}		Positive-Going Input Threshold Voltage at the A Input (V _{CC} = Min)		1.4	2		1.4	2	٧
V _T -	Negative-Going Input Th Voltage at the A Input (\		0.8	1.4		0.8	1.4		٧
V _{T+}	Positive-Going Input The Voltage at the B Input (\			1.5	2		1.5	2	٧
V _T	Negative-Going Input Th Voltage at the B Input (\		0.8	1.3		0.8	1.3	!	٧
ГОН	High Level Output Current				-0.4			-0.4	mA
loL	Low Level Output Current				16			16	mA
t _W	Input Pulse Width (Note	1)	40			40			ns
dV/dt	Rate of Rise or Fall of Schmidt Input (B) (Note	1)			1			1	V/s
dV/dt	Rate of Rise or Fall of Logic Input (A) (Note 1)				1			1	V/μs
R _{EXT}	External Timing Resisto	r (Note 1)	1.4		30	1.4		40	kΩ
C _{EXT}	External Timing Capacit	ance (Note 1)	0		1000	0		1000	μF
DC	Duty Cycle (Note 1)	$R_T = 2 k\Omega$			67			67	%
		R _T = R _{EXT} (Max)			90			90	/6
T _A	Free Air Operating Tem	perature	-55		125	0		70	°C

Note 1: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
٧ _I	Input Clamp Voltage	V _{CC} = Min, I _I	= -12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage		$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$		0.2	0.4	V
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
lін	High Level Input	V _{CC} = Max	A1, A2			40	μА
	Current	$V_{l} = 2.4V$	В			80	μ.,
l _{IL}	Low Level Input	V _{CC} = Max	A1, A2			-1.6	mA
	Current	$V_i = 0.4V$	В			-3.2	'''
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-55	'''^
Icc	Supply Current	V _{CC} = Max	Quiescent		13	25	mA
			Triggered		23	40	""

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

$\textbf{Switching Characteristics} \ \ \text{at V}_{\text{CC}} = 5 \text{V and T}_{\text{A}} = 25 ^{\circ} \text{C (See Section 1 for Test Waveforms and Outout Load)}$ From (Input) Symbol **Parameter** Conditions Min Max Units To (Output) Propagation Delay Time A1. A2 $C_{EXT} = 80 pF$ t_{PLH} 70 ns Low to High Level Output to Q RINT to VCC $C_L = 15 pF$ **t**PLH Propagation Delay Time B to $R_L = 400\Omega$ 55 ns Low to High Level Output Q A1, A2 Propagation Delay Time t_{PHL} 80 ns High to Low Level Output to \overline{Q} Propagation Delay Time В t_{PHL} 65 ns High to Low Level Output to Q **Output Pulse** A1, A2 or B $C_{EXT} = 80 pF$ tw(OUT) Width Using the to Q. Q R_{INT} to V_{CC} 70 150 ns $R_L = 400\Omega$ Internal Timing Resistor $C_L = 15 pF$ **Output Pulse** A1, A2 $C_{EXT} = 0 pF$ tw(OUT) to Q. Q Width Using Zero RINT to VCC 50 ns $R_L=400\Omega\,$ **Timing Capacitance** $C_L = 15 pF$ **Output Pulse** A1, A2 $C_{\text{EXT}} = 100 \, \text{pF}$ tw(out) to Q. Q $R_{INT} = 10 k\Omega$ Width Using External 600 800 ns $R_{\text{L}}=400\Omega$ Timing Resistor $C_L = 15 pF$ A1, A2 $C_{EXT} = 1 \mu F$ to Q, Q $R_{INT} = 10 k\Omega$ 6 8 ms $R_L = 400\Omega$

 $C_1 = 15 pF$

Operating Rules

- 1. To use the internal 2 k Ω timing resistor, connect the R $_{INT}$ pin to V $_{CC}.$
- 2. An external resistor (R_X) or the internal resistor $(2 \text{ k}\Omega)$ and an external capacitor (C_X) are required for proper operation. The value of C_X may vary from 0 to any necessary value. For small time constants use high-quality mica, glass, polypropylene, polycarbonate, or polystyrene capacitors. For large time constants use solid tantalum or special aluminum capacitors. If the timing capacitors have leakages approaching 100 nA or if stray capacitance from either terminal to ground is greater than 50 pF the timing equations may not represent the pulse width the device generates.
- 3. The pulse width is essentially determined by external timing components R_X and C_X . For $C_X < 1000$ pF see *Figure 1* design curves on T_W as function of timing components value. For $C_X > 1000$ pF the output is defined as:


$$t_W = K R_X C_X$$

where [Rx is in Kilo-ohm]

[C_X is in pico Farad]

[T_W is in nano second]


 $[K \approx 0.7]$



TL/F/6538-2

FIGURE 1

 If C_X is an electrolytic capacitor a switching diode is often required for standard TTL one-shots to prevent high inverse leakage current (Figure 2).




TL/F/6538-3

FIGURE 2

Operating Rules (Continued)

Output pulse width versus V_{CC} and operation temperatures: Figure 3 depicts the relationship between pulse width variation versus V_{CC}. Figure 4 depicts pulse width variation versus ambient temperature.



TL/F/6538-4

FIGURE 3





FIGURE 4

 The "K" coefficient is not a constant, but varies as a function of the timing capacitor C_X. Figure 5 details this characteristic.



TL/F/6538-6

FIGURE 5

- 7. Under any operating condition C_X and R_X must be kept as close to the one-shot device pins as possible to minimize stray capacitance, to reduce noise pick-up, and to reduce $I \times R$ and Ldi/dt voltage developed along their connecting paths. If the lead length from C_X to pins (10) and (11) is greater than 3 cm, for example, the output pulse width might be quite different from values predicted from the appropriate equations. A non-inductive and low capacitive path is necessary to ensure complete discharge of C_X in each cycle of its operation so that the output pulse width will be accurate.
- 8. V_{CC} and ground wiring should conform to good high-frequency standards and practices so that switching transients on the V_{CC} and ground return leads do not cause interaction between one-shots. A 0.01 μF to 0.10 μF bypass capacitor (disk ceramic or monolithic type) from V_{CC} to ground is necessary on each device. Furthermore, the bypass capacitor should be located as close to the V_{CC}-pin as space permits.

For further detailed device characteristics and output performance please refer to the NSC one-shot application note, AN-366.



54122/DM74122 Retriggerable Resettable Multivibrator

General Description


The '122 features positive and negative DC level triggering inputs, complementary outputs, an optional 10 $k\Omega$ internal timing resistor and an overriding Direct Clear (\overline{C}_D) input. When the circuit is in the quasi-stable (delay) state, another trigger applied to the inputs (per Truth Table) will cause the delay period to start again, without disturbing the outputs. This process can be repeated indefinitely and thus the output pulse period (Q HIGH, \overline{Q} LOW) can be made as long as desired. Alternatively, a delay period can be terminated

by a LOW signal applied to $\overline{\mathbb{Q}}_D$, which also prevents triggering. An internal connection from $\overline{\mathbb{Q}}_D$ to the input gate makes it possible to trigger the circuit by a positive-going signal on $\overline{\mathbb{Q}}_D$, as shown in the Truth Table. For timing capacitor values greater than 1000 pF, the output pulse width is defined as follows:

$$t_{W}=0.32\,R_{X}C_{X}\,(1.0\,+\,0.7/R_{X})$$
 Where t_{W} is in ns, R_{X} is in $k\Omega$ and C_{X} is in pF.

Connection Diagram


Dual-In-Line Package



TL/F/10212-1

Order Number 54122DMQB, 54122FMQB or DM74122N See NS Package Number J14A, N14A or W14B

Logic Symbol



V_{CC} = Pin 14 GND = Pin 7 NC = Pins 10 and 12

Pin Names	Description
$\overline{A}_1, \overline{A}_2$	Trigger Inputs (Active Falling Edge)
B ₁ , B ₂	Trigger Inputs (Active Rising Edge)
C _D	Direct Clear Inputs (Active LOW)
Q, Q	Outputs

7

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54122			DM74122			Units
	r drameter	Min	Nom	Max	Min	Nom	Max	Oillis .
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.5	V
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage		1	0.8			0.8	V
loh	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	-55		70	°C

Recommended Operating Conditions $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$

Symbol	Parameter		Conditions	DM:	Units	
Symbol	raidilletei		Conditions	Min	Max	J Sinto
t _w	Trigger Pulse Width			40		ns
RX	External Timing Resistor	хс	Over Operating V _{CC} and	5.0	50	kΩ
		XM	Temperature Range	5.0	25	1/75
C _X	External Timing Capacitor			No Resti	rictions	pF

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _l	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	>	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max$		2.4			٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min, V _{IH} = Min				0.4	>
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
lн	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$	Inputs			40	μΑ
			Clear			80	, , , , , , , , , , , , , , , , , , ,
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	Inputs			-1.6	mA
			Clear			-3.2	1101
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-10		-40	mA
Icc	Supply Current	V _{CC} = Max				28	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)


			54/	54/74		
Symbol	Parameter	Conditions	C _L = 7	Units		
			Min	Max		
t _{PLH}	Propagation Delay B to Q	C _X = 0 pF, R _X = 5 kΩ Figure 3-1, Figure a		28	ns	
t _{PLH}	Propagation Delay Ā to Q			33	ns	
t _{PLH}	Propagation Delay B to Q			36	ns	
t _{PHL}	Propagation Delay Ā to Q			40	ns	
t _{PLH}	Propagation Delay C	$C_X = 0 \text{ pF, } R_X = 5 \text{ k}\Omega$		40	ns	
t _{PHL}	Propagation Delay CD to Q	Figure 3-1, Figure 3-10		27	ns	
^t w(out)	Pulse Width at Q with Zero Timing Capacitor	$C_X = 0 \text{ pF, } R_X = 5 \text{ k}\Omega$ Figure 3-1, Figure a		65	ns	
t _{w(out)}	Pulse Width with External Timing Components	$C_X = 1000 \text{ pF}, R_X = 10 \text{ k}\Omega$ Figure 3-1, Figure a	3.08 3.76		μs	

Triggering Truth Table

			Response		
CD	Ā ₁	Ā ₂	B ₁	B ₂	пезропас
L	Х	Х	Х	Х	No Trigger
×	_	L	X	×	No Trigger
X	\sim	Х	L	×	No Trigger
Н	\sim	Н	Н	Н	Trigger
×	×	х	<i>-</i> _	L	No Trigger
X	н	Н	~	X	No Trigger
н	L	Х		н	Trigger
	L	X	Н	Н	Trigger

H = HIGH Voltage Level L = LOW Voltage Level

E = E04 Voltage E001
 T = Immaterial
 Input pins 1 and 2 are logically interchangeable, as are input pins 3 and 4.



TL/F/10212-3

B V_m

Timing Capacitor C_X-pF

FIGURE A

Q

TL/F/10212-4



54123/DM74123 Dual Retriggerable One-Shot with Clear and Complementary Outputs

General Description

The '123 is a dual retriggerable monostable multivibrator capable of generating output pulses from a few nano-seconds to extremely long duration up to 100% duty cycle. Each device has three inputs permitting the choice of either leading-edge or trailing edge triggering. Pin (A) is an active-low transition trigger input and pin (B) is an active-high transition trigger input. The clear (CLR) input terminates the output pulse at a predetermined time independent of the timing components.

National's '123 device features a unique logic realization not implemented by other manufacturers. The "Clear" input will not trigger the device, a design tailored for applications where it shall only terminate or reduce a timing pulse.

To obtain the best and trouble free operation from this device please read the operating rules as well as the NSC one-shot application notes carefully and observe recommendations.

Features


- DC triggered from active-high transition or active-low transition inputs
- Retriggerable to 100% duty cycle
- Direct reset terminates output pulse
- Compensated for V_{CC} and temperature variations
- DTL, TTL compatible
- Input clamp diodes

Functional Description

The basic output pulse width is determined by selection of an external resistor (R_X) and capacitor (C_X). Once triggered, the basic pulse width may be extended by retriggering the gated active-low transition or active-high transition inputs or be reduced by use of the active-low transition clear input. Retriggering to 100% duty cycle is possible by application of an input pulse train whose cycle time is shorter than the output cycle time such that a continuous "HIGH" logic state is maintained at the "Q" output.

Connection Diagram

Dual-In-Line Package



Order Number 54123DMQB, 54123FMQB or DM74123N See NS Package Number J16A, N16A or W16A

Triggering Truth Table

L	Inputs		Response
Α	В	CLR	
Х	Х	L	No Trigger
~	L	Х	No Trigger
~	Н	Н	Trigger
Н	\mathcal{L}	X	No Trigger
L	\mathcal{L}	Н	Trigger
L	Н	_	Trigger

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial

TL/F/6539-1

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

 Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			54123		DM74123			Units
Cymbol	raianiciei			Nom	Max	Min	Nom	Max	Oiiits
Vcc	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage		2			2			٧
V _{IL}	Low Level Input Voltage				0.8			0.8	٧
Гон	High Level Output Current				-0.8			-0.8	mA
loL	Low Level Output Current				16			16	mA
t _W	Pulse Width	A or B High	,			40			
	(Note 5)	A or B Low				40	}		ns
		Clear Low				40			
T _{WQ} (Min)	Minimum Width of Pulse at Q (Note 5)	A or B			80			65	ns
R _{EXT}	External Timing Resistor					5		50	kΩ
C _{EXT}	External Timing Capacitance					N	lo Restrict	ion	μF
C _{WIRE}	Wiring Capacitance at R _{EXT} /C _{EXT} Terminal (Note 5)							50	pF
T _A	Free Air Operating Temperature		-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -12 \text{ mA}$				-1.5	٧
V _{OH} High Level Output		V _{CC} = Min, I _{OH} = Max	54	2.4	3,4		V
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.5	0.1		v
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	>
l ₁	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
lін	High Level Input	V _{CC} = Max	Data			40	μΑ
	Current	$V_i = 2.4V$	Clear			80	μ,
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	Clear			-3.2	mA
			Data			-1.6] ""
los	Short Circuit	V _{CC} = Max	54	-10		-40	mA
	Output Current	(Note 2)	(Note 2) DM74			-40	""
Icc	Supply Current	V _{CC} = Max (Notes 3 and 4)			46	66	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: Quiescent I_{CC} is measured (after clearing) with 2.4V applied to all clear and A inputs, B inputs grounded, all outputs open,C_{EXT} = 0.02 μF, and R_{EXT} = 25 κΩ.

Note 4: I_{CC} is measured in the triggered state with 2.4V applied to all clear and B inputs, A inputs grounded, all outputs open, $C_{EXT}=0.02~\mu F$, and $R_{EXT}=25~k\Omega$. Note 5: $T_A=25^{\circ}C$ and $V_{CC}=5V$.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

	_						
			54	123	DM74	1123	
Symbol	Parameter	From (Input) To (Output)	$C_L = 15 \text{ pF, R}_L = 400\Omega$ $C_{EXT} = 0 \text{ pF, R}_{EXT} = 5 \text{ k}\Omega$		C _L = 15 pF, C _{EXT} = 1000 pF,	Units	
			Min	Max	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	Ā to Q		33		33	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q		28		28	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Ā to Q		40		40	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q		36		36	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		40		40	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		27		27	ns
t _{W(out)}	Output Pulse Width*	A or B to Q	3.08	3.76	3.08	3.76	μs

 $^{^*}C_{ECT} = 1000$ pF, $R_{EXT} = 10 \text{ k}\Omega$

Operating Rules

- 1. An external resistor (R_X) and external capacitor (C_X) are required for proper operation. The value of C_X may vary from 0 to any necessary value. For small time constants high-grade mica, glass, polypropylene, polycarbonate, or polystyrene material capacitors may be used. For large time constants use tantalum or special aluminum capacitors. If the timing capacitors have leakages approaching 100 nA or if stray capacitance from either terminal to ground is greater than 50 pF the timing equations may not represent the pulse width the device generates.
- When an electrolytic capacitor is used for C_X a switching diode is often required for standard TTL one-shots to prevent high inverse leakage current (*Figure 2*). However, its use in general is not recommended with retriggerable operation.
- 3. The output pulse width (T_W) for $C_X > 1000 \ pF$ is defined as follows:

$$T_W = K R_X C_X (1 + 0.7/R_X)$$

where $[R_X \text{ is in Kilo-ohm}]$
 $[C_X \text{ is in pico Farad}]$
 $[T_W \text{ is in nano second}]$
 $[K \approx 0.34]$

The multiplicative factor K is plotted as a function of C_X below for design considerations:






FIGURE 1




5. For $C_X <$ 1000 pF see *Figure 3* for T_W vs C_X family curves with R_X as a parameter:



TL/F/6539-4

FIGURE 3

6. To obtain variable pulse width by remote trimming, the following circuit is recommended:



TI /F/6539-

Note: "R_{remote}" should be as close to the one-shot as possible.

FIGURE 4

Operating Rules (Continued)

The retriggerable pulse width is calculated as shown below:

$$T = T_W + t_{PLH} = K \times R_X \times C_X + t_{PLH}$$

The retriggered pulse width is equal to the pulse width plus a delay time period (Figure 5).




FIGURE 5

Output pulse width versus V_{CC} and Temperatures: Figure 6 depicts the relationship between pulse width variation versus operating V_{CC}. Figure 7 depicts pulse width variation versus ambient temperatures.





FIGURE 6

TL/F/6539-7



TL/F/6539~8

9. Under any operating condition C_X and R_X must be kept as close to the one-shot device pins as possible to minimize stray capacitance, to reduce noise pick-up, and to reduce $I \times R$ and Ldi/dt voltage developed along their connecting paths. If the lead length from C_X to pins (6) and (7) or pins (14) and (15) is greater than 3 cm, for example, the output pulse width might be quite different from values predicted from the appropriate equations. A non-inductive and low capacitive path is necessary to ensure complete discharge of C_X in each cycle of its operation so that the output pulse width will be accurate

FIGURE 7

- The C_{EXT} pins of this device are internally connected to the internal ground. For optimum system performance they should be hard wired to the system's return ground plane.
 - * However, it should be noted that although the 74221 series one-shot is pin-for-pin compatiable with the '123 device, its $C_{\rm EXT}$ pin is not an internal connection to ground. Hence, if substitution of an '221 on to an '123 design layout whose $C_{\rm EXT}$ pin is wired to the ground is attempted, the '221 device will not function!
- 11. V_{CC} and ground wiring should conform to good high-frequency standards and practices so that switching transients on the V_{CC} and ground return leads do not cause interaction between one-shots. A 0.01 μF to 0.10 μF bypass capacitor (disk ceramic or monolithic type) from V_{CC} to ground is necessary on each device. Furthermore, the bypass capacitor should be located as close to the V_{CC} pin as space permits.

*For further detailed device characteristics and output performance please refer to the NSC one-shot application note, AN-366.



54125/DM54125/DM74125 Quad TRI-STATE® Buffers

General Description

This device contains four independent gates each of which performs a non-inverting buffer function. The outputs have the TRI-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard TTL output with additional drive capability at the high Logic level to permit the driving of bus lines without external pull-up resistors. When disabled, both the output transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as a significant load nor as a driver.


To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.

Features

 Alternate Military/Aerospace device (54125) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TL/F/6540-1

Order Number 54125DMQB, 54125FMQB, DM54125J, DM54125W or DM74125N See NS Package Number J14A, N14A or W14B

Function Table

	Y = A								
Inp	uts	Output							
Α	С	Y							
L	L	L							
H	L	Н							
X	Н	Hi-Z							

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Hi-Z = TRI-STATE (Outputs are disabled)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter .		DM54125			DM74125		
- Cymbol		Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
loh	High Level Output Current			-2			-5.2	mA
loL	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
V _I	Input Clamp Voltage	$V_{CC} = Min, I_1 = -12 mA$				-1.5	V	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.3		٧	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	٧	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA	
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$				40	μΑ	
liL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-1.6	mA	
lizL	Off-State Input Current with Low Level Input Voltage Applied	V _{CC} = Max, V _I = 0.4V				-40	μΑ	
lozh	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$				40	μΑ	
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-40	μΑ	
los	Short Circuit	V _{CC} = Max	DM54	-30		-70	mA	
	Output Current	(Note 2)	DM74	-28		-70		
Icc	Supply Current	V _{CC} = Max (Note 3)			36	54	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with the output control (C) inputs at 4.5V, the data inputs grounded, and the outputs open.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$


			R _L =	400Ω		
Symbol	Parameter	C _L =	= 5 pF	C _L =	Units	
	·	Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output				15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output				18	ns
^t PZH	Output Enable Time to High Level Output				18	ns
t _{PZL}	Output Enable Time to Low Level Output				25	ns
t _{PHZ}	Output Disable Time from High Level Output		8			ns
t _{PLZ}	Output Disable Time from Low Level Output		14			ns

DM54132/DM74132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs

General Description

This device contains four independent gates each of which performs the logic NAND function. Each input has hysteresis which increases the noise immunity and transforms a slowly changing input signal to a fast changing, jitter-free output.

Connection Diagram



Order Number DM54132J or DM74132N See NS Package Number J14A or N14A TL/F/6542-1

Function Table

$$Y = \overline{AB}$$

Inp	uts	Output
Α	В	Y
L	L	Н
L	н	Н
Н	L	н
Н	H	L

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to $+150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54132	!		DM74132		Units
- Symbol	raiametei	Min	Тур	Max	Min	Тур	Max	Onits
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{T+}	Positive-Going Input Threshold Voltage (Note 1)	1.5	1.7	2	1.5	1.7	2	٧
V _T -	Negative-Going Input Threshold Voltage (Note 1)	0.6	0.9	1.1	0.6	0.9	1.1	V
HYS	Input Hysteresis (Note 1)	0.4	0.8		0.4	0.8		٧
Іон	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Conditions				Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.4	3.4		V
	Voltage	$V_{I} = V_{T-}Min$	DM74	2.4	3.4		•
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{I} = V_{T+}Max$			0.2	0.4	٧
I _{T+}	Input Current at Positive-Going Threshold	$V_{CC} = 5V, V_I = V_{T+}$			-0.43		mA
I _T _	Input Current at Negative-Going Threshold	$V_{CC} = 5V, V_I = V_{T-}$			-0.56		mA
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$				40	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.8	-1.2	mA
los	Short Circuit	V _{CC} = Max	DM54	-18		-55	mA
	Output Current	(Note 3)	DM74	-18		-55	''''
Іссн	Supply Current with Outputs High	V _{CC} = Max			15	24	mA
Iccl	Supply Current with Outputs Low	V _{CC} = Max			26	40	mA

Note 1: $V_{CC} = 5V$.

Note 2: All typicals are at $V_{CC}=5V$, $T_A=25^{\circ}C$.

Note 3: Not more than one output should be shorted at a time.

Ċ		3
ì	Š	Š
-	7	_

Switching Ch	aracteristics at $V_{CC} = 5V$ and I_A	= 25°C (See Section	n 1 for Lest Waveforms	and Output Load)
Symbol	Parameter	R _L = C _L =	Units	
		Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output		22	ns
^t PHL	Propagation Delay Time High to Low Level Output		22	ns



DM54145/DM74145 BCD to Decimal Decoders/Drivers


General Description

These BCD-to-decimal decoders/drivers consist of eight inverters and ten, four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of BCD input logic ensures that all outputs remain off for all invalid (10–15) binary input conditions. These decoders feature high-performance, NPN output transistors designed for use as indicator/relay drivers, or as open-collector logic-circuit drivers. The high-breakdown output transistors are compatible for interfacing with most MOS integrated circuits.

Features

- Full decoding of input logic
- 80 mA sink-current capability
- All outputs are off for invalid BCD input conditions

Connection Diagram



TI /F/6544-1

Order Number DM54145J, DM54145W or DM74145N See NS Package Number J16A, N16E or W16A

Function Table

No.		Inp	uts						Out	puts	•			
	D	С	В	A	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
1	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н
2	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н
3	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н
4	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н
5	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
6	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
7	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н
8	Н	L	L	L	н	Н	Н	Н	Н	Н	Н	Н	L	Н
9	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
I	Н	L	Н	L	Н	н	н	Н	Н	Н	н	Н	Н	Н
N	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
V	Н	Н	L	L	н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Α	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	Н	Н	Н	L	н	Н	Н	Н	Н	Н	Н	Н	Н	Н
1	Н	Н	Н	Н	н	Н	Н	Н	Н	Н	Н	Н	Н	Н
D														

H = High Level (Off), L = Low Level (On)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54145				Units		
	raidiletei	Min	Nom	Max	Min	Nom	Max	O.III.S
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
V _{OH}	High Level Output Voltage			15			15	V
loL	Low Level Output Current			20			20	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condition	ons	Min	Typ (Note 1)	Max	Units	
V _I	Input Clamp Voltage	V _{CC} = Min, I _I =	- 12 mA			-1.5	V	
ICEX	High Level Output Current	$V_{CC} = Min, V_{O}$ $V_{IL} = Max, V_{IH}$	•			250	μΑ	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL}$				0.4	٧	
		$I_{OL} = 80 \text{ mA}$ $V_{CC} = \text{Min}$			0.5	0.9	·	
ίι	Input Current @ Max Input Voltage	V _{CC} = Max, V _I	= 5.5V			1	mA	
lін	High Level Input Current	V _{CC} = Max, V _I	= 2.4V			40	μΑ	
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I	= 0.4V			-1.6	mA	
Icc	Supply Current	V _{CC} = Max	DM54		43	62	mA	
		(Note 2)	DM74		43	70		


Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$C_L = 15 \text{ pF}$ $R_L = 100\Omega$		30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			30	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: I_{CC} is measured with all outputs open and all inputs grounded.

Logic Diagram



TL/F/6544-2

DM54148 Priority Encoder

General Description

This TTL encoder features priority decoding of the input data to ensure that only the highest-order data line is encoded. The DM54148 encodes eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input E1 and enable output E0) has been provided to allow octal expansion without the need for external circuitry. For all types, data inputs and outputs are active at the low logic level.

Features


- Encodes 8 data lines to 3-line binary (octal)
- Applications include:

N-bit encoding

Code converters and generators

Connection Diagram

Dual-In-Line Package



TL/F/6545-1

Order Number DM54148J or DM54148W See NS Package Number J16A or W16A

Function Table

DM54148

	Inputs								Outputs				
E1	0	1	2	3	4	5	6	7	A2	A1	A0	GS	E0
Н	х	Х	Х	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н
L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	X	Х	Х	Х	Х	Х	Х	L	L	L	L	L	н
L	Х	Х	Х	Χ	Х	Х	L	Н	L	L	Н	L	н)
L	Х	Х	Χ	Х	Χ	L	Н	Н	L	Н	L	L	н [
L	Х	Х	Х	Х	L	Н	Н	Н	L	Н	н	L	н
L	Х	Х	Х	L	Н	Н	Н	Н	Н	L	L	L	н
L	Х	Χ	L	Н	Н	Н	Н	Н	Н	L	Н	L	Н
L	Х	L	Н	Н	Н	Н	Н	Н	Н	Н	L	L	н
L	L	Н	Н	Н	Н	Н	Н	Н	н	Н	Н	L	н

 $H = High \ Logic \ Level, \ L = Low \ Logic \ Level, \ X = Don't \ Care$

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54

-55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Зуппоот	raiametei	Min	Nom	Max	Office
V _{CC}	Supply Voltage	4.5	5	5.5	٧
V _{IH}	High Level Input Voltage	2			٧
V _{IL}	Low Level Input Voltage			0.8	٧
loн	High Level Output Current			-0.8	mA
loL	Low Level Output Current			16	mA
TA	Free Air Operating Temperature	-55		125	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	-12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4			v
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.4	٧
lı .	Input Current @Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
۱н	High Level Input	Level Input V _{CC} = Max	0 Input			40	μΑ
	Current	$V_i = 2.4V$	Others			80	μ.Α.
Ίι <u>L</u>	Low Level Input	V _{CC} = Max	0 Input			-1.6	mA
	Current	$V_{\parallel} = 0.4V$	Others			-3.2	"'^
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-35		-85	mA
lcc1	Supply Current	V _{CC} = Max (Note 3)			40	60	mA
I _{CC2}	Supply Current	V _{CC} = Max (Note 4)			35	55	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC1} is measured with inputs E1 and 7 grounded, other inputs and outputs open.

Note 4: I_{CC2} is measured with all inputs and all outputs open.

Symbol	Parameter	From (Input)	Waveform	$R_L = 4000$	Units	
	T aramotor	To (Output)	Wavelerin	Min	Max	J
t _{PLH}	Propagation Delay Time Low to High Level Output	0 thru 7 to A0, 1, 2	In-Phase		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	0 thru 7 to A0, 1, 2	Output		14	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	0 thru 7 to A0, 1, 2	Out-of-Phase		19	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	0 thru 7 to A0, 1, 2	Output		19	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	0 thru 7 to E0	Out-of-Phase		10	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	0 thru 7 to E0	Output		25	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	0 thru 7 to GS	In-Phase		30	ns
^t PHL	Propagation Delay Time High to Low Level Output	0 thru 7 to GS	Output		25	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	E1 to A0, 1, 2	In-Phase		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	E1 to A0, 1, 2	Output		15	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	E1 to GS	In-Phase		13	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	E1 to GS	Output		15	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	E1 to E0	In-Phase		15	ns
^t PHL	Propagation Delay Time High to Low Level Output	E1 to E0	Output	-	30	ns

Logic Diagram 0 (10) (15) EO 1 (11) 2 (12) 3 (13) 4 (1) **XO**(7) A1 5 (2) 6 (3) (6) A2 7 (4) EI (5) TL/F/6545-2

54150/DM54150/DM74150, 54151A/DM54151A/DM74151A Data Selectors/Multiplexers

General Description

These data selectors/multiplexers contain full on-chip decoding to select the desired data source. The 150 selects one-of-sixteen data sources; the 151A selects one-of-eight data sources. The 150 and 151A have a strobe input which must be at a low logic level to enable these devices. A high level at the strobe forces the W output high and the Y output (as applicable) low.

The 151A features complementary W and Y outputs, whereas the 150 has an inverted (W) output only.

The 151A incorporates address buffers which have symmetrical propagation delay times through the complementary paths. This reduces the possibility of transients occurring at the output(s) due to changes made at the select inputs, even when the 151A outputs are enabled (i.e., strobe low).

Features

- 150 selects one-of-sixteen data lines
- 151A selects one-of-eight data lines
- Performs parallel-to-serial conversion
- Permits multiplexing from N lines to one line
- Also for use as Boolean function generator
- Typical average propagation delay time, data input to W output

150 11 ns 151A 9 ns

■ Typical power dissipation


150 200 mW

151A 135 mW

Alternate Military/Aerospace device (54150, 54151A) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.


Connection Diagrams

Dual-In-Line Package



Order Number 54150DQMB, 54150FMQB, DM54150J or DM74150N See NS Package Number J24A, N24A or W24C

Dual-In-Line Package



TL/F/6546-2

Order Number 54151ADMQB, 54151AFMQB, DM54151AJ, DM54151AW or DM74151AN See NS Package Number J16A, N16E or W16A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54150			DM74150			Units
		Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
Юн	High Level Output Current			-0.8			-0.8	mA
l _{OL}	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

'150 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =			-1.5	٧	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$ 2.4					٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = V_{IH} = Min, V_{IL} = $			0.4	V	
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
lін	High Level Input Current	V _{CC} = Max, V _I =	= 2.4V			40	μΑ
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I =	- 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-55	"
Icc	Supply Current	V _{CC} = Max, (Note 3)			40	68	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with the strobe and data select inputs at 4.5V, all other inputs and outputs open.

'150 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input)	$R_L = 400\Omega$	Units	
- Cyllidol	i didilictor	To (Output)	Min	Max	Onits
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to W		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to W		33	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to W		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to W		30	ns
^t PLH	Propagation Delay Time Low to High Level Output	E0-E15 to W		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	E0-E15 to W		14	ns

Recommended Operating Conditions

Symbol	Parameter	DM54151A			DM74151A			Units
	raiameter	Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
Юн	High Level Output Current			-0.8			-0.8	mA
l _{OL}	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

'151A Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I =	−12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH} = Max$	2.4			v	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.4	v
h	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l _{IH}	High Level Input Current	V _{CC} = Max, V _I =	= 2.4V			40	μΑ
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I =	= 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current (N	(Note 2)	DM74	-18		-55	,,,,,
lcc	Supply Current	V _{CC} = Max, (Note 3)			27	48	mA


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.


Note 3: I_{CC} is measured with the strobe and data select inputs at 4.5V, all other inputs and outputs open.

'151A Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)


Symbol	Parameter	From (Input)	$R_L = 400\Omega$, C _L = 15 pF	Units
-		To (Output)	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Select (4 Levels) to Y		38	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select (4 Levels) to Y		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select (3 Levels) to W	26		ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select (3 Levels) to W	30		ns
^t PLH	Propagation Delay Time Low to High Level Output	Strobe to Y	33		ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to Y		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to W		21	ns
^t PHL	Propagation Delay Time High to Low Level Output	Strobe to W		25	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	D0-D7 to Y		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	D0-D7 to Y		24	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	D0-D7 to W		14	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	D0-D7 to W		14	ns



Logic Diagrams



Address Buffers for 54151A/74151A



TL/F/6546-4

See Address Buffers Below

Function Tables

54150/74150

		Inpu	its		
	Sel	ect		Strobe	Outputs W
D	С	В	Α	S	
Х	X	Х	Х	Ι	н
L	L	L	L	L	ΕŌ
L	L	L	Н	L	E1
L	L	Н	L	L	E2
L	L	Н	Н	L	E3
L	Н	L	L	L	E4
L	Н	L	Н	L	E5
L	Н	Н	L	L	<u>E6</u>
L	Н	н	Н	L	E7
Н	L	L	L	L	E8
Н	L	L	н	L	E9
н	L	Н	L	L	E10
Н	L	Н	Н	L	E11
Н	Н	L	L	L	E12
н	Н	L	н	L	E13
н	Н	Н	L	L	E14
н	Н	Н	Н	L	E15

H = High Level, L = Low Level, X = Don't Care

 $\overline{E0}$, $\overline{E1}$... $\overline{E15}$ = the complement of the level of the respective E input

54151A/75151A

	ı	nputs		Out	puts
	Select		Strobe	v	w
С	В	Α	S		
Х	Х	Х	Н	L	Н
L	L	L	L	D0	D0
L	L	Н	L	D1	D1
L	н	L	L	D2	D2
L	н	Н	L	D3	D3
н	L	L	L	D4	D4
Н	L	Н	L	D5	D5
н	Н	L	L	D6	D6
Н	Н	Н	L	D7	D7

H = High Level, L = Low Level, X = Don't Care

D0, D1 ... D7 = the level of the respective D input

54153/DM54153/DM74153 Dual 4-Line to 1-Line Data Selectors/Multiplexers

General Description

Each of these data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs are provided for each of the two four-line sections.

Features


- Permits multiplexing from N lines to 1 line
- Performs parallel-to-serial conversion
- Strobe (enable) line provided for cascading (N lines to n lines)
- High fan-out, low-impedance, totem-pole outputs
- Typical average propagation delay times

From data 11 ns From strobe 18 ns From select 20 ns

- Typical power dissipation 170 mW
- Alternate Military/Aerospace device (54153) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram





TL/F/6547-1

Order Number 54153DMQB, 54153FMQB, DM54153J, DM54153W or DM74153N See NS Package Number J16A, N16E or W16A

Function Table

	ect uts		Data	nputs		Strobe	Output
В	Α	CO	C1	C2	СЗ	G	Υ
Х	Х	Х	Х	Х	Х	Н	L
L	L	L '	Х	Х	Х	L	L
L	L	Н	Х	Х	Х	L	Н
L	н	Х	L	Х	Х	L	L
L	н	Х	Н	Х	Х	L	Н
Н	L	Х	Х	L	Х	L	L
н	L	Х	Х	Н	Х	L	Н
Н :	Н	Х	Х	Х	L	L	L
Н	Н	Х	Х	Х	Н	L	Н

Select inputs A and B are common to both sections.

H = High Level, L = Low Level, X = Don't Care

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54153			DM74153		Units
Symbol	raidilletei	Min	Nom	Max	Min	Nom	Max	Oille
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
Іон	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condition	ons	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} =Min, I ₁ =	-12 mA			-1.5	v
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{Oh}$ $V_{IL} = Max, V_{IH}$	•	2.4	3.2		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL}$	-		0.2	0.4	٧
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I	= 5.5V			1	mA
lін	High Level Input Current	V _{CC} = Max, V _I	= 2.4V			40	μΑ
l _{IL}	Low Level Input Current	V _{CC} = Max, V _I	= 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-57	1111/
lcc	Supply Current	V _{CC} = Max	DM54		34	52	mA
		(Note 3)	DM74		34	60	111/4

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.


Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with the outputs open and all inputs grounded.

$\textbf{Switching Characteristics} \ \ \text{at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	From (Input)	$R_L = 400\Omega$, C _L = 30 pF	Units
- Jyllibol	raidilletei	To (Output)	Min	Max	Onits
^t PLH	Propagation Delay Time Low to High Level Output	Data to Y		18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Y		23	ns
tpLH	Propagation Delay Time Low to High Level Output	Select to Y		34	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Y		34	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to Y		30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to Y		23	ns

Logic Diagram



TL/F/6547-2



54154/DM54154/DM74154 4-Line to 16-Line Decoders/Demultiplexers

General Description


Each or these 4-line-to-16-line decoders utilizes TTL circuitry to decode four binary-coded inputs into one of sixteen mutually exclusive outputs when both the strobe inputs, G1 and G2, are low. The demultiplexing function is performed by using the 4 input lines to address the output line, passing data from one of the strobe inputs with the other strobe input low. When either strobe input is high, all outputs are high. These demultiplexers are ideally suited for implementing high-performance memory decoders. All inputs are buffered and input clamping diodes are provided to minimize transmission-line effects and thereby simplify system design.

Features

- Decodes 4 binary-coded inputs into one of 16 mutually exclusive outputs
- Performs the demultiplexing function by distributing data from one input line to any one of 16 outputs
- Input clamping diodes simplify system design
- High fan-out, low-impedance, totem-pole outputs
- Typical propagation delay 3 levels of logic 19 ns Strobe 18 ns
- Typical power dissipation 170 mW
- Alternate Military/Aerospace device (54154) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TL/F/6548-1

Order Number 54154DMQB, 54154FMQB, DM54154J or DM74154N See NS Package Number J24A, N24A or W24C

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54154 DM74154					
Cymbol	ratameter	Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
Гон	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conc	litions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	= −12 mA			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$		2.4	3.2		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL}$			0.25	0.4	٧
lj	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I$	= 5.5V			1	mA
I _{IH}	High Level Input Current	V _{CC} = Max, V _I	= 2.4V			40	μΑ
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I	= 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-57]
lcc	Supply Current	V _{CC} = Max	DM54		34	49	mA
		(Note 3)	DM74		34	56	L

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

$\textbf{Switching Characteristics} \ \ \text{at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$


Symbol	Parameter	From (Input)	$R_L = 400\Omega$, C _L = 15 pF	Units
Oyiiiboi	1 drameter	To (Output)	Min	Max	- Oille
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Output		36	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Output		33	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to Output		30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to Output		27	ns

Function Table

		Inpu	ts										0	utpu	ts						
G1	G2	D	С	В	A	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	L	H	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	H]
L	L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	H	Н	Н
L	L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	Н	Н	Н	н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	н
L	L	Н	L	L	L	н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	н
L	L	н	L	L	н	н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	H
L	L	Н	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н
L	L	Н	L	Н	Н	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	н
L	L	Н	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	н
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н
L	L	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	Х	Χ	Х	Х	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
H	Н	Х	Х	X_	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н

H = High Level, L = Low Level, X = Don't Care

Logic Diagram





DM54155/DM74155 Dual 2-Line to 4-Line Decoders/Demultiplexers

General Description

These TTL circuits feature dual 1-line-to-4-line demultiplexers with individual strobes and common binary-address inputs in a single 16-pin package. When both sections are enabled by the strobes, the common address inputs sequentially select and route associated input data to the appropriate output of each section. The individual strobes permit activating or inhibiting each of the 4-bit sections as desired. Data applied to input C1 is inverted at its outputs and data applied at C2 is true through its outputs. The inverter following the C1 data input permits use as a 3-to-8-line decoder, or 1-to-8-line demultiplexer, without external gating.

Input clamping diodes are provided on these circuits to minimize transmission-line effects and simplify system design.

Features

■ Applications:

Dual 2-to-4-line decoder


Dual 1-to-4-line demultiplexer

3-to-8-line decoder
1-to-8-line demultiplexer

- Individual strobes simplify cascading for decoding or
- demultiplexing larger words

 Input clamping diodes simplify system design

Connection Diagram and Function Tables



TL/F/6549-1

170

Order Number DM54155J, DM54155W or DM74155N See NS Package Number J16A, N16A or W16A

1Ý2

OUTPUTS

STROBE

G1

2-Line-to-4-Line Decoder or 1-Line-to-4-Line Demultiplexer

		Inputs			Out	puts	
Sel	ect	Strobe	Data				
В	Α	G1	C1	1Y0	1Y1	1Y2	1Y3
Х	Х	Н	Х	Н	Н	Н	Н
L	L	L	н	L	Н	Н	Н
L	н	L	l H	H	L	Н	Н
H	L	L	l H	Н	Н	L	Н
H	Н	L	Н	Н	Н	Н	L
X	Х	Х	L	Н	Н	Н	Н

		Inputs			Out	puts	
Sel	ect	Strobe	Data				
В	A G2		C2	2Y0	2Y1	2Y2	2Y3
Х	Х	Н	Х	Н	Н	Н	Н
L	L	L	L	L	Н	Н	Н
L	Н	L	L	н	L	Н	Н
Н	L	L	L	Н	Н	L	Н
Н	Н	L	L	Н	Н	Н	L
X	Х	Х	Н	Н	н	Н	Н

3-Line-to-8-Line Decoder or 1-Line-to-8-Line Demultiplexer

Inputs Outputs											
Se	lec	t	Strobe Or Data	(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)
C†	В	Α	G‡	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1Y3
Х	Х	Х	Н	Η	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	Н	L	Н	Н	Н	Н	Н	Н
L	Н	L	L	Н	Н	L	Н	Н	Н	Н	Н
L	Н	Н	L	Н	Н	Н	L	Н	Н	Н	Н
H	L	L	L	Н	Н	Н	Н	L	Н	Н	Н
Н	L	Н	L	Н	Н	Н	Н	Н	L	Н	Н
Н	Н	L	L	н	Н	Н	Н	Н	Н	L	Н
Н	Н	Н	L	н	Н	Н	Н	Н	Н	Н	L

†C = inputs C1 and C2 connected together ‡G = inputs G1 and G2 connected together H = high level, L = low level, X = don't care

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54155				Units		
Symbol	Parameter	Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
Іон	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condition	Conditions		Typ (Note 1)	Max	Units
VĮ	Input Clamp Voltage	V _{CC} =Min, I _I =	−12 mA			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$	•	2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL}$				0.4	٧
II	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I$	= 5.5V			1	mA
۱н	High Level Input Current	V _{CC} = Max, V _I	= 2.4V			40	μΑ
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I	= 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-55	
lcc	Supply Current	V _{CC} = Max	DM54		25	35	mA
		(Note 3)	DM74		25	40	

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.


Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with the outputs open, A, B, and C1 inputs at 4.5V, and C2, G1, and G2 inputs grounded.

Switching Characteristics	at $V_{CC} = 5V$ and $T_{\Delta} = 25^{\circ}C$	(See Section 1 for Test Waveforms and Output Load)
---------------------------	---	--

Symbol	Parameter	From (Input)	R _L = 4000	Units	
	raidiletei	To (Output)	Min	Max	Omis
t _{PLH}	Propagation Delay Time Low to High Level Output	A, B, C2, G1 or G2 to Y		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A, B, C2, G1 or G2 to Y		27	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A or B to Y		FSC	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A or B to Y		32	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	C1 to Y		24	ns
^t PHL	Propagation Delay Time High to Low Level Output	C1 to Y		27	ns

Logic Diagram



TL/F/6549-2



54157/DM54157/DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers

General Description

These data selectors/multiplexers contain inverters and drivers to supply full on-chip data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs.

Applications


- Expand any data input point
- Multiplex dual data buses
- Generate four functions of two variables (one variable is common)
- Source programmable counters

Features

- Buffered inputs and outputs
- Typical propagation time 9 ns
- Typical power dissipation 150 mW
- Alternate Military/Aerospace device (54157) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TL/F/6550-1

Order Number 54157DMQB, 54157FMQB, DM54157J, DM54157W or DM74157N See NS Package Number J16A, N16E or W16A

Function Table

	Inputs			Output Y
Strobe	Select	Α	В	Output
Н	Х	X	Х	L
L	L	L	х	L
L	L	Н	X	н
L	Н	X	L	L
L	Н	X	Н	н

H = High Level, L = Low Level, X = Don't Care

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V

Operating Free Air Temperature Range

DM54 and 54 -55°C to +125°C DM74 0°C to +70°C Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54157				Units		
Зушьог	Farameter	Min	Nom	Max	Min	Nom	Max	Ollits
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8		,	0.8	V
Юн	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condit	ions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I =	= -12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$	•	2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{Ol}$ $V_{IH} = Min, V_{IL}$	•			0.4	٧
l ₁	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
lн	High Level Input Current	V _{CC} = Max, V _I	= 2.4V			40	μΑ
1լլ	Low Level Input Current	$V_{CC} = Max, V_I$	= 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-55	111/
Icc	Supply Current	V _{CC} = Max (Note 3)			30	48	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.


Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with 4.5V applied to all inputs and all outputs open.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input)	$R_L = 400\Omega$, C _L = 15 pF	Units
	raiametei	To (Output)	Min	Max	Cints
^t PLH	Propagation Delay Time Low to High Level Output	Data to Y		14	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Y		14	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to Y		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to Y		21	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Y		23	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Y		27	ns

Logic Diagram





54161/DM54161A/DM74161A DM54163A/DM74163A Synchronous 4-Bit Counters

General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 161A and 163A are 4-bit binary counters. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flipflops clocked simultaneously so that the outputs change coincident with each other when so instructed by the countenable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable input. Low-to-high transitions at the load input of the 161A and 163A are perfectly acceptable, regardless of the logic levels on the clock or enable inputs. The clear function for the 161A is asynchronous; and a low level at the clear input sets all four of the flip-flop outputs low, regardless of the levels of clock, load, or enable inputs. The clear function for the 163A is synchronous; and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to all low outputs. Low-to-high transitions at the clear input of the 163A are also permissible, regardless of the logic levels on the clock, enable, or load inputs.


The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the $\rm Q_A$ output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low-level transitions at the enable P or T inputs of the 161A through 163A may occur, regardless of the logic level on the clock.

Features

- Synchronously programmable
- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs
- Alternate Military/Aerospace device (54161) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TL/F/6551-1

Order Number 54161DMQB, 54161FMQB, DM54161AJ, DM54161AW, DM54163AJ, DM54163AW, DM74161AN or DM74163AN See NS Package Number J16A, N16E or W16A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM5	4161A and	163A	DM74161A and 163A			Units
Symbol	raian	ietei	Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
VIH	High Level Input Vo	High Level Input Voltage				2			٧
V _{IL}	Low Level Input Voltage				0.8			0.8	٧
Юн	High Level Output Current			}	-0.8			-0.8	mA
loL	Low Level Output Current				16			16	mA
fCLK	Clock Frequency (Note 6)		0		25	0		25	MHz
t _W	Pulse Width	Clock	25			25			ns
	(Note 6)	Clear	20			20			
tsu	Setup Time	Data	20			20			
	(Note 6)	Enable P	34			34			ns
		Load	25			25			113
		Clear (Note 5)	20			20			
tH	Hold Time (Note 6)		0			0			ns
T _A	Free Air Operating	Temperature	-55		125	0		70	°C

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions			Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
lін	High Level Input	V _{CC} = Max	Enable T		·	80	
	Current	V _I = 2.4V	Clock			80	μΑ
			Others			40	}
IIL	Low Level Input	V _{CC} = Max	Enable T			-3.2	
	Current	V _I = 0.4V	Clock			-3.2	mA
			Others			-1.6]

Over recommended operating free air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
los		V _{CC} = Max	DM54	-20		-57	mA	
	Output Current	(Note 2)	DM74	-20		-57	""	
Іссн	Supply Current	V _{CC} = Max	DM54		59	85	mA	
	with Outputs High	(Note 3)	DM74		59	94		
ICCL	I _{CCL} Supply Current V _{CC} = Ma with Outputs Low (Note 4)	V _{CC} = Max	DM54		63	91	mA	
		(Note 4)	DM74		63	101		

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CCH} is measured with the LOAD high, then again with the LOAD low, with all inputs high and all outputs open.

Note 4: ICCL is measured with the CLOCK high, then again with the CLOCK input low, with all inputs low and all outputs open.


Note 5: Applies to '163A which has synchronous clear inputs.

Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.


Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)


Symbol	Parameter	From (Input)	$R_L = 400\Omega$, C _L = 15 pF	Units
Symbol	raiametei	To (Output)	Min	Max	Oilles
f _{MAX}	Maximum Clock Frequency		25		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Ripple Carry		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Ripple Carry		24	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock (Load High) to Q		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock (Load High) to Q		32	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock (Load Low) to Q		21	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock (Load Low) to Q		32	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable T to Ripple Carry		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable T to Ripple Carry		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear (Note 7) to Q		36	ns

Note 7: Propagation delay for clearing is measured from the clear input for the 161A or from the clock input transition for the 163A.




Logic Diagrams (Continued)





Parameter Measurement Information




TL/F/6551-6

Note A: The input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{OUT} \approx 50\Omega$. For 161A and 163A, $t_r \leq$ 10 ns, $t_f \leq$ 10 ns, $t_f \leq$ 10 ns. Vary PRR to measure t_{MAX} .

Note B: Outputs Q_D and carry are tested at t_{n+16} for 161A, 163A where t_n is the bit time when all outputs are low.

Note C: For 161A and 163A, $V_{REF} = 1.5V$.

Parameter Measurement Information (Continued)



TL/F/6551-7

Note A: The input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{OUT} \approx 50\Omega$. For 161A and 163A, $t_r \leq$ 10 ns, $t_f \leq$ 10 ns. Vary PRR to measure f_{MAX} .

Note B: Enable P and enable T setup times are measured at tn+0.

Note C: For 161A and 163A, $V_{REF} = 1.5V$.



54164/DM74164 8-Bit Serial In/Parallel Out Shift Registers

General Description


These 8-bit shift registers feature gated serial inputs and an asynchronous clear. A low logic level at either serial input inhibits entry of the new data, and resets the first flip-flop to the low level at the next clock pulse, thus providing complete control over incoming data. A high logic level on either input enables the other input, which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup and hold time requirements will be entered. Clocking occurs on the low-to-high level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.

Features

- Gated (enable/disable) serial inputs
- Fully buffered clock and serial inputs
- Asynchronous clear
- Typical clock frequency 36 MHz
- Typical power dissipation 185 mW

Connection Diagram

Dual-In-Line Package



TL/F/6552-1

Order Number 54164DMQB, 54164FMQB or DM74164N See NS Package Number J14A, N14A or W14B

Function Table

	Inputs			Outputs				
Clear	Clock	A	В	Q_A	QB		Q_{H}	
L	Х	Х	Х	L	L		L	
Н	L	X	Χ	Q _{A0}	Q_{B0}		Q_{H0}	
Н	1	Н	Н	Н	Q_{An}		Q_{Gn}	
Н	1	L	Χ	L	Q_{An}		Q_{Gn}	
Н	1	Х	L	L	Q_{An}		Q_{Gn}	

H = High Level (steady state), L = Low Level (steady state)

X = Don't Care (any input, including transitions)

↑ = Transition from low to high level

 Q_{A0} , Q_{B0} , $Q_{H0}=$ The level of Q_A , Q_B , or Q_H , respectively, before the indicated steady-state input conditions were established.

 Q_{An} , $Q_{Gn}=$ The level of Q_A or Q_G before the most recent \uparrow transition of the clock; indicates a one-bit shift.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Pa	Parameter		54164			DM74164		Units
Symbol	ra	ameter	Min	Nom	Max	Min	Nom	Max	Oille
V _{CC}	Supply Voltage	Supply Voltage		5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2			2			٧
V _{IL}	Low Level Input Voltage				0.8			0.8	٧
Іон	High Level Output Current				-0.4			-0.4	mA
lOL	Low Level Outpu	Low Level Output Current			8			8	mA
fcLK	Clock Frequency	y (Note 4)			25	0		25	MHz
t _W	Pulse Width	Clock	20			20			ns
	(Note 4)	Clear	20			20			113
tsu	Data Setup Time (Note 4)		15			15			ns
t _H	Data Hold Time (Note 4)		0			5			ns
T _A	Free Air Operati	ng Temperat 0 re	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Cond	ditions	Min	Typ (Note 1)	Max	Units	
Vı	Input Clamp Voltage	V _{CC} = Min, I ₁	= -14 mA			-1.5	٧	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IL} = Max, V_{IH}$	•	2.4	3.2		٧	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IH} = Min, V_{IL}$	_		0.2	0.4	٧	
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V	= 5.5V			1	mA	
l _{IH}	High Level Input Current	V _{CC} = Max, V	= 2.4V			40	μΑ	
l _{IL}	Low Level Input Current	V _{CC} = Max, V	= 0.4V			-1.6	mA	
los	Short Circuit	V _{CC} = Max 54		-10		-27.5	mA	
	Output Current	(Note 2) DM74		-9		-27.5	111/4	
Icc	Supply Current	V _{CC} = Max (N	ote 3)		37	54	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.


Note 3: I_{CC} is measured with all outputs open, SERIAL inputs grounded, the CLOCK input at 2.4V, and a momentary ground, then 4.5V, applied to the CLEAR input.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$


		From (Input)]			
Symbol	Parameter	To (Output)	C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		25				MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Output		27	:	30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Output		32		37	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Output		36		42	ns

Logic Diagram



TL/F/6552-2

Timing Diagram



TL/F/6552-3




54165/DM74165 8-Bit Parallel-to-Serial Converter

General Description


The '165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage. Parallel inputting occurs asynchronously when the Parallel Load (PL) input is LOW. With PL HIGH, serial shifting occurs on

the rising edge of the clock; new data enters via the Serial Data (D_S) input. The 2-input OR clock can be used to combine two independent clock sources, or one input can act as an active LOW clock enable.

Connection Diagram



Logic Symbol



TL/F/9782-1

Order Number 54165DMQB, 54165FMQB or DM74165N See NS Package Number J16A, N16E or W16A

Pin Names	Description
CP1, CP2 D _S PL	Clock Pulse Inputs (Active Rising Edge) Serial Data Input Asynchronous Parallel Load Input (Active LOW)
P0-P7 Q7 Q7	Parallel Data Inputs Serial Output from Last Stage Complementary Output

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54165			DM74165		Units
Зушьог	Farameter	Min	Nom	Max	Min	Nom	Max	Oilles
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
Іон	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW P _n to PL	10 10			10 10			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW P _n to PL	10 10			0			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW D _S to CP _n	20 20			20 20			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW D _S to CP _n	0			0			ns
t _s (H)	Setup Time HIGH CP1 to CP2 or CP2 to CP1	30			30			ns
t _w (H)	CP _n Pulse Width HIGH	25			25			ns
t _w (L)	PL Pulse Width LOW	15			15			ns
t _{rec}	Recovery Time, PL to CPn	45			45			ns

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Vį	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max, V_{IL} =$	Max	2.4	3.4		٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min, V _{IH} = Min			0.2	0.4	٧
lı .	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$	PL			80	μА
			Inputs			40	μΛ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	PL			-3.2	mA
			Inputs			-1.6	1117
los	Short Circuit	V _{CC} = Max	54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-55	1117
Icc	Supply Current	$V_{CC} = Max, \overline{PL} = \Box \Gamma$ $P_n = \overline{}, CP_1, CP_2 = 4.5V$	•			63	mA

Switching Characteristics $V_{CC}=+5.0V,\,T_A=+25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	C _L :	Units	
,		Min	Max	
f _{max}	Maximum Clock Frequency	20		MHz
t _{PLH} t _{PHL}	Propagation Delay PL to Q7 or Q7		31 40	ns
t _{PLH}	Propagation Delay CP1 to Q7 or Q7		24 31	ns
t _{PLH} t _{PHL}	Propagation Delay P7 to Q7		17 36	ns
t _{PLH}	Propagation Delay P7 to Q7		27 27	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Functional Description

The '165 contains eight clocked master/slave RS flip-flops connected as a shift register with auxiliary gating to provide overriding asynchronous parallel entry. Parallel data enters when the PL signal is LOW. The parallel data can change while PL is LOW provided that the recommended setup and hold times are observed.

For clocked operation, PL must be HIGH. The two clock inputs perform identically; one can be used as a clock inhibit by applying a HIGH signal. To avoid double clocking, however, the inhibit signal should only go HIGH while the clock is HIGH. Otherwise, the rising inhibit signal will cause the same response as a rising clock edge. The flip-flops are edge-triggered for serial operations. The serial input data can change at any time, provided only that the recommended setup and hold times are observed, with respect to the rising edge of the clock.

Truth Table

PL	С	P				Contents						
	1	2	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Response	
L	Х	Х	P0	P1	P2	P3	P4	P5	P6	P7	Parallel Entry	
Н	L	\mathcal{L}	DS	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Right Shift	
н	Н	\mathcal{L}	Q0	Q1	Q2	QЗ	Q4	Q5	Q6	Q7	No Change	
Н		L	DS	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Right Shift	
H		Н	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7	No Change	


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

= Positive Rising Edge

Logic Diagram



DM54166

8-Bit Parallel In/Serial Out Shift Registers


General Description

These parallel-in or serial-in, serial-out shift registers feature gated clock inputs and an overriding clear input. All inputs are buffered to lower the drive requirements to one normalized load, and input clamping diodes minimize switching transients to simplify system design. The load mode is established by the shift/load input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on

the low-to-high-level edge of the clock pulse through a twoinput NOR gate, permitting one input to be used as a clockenable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be freerunning, and the register can be stopped on command with the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. A buffered, direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.

Connection Diagram

Dual-In-Line Package



TL/F/6554-1

Order Number DM54166J See NS Package Number J16A

Function Table

		In	puts			Inte	rnal	
Clear	Shift/	Clock	Clock	Serial	Parallel		puts	Output
Oldai	Load	Inhibit	Older	Certai	AH	QA	QB	Q _H
Ĺ	Х	X	Х	X	X	L	L	L
Н	X	L	L	X	X	Q _{A0}	Q_{B0}	Q _{H0}
Н	L	L	↑	X	ah	a	b	h
н	Н	L	1 1	} н	X	Н	Q _{An}	Q _{Gn}
Н	Н	L	│	L	X	L	Q _{An}	QGn
Н	X	Н	↑	X	X	Q _{A0}	Q _{B0}	Q _{H0}

H = High Level (steady state), L = Low Level (steady state)

X = Don't Care (any input, including transitions)

↑ = Transition from Low to High Level

a ... h = The level of stead-state input at inputs A through H, respectively

 Q_{A0} , Q_{B0} , $Q_{H0}=$ The level of Q_{A} , Q_{B} , Q_{H} , respectively, before the indicated steady-state input conditions were established

 Q_{An} , Q_{Gn} = The level of Q_A , Q_G , respectively, before the most recent \uparrow transition of the clock

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54 -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Paramet	or		DM54166		Units
- Cyllibol	raidille	iei	Min	Nom	Max	Onits
V _{CC}	Supply Voltage		4.5	5	5.5	٧
V _{IH}	High Level Input Voltage	2			V	
V _{IL}	Low Level Input Voltage			0.8	٧	
ЮН	High Level Output Curren	t			-0.8	mA
l _{OL}	Low Level Output Current			16	mA	
fCLK	Clock Frequency (Note 4))	0		25	MHz
t _W	Pulse Width (Note 4)	Clock	24			ns
		Clear	20			113
t _{SU}	Setup Time (Note 4)	Mode	30			ns
		Data	20] 113
t _H	Data Hold Time (Note 4)		0			ns
TA	Free Air Operating Tempo	erature	-55		125	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.4	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
lн	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-20		-57	mA
Icc	Supply Current	V _{CC} = Max (Note 3)		72	104	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time.


Note 3: With all outputs open, 4.5V applied to the SERIAL input, all other inputs except CLOCK grounded, I_{CC} is measured after a momentary ground, then 4.5V, is applied to the CLOCK.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}$	C (See Section 1 for Test Waveforms and Output Load)
---	--

Symbol	Parameter	From (Input) $R_L = 400\Omega$, (, C _L = 15 pF	Units
- Cymbol	r drameter	To (Output)	Min	Max	Omis
f _{MAX}	Maximum Clock Frequency		25		MHz
^t PLH	Propagation Delay Time Low to High Level Output	Clock to Output	8	26	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Output	. 8	30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Output		35	ns

Logic Diagram




PARALLEL INPUTS

TL/F/6554-2

Timing Diagram

Typical Clear, Shift, Load, Inhibit, and Shift Sequences




TL/F/6554-3

TL/F/6554-4

Parameter Measurement Information

Voltage Waveforms



Test Table for Synchronous Inputs

 Q_H at T_{N+8}

Data Input **Output Tested** Shift/Load For Test (See Note C) Н 0V QH at TN + 1

4.5V

Note A: The clock pulse has the following characteristics:

t_{W(clock)} ≥ 20 ns and PRR = 1 MHz.

The clear pulse has the following characteristics:

 $t_{W(clear)} \ge 20$ ns and $t_{HOLD} = 0$ ns.

When testing f_{MAX}, vary the clock PRR.

Note B: A clear pulse is applied prior to each test.

Note C: Propagation delay times (t_{PLH} and t_{PHL}) are measured at t_{n+1} .

Proper shifting of data is verified at $t_{n} + 8$ with a functional test.

Note D: t_n = bit time before clocking transition.

 t_{n+1} = bit time after one clocking transition.

 t_{n+8} = bit time after eight clocking transitions.

Note E: V_{RFF} = 1.5V for 166.

Serial Input


54170/DM74170 4 x 4 Register File with Open-Collector Outputs

General Description

The '170 contains 16 high speed, low power, transparent D-type latches arranged as four words of four bits each, to function as a 4 x 4 register file. Separate read and write inputs, both address and enable, allow simultaneous read and write operation. Open-collector outputs make it possible to connect up to 128 outputs in a wired-AND configuration to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length.

Connection Diagram


Dual-In-Line Package



TL/F/9783-1

Order Number 54170DMQB, 54170FMQB or DM74170N See NS Package Number J16A, N16E and W16A

Logic Symbol



Pin Names	Description
D1-D4	Data Inputs
WA0, WA1	Write Address Inputs
WE	Write Enable Input (Active LOW)
RA0-RA1	Read Address Inputs
RE	Read Enable Input (Active LOW)
01-04	Data Outputs

1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

54 -55°C to +125°C DM74 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54170		DM74170			Units
		Min	Nom	Max	Min	Nom	Max	Oille
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
VoH	High Level Output Voltage			5.5				V
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s	Setup Time HIGH or LOW Dn to Rising WE	10			10			ns
t _h	Hold Time HIGH or LOW D _n to Rising WE	15			15			ns
t _s	Setup Time HIGH or LOW WA _n to Falling WE	15			15			ns
t _h	Hold Time HIGH or LOW WA _n to Rising WE	5.0			5.0			ns
t _w (L)	WE or RE Pulse Width LOW	25			25			ns

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	٧
Юн	High Level Output Current	V _{CC} = Min, V _{OH} = Max V _{IL} = Max				30	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$			0.2	0.4	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$,			1	mA
lн	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$				40	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-1.6	mA
lcc	Supply Current	V _{CC} = Max, RA _n = 0V	54			140	mA
		D_n , \overline{WE} , $\overline{RE} = 4.5V$	DM74			150	1117


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 2 for waveforms and load configurations)


Symbol	Parameter	$\begin{array}{c} \textbf{54/DM74} \\ \textbf{C}_{\textbf{L}} = \textbf{15 pF} \\ \textbf{R}_{\textbf{L}} = \textbf{400}\Omega \end{array}$		Units	
		Min	Max		
t _{PLH}	Propagation Delay* RA ₀ or RA ₁ to O _n		35 40	ns	
^t PLH t _{PHL}	Propagation Delay RE to O _n		15 30	ns	
t _{PLH}	Propagation Delay WE to On		40 45	ns	
[†] PLH [†] PHL	Propagation Delay D _n to O _n		30 45	ns	

^{*}Measured at least 25 ns after entry of new data at selected location.

Timing Waveforms



TL/F/9783-4



Write Function Table

Read Function Table

Write Inputs			D Inputs To
WE	WA ₁	WA ₀	2 inputs 10
L	L	L	Word 0
L	L	н	Word 1
L	Н	L	Word 2
L	Н	н	Word 3
Н	Х	Χ	None (Hold)

Read Inputs			Outputs From		
RE	RA ₁	RA ₀	- Curpato i i cin		
L	L	L	Word 0		
L	L	Н	Word 1		
L	Н	· L	Word 2		
L	Н	н	Word 3		
Н	Х	X	None (HIGH Z)		

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

54173/DM54173/DM74173 TRI-STATE® Quad D Registers

General Description

These four-bit registers contain D-type flip-flops with totempole TRI-STATE outputs, capable of driving highly capacitive or low-impedance loads. The high-impedance state and increased high-logic-level drive provide these flip-flops with the capability of driving the bus lines in a bus-organized system without need for interface or pull-up components.

Gated enable inputs are provided for controlling the entry of data into the flip-flops. When both data-enable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the buffered clock input. Gate output control inputs are also provided. When both are low, the normal logic states of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at either output control input. The outputs then present a high impedance and neither load nor drive the bus line. Detailed operation is given in the function table.

To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable times are shorter than the average output enable times.

Features

- TRI-STATE outputs interface directly with system bus
- Gated output control lines for enabling or disabling the outputs
- Fully independent clock elminates restrictions for operating in one of two modes:

Parallel load

Do nothing (hold)

- For application as bus buffer registers
- Typical propagation delay 18 ns
- Typical frequency 30 MHz
- Typical power dissipation 250 mW
- Alternate Military/Aerospace device (54173) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram

CONTROL

Dual-In-Line Package

DATA ENABLE DATA INPUTS **INPUTS** VCC CLEAR D2 D4 G2 G1 16 13 12 14 10 6 8 CLOCK GND 01 02 O3 04 OUTPUT OUTPUTS

TL/F/6556-1

Order Number 54173DMQB, 54173FMQB, DM54173J, DM54173W or DM74173N See NS Package Number J16A, N16E or W16A

Function Table

Inputs							
01	Olask	Data Enable Dat		Data Enable [Data	Output
Clear	Clock	G1	G2	D	G.		
Н	×	Х	х	X	L		
L	L	×	Х	X	Q ₀		
L	↑	Н	X	x	Q ₀ Q ₀		
L	↑	×	н	X	Q ₀		
L	1	L	L	L	L		
L	↑	L	L	H	н		

When either M or N (or both) is (are) high the output is disabled to the high-impedance state; however, sequential operation of the flip-flops is not affected.

H = high level (steady state)

L = low level (steady state)

↑ = low-to-high level transition

X = don't care (any input including transitions)

 $\mathbf{Q}_0 = \text{the level of } \mathbf{Q}$ before the indicated steady state input conditions were established

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Day	rameter		DM54173			DM74173		Units
Symbol	Fai			Nom	Max	Min	Nom	Max	Onits
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2			2			٧
V _{IL}	Low Level Input Voltage				0.8			0.8	V
Іон	High Level Outp	ut Current			-2			-5.2	mA
loL	Low Level Outp	ut Current			16		:	16	mA
fCLK	Clock Frequency (Note 4)		0		25	0		25	MHz
t _W	Pulse Width	Clock	20			20			ns
	(Note 4)	Clear	20			20			
tsu	Setup Time	Enable	17			17			ns
	(Note 4)	Data	10			10			115
tH	Hold Time	Enable	2			2			ns
	(Note 4) Data		10			10			1115
t _{REL}	Clear Release T	Clear Release Time (Note 4)				10			ns
TA	Free Air Operati	ng Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 mR$	4			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.4	٧
l ₁	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$				40	μΑ
I _I L	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-1.6	mA
lozh	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$				40	μΑ
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-40	μΑ
los	Short Circuit	V _{CC} = Max	DM54	-30		-70	mA
	Output Current	(Note 2)	DM74	-30		-70	IIIA
Icc	Supply Current	V _{CC} = Max (Note 3)			50	72	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with all outputs open, CLEAR grounded after a momentary connection to 4.5V: N, G1, G2 and all DATA inputs grounded: and the CLOCK input and M input at 4.5V.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

ns


		From (Input)		R _L =	400Ω			
Symbol	Parameter	To (Output)	C _L = 5 pF		C _L = 50 pF		Units	
			Min	Max	Min	Max		
f _{MAX}	Maximum Clock Frequency				25		MHz	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Output				25	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Output				28	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Output				27	ns	
t _{PZH}	Output Enable Time to High Level Output	Output Control to Q			7	30	ns	
t _{PZL}	Output Enable Time to Low Level Output	Output Control to Q			7	30	ns	
t _{PHZ}	Output Disable Time from High Level Output	Output Control to Q	3	14			ns	
t _{PLZ}	Output Disable Time	Output Control	3	20			ns	

to Q

from Low Level Output

3

20



54174/DM54174/DM74174, 54175/DM54175/DM74175 Hex/Quad D Flip-Flops with Clear

General Description

These positive-edge triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the quad (175) version features complementary outputs from each flip-flop.

Information at the D inputs meeting the setup and hold time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

Features

V_CC

CLEAR

- 174 contains six flip-flops with single-rail outputs
- 175 contains four flip-flops with double-rail outputs
- Buffered clock and direct clear inputs
- Individual data input to each flip-flop
- Applications include:
 - Buffer/storage registers Shift registers
- Pattern generators

 Typical clock frequency 40 MHz
- Typical power dissipation per flip-flop 38 mW
- Alternate Military/Aerospace device (54174, 54175) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Dual-In-Line Package

Connection Diagrams

VCC Q6 D6 D5 Q5 D4 Q4 CLOCK 16 15 14 13 12 11 10 9

Dual-In-Line Package

GND TL/F/6557-

QЗ

D3

Order Number 54174DMQB, 54174FMQB, DM54174J, DM54174W or DM74174N See NS Package Number J16A, N16E or W16A

D2 02

16 15 14 13 12 11 10 9

GND TL/F/6557-2

Q2

CLOCK

Order Number 54175DMQB, 54175FMQB, DM54175J, DM54175W or DM74175N See NS Package Number J16A, N16E or W16A

D2

D1

Function Table (Each Flip-Flop)

D1

CLEAR

	Inputs	Outputs			
Clear	Clock	D	Q	Q †	
L	Х	Х	L	Н	
Н	1	Н	Н	L	
Н	1	L	L	Н	
Н	L	X	Q_0	\overline{Q}_0	

H = High Level (steady state)

L = Low Level (steady state)

X = Don't Care

↑ = Transition from low to high level

Q₀ = The level of Q before the indicated steady-state input conditions were established.

† = 175 only

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			DM54174			DM74174		Units
Symbol	Fair			Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2			2			٧
V _{IL}	Low Level Input Voltage				0.8		1	0.8	٧
Іон	High Level Outp	out Current			-0.8			-0.8	mA
loL	Low Level Output Current				16			16	mA
fCLK	Clock Frequency (Note 4)		0		30	0		30	MHz
t _W	Pulse Width	Clock Low	25			25			
	(Note 4)	Clock High	10			10			ns
		Clear	20			20			
tsu	Data Setup Tim	e (Note 4)	20			20			ns
t _H	Data Hold Time	Data Hold Time (Note 4)				0			ns
t _{REL}	Clear Release	Clear Release Time (Note 4)				30			ns
TA	Free Air Operat	ing Temperature	-55		125	0		70	°C

'174 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_{l} = -12 \text{ mA}$				-1.5	>
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4			>
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.4	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$	$V_{CC} = Max, V_I = 5.5V$			1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$				40	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-57	mA
	Output Current	(Note 2)	DM74	-18		-57	111/4
Icc	Supply Current	V _{CC} = Max (Note 3)			45	65	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: With all outputs open and all DATA and CLEAR inputs at 4.5V, I_{CC} is measured after a momentary ground, then 4.5V applied to the CLOCK input.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Symbol	Parameter	From (Input)	$R_L = 400\Omega$, C _L = 15 pF	Units
	i didilictor	To (Output)	Min	Max	- Onito
f _{MAX}	Maximum Clock Frequency		30		MHz
^t PLH	Propagation Delay Time Low to High Level Output	Clock to Any Q		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Any Q		40	ns

Recommended Operating Conditions

Symbol	Par	Parameter		DM54175			DM74175		Units
Symbol	Faie	ineter	Min	Nom	Max	Min	Nom	Max	Oille
V _{CC}	Supply Voltage	Supply Voltage		5	5.5	4.75	5	5.25	V
V _{IH}	High Level Inpu	High Level Input Voltage				2			V
V _{IL}	Low Level Input Voltage				0.8			0.8	V
Юн	High Level Outp	out Current			-0.8			-0.8	mA
l _{OL}	Low Level Output Current				16			16	mA
fCLK	Clock Frequency (Note 1)		0		30	0		30	MHz
t _W	Pulse Width	Clock Low	25			25	1		
	(Note 1)	Clock High	10			10			ns
	<u> </u>	Clear	20			20			
tsu	Data Setup Tim	e (Note 1)	20			20			ns
t _H	Data Hold Time (Note 1)		0			0			ns
t _{REL}	Clear Release Time (Note 1)		30			30			ns
TA	Free Air Operat	ing Temperature	-55		125	0		70	°C

Note 1: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

'175 Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Conditions		Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.4	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$	$V_{CC} = Max, V_I = 5.5V$			1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$				40	μА
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-57	mA.
	Output Current	(Note 2)	DM74	-18		-57	
lcc	Supply Current	V _{CC} = Max (Note 3)			30	45	mA

'175 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)


Symbol	Parameter	From (Input)	$R_L = 400\Omega$, C _L = 15 pF	Units
	rarameter	To (Output)	Min	Max	Onits
f _{MAX}	Maximum Clock Frequency		30		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q or Q		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q or Q		25	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Any Q		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Any Q		40	ns


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: With all outputs open and 4.5V applied to all DATA and CLEAR inputs, ICC is measured after a momentary ground then 4.5V applied to the CLOCK.

Logic Diagrams








DM54180/DM74180 9-Bit Parity Generators/Checkers

General Description

These universal 9-bit (8 data bits plus 1 parity bit) parity generators/checkers feature odd/even outputs and control inputs to facilitate operation in either odd or even parity applications. Depending on whether even or odd parity is being generated or checked, the even or odd input can be utilized as the parity or 9th-bit input. The word-length capability is easily expanded by cascading.

Input buffers are provided so that each data input represents only one normalized series 54/74 load. A full fan-out to 10 normalized series 54/74 loads is available from each of the outputs at a low logic level. A fan-out to 20 normalized loads is provided at a high logic level to facilitate the connection of unused inputs to used inputs.

Connection Diagram



Order Number DM54180J, DM54180W or DM74180N See NS Package Number J14A, N14A or W14B TL/F/6559-1

Function Table

	nputs		Outputs			
Σ of H's at A thru H	Even	Odd	Odd \sum_{Even}			
Even	Н	L	Н	L		
Odd	н	L	L	Н		
Even	L	н	L	Н		
Odd	L	н	н	L		
Х	н	Н	L	L		
Х	L	L	Н	Н		

H = High Level, L = Low Level, X = Don't Care

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V

Operating Free Air Temperature Range

DM54 -55°C to +125°C DM74 0°C to +70°C Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54180				Units		
	T diameter	Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
Іон	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	- 55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conc	litions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	V _{CC} = Min, I _I :	= -12 mA			-1.5	V	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IL} = Max, V_{IH}$	•	2.4			٧	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IH} = Min, V_{IL}$	-			0.4	V	
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I	= 5.5V			1	mA	
I _{IH}	High Level Input	V _{CC} = Max	Odd or Even			80	μΑ	
	Current	$V_{l} = 2.4V$	Data			40	μΛ	
l _{IL}	Low Level Input	V _{CC} = Max	Odd or Even			-3.2	mA	
	Current	$V_I = 0.4V$	Data			-1.6	mA	
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA	
	Output Current	(Note 2)	DM74	-18		-55	1 1111	
Icc	Supply Current	V _{CC} = Max	DM54		34	49	mA	
		(Note 3)	DM74		34	56] '''^	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.


Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with EVEN and ODD inputs at 4.5V, all other inputs and outputs open.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	From (Input) To (Output)	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Σ Even	$C_L = 15 pF$ $R_L = 400 \Omega$		60	ns
[†] PHL	Propagation Delay Time High to Low Level Output	Data to Σ Even	Odd Input Low		68	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Σ Odd			48	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Σ Odd			38	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Σ Even	$C_L = 15 pF$ $R_L = 400 \Omega$	$R_L = 400\Omega$		ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Σ Even	Odd Input High		38	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Σ Odd			60	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Σ Odd			68	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Even or Odd to Σ Even or Σ Odd	$C_L = 15 pF$ $R_L = 400 \Omega$		20	ns
^t PHL	Propagation Delay Time High to Low Level Output	Even or Odd to Σ Even or Σ Odd	_		10	ns

Logic Diagram



TL/F/6559-2

DM54181 Arithmetic Logic Unit/Function Generators

General Description

These arithmetic logic units (ALU)/function generators perform 16 binary arithmetic operations on two 4-bit words, as shown in Tables I and II. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (P and G) for the four bits in the package. When used in conjunction with the DM54S182 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown below illustrate how little time is required for addition of longer words, when full carry look-ahead is employed. The method of cascading 182 circuits with these ALU's to provide multi-level full carry look-ahead is illustrated under typical applications data for the DM54S182.

(Continued

Features

Arithmetic operating modes:

Addition

Subtraction

Shift operand A one position

Magnitude comparison

Plus twelve other arithmetic operations

■ Logic function modes:

EXCLUSIVE-OR

Comparator


AND, NAND, OR, NOR

Plus ten other logic operations

Full look-ahead for high-speed operations on long

Connection Diagram

Dual-In-Line Package



Order Number DM54181J See NS Package Number J24A

Pin Designations

Designation	Pin Nos.	Function
A3, A2, A1, A0	19, 21, 23, 2	Word A Inputs
B3, B2, B1, B0	18, 20, 22, 1	Word B Inputs
S3, S2, S1, S0	3, 4, 5, 6	Function-Select Inputs
C _n	7	Inv. Carry Input
М	8	Mode Control Input
F3, F2, F1, F0	13, 11, 10, 9	Function Outputs
A = B	14	Comparator Output
Р	15	Carry Propagate Output
C _{n+4}	16	Inv. Carry Output
G	17	Carry Generate Output
V _{CC}	24	Supply Voltage
GND	12	Ground

Number	Turring	Paci	Package Count				
of Bits	Typical Addition Times	Arithmetic/ Logic Units	Look Ahead Carry Generators	Between ALU's			
1 to 4	20 ns	1	0	None			
5 to 8	30 ns	2	0	Ripple			
9 to 16	30 ns	3 or 4	1	Full Look-Ahead			
17 to 64	50 ns	5 to 16	2 to 5	Full Look-Ahead			

TL/F/6560-1

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Output Voltage (A = B Output) 5.5V

Operating Free Air Temperature Range

DM54 -55° C to $+125^{\circ}$ C Storage Temperature Range -65° C to $+150^{\circ}$ C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		1	Units		
Symbol	Farameter	Min	Nom	Max	Ollits	
V _{CC} Supply Voltage		4.5	5	5.5	٧	
V _{IH}	High Level Input Voltage	2			٧	
V _{IL}	Low Level Input Voltage			0.8	٧	
V _{OH}	High Level Output Voltage (A = B Output)			5.5	٧	
ОН	High Level Output Current (All Except A = B)			-800	μΑ	
I _{OL}	Low Level Output Current			16	mA	
T _A	Free Air Operating Temperature	55		125	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 mA$				-1.5	٧
I _{CEX}	High Level Output Current (A = B Output)	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max, V_{IH} = Min$				250	μΑ
V _{OH}	High Level Output Voltage (All Except A = B)	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.4	٧
h	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l _{IH}	High Level Input	V _{CC} = Max	Mode			40	
	Current	$V_I = 2.4V$	A or B			120	μΑ
			S			160]
					200		
I _{IL}	Low Level Input	V _{CC} = Max	Mode			-1.6	
	Current	$V_I = 0.4V$	A or B			-4.8	mA
			S			-6.4	IIIA
			Carry			-8	
los	Short Circuit Output Current (All Except A = B)	V _{CC} = Max V _I = 2.4V		-20		-55	mA
ICCH	Supply Current with Outputs High	V _{CC} = Max (Note 3)			88	127	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max (Note 4)			92	135	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CCH} is measured with S0 through S3, M, and A inputs at 4.5V, all other inputs grounded and all outputs open.

Note 4: I_{CCL} is measured with S0 through S3 and M inputs at 4.5V, all other inputs grounded and all outputs open.

		From	То			54181	ł	
Symbol	Parameter	(Input)	(Output)	Conditions		, C _L = 15 pF	Unit	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output				Min	Max 18		
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	C _n	C _n +4			19	ns	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Any A	C _n +4	M = 0V, S0 = S3 = 4.5V		30	ns	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	or B	On T4	S1 = S2 = 0V (SUM mode)		33	115	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Any A	C _n +4	M = 0V, S0 = S3 = 0V		30	ns	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	or B	"	S1 = S2 = 4.5V (DIFF mode)		33		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	C _n	Any F	M = 0V (SUM or		19	ns	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output		-	DIFF mode)		18		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Any A	G	M = 0V, S0 = S3 = 4.5V		19	ns	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	or B		S1 = S2 = 0V (SUM mode)		19		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Any A	G	M = 0V, S0 = S3 = 0V		20	ns	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	or B		S1 = S2 = 4.5V (DIFF mode)		25		
^t PLH	Propagation Delay Time, Low-to-High Level Output	Any A or B	Р	M = 0V, S0 = S3 = 4.5V S1 = S2 = 0V		19	ns	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	01 6		(SUM mode)		25		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Any A or B	Р	M = 0V, S0 = S3 = 0V S1 = S2 = 4.5V		25	ns	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	OLB		(DIFF mode)		25		
^t PLH	Propagation Delay Time, Low-to-High Level Output	A _i or B _i	Fi	M = 0V, S0 = S3 = 4.5V S1 = S2 = 0V		30	ns	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output			(SUM mode)		30		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	A _i or B _i	Fi	M = 0V, S0 = S3 = 0V S1 = S2 = 4.5V		24	ns	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output			(DIFF mode)		24		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	A _i or B _i	Fi	M = 4.5V (logic mode)		28	ns	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output					30		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Any A	A = B	M = 0V, S0 = S3 = 0V	.,,	40	ns	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	or B	j	S1 = S2 = 4.5V (DIFF mode)		40		

If high speed is not important, a ripple-carry input (C_n) and a ripple-carry output (C_n+4) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

These circuits will accommodate active-high or active-low data, if the pin designations are interpreted as shown below. Subtraction is accomplished by 1's complement addition, where the 1's complement of the subtrahend is generated internally. The resultant output is A—B—1, which requires an end-around or forced carry to provide A—B.

The 181 can also be utilized as a comparator. The A = B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A = B). The ALU should be in the subtract mode with $C_n = H$ when performing this comparison. The A = B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output $(C_n + 4)$ can also be used to supply

relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.


ALU SIGNAL DESIGNATIONS

The DM54181 can be used with the signal designations of either Figure 1 or Figure 2.

The logic functions and arithmetic operations obtained with signal designations as in *Figure 1* are given in Table I; those obtained with the signal designations of *Figure 2* are given in Table II.

Pin Number	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-High Data (Table I)	A0	ВО	A1	B1	A2	B2	АЗ	В3	F0	F1	F2	F3	\overline{C}_n	<u>C</u> _n +4	Х	Υ
Active-Low Data (Table II)	Ā0	B̄0	Ā1	B1	Ā2	B2	ĀЗ	B3	F0	F1	F2	F3	Cn	C _n +4	P	G

Input C _n	Output Cn+4	Active-High Data (Figure 1)	Active-Low Data (Figure 2)
Н	Н	A≤B	A≥B
H	L	A>B	A <b< td=""></b<>
L	Н	A <b< td=""><td>A>B</td></b<>	A>B
L	L	A≥B	A≤B






TABLE I

	Cala	ction			Active High Dat	a
	Sele	cuon		M = H	M = L; Arith	metic Operations
S3	S 2	S1	SO	Logic Functions	C _n = H (no carry)	C _n = L (with carry)
L	L	L	L	$F = \overline{A}$	F = A	F = A Plus 1
L	L	L	Н	$F = \overline{A + B}$	F = A + B	F = (A + B) Plus 1
L	L	Н	L	F = AB	$F = A + \overline{B}$	$F = (A + \overline{B}) \text{ Plus 1}$
L	L	Н	Н	F = 0	F = Minus 1 (2's Compl)	F = Zero
L	Н	L	L	$F = \overline{AB}$	$F = A Plus A\overline{B}$	F = A Plus AB Plus 1
L	Н	L	Н	F = B	$F = (A + B) Plus A\overline{B}$	F = (A + B) Plus AB Plus 1
L	Н	Н	L	F = A ⊕ B	F = A Minus B Minus 1	F = A Minus B
L	Н	Н	Н	$F = A\overline{B}$	F = AB Minus 1	$F = A\overline{B}$
Н	L	L	L	$F = \overline{A} + B$	F = A Plus AB	F = A Plus AB Plus 1
Н	L	L	Н	F = A ⊕ B	F = A Plus B	F = A Plus B Plus 1
Н	L	Н	L	F = B	$F = (A + \overline{B}) \text{ Plus AB}$	$F = (A + \overline{B})$ Plus AB Plus 1
Н	L	Н	Н	F = AB	F = AB Minus 1	F = AB
Н	Н	L	L	F = 1	F = A Plus A*	F = A Plus A Plus 1
Н	Н	L	Н	$F = A + \overline{B}$	F = (A + B) Plus A	F = (A + B) Plus A Plus 1
Н	н	Н	L	F = A + B	$F = (A + \overline{B}) \text{ Plus A}$	$F = (A + \overline{B})$ Plus A Plus 1
Н	Н	Н	Н	F = A	F = A Minus 1	F = A

^{*}Each bit is shifted to the next more significant position.

TABLE II

	Sele	ction			Active Low Date	a
				M = H	M = L; Arithi	metic Operations
S3	S2	S1	SO	Logic Functions	C _n = L (no carry)	C _n = H (with carry)
L	L	. L	L	F = Ā	F = A Minus 1	F = A
L	L	L	Н	$F = \overline{AB}$	F = AB Minus 1	F = AB
L	L	Н	L	$F = \overline{A} + B$	F = AB Minus 1	$F = A\overline{B}$
L	L	Н	Н	F = 1	F = Minus 1 (2's Compl)	F = Zero
L	Н	L	L	$F = \overline{A + B}$	$F = A Plus (A + \overline{B})$	$F = A Plus (A + \overline{B}) Plus 1$
L	Н	L	Н	$F = \overline{B}$	F = AB Plus (A + B)	$F = AB Plus (A + \overline{B}) Plus 1$
L	Н	Н	L	$F = \overline{A \oplus B}$	F = A Minus B Minus 1	F = A Minus B
L	Н	Н	Н	$F = A + \overline{B}$	$F = A + \overline{B}$	$F = (A + \overline{B}) \text{ Plus 1}$
Н	L	L	L	$F = \overline{A}B$	F = A Plus (A + B)	F = A Plus (A + B) Plus 1
Н	L	L	Н	$F = A \oplus B$	F = A Plus B	F = A Plus B Plus 1
Н	L	Н	L	F = B	$F = A\overline{B} Plus (A + B)$	$F = A\overline{B} Plus (A + B) Plus 1$
Н	L	Н	Н	F = A + B	F = A + B	F = (A + B) Plus 1
Н	Н	L	L	F = 0	F = A Plus A*	F = A Plus A Plus 1
Н	Н	L	Н	$F = A\overline{B}$	F = AB Plus A	F = AB Plus A Plus 1
Н	Н	Н	L	F = AB	$F = A\overline{B}$ Plus A	$F = A\overline{B}$ Plus A Plus 1
Н	Н	Н	Н	F = A	F = A	F = A Plus 1

^{*}Each bit is shifted to the next more significant position.

Parameter Measurement Information

Logic Mode Test Table
Function Inputs: S1 = S2 = M = 4.5V, S0 = S3 = 0V

Parameter	Input Under	Other Input Same Bit		Other	Data Inputs	Output Under	Output
, arameter	Test	Apply 4.5V	Apply GND	Apply 4.5V		Test	Waveform
t _{PLH}	- A _i	B _i	None	None	Remaining A and B, C _n	Fi	Out-of-Phase
t _{PLH}	- B _i	A _i	None	None	Remaining A and B, C _n	Fi	Out-of-Phase

$\overline{\text{SUM}} \ \text{Mode Test Table}$ Function Inputs: S0 = S3 = 4.5V, S1 = S2 = M = 0V

Parameter	Input Under	Other Input Same Bit		Other D	ata Inputs	Output Under	Output	
r arameter	Test	Apply 4.5V				Test	Waveform	
t _{PLH}	Ai	B _i	None	Remaining A and B	C _n	Fi	In-Phase	
t _{PLH}	- B _i	Ai	None	Remaining A and B	C _n	Fi	In-Phase	
t _{PLH}	Ai	Bi	None	None	Remaining A and B, C _n	Р	In-Phase	
t _{PLH}	- B _i	Ai	None	None	Remaining A and B, C _n	Р	In-Phase	

SUM Mode Test Table

Function Inputs: S0 = S3 = 4.5V, S1 = S2 = M = 0V (Continued)

Parameter	Input Under	Other Input Same Bit		Other Da	ta Inputs	Output Under	Output	
rundineter	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform	
t _{PLH}	A _i	None	B _i	Remaining B	Remaining A, C _n	G	In-Phase	
t _{PLH}	B _i	None	Ai	Remaining B	Remaining A, C _n	G	In-Phase	
t _{PLH}	C _n	None	None	All A	All B	Any F or C _n +4	In-Phase	
t _{PLH}	A _i	None	Bi	Remaining B	Remaining A, C _n	C _n +4	Out-of-Phase	
t _{PLH}	B _i	None	Ai	Remaining B	Remaining A, C _n	C _n +4	Out-of-Phase	

Parameter	Input Under		Input e Bit	Other Da	ata Inputs	Output Under	Output
raidilletei	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
t _{PLH}	Ai	None	Bi	Remaining A	Remaining B, C _n	Fi	In-Phase
t _{PLH}	B _i	Ai	None	Remaining A	Remaining B, C _n	Fi	Out-of-Phase
t _{PLH}	A _i	None	B _i	None	Remaining A and B, C _n	Р	In-Phase
t _{PLH}	B _i	Ai	None	None	Remaining A and B, C _n	Р	Out-of-Phase
t _{PLH}	Ai	Bi	None	None	Remaining A and B, C _n	G	In-Phase
t _{PLH}	B _i	None	Aį	None	Remaining A and B, C _n	G	Out-of-Phase
t _{PLH}	Ai	None	B _i	Remaining A	Remaining B, C _n	A = B	In-Phase
t _{PLH}	B _i	Ai	None	Remaining A	Remaining B, C _n	A = B	Out-of-Phase
t _{PLH}	C _n	None	None	All A and B	None	C _n +4 or any F	In-Phase
t _{PLH}	Ai	Bi	None	None	Remaining A, B, C _n	C _n +4	Out-of-Phase
t _{PLH}	Bi	None	Ai	None	Remaining A, B, C _n	C _n +4	In-Phase



DM74184/DM74185A BCD-to-Binary and Binary-to-BCD Converters

General Description

These monolithic converters are derived from the 256-bit read only memories, DM5488, and DM7488. Emitter connections are made to provide direct read-out of converted codes at outputs Y8 through Y1, as shown in the function tables. These converters demonstrate the versatility of a read only memory in that an unlimited number of reference tables or conversion tables may be built into a system. Both of these converters comprehend that the least significant bits (LSB) of the binary and BCD codes are logically equal, and in each case the LSB bypasses the converter as illustrated in the typical applications. This means that a 6-bit converter is produced in each case. Both devices are cascadable to N bits.

An overriding enable input is provided on each converter which when taken high inhibits the function, causing all outputs to go high. For this reason, and to minimize power consumption, unused outputs Y7 and Y8 of the 185A and all "don't care" conditions of the 184 are programmed high. The outputs are of the open-collector type.

DM74184 BCD-TO-BINARY CONVERTERS

The 6-bit BCD-to-binary function of the DM74184 is analogous to the algorithm:

 a. Shift BCD number right one bit and examine each decade. Subtract three from each 4-bit decade containing a binary value greater than seven. Shift right, examine, and correct after each shift until the least significant decade contains a number smaller than eight and all other converted decades contain zeros.

In addition to BCD-to-binary conversion, the DM74184 is programmed to generate BCD 9's complement or BCD 10's complement. Again, in each case, one bit of the complement code is logically equal to one of the BCD bits; therefore, these complements can be produced on three lines. As outputs Y6, Y7 and Y8 are not required in the BCD-to-binary conversion, they are utilized to provide these complement codes as specified in the function table when the devices are connected as shown.


DM74185A BINARY-TO-BCD CONVERTERS

The function performed by these 6-bit binary-to-BCD converters is analogous to the algorithm:

- a. Examine the three most significant bits. If the sum is greater than four, add three and shift left one bit.
- b. Examine each BCD decade. If the sum is greater than four, add three and shift left one bit.
- Repeat step b until the least-significant binary bit is in the least-significant BCD location.

(Continued)

Connection Diagram



Order Number DM74184N or DM74185AN See NS Package Number N16E TL/F/6561-1

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V Output Voltage 7V

Operating Free Air Temperature

Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _C C	Supply Voltage	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
V _{OH}	High Level Output Voltage			5.5	V
lol	Low Level Output Current			12	mA
TA	Free Air Operating Temperature	0		70	°C

0°C to +70°C

'184 and '185A Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	V
I _{CEX}	High Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max, V_{IH} = Min$			100	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.4	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
lн	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			25	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max		65	95	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max		80	99	mA

'184 and '185A Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol Parameter		From (Input) To (Output)	R _{L1} = 400Ω C _L = 15 pF (S	Units	
Cymbol	i didilictor	To (output)	Min	Max	7
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable G to Output		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable G to Output		35	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Binary Select to Output		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Binary Select to Output		35	ns


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

DM74184 BCD-to-Binary


TABLE I. Package Count and Delay Times for BCD-to-Binary Conversion

Input	Packages	Total Delay Times (ns)					
(Decades)	Required	Тур	Max				
2	2	56	80				
3	6	140	200				
4	12	196	280				
5	19	280	400				
6	28	364	520				


BCD 9's



PUT TL/F/6561-2



TL/F/6561-3




TD TC TB TA

BCD 10'S COMPLEMENT TL/F/6561-4

DM74185A Binary-to-BCD

TABLE II. Package Count and Delay Times for Binary-to-BCD Conversion

Input	Packages	Total Delay	Times (ns)
(Bits)	Required	Тур	Max
4 to 6	1	25	40
7 or 8	3	50	80
9	4	75	120
10	6	100	160
11	7	125	200
12	8	125	200
13	10	150	240
14	12	175	280
15	14	175	280
16	16	200	320
17	19	225	360
18	21	225	360
19	24	250	400
20	27	275	440



TL/F/6561~5

4

Function Tables Inputs Outputs Binary Words **Binary Select** Enable E G **Y8 Y7 Y6 Y**5 **Y4 Y3 Y2 Y1** C Α 0 1 L L L L L L Н Н L L L L L L 2 3 L L L L Н L Н Н L L L L L н 4 5 L L L L Н Н L L L Н L L н L 6 7 Н Н Н Н Н L L L Н L L L L L 8 9 L L Н L L L Н Н L L L Н L L 10 11 L L Н L Н L Н Н L L Н L L L 12 13 L Н Н L L Н Н L L Н L L н L 15 Н Н Н L Н Н Н Н L 14 L L L L L L Н L L L L Н н L L н L н Н 16 17 18 19 L Н L L Н L Н Н L L Н Н L L 20 21 L Н L Н L L Н Н L Н L L L L 22 23 Н Н Н L Н Н Н L L L Н L L L 25 L Н L L Н Н L Н L L Н L 24 Н L 26 27 н н Н L н Н L н Н Н L L L L 28 29 L Н Н Н L L Н Н L Н L Н L L 31 Н 30 L Н н н Н L Н Н L Н L L L 32 33 Н L L L L L Н Н L Н Н L L Н 34 35 Н L L L Н L н Н L Н Н L Н L 36 37 Н Н Н L L Н L L Н Н L Н L Н 38 39 Н L L Н Н L н н L Н Н Н L L 40 41 Н L Н L L L Н Н Н L L L L L 42 43 Н L Н L Н L Н Н Н L L Н L L 44 45 Н L Н Н L L Н Н Н L Н L L L 46 47 Н L Н Н Н L Н Н Н L L L Н Н н Н L Н н L н L 48 49 L L L Н L L 50 51 Н Н L Н L Н Н L Н L L L Н L 52 53 Н Н Н Н L Н L L Н Н L Н L L 54 55 Н Н Н Н L Н L Н Н Н L Н L L L Н L L L Н 56 57 Н Н Н Н Н н L Н 59 Н Н L 58 Н Н L Н Н Н L Н Н L L 60 61 Н Н Н Н L L Н Н Н Н L L L L 62 Н Н 63 Н Н Н Н L Н Н Н Н L L L Αll X X Х Х Х Н Н Н Н Н Н Н Н Н

Function Tables (Continued)

BCD-to-Binary Converter

BC Wo				-	uts lote					utpu Not		
		E	D	С	В	A	G	Y 5	Y 4	Y 3	Y2	Y1
0	1	L	L	L	L	L	L	L	L	L	L	L
2	3	L	L	L	L	Н	L	L	L	L	L	Н
4	5	L	L	L	Н	L	L	L	L	L	Н	L
6	7	L	L	L	Н	Н	L	L	L	L	Н	Н
8	9	L	L	Н	L	L	ᆚ	L	L	Н	L	L
10	11	L	Н	L	L	L	L	L	L	Н	L	Н
12	13	L	Н	L	L	Н	L	L	L	Н	Н	L
14	15	L	Н	L	Н	L	L	L	L	Н	Н	Н
16	17	L	Н	L	Н	Н	L	L	Н	L	L	L
18	19	L	Н	Н	L	Ĺ	L	L	Н	L	L	Н
20	21	н	L	L	L	L	L	L	Н	L	Н	L
22	23	Н	L	L	L	Н	L	L	Н	L	Н	Н
24	25	Н	L	L	Н	L	L	L	Н	Н	L	L
26	27	Н	L	L	Н	Н	L	L	Н	Н	L	Н
28	29	Н	L	Н	L	L	L	L	Н	Н	Н	L
30	31	Н	Н	L	L	L	L	L	Н	Н	Н	Н
32	33	Н	Н	L	L	Н	L	Н	L	L	L	L
34	35	Н	Н	L	Н	L	L	н	L	L	L	Н
36	37	Н	Н	L	Н	Н	L	Н	L	L	Н	L
38	39	Н	Н	Н	L	L	L	Н	L	L	Н	Н
Ar	ny	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н

BCD 9's or BCD 10's Complement Converter

BCD Word		(S	Inpi ee N		Outputs (See Note D)				
	E†	D	С	В	Α	G	Y8	Y7	Y6
0	L	L	L	L	L	L	Н	L	Н
1	L	Ł	L	L	Н	L	Н	L	L
2	L	L	L	Н	L	L	L	Н	Н
3	L	L	L	Н	Н	L	L	Н	L
4	L	L	Н	L	L	L	L	Н	Н
5	L	L	Н	L	Н	L	L	Н	L
6	L	L	Н	Н	L	L	L	L	Н
7	L	L	Н	Н	Н	L	L	Ł	L
8	L	H	L	L	L	L	L	L	Н
9	L	Н	L	L	Н	L	L	L	L
0	Н	L	L	L	L	L	L	L	L
1	Н	L	L	L	Н	L	Н	L	L
2	Н	L	L	Н	L	L	Н	L	L
3	Н	L	L	Н	Н	L	L	Н	Н
4	Н	L	Η.	L	L	L	L	Н	Н
5	Н	L	Н	L	Н	L	L	Н	L
6	Н	L	Н	Н	L	L	L	Н	L
7	Н	L	Н	Н	Н	L	L	L	Н
8	Н	Н	L	L	L	L	L	L	Н
9	Н	Н	L	L	Н	L	L	L	L
Any	Х	Х	Х	Х	Х	Н	Н	Н	Н

H = High Level, L = Low Level, X = Don't Care

Note A: Input Conditions other than those shown produce highs at outputs Y1 through Y5.

Note B: Output Y6, Y7, and Y8 are not used for BCD-to-Binary conversion.


Note C: Input conditions other than those shown produce highs at outputs Y6, Y7, and Y8.

Note D: Outputs Y1 through Y5 are not used for BCD 9's or BCD 10's complement conversion.

†When these devices are used as complement converters, input E is used as a mode control. With this input low, the BCD 9's complement is generated; when it is high, the BCD 10's complement is generated.


TL/F/6561-6

Test Circuit



C_L includes probe and jig capacitance

Typical Applications



TL/F/6561-7

FIGURE 1. BCD-to-Binary Converter for Two BCD Decades

MSD—Most significant decade LSD—Least significant decade Each rectangle represents a DM74184

Typical Applications (Continued)





FIGURE 2. BCD-to-Binary Converter for Six BCD Decades

TL/F/6561-9

MSD—Most significant decade LSD—Least significant decade Each rectangle represents a DM74184


Typical Applications (Continued)



TL/F/6561-8 FIGURE 3. BCD-to-Binary Converter

for Three BCD Decades

MSD—Most significant decade LSD—Least significant decade Each rectangle represents a DM74184




TL/F/6561-11 FIGURE 5. 8-Bit Binary-to-BCD Converter

MSD-Most significant decade

LSD-Least significant decade

Note A: Each rectangle represents a DM74185A.

Note B: All unused E inputs are grounded.




TL/F/6561-10

FIGURE 4. 6-Bit Binary-to-BCD Converter

MSD—Most significant decade LSD—Least significant decade

Note A: Each rectangle represents a DM74185A.

Note B: All unused E inputs are grounded.



TL/F/6561-12

FIGURE 6. 9-Bit Binary-to-BCD Converter

MSD—Most significant decade LSD—Least significant decade

Note A: Each rectangle represents a DM74185A.

Note B: All unused E inputs are grounded.

Typical Applications (Continued)




FIGURE 7. 12-Bit Binary-to-BCD Converter (See Note B)

MSD—Most significant decade LSD—Least significant decade

Note A: Each rectangle represents a DM74185A.

Note B: All unused E inputs are grounded.




FIGURE 8. 16-Bit Binary-to-BCD Converter (See Note B)

54191/DM54191/DM74191 Synchronous Up/Down 4-Bit Binary Counter with Mode Control

General Description

This circuit is a synchronous, reversible, up/down counter. The 191 is a 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change simultaneously when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.

The outputs of the four master-slave flip-flops are triggered on a low-to-high level transition of the clock input, if the enable input is low. A high at the enable input inhibits counting. Level changes at either the enable input or the down/up input should be made only when the clock input is high. The direction of the count is determined by the level of the down/up input. When low, the counter counts up and when high, it counts down.

This counter is fully programmable; that is, the outputs may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change independent of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

The clock, down/up, and load inputs are buffered to lower the drive requirement; which significantly reduces the number of clock drivers, etc., required for long parallel words.


Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows. The ripple clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow condition exists. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

Features

- Single down/up count control line
- Count enable control input
- Ripple clock output for cascading
- Asynchronously presettable with load control
- Parallel outputs
- Cascadable for n-bit applications
- Alternate Military/Aerospace device (54191) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram

Dual-In-Line Package



Order Number 54191DMQB, 54191FMQB, DM54191J, DM54191W or DM74191N See NS Package Number J16A, N16E or W16A TL/F/6562-1

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			DM54191			DM7419	1	Units
Symbol	raiailletei		Min	Nom	Max	Min	Nom	Max	Oille
V _{CC}	Supply Voltage	Supply Voltage		5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2			2			٧
V _{IL}	Low Level Input Voltage				0.8			0.8	٧
Юн	High Level Output Current				-0.8			-0.8	mA
loL	Low Level Output Current				16			16	mA
fclk	Clock Frequency (Note 4)		0		20	0		20	MHz
t _W	Pulse Width	Clock	25			25			ns
	(Note 4)	Load	35			35			115
tsu	Data Setup Time (Note 4)		28			28			ns
t _H	Hold Time (Note 4)		0			0			ns
t _{REL}	Load Release Time (Note 4)		30			30			ns
TA	Free Air Operating Temperature		-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditi	ons	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	= -12 mA			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{Ol}$ $V_{IH} = Min, V_{IL}$	_		0.2	0.4	٧
lį	Input Current @ Max Input Voltage	V _{CC} = Max, V _I	= 5.5V			1	mA
I _{IH}	High Level Input	V _{CC} = Max	Enable			120	μА
	Current	$V_{\parallel} = 2.4V$	Others			40	μΛ
ηL	Low Level Input	V _{CC} = Max	Enable			-4.8	mA
	Current	$V_I = 0.4V$	Others			-1.6	IIIA
los	Short Circuit	V _{CC} = Max	DM54	-20		-65	mA
	Output Current	(Note 2)	DM74	-18		-65	1111
Icc	Supply Current	V _{CC} = Max	DM54		65	99	mA
		(Note 3)	DM74		65	105	""


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with all inputs grounded and all outputs open.


Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Symbol	Parameter	From (Input) To (Output)	$R_L = 400\Omega$	Units	
			Min	Max	Onno
f _{MAX}	Maximum Clock Frequency		20		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Load to Any Q		33	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Load to Any Q		70	ns
^t PLH	Propagation Delay Time Low to High Level Output	Data to Any Q		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Any Q		70	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Ripple Carry		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Ripple Carry		24	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q		36	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Max/Min		42	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Max/Min		52	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Down/Up to Ripple Carry		45	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Down/Up to Ripple Carry		45	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Down/Up to Max/Min		33	ns
^t PHL	Propagation Delay Time High to Low Level Output	Down/Up to Max/Min		33	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable G to Ripple Carry		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable G to Ripple Carry		24	ns



4

Timing Diagrams



TL/F/6562-3



DM54193 Synchronous Up/Down 4-Bit Binary Counter with Dual Clock

General Description

This circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change together when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.

The outputs of the four master-slave flip-flops are triggered by a low-to-high level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed, while the other count input is held high.

This counter is fully programmable; that is, each output may be preset to either level by entering the desired data at the inputs while the load input is low. The output will change independently of the count pulses. This feature allows the counter to be used as modulo-N divider by simply modifying the count length with the preset inputs.

A clear input has been provided which, when taken to a high level, forces all outputs to the low level; independent of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive requirements of clock drivers, etc., required for long words.


This counter was designed to be cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up and down counting functions. The borrow output produces a pulse equal in width to the count down input when the counter underflows. Similarly, the carry output produces a pulse equal in width to the count up input when an overflow condition exists. The counter can then be easily cascaded by feeding the borrow and carry outputs to the count down and count up inputs respectively of the succeeding counter.

Features

- Fully independent clear input
- Synchronous operation
- Cascading circuitry provided internally
- Individual preset each flip-flop

Connection Diagram

Dual-In-Line Package



Order Number DM54193J or DM54193W See NS Package Number J16A or W16A TL/F/6563-1

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V

Operating Free Air Temperature

Range -55°C to +125°C

Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be quaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
Vcc	Supply Voltage		4.5	5	5.5	V
V _{IH}	High Level Input Voltage		2			V
V _{IL}	Low Level Input Voltage				0.8	V
Гон	High Level Output Current			:	-0.4	mA
lol	Low Level Output Current				16	mA
fcLK	Clock Frequency (Note 4)		0	25	20	MHz
t _W	Pulse Width (Note 4)	Clock Low	30			ns
		Clock, Clear High Load Low	20			
t _{SU}	Data Setup Time (Note 4)		20			ns
t _H	Hold Time (Note 4)		0			ns
T _A	Free Air Operating Temperature		-55		125	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.4			v
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.4	V
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
Iн	High Level Input Current	$V_{CC} = Max, V_1 = 2.4V$			40	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-20		-55	mA
Icc	Supply Current	V _{CC} = Max (Note 3)		65	89	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}$ C.

Note 2: Not more than one output should be shorted at a time.


Note 3: I_{CC} is measured with all outputs open, CLEAR and LOAD inputs grounded, and all other inputs at 4.5V.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

$\textbf{Switching Characteristics} \ \ \text{at V}_{CC} = 5 \text{V and T}_{A} = 25 \text{°C (See Section 1 for Test Waveforms and Output Load)}$ From (Input) $R_L = 400\Omega$, $C_L = 15 pF$ **Symbol Parameter** Units To (Output) Min Max Maximum Clock Frequency 20 MHz f_{MAX} Propagation Delay Time t_{PLH} Count Up 26 ns Low to High Level Output to Carry t_{PHL} Propagation Delay Time Count Up 24 ns High to Low Level Output to Carry **Propagation Delay Time** Count Down **t**PLH 24 ns Low to High Level Output to Borrow Propagation Delay Time Count Down tpHL 24 ns High to Low Level Output to Borrow Propagation Delay Time Either Count **t**PLH 38 ns Low to High Level Output to Q Propagation Delay Time Either Count **t**PHL 47 ns High to Low Level Output to Q Propagation Delay Time Load **t**PLH 40 ns Low to High Level Output to Q Propagation Delay Time Load **tPHL** 40 ns High to Low Level Output to Q Propagation Delay Time Clear **t**PHL 35 ns


to Q

High to Low Level Output



Timing Diagram

193 Binary Counter
Typical Clear, Load, and Count Sequences



TL/F/6563-3

Note A: Clear overrides load, data, and count inputs.

Note B: When counting up, count-down input must be high, when counting down, count-up input must be high.

DM54194

4-Bit Bidirectional Universal Shift Registers

General Description

This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register; it features parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Parallel (broadside) load Shift right (in the direction Q_A toward Q_D) Shift left (in the direction Q_D toward Q_A) Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, high. The data is loaded into the associated flipflops and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.


Clocking of the flip-flop is inhibited when both mode control inputs are low. The mode controls of the DM54194/DM74194 should be changed only while the clock input is high.

Features

- Parallel inputs and outputs
- Four operating modes:
 - Synchronous parallel load Right shift Left shift Do nothing
- Positive edge-triggered clocking
- Direct overriding clear
- Typical clock frequency 36 MHz
- Typical power dissipation 195 mW

Connection Diagram

Dual-In-Line Package



Order Number DM54194J or DM54194W See NS Package Number J16A or W16A TL/F/6564-1

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54 -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			DM54194				
Зупівої	Parameter	Min	Nom	Max	Units			
V _{CC}	Supply Voltage		4.5	5	5.5	٧		
V _{IH}	High Level Input Voltage		2			V		
V _{IL}	Low Level Input Voltage				0.8	٧		
Юн	High Level Output Current				-0.8	mA		
loL	Low Level Output Current				16	mA		
fcLK	Clock Frequency (Note 4)		0	36	25	MHz		
t _W	Pulse Width (Note 4)	Clock	20			ns		
	Clear		20			115		
tsu	Setup Time (Note 4)	Mode	30			ns		
	Data		20			115		
t _H	Hold Time (Note 4)		0			ns		
t _{REL}	Clear Release Time (Note 4)		25			ns		
TA	Free Air Operating Tempe	erature	-55		125	°C		

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol Parameter		Conditions Min		Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$	1	0.2	0.4	٧
11	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
l _H	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μΑ
i _I L	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-20		-57	mA
lcc	Supply Current	V _{CC} = Max (Note 3)		39	63	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR and the serial inputs, I_{CC} is tested with a momentary ground, then 4.5V applied to CLOCK.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	From (Input)	$R_L = 400\Omega$	Units	
Symbol	raiametei	To (Output)	Min	Max	Onits
f _{MAX}	Maximum Clock Frequency		25		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q		26	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		30	ns

Function Table


	Inputs							Out	puts				
Clear	Mo	de	Clock	Se	erial		Parallel			Q _A	QB	Q _C	Q_{D}
	S 1	S0	Olook	Left	Right	Α	В	С	D	ЧΑ	чв	u.	ч р
L	х	Х	Х	Х	Х	×	Х	Х	Х	L	L	L	L
Н	X	Х	L	Х	Х	Х	Х	Х	Х	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
Н	Н	Н	↑	Х	Х	а	b	С	d	а	b	С	d
н	L	Н	↑	X	Н	Х	Х	X	Х	Н	Q_{An}	Q_{Bn}	Q_{Cn}
Н	L	Н	1	Х	L	Х	Х	X	Х	L	Q_{An}	Q_{Bn}	Q_{Cn}
н	Н	L	↑	Н	X	Х	Х	X	Х	Q _{Bn}	Q_{Cn}	Q_{Dn}	Н
Н	Н	L	1	L	Х	Х	Х	Х	Х	Q _{Bn}	Q_{Cn}	Q_{Dn}	L
Н	L	L	X	X	Х	X	Х	Х	Х	Q _{A0}	Q _{B0}	Q _{C0}	Q_{D0}

H = High Level (steady state), L = Low Level (steady state), X = Don't Care (any input, including transitions)

Transition from low to high level; a, b, c, d = The level of steady state input at inputs A, B, C, or D, respectively


 Q_{A0} , Q_{B0} , Q_{C0} , Q_{D0} = The level of Q_A , Q_B , Q_C , or Q_D , respectively, before the indicated steady state input conditions were established.

 Q_{An} , Q_{Bn} , Q_{Cn} , Q_{Dn} = The level of Q_A , Q_B , Q_C , respectively, before the most recent \uparrow transition of the clock.



Timing Diagram

Typical Clear, Load, Right-Shift, Left-Shift, Inhibit and Clear Sequences



TL/F/6564-3


DM74197 Presettable Binary Counters

General Description

The '197 ripple counter contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter. State changes are initiated by the falling edge of the clock. The '197 has a Master Reset (MR) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input (PL) overrides

clocked operations and asynchronously loads the data on the Parallel Data inputs (P_n) into the flip-flops. This preset feature makes the circuit usable as a programmable counter. The circuit can also be used as a 4-bit latch, loading data from the Parallel Data inputs when \overline{PL} is LOW and storing the data when \overline{PL} is HIGH.

Connection Diagram



TL/F/9784-1

Order Number DM74197N See NS Package Number N14A

Pin Names	Description
CP0	÷ 2 Section Clock Input
	(Active Falling Edge)
CP1	÷8 Section Clock Input
	(Active Falling Edge)
MR	Asynchronous Master Reset Input
	(Active LOW)
P0-P3	Parallel Data Inputs
PL	Asynchronous Parallel Load Input
	(Active LOW)
Q0	÷ 2 Section Output*
Q1-Q3	÷8 Section Outputs

^{*}Q0 output is guaranteed to drive the full rated fan-out plus the $\overline{\text{CP}}1$ input.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM74

0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM74197				
	rai dilletei	Min	Nom	Max	Units		
V _{CC}	Supply Voltage	4.75	5	5.25	٧		
V _{IH}	High Level Input Voltage	2			V		
V _{IL}	Low Level Input Voltage			0.8	V		
loн	High Level Output Current			-0.25	mA		
loL	Low Level Output Current			16	mA		
T _A	Free Air Operating Temperature	0		70	°C		
t _s (H) t _s (L)	Setup Time HIGH or LOW P _n to PL	10 15			ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW Pn to PL	0			ns		
t _w (H)	CP0 Pulse Width HIGH	20			ns		
t _w (H)	CP1 Pulse Width HIGH	30			ns		
t _w (L)	PL Pulse Width LOW	20			ns		
t _w (L)	MR Pulse Width LOW	15			ns		
t _{rec}	Recovery Time PL to CPn	20			ns		
t _{rec}	Recovery Time MR to CPn	20			ns		

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 mA$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.4	3.4		>
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.2	0.4	٧
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V			1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 5.5V, \overline{CP}_1$			1	mA
		$V_{CC} = Max, V_I = 2.4V$			40	μΑ
կլ	Low Level Input Current	V _{CC} = Max, V _I = 0.4V			-1.6	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-18		-57	mA
Icc	Supply Current	V _{CC} = Max, All Inputs = GND			59	mA


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter C _L = 15 pF		15 pF	Units	
oyinbo.	rarameter	R _L =	400Ω		
		Min	Max		
f _{max}	Maximum Count Frequency at CP0	50		MHz	
f _{max}	Maximum Count Frequency at CP1	25		MHz	
[†] PLH [†] PHL	Propagation Delay CP0 to Q0		12 15	ns	
[†] PLH [†] PHL	Propagation Delay CP1 to Q1		18 21	ns	
t _{PLH} t _{PHL}	Propagation Delay CP1 to Q2		36 42	ns	
^t PLH ^t PHL	Propagation Delay CP1 to Q3		54 63	ns	
^t PLH ^t PHL	Propagation Delay P _n to Q _n		24 38	ns	
^t PLH ^t PHL	Propagation Delay PL to Q _n		33 36	ns	
[†] PHL	Propagation Delay MR to Q _n		37	ns	

Logic Symbol




TL/F/9784-2


Mode Selection Table

	Inputs		Response
MR	PL	СP	Пеэропае
L	Х	Х	Q _n Forced LOW
Н	L	X	$P_n \rightarrow Q_n$
H	Н	~	Count Up

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial



Logic Diagram




54279/DM74279 Quad Set-Reset Latch

General Description

This device contains four independent set-reset type flipflops with one Q output each.

Connection Diagram





TL/F/9785-1

Order Number 54279DMQB, 54279FMQB or DM74279N NS Package Number J16A, N16E or W16A

Pin Names	Description
R _n	Reset Inputs (Active Low)
S _n	Set Inputs (Active Low)
Q	Outputs

Truth Table

Ī\$1	Inputs \$2	R	Output Q
L	L	L	h
L	X	Н	Н
×	L	Н	Н
Н	Н	L	L
н	Н	Н	No Change

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immateria

h= The output is HIGH as long as $\overline{\bf 5}1$ or $\overline{\bf 5}2$ is LOW. If all inputs go HIGH simultaneously, the output state is indeterminate; otherwise, it follows the Truth Table.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54279				Units		
	T drameter	Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltage	2			2			V
VIL	Low Level Input Voltage			8.0			8.0	V
Іон	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over Recommended Operating Free Air Temperature Range (Unless Otherwise Noted)

Symbol	Parameter	Cor	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12$? mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = M$ $V_{IL} = Max$	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max$		3.4		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min$			0.2	0.4	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5$	$V_{CC} = Max, V_I = 5.5V$			1	mA
lн	High Level Input Current	$V_{CC} = Max, V_I = 2.4$	V			40	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4$	V			-1.6	mA
los	Short Circuit	V _{CC} = Max (Note 2) 54 DM74		-20		-55	mA
	Output Current			-18		-57	111/5
lcc	Supply Current	$V_{CC} = Max, \overline{R} = 0V$				30	mA

Switching Characteristics

Symbol	Parameter	54/	Units	
- Symbol	raidilletei	Min	Max	Onits
t _{PLH}	Propagation Delay S to Q		22 15	ns
t _{PHL}	Propagation Delay R to Q		27	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.


Note 2: Not more than one output should be shorted at a time.

54283/DM74283 4-Bit Binary Full Adder (with Fast Carry)

General Description

The '283 high speed 4-bit binary full adders with internal carry lookahead accept two 4-bit binary words (A0-A3, B0-B3) and a Carry input (C0). They generate the binary Sum outputs (S0-S3) and the Carry output (C4) from the most significant bit. They operate with either active HIGH or active LOW operands (positive or negative logic).

Connection Diagram



TL/F/9786-1

Order Number 54283DMQB, 54283FMQB or DM74283N See NS Package Number J16A, N16E or W16A

Pin Names	Description
A0~A3	A Operand Inputs
B0~B3	B Operand Inputs
C0	Carry Input
S0~S3	Sum Outputs
C4	Carry Output

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54283				Units		
Oymbor	Parameter	Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
loн	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I	= -12 mA			-1.5	>
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{O}$ $V_{IL} = Max$	_H = Max	2.4	3.4		٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _O V _{IH} = Min	V _{CC} = Min, I _{OL} = Max V _{IH} = Min		0.2	0.4	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I _{IH}	High Level Input Current	V _{CC} = Max, V	_I = 2.4V			40	μΑ
կլ_	Low Level Input Current	V _{CC} = Max, V	_I = 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	54	-20		-55	mA
	Output Current at S _n	(Note 2)	DM74	-20		-55	1111/
los	Short Circuit	V _{CC} = Max	54	-20		-70	mA
	Output Current at C4	(Note 2)	DM74	-18		-70	"
Іссн	Supply Current with	V _{CC} = Max	54			99	mA
Outputs High		DM74				110] '''

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25$ °C (See Section 1 for waveforms and load configurations)

Symbol	Parameter	C _L = 15 p	F, R _L = 400Ω	Units
		Min	Max	Oints
t _{PLH} t _{PHL}	Propagation Delay C0 or S _n		21 21	ns
^t PLH t _{PHL}	Propagation Delay A _n or B _n to S _n		24 24	ns
t _{PLH} t _{PHL}	Propagation Delay C0 to C4		14 16	ns
^t PLH t _{PHL}	Propagation Delay A _n or B _n to C4		14 16	ns

Functional Description

The '283 adds two 4-bit binary words (A plus B) plus the incoming carry C0. The binary sum appears on the Sum (S0-S3) and outgoing carry (C4 outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two.


$$2^0$$
 (A0 + B0 + C0) + 2^1 (A1 + B1) + 2^2 (A2 + B2) + 2^3 (A3 + B3) = S0 + 2^3 + $2^$

Interchanging inputs of equal weight does not affect the operation. Thus CO, AO, BO can be arbitrarily assigned to pins 5, 6 and 7. Due to the symmetry of the binary add function, the '283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that if CO is not used it must be tied LOW for active HIGH logic or tied HIGH for active LOW logic.

Example:

	Co	A0	Α1	A2	АЗ	B0	В1	B2	Вз	SO	S1	S2	S3	C4
Logic Levels	L	L	Н	L	Н	Н	L	L	Н	Н	Н	L	L	Н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

Active HIGH: 0 + 10 + 9 = 3 + 16 Active LOW: 1 + 5 + 6 = 12 + 0



Due to pin limitations, the intermediate carries of the '283 are not brought out for use as inputs or outputs. However, other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. Figure a shows a way of making a 3-bit adder. Tying the operand inputs of the fourth adder (A3, B3) LOW makes S3 dependent ony on, and equal to, the carry from the third adder. Using somewhat the same principle, Figure b shows a way of dividing the '283 into a 2-bit and a 1-bit adder. The third stage adder (A2, B2, S2) is used merely as a means of getting a carry (C10) signal into the fourth stage (via A2 and B2) and bringing out the carry from the second stage on S2. Note that as long as A2 and B2 are the same, whether HIGH or LOW, they do not infuence S2. Similarly, when A2 and B2 are the same the carry into the third stage does not influence they carry out of the third stage. Figure c shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs S0, S1 and S2 present a binary number equal to the number of inputs 11-15 that are true. Figure d shows one method of implementing a 5-input majority gate. When three or more of the inputs I1-I5 are true, the output M5 is true.




FIGURE b. 2-Bit and 1-Bit Adders

4

Functional Description (Continued)




FIGURE c. 5-Input Encoder






FIGURE d. 5-Input Majority Gate

Logic Symbol



TL/F/9786-2

Logic Diagram





54298

Quad 2-Port Register (Multiplexer With Storage)

General Description


The '298 is a quad 2-port register. It is the logical equivalent of a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A Common Select input selects between two 4-bit input ports (data sources). The selected data is transferred to the output register synchronous with the HIGH-to-LOW transition of the Clock input.

Features

- Select from two data sources
- Fully edge-triggered operation


Connection Diagram

Logic Symbol



TL/F/10215-1

TL/F.
Order Number 54298DMQB or 54298FMQB
See NS Package Number J16A or W16A



Pin Names	Description
S	Common Select Input
CP	Clock Pulse Input (Active Falling Edge)
10a-10d	Source 0 Data Inputs
l1a-l1d	Source 1 Data Inputs
Qa, Qd	Flip-Flop Outputs

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature

Range -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual operation.

Recommended Operating Conditions

Symbol	Parameter		54298		Units
Syllibol	, aramotor	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	ν.
V _{IH}	High Level Input Voltage	2			٧
V _{IL}	Low Level Input Voltage			0.8	٧
loн	High Level Output Current			-0.8	mA
l _{OL}	Low Level Output Current			16	mA
TA	Free Air Operating Temperature	-55		125	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW S to CP	25 25			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW S to CP	0			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW I _{0x} or I _{1x} to CP	15 15			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW I _{0x} or I _{1x} to CP	5.0 5.0			ns
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	20 20			ns

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V_{I}	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$			0.4	٧
l _I	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V			1	mA
l _{IH}	High Level Input Current	V _{CC} = Max, V _I = 2.4V			40	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-20		57	mA
lcc	Supply Current	V _{CC} = Max (Note 3)			65	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: $\ensuremath{\mathsf{ICC}}$ is measured with all outputs open and all inputs grounded.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output load)

Symbol	Parameter	_	= 15 p F = 400Ω	Units
		Min	Max	
t _{PLH}	Propagation Delay, CP to Qn		27 32	ns

Functional Description


This device is a high speed quad 2-port register. It selects four bits of data from two sources (ports) under the control of a Common Select input (S). The selected data is transferred to the 4-bit output register synchronous with the HIGH-to-LOW transition of the Clock input ($\overline{\text{CP}}$). The 4-bit output register is fully edge-triggered. The Data inputs (\ln_{NX}) and Select input (S) need be stable only one setup time prior to the HIGH-to-LOW transition of the clock for predictable operation.

Truth Table

	Inputs		Output
S	l _{0x}	I _{1x}	Q _x
ı	ı	Х	L
l	h	X	Н
h	X	1	L
h	X	h	н

- I = LOW Voltage Level one setup time prior to the HIGH-to-LOWclock transition.
- h = HIGH Voltage Level one setup time prior to the HIGH-to-LOW clock transition.
- H = HIGH Voltage level
- L = LOW Voltage level
- X = Immaterial

Logic Diagram






DM54365 Hex TRI-STATE® Buffers

General Description

This device contains six independent gates each of which performs a non-inverting buffer function. The outputs have the TRI-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard TTL output with additional drive capability to permit the driving of bus lines without external resistors. When disabled, both the

output transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as a significant load nor as a driver. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.

Connection Diagram



Order Number DM54365J or DM54365W See NS Package Number J16A or W16A TL/F/6570-1

Function Table

	Y = A								
	Input	Output							
G1	G2	Α	Y						
L	L	L	L						
L	L	Н	Н						
Н	X	Х	Hi-Z						
X	Н	X	Hi-Z						

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Hi-Z = TRI-STATE (Outputs are disabled)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V 5.5V Input Voltage

Operating Free Air Temperature

Range -55°C to +125°C Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Cymbol	raidiletei	Min	Nom	Max	Oillis
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
Іон	High Level Output Current			-2	mA
loL	Low Level Output Current			32	mA
TA	Free Air Operating Temperature	-55		125	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = -12 m	4			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.1		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.4V$				40	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max$ $V_{I} = 0.5V \text{ (Note 4)}$	Α			-40	
		$V_{CC} = Max$ $V_{I} = 0.4V \text{ (Note 5)}$	Α			-1.6	mA
		$V_{CC} = Max$ $V_{I} = 0.4V$	G			-1.6	
Гохн	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$				40	μΑ
lozL	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-40	μΑ
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-40		-115	mA
lcc	Supply Current	V _{CC} = Max (Note 3)			59	85	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with the data inputs grounded, and the output controls at 4.5V.

Note 4: Both \overline{G} inputs are at 2V.

Note 5: Both G inputs are at 0.4V.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

			$ extsf{R}_{ extsf{L}}= extsf{400}\Omega$				
Symbol	Parameter	C _L =	= 5 pF	C _L = 50 pF		Units	
		Min	Max	Min	Max		
t _{PLH}	Propagation Delay Time Low to High Level Output				16	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output				22	ns	
^t PZH	Output Enable Time to High Level Output				35	ns	
t _{PZL}	Output Enable Time to Low Level Output				37	ns	
[†] PHZ	Output Disable Time from High Level Output		11			ns	
t _{PLZ}	Output Disable Time from Low Level Output		27			ns	

DM54367 Hex TRI-STATE® Buffers


General Description

This device contains six independent gates each of which performs a non-inverting buffer function. The outputs have the TRI-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard TTL output with additional drive capability to permit the driving of bus lines without external resistors. When disabled, both the

output transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as a significant load nor as a driver. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.

Connection Diagram

Dual-In-Line Package



Order Number DM54367J or DM54367W See NS Package Number J16A or W16A

TL/F/6572-1

Function Table

Y = A

lnı	out	Output
G	A	Y
L	L	L
L	Н	н
Н	X	Hi-Z

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Hi-Z = TRI-STATE (Outputs are disabled)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature

Range $-55^{\circ}\text{C to } + 125^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } + 150^{\circ}\text{C}$ Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
	raiametei	Min	Nom	Max	Oille
V _{CC}	Supply Voltage	4.5	5	5.5	٧
V _{IH}	High Level Input Voltage	2			٧
V _{IL}	Low Level Input Voltage			0.8	٧
Іон	High Level Output Current	1		-2	mA
l _{OL}	Low Level Output Current			32	mA
TA	Free Air Operating Temperature	-55		125	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12$	mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Ma$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.1		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	٧
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 5.5V$				1	mA
1 _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4$	/			40	μΑ
կլ	Low Level Input Current	V _{CC} = Max V _I = 0.5V (Note 4)	Α			-40	
		V _{CC} = Max V _I = 0.4V (Note 5)	Α			-1.6	mA
		V _{CC} = Max V _I = 0.4V	G			-1.6	
l _{OZH}	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$				40	μΑ
l _{OZL}	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4$ $V_{IH} = Min, V_{IL} = Max$				-40	μΑ
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-40		-115	mA
Icc	Supply Current	V _{CC} = Max (Note 3)			65	85	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with the data inputs grounded and the output controls at 4.5V.

Note 4: Both \overline{G} inputs are at 2V.

Note 5: Both \overline{G} inputs are at 0.4V.

,	

			R _L =	400Ω		}
Symbol	Parameter	C _L =	5 pF	C _L =	50 pF	Units
		Min	Max	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output				16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output				22	ns
^t PZH	Output Enable Time to High Level Output				35	ns
tpzL	Output Enable Time to Low Level Output				37	ns
^t PHZ	Output Disable Time from High Level Output		11			ns
t _{PLZ}	Output Disable Time from Low Level Output		27			ns



DM54368 Hex TRI-STATE® Inverting Buffers


General Description

This device contains six independent gates each of which performs an inverting buffer function. The outputs have the TRI-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard TTL output with additional drive capability to permit the driving of bus lines without external resistors. When disabled, both the

output transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as a significant load nor as a driver. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.

Connection Diagram

Dual-In-Line Package



Order Number DM54368J or DM54368W See NS Package Number J16A or W16A

TL/F/6573-1

Function Table

 $Y = \overline{A}$

Inputs		Output
G A		Υ
L	L	Н
L	Н	L
Н	Х	Hi-Z

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Hi-Z = TRI-STATE (Outputs are disabled)

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V

Operating Free Air Temperature

-55°C to +125°C Range

Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
- Cymbor	raincei	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
I _{OH}	High Level Output Current			-2	mA
I _{OL}	Low Level Output Current			32	mA
T _A	Free Air Operating Temperature	-55		125	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Vį	Input Clamp Voltage	$V_{CC} = Min, l_1 = -12$	mA			- 1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Ma$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.1		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	٧
11	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
l _{IH}	High Level Input Current	V _{CC} = Max, V _I = 2.4\	1			40	μΑ
lıL.	Low Level Input Current	V _{CC} = Max V _I = 0.5V (Note 4)	Α			-40	
		V _{CC} = Max V _I = 0.4V (Note 5)	Α			-1.6	mA
		$V_{CC} = Max$ $V_{I} = 0.4V$	G			-1.6	
lozh	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$				40	μΑ
l _{OZL}	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$		_		-40	μΑ
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-40		-115	mA
Icc	Supply Current	V _{CC} = Max (Note 3)			59	77	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with the data inputs grounded, and the output controls at 4.5V.

Note 4: Both \overline{G} inputs are at 2V.

Note 5: Both \overline{G} inputs are at 0.4V.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	C _L =	= 5 pF	C _L = 50 pF		Units
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output				17	ns
t _{PHL}	Propagation Delay Time High to Low Level Output				16	ns
t _{PZH}	Output Enable Time to High Level Output				35	ns
t _{PZL}	Output Enable Time to Low Level Output				37	ns
t _{PHZ}	Output Disable Time from High Level Output		11			ns
t _{PLZ}	Output Disable Time from Low Level Output		27			ns



DM7123 Quad 2-Input Data Selectors/Multiplexers

General Description


This device contains four 2-input multiplexers with common input select logic and common output disable circuitry. The DM7123 provides TRI-STATE® outputs. When the enable/strobe input is at a low logic level, the outputs of all devices are conventional TTL. However, when the enable/strobe input is raised to a high logic level, the outputs of the DM7123 go to the high-impedance third state. This device provides the designer with TRI-STATE and/or low power pin/pin replacements for the popular DM9322 and DM54/DM74157 multiplexers.

Features

- Pin equivalents popular DM9322 and DM54/DM74157 multiplexers
- Both conventional TTL and TRI-STATE outputs available
- Typical propagation delay 9.5 ns
- Typical power dissipation 200 mW

Connection Diagram

Dual-In-Line Package



Order Number DM7123J or DM7123W See NS Package Number J16A or W16A TL/F/6574-1

Function Table

Enable	Select	Inputs		Outputs
Lilubio	A		В	Y
L	L	L	Х	L
L	L	Н	Х	Н
L	Н	Х	L	L
L	Н	X	Н	Н
Н	Х	Х	Х	Hi-Z

L = Low Logic Level, H = High Logic Level

X = Either Low or High Logic Level

Hi-Z = TRI-STATE (Outputs are disabled)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM71 -55°C to +125°C

Storage Temperature Range -65°C to +150° C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
	raiametei	Min	Nom	Max	Office
V _{CC}	Supply Voltage	4.5	5	5.5	>
V _{IH}	High Level Input Voltage	2			V
V_{IL}	Low Level Input Voltage			0.8	٧
Іон	High Level Output Current			-2	mA
l _{OL}	Low Level Output Current			16	mA
TA	Free Air Operating Temperature	-55		125	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

	, , , , , , , , , , , , , , , , , , , ,					
Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _l	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.4			v
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.4	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μΑ
f _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
l _{OZH}	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$			40	μΑ
I _{OZL}	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$			-40	μΑ
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-30		-70	mA
Icc	Supply Current	V _{CC} = Max (Note 3)		40	51	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with the inputs grounded, and all outputs open.

Switching Characteristics	at $V_{CC} = 5V$ and $T_{\Delta} = 25^{\circ}C$	(See Section 1 for Test Waveforms and Output Load)
---------------------------	---	--

				$R_L = 400\Omega$			
Symbol	Parameter	From (Input) To (Output)	C _L =	$C_L = 5 pF$		50 pF	Units
		10 (Output)	Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Output			4	15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Output			5	18	ns
^t PLH	Propagation Delay Time Low to High Level Output	Select to Output			5	23	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Output			8	24	ns
t _{PZH}	Output Enable Time to High Level Output	Enable to Q			9	25	ns
t _{PZL}	Output Enable Time to Low Level Output	Enable to Q			10	30	ns
t _{PHZ}	Output Disable Time from High Level Output	Enable to Q	4	11			ns
t _{PLZ}	Output Disable Time from Low Level Output	Enable to Q	9	27			ns

Logic Diagram



TL/F/6574-2



DM7130 Magnitude Comparators

General Description


This device offers comparisons to determine equality between two binary words. The DM7130 compares two ten-bit words. A strobe override is provided. When the strobe is taken to a high logic level, the output is forced to a high logic level. The device also features open collector outputs for expansion.

Features

- Typical propagation delay 21 ns
- Typical power dissipation 240 mW
- Open-collector outputs for expansion

Connection Diagram

Dual-In-Line Package



Order Number DM7130J See NS Package Number J24A TL/F/6575-1

Function Table

Condition	STROBE S	Output Y
$A = B, A \neq B$	Н	Η
A = B	L	Н
A≠B	L	L

 $\begin{array}{ll} H \,=\, \text{High Logic Level} \\ L \,=\, \text{Low Logic Level} \end{array}$

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM71 -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Symbol	Faiametei	Min	n Nom Max		Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	٧
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			8.0	V
V _{OH}	High Level Output Voltage			5.5	٧
I _{OL}	Low Level Output Current			16	mA
TA	Free Air Operating Temperature	-55		125	ů

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -12 \text{ mA}$	·		-1.5	٧
ICEX	High Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IH} = Min$			100	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max$		0.2	0.4	V
IĮ	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μА
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
Icc	Supply Current	V _{CC} = Max (Note 2)		48	70	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input)	$R_L = 400\Omega$	Units	
Symbol	raidilletei	To (Output)	Min	Max	Oilles
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Output		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Output		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to Output		18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to Output		30	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: ICC is measured with all inputs grounded and all outputs open.



DM7136 6-Bit Unified Bus Comparator with Open-Collector Outputs

General Description


The DM7136 compares two binary words of two-to-six bits in length and indicates matching (bit-for-bit) of the two words. Inputs for one word are 54/74 series-compatible TTL inputs, whereas those of the second word are high-impedance receivers driven by a terminated data bus. These bus inputs include 0.65V typical hysteresis which provides 1.4V noise immunity. The DM7136 has open-collector outputs which go to the high state upon equality and is expandable to n bits by collector-ORing. The device has an output latch which is strobe controlled.

The transfer of information to the output occurs when the STROBE input goes from a logic "1" to a logic "0" state. Inputs may be changed while the STROBE is at the logic "1" level, without affecting the state of the output. These devices are useful as address comparators in computer systems utilizing unified data bus organization.

Features

- Low bus input current 15 µA typ
- High bus input noise immunity 1.4V typ
- Bus inputs comply with IEEE 488-1975
- TTL-compatible output
- Output latch provision

Connection Diagram



TL/F/6577~1

Order Number DM7136J or DM7136W See NS Package Number J16A or W16A

Function Table

Condition	STROBE	Output
		DM71/8136
$T = B, T \neq B$	Н	Q _{N-1} *
T = B	L	Н
$T \neq B$	L	L

^{*}Latched in previous state.

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

DM71 -55°C to +125°C Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Symbol	raidiletei	Min	Nom	Max	Oille
Vcc	Supply Voltage	4.5	5	5.5	٧
V _{T+}	Positive-Going Input Threshold Voltage for Bus Inputs (Note 1)	1.4	1.75	2	٧
V _T _	Negative-Going Input Threshold Voltage for Bus Inputs (Note 1)	0.9	1.1	1.35	٧
V _{IH}	High Level Input Voltage for TTL and Strobe Inputs	2			.v
VIL	Low Level Input Voltage for TTL and Strobe Inputs			0.8	V
V _{OH}	High Level Output Voltage			5.5	V
I _{OL}	Low Level Output Current			16	mA
TA	Free Air Operating Temperature	-55		125	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	٧
ICEX	High Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max, V_{IH} = Min$				250	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.4	٧
11	Input Current @ Max Input Voltage	V _{CC} = Max V _I = 5.5V	TTL			1	mA
			Strobe			2	
l _{tH}	High Level Input Current	V _{CC} = Max V _I = 2.4V	TTL			40	μΑ
			Strobe			80	
l _{IL}	Low Level Input Current	$V_{CC} = Max$ $V_{I} = 0.4V$	TTL			-1.6	mA .
			Strobe			-2.4	
I _{IN}	Bus Input Current	V _I = 4V	V _{CC} = Max		15	50	μΑ
			V _{CC} = 0V		1	50	
lcc	Supply Current	V _{CC} = Max (Note 3)			50	74	mA

Note 1: $V_{CC} = 5V$.


Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: I_{CC} is measured with all inputs grounded and all outputs open.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	$egin{aligned} \mathbf{R_L} &= 400\Omega \ \mathbf{C_L} &= 15\mathbf{pF} \end{aligned}$		Units
			Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	TTL to Output		30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	TTL to Output		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Bus to Output		45	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Bus to Output		45	ns
^t PLH	Propagation Delay Time Low to High Level Output	Strobe to Output		30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to Output		30	ns

Logic Diagram



TL/F/6577-2

DM7160 Magnitude Comparator

General Description

This device offers comparisons to determine equality between two binary words. The DM7160 compares two six-bit words. A strobe override is provided. When the strobe is taken to a high logic level, the output is forced to a high logic level. The device also features open-collector outputs for expansion.


Features

- Typical propagation delay 21 ns
- Typical power dissipation 205 mW
- Open-collector outputs for expansion

TL/F/6578-1

Connection Diagram

Dual-In-Line Package



Order Number DM7160J or DM7160W See NS Package Number J16A or W16A

Function Table

Condition	STROBE S	Output Y	
$A = B, A \neq B$	н	Н	
A = B	L	н	
A ≠ B	L	L	

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 5.5V Input Voltage

Operating Free Air Temperature Range

-55°C to +125°C

Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be quaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM7160					
	rarameter	Min	Nom	Max	Units			
V _{CC}	Supply Voltage	4.5	5	5.5	V			
ViH	High Level Input Voltage	2			V			
V _{IL}	Low Level Input Voltage			0.8	V			
V _{OH}	High Level Output Voltage			5.5	V			
loL	Low Level Output Current			16	mA			
TA	Free Air Operating Temperature	-55		125	•℃			

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -12 \text{ mA}$			-1.5	٧
I _{CEX}	High Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max$			100	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.2	0.4	V
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μА
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
Icc	Supply Current	V _{CC} = Max (Note 2)		41	60	mA

$\textbf{Switching Characteristics} \ \ \text{at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Cumbal	Parameter	From (Input)	$R_L = 400\Omega$,	C _L = 15 pF	Units
Symbol	Parameter	To (Output)	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	Data to Output		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Output		40	ns
^t PLH	Propagation Delay Time Low to High Level Output	Strobe to Output		18	ns
tpHL	Propagation Delay Time High to Low Level Output	Strobe to Output		30	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: I_{CC} is measured with all inputs grounded and all outputs open.

9300/DM9300 4-Bit Parallel-Access Shift Register

General Description

The 9300 4-bit registers feature parallel inputs, parallel outputs, $J\bar{K}$ serial inputs, shift/load control input, and a direct overriding clear. The registers have two modes of operation: parallel (broadside) load and shift (in direction Q_A toward Q_D).

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flops, and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the $J\overline{K}$ inputs. These inputs permit the first stage to perform as a $J\overline{K}$, D or T-type flip-flop as shown in the function table.

These shift registers are fully compatible with most other TTL and DTL families. All inputs, including the clock, are buffered to lower the drive requirements to one normalized Series 54/74 load.


Features

- Fully buffered inputs
- Direct overriding clear

TL/F/6600-1

- Synchronous parallel load
- Parallel inputs and outputs from each flip-flop
- Positive edge-triggered clocking
- J and K inputs to first stage
- Typical shift frequency—39 MHz

Connection Diagram



Order Number 9300DMQB, 9300FMQB or DM9300N See NS Package Number J16A, N16E or W16A

Function Table

			Inpu	ıts					l -		Outputs		
Clear Shift/) CHOCK L		rial		Par	allel		0.				Q _D
Clear	Load	Clock	J	K	P0	P1	P2	Р3	QA	QB	Q _C	Q _D	ЧD
L	Х	Х	Х	Х	Х	X	Х	X	L	L	L	L	Н
Н	[L	ĺ ↑	X	Х	a	b	С	d	a	b	С	d	₫
Н	Н	Ĺ	X	Х	X	Х	Х	Х	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}	\overline{Q}_{D0}
Н	Н	l ↑	L	Н	Х	Х	Х	Х	Q _{A0}	Q _{A0}	QBn	QCn	\overline{Q}_{Cn}
Н	Н	↑	L	L	X	Х	Х	Х	Ĺ	QAn	QBn	QCn	\overline{Q}_{Cn}
Н	Н	↑	Н	Н	X	Х	Х	Х) н	Q _{An}	Q _{Bn}	QCn	QCn
н	lн	∱	lн	- 1	l x	X	X	X		0/4	05	On-	00-

H = High Level (Steady State)

L = Low Level (Steady State)

X = Don't Care

↑ = Transition from low-to-high level

a, b, c, d, = The level of steady state input at P0, P1, P2, or P3 respectively.

QA0, QB0, QC0, QD0 = The level of QA, QB, QC, or QD, respectively before the indicated steady state input conditions were established.

 $Q_{An},\,Q_{Bn},\,Q_{Cn}\,=\,\text{The level of }Q_{A},\,Q_{B},\,Q_{C},\,\text{respectively, before the most recent}\,\,\uparrow\,\,\text{transition of the clock}.$

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Storage Temperature Range -65°C to +150°C

Operating Free Air Temperature Range

Military -55°C to +125°C Commercial 0°C to +70°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			Military			Commerc	al	Units
Symbol	raidiletei		Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2			2			٧
V _{IL}	Low Level Input Voltage				0.8			0.8	V
Юн	High Level Output Current				-0.48			-0.8	mA
loL	Low Level Output Current				9.6			16	mA
fCLK	Clock Frequency (Note 5)		0		30	0		30	MHz
t _W	Pulse Width	Clock	17			16	11		ns
	(Note 5)	Clear	25			30	15		,,,,
tsu	Setup Time	S/L	36			30	13		
	(Note 5)	Data	18			20	13		ns
		Clear	36			30	13		
tH	Data Hold Time (Note 5)		0			0	-11		ns
tREL	S/L Release Time (Notes 1 and 5)		10			10			ns
T _A	Free Air Operating Temperature		-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condit	ions	Min	Typ (Note 2)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I =	= -12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$		2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL}$				0.4	٧
l ₁	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I$	= 5.5V			1	mA
lін	High Level Input Current	V _{CC} = Max,	Input			40	
		$V_1 = 2.4V$	CP Input			80	μΑ
			PE Input			92	
l _{IL}	Low Level Input Current	V _{CC} = Max,	Input			-1.6	
		$V_{I} = 0.4V$	CP Input			-3.2	mA
			PE Input			-3.7	
los	Short Circuit	V _{CC} = Max	MIL	-20		-80	mA
	Output Current	(Note 3)	COM	-18		-55	IIIA
lcc	Supply Current	V _{CC} = Max	MIL			86	mA
		(Note 4)	COM			92	IIIA

Note 1: RELEASE TIME: t_{RELEASE} is defined as the maximum time allowed for the logic level to be present at the logic input prior to the clock transition from low to high in order for the flip-flop(s) not to respond.

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time.


Note 4: With all outputs open, SHIFT/LOAD grounded, and 4.5V applied to J, K, and data inputs, I_{CC} is measured by applying momentary ground, then 4.5V to CLEAR, and then to CLOCK.

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

•	u	3	
	Ū	٥	
	c	3	
•	c	2	

Switc	hing Characteristic	S at V _{CC} = 5V a		(See Section 1 tary		rms and Output nercial	Load)
Symbol	Parameter	From (Input) To (Output)	$R_L = 400\Omega$, $C_L = 15 pF$		$R_L = 400\Omega$	Units	
		10 (Output)	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		30		30		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Output		20		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Output		24		26	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Output		37		30	ns

DM9300



TL/F/6600-2



9301/DM9301 1-of-10 Decoders

General Description

These BCD-to-decimal decoders consist of eight inverters and ten 4-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid input logic ensures that all outputs remain "OFF" for all invalid input conditions.


These circuits provide familiar TTL inputs and outputs which are compatible for use with other TTL and DTL circuits. DC noise margins are typically 1V and power dissipation is typically 125 mW. The diode-clamped, buffered inputs represent only one normalized Series 54/74 load.

Features

- Direct replacement for Signetics 8252
- Diode-clamped inputs
- All outputs are high for invalid BCD input conditions
- Typical power dissipation 125 mW
- Typical propagation delay 20 ns

Connection Diagram

Dual-In-Line Package



TL/F/6601-1

Order Number 9301DMQB, 9301FMQB or DM9301N See NS Package Number J16A, N16E or W16A

Function Table

No.	В	CDI	npu	ts			E	eci	mal	Out	put	s		
	D	С	В	Α	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	н
1	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н
2	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н
3	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н
4	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н
5	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
6	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
7	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н
8	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
9	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
1	Н	L	Н	L	Η	Н	Н	Н	Н	Н	Н	Н	Н	Н
N	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
V	Н	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
Α	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
D														

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Military -55°C to +125°C Commercial 0°C to 70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Military			Commerci	al	Units
	i didilicici	Min	Nom	Max	Min	Nom	Max	Omits
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	V
ЮН	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Cond	ditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I =	= -12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IL} = Max, V_{IH}$	•	2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IH} = Min, V_{IL}$	-			0.4	٧
h .	Input Current @ Max Input Voltage	V _{CC} = Max, V	= 5.5V			1	mA
lн	High Level Input Current	V _{CC} = Max, V	= 2.4V		!	40	μΑ
I _{IL}	Low Level Input Current	V _{CC} = Max, V	= 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	MIL	-20		-70	mA
	Output Current	(Note 2)	СОМ	-20		-55] '''`
lcc	Supply Current	V _{CC} = Max	MIL			44	mA
		(Note 3)	СОМ		25	41] '''^


Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions Militar		itary	Comr	nercial	Units
Cymbol	r arameter	Conditions	Min	Max	Min	Max	Omio .
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 15 \text{ pF}$ $R_L = 400\Omega$		35		30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			30		30	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with the outputs open and all inputs grounded.



TL/F/6601-2



9308/DM9308 Dual 4-Bit Latch


General Description

The 9308 is a dual 4-bit D-type latch designed for general purpose storage applications in digital systems. Each latch contains both an active LOW Master Reset input an active LOW Enable inputs. The 74116 is a pin for pin equivalent of the 9308.

Connection Diagram

Dual-In-Line Package MR 24 ·V_{cc} Ē0a 23 **–** Q3b Ē1a-22 -D3b DOa · 21 -Q2b 20 -D2b 00a -**—**Q1b Dia-19 01a-18 -D1b 17 **–** Q0Ь D2a -02a -16 -DOb −Ē1b D3a -15 −Ē0b Q3a -11 -MRb 12 GND -13

Logic Symbol



GND = Pin 12

TL/F/10208-1
Order Number 9308DMQB, 9308FMQB or DM9308N
See NS Package Number J24A, N24A or W24C

Pin Names	Description
D _{0a} -D _{3a} D _{0b} -D _{3b} E _{0a} , E _{1a} , E _{0b} , E _{1b} MR _a , MR _b	Parallel Latch Inputs AND Enable Inputs (Active LOW) Master Reset Inputs (Active LOW)
$\begin{bmatrix} \overline{Q}_{0a} - \overline{Q}_{3a} \\ \overline{Q}_{0b} - \overline{Q}_{3b} \end{bmatrix}$	Parallel Latch Outputs

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

 MIL
 -55°C to +125°C

 COM
 0°C to +70°C

 Storage Temperature Range
 -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Military			Commercia	ıl	Units
Cymbol	i arameter	Min	Nom	Max	Min	Nom	Max	Omis
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
Гон	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H)	Setup Time HIGH, D_n to \overline{E}_n	6			10			ns
t _h (H)	Hold Time HIGH, D _n to E _n	4			-2.0			ns
t _s (L)	Setup Time LOW, D_n to \overline{E}_n	10			12			ns
t _h (L)	Hold Time LOW, D_n to \overline{E}_n	4			8			ns
t _w (L)	En Pulse Width LOW	18			18			ns
t _w (L)	MR Pulse Width LOW	18			18			ns
t _{rec}	Recovery Time, MR to En	10			8			ns

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$		2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.4	٧
11	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
ΊΗ	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$				40	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-1.6	mA
los	Short Circuit	V _{CC} = Max	MIL	-20		-70	mA
	Output Current (Note 2)	СОМ	-20		-57	111/	
Icc	Supply Current	V _{CC} = Max (Note 3)				100	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

Functional Description

Data can be entered into the latch when both of the enable inputs are LOW. As long as this logic condition exists, the output of the latch will follow the input. If either of the enable inputs goes HIGH, the data present in the latch at that time is held in the latch and is no longer affected by data input. The master reset overrides all other input conditions and forces the outputs of all the latches LOW when a LOW signal is applied to the Master Reset input.

Truth Table


MR	Ē0	Ē1	D	Qn	Operation
Н	L	L	L	L	Data Entry
Н	L	L	Н	Н	Data Entry
Н	L	Н	x	Qn-1	Hold
Н	Н	L	x	Qn-1	Hold
Н	н	Н	X	Qn-1	Hold
L	X	Х	X	L	Reset

 $\mathbf{Q}_{n-1} = \text{Previous Output State}$ $\mathbf{Q}_n = \text{Present Output State}$

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Logic Diagram



TL/F/10208-3

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output load.)

Symbol	Parameter	93 C _L =	Units				
oyboi	- Laramotor	R _L =	5.11.5				
		Min	Max				
t _{PLH}	Propagation Delay		30				
t _{PHL}	En to Qn		22	ns			
t _{PLH}	Propagation Delay		15				
t _{PHL}	Dn to Qn		18	ns			
^t PHL	Propagation Delay MR to Qn		22	ns			

9309/DM9309 Dual 4-Bit Data Selectors/Multiplexers

General Description

These data selectors/multiplexers contain inverter/drivers to supply full complementary, on-chip, binary decoded data selection.


The 9309/DM9309 contains two separate 4-bit multiplexers with complementary Y and \overline{Y} outputs; however, the two sections have common address select inputs.

Features

- Complementary outputs
- Dual one-of-four data selectors

Connection Diagram

Dual-In-Line Package



TL/F/6602-1

Order Number 9309DMQB, 9309FMQB or DM9309N See NS Package Number J16A, N16E or W16A

Function Table

		Inp	uts			Out	Outputs		
Sel	ect		Da	ata		v	¥		
В	Α	CO	C1	C2	C3		•		
L	L	L	Х	Х	Х	L	Н		
L	L	Н	×	Х	Х	н	L		
L	н	X	L	×	×	L	н		
L	н	Х	Н	х	X	н	L		
Н	L	X	X	L	×	L	н		
н	L	X	X	Н	×	н	L		
н	н	Х	x	Х	L	L	н		
н	н	Х	X	Х	Н	Н	L		

Select inputs A and B are common to both sections.

H = High Level, L = Low Level, X = Don't Care.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Military -55°C to +125°C Commercial 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Military			Commercial			
Oyiiiboi	T diameter	Min	Nom	Max	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage	2			2			V	
V _{IL}	Low Level Input Voltage			0.8			0.8	٧	
ЮН	High Level Output Current			-0.8			-0.8	mA	
loL	Low Level Output Current			16	į.		16	mA	
TA	Free Air Operating Temperature	-55		125	0		70	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condit	ions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	$V_{CC} = Min, I_1 = -12 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	V
II	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
Iн	High Level Input Current	V _{CC} = Max, V _I	= .2.4V			40	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_I$	= 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	MIL	-20		-70	mA
	Output Current	(Note 2)	СОМ	-30		-85	ША
lcc	Supply Current	V _{CC} = Max (Note 3)			27	44	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.


Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with the outputs open and all inputs at 4.5V.

 $\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

		From (Input)	Mili	Itary	Comn	nercial	
Symbol	Parameter	To (Output)		$R_L = 400\Omega$	C _L = 15 pF		Units
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Y		29		40	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Y		27		36	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to ₹		21		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to ₹		21		29	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Y		20		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Y		21		34	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to ₹		12		21	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to ₹		13		13	ns

Logic Diagram





9311/DM9311 4-Line to 16-Line Decoders/Demultiplexers

General Description


Each of these 4-line-to-16-line decoders utilizes TTL circuitry to decode four binary-coded inputs into one of sixteen mutually exclusive outputs when both the strobe inputs, G1 and G2, are low. The demultiplexing function is performed by using the 4 input lines to address the output line, passing data from one of the strobe inputs with the other strobe input low. When either strobe input is high, all outputs are high. These demultiplexers are ideally suited for implementing high-performance memory decoders. All inputs are buffered and input clamping diodes are provided to minimize transmission-line effects and thereby simplify system design.

Features

- Pin for pin with popular DM54154/74154
- Decodes 4 binary-coded inputs into one of 16 mutually exclusive outputs
- Performs the demultiplexing function by distributing data from one input line to any one of 16 outputs
- Input clamping diodes simplify system design
- High fan-out, low-impedance, totem-pole outputs
- Typical propagation delay 19 ns
- Typical power dissipation 170 mW
- Alternate Military/Aerospace device (9311) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TL/F/6604-1

Order Number 9311DMQB, 9311FMQB, DM9311J or DM9311N See NS Package Number J24A, N24A or W24C

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

 Military
 −55°C to +125°C

 Commercial
 0°C to +70°C

 Storage Temperature Range
 −65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Military		Commercial			Units
- Cyllibol	1 diameter	Min	Nom	Max	Min	Nom	Max	Oillis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage	(0.8			8.0	٧
Юн	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		>
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.25	0.4	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_{I} = 5.5V$				1	mA
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$	$V_{CC} = Max, V_I = 2.4V$			40	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-1.6	mA
los	Short Circuit	V _{CC} = Max	MIL	-20		-55	mA
	Output Current	(Note 2)	СОМ	-18		-57	"'^
lcc	Supply Current	V _{CC} = Max	MIL		34	49	mA
		(Note 3)	СОМ		34	56	''''

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with all inputs grounded and all outputs open.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input)	$R_L = 400\Omega$	$R_L = 400\Omega$, $C_L = 15 pF$				
	raidilletei	To (Output)	Min	Max	Units			
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Output		27	ns			
^t PHL	Propagation Delay Time High to Low Level Output	Data to Output		30	ns			
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to Output		25	ns			
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to Output		27	ns			

Function Table

		Inpu	ts										0	utput	s						
G1	G2	D	С	В	Α	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	H
L	L	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	н
L	L	Н	L	L	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н
L	L	Н	L	Н	L	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	н
L	L	Н	L	Н	Н	Н	H	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	н
L	L	Н	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	H·	Н
L	L	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	Н	Х	Х	Χ	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	. H	Н	н
Н	L	Х	Х	Χ	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
Н	Н	Х	Х	Х	Χ	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н

H = High Level, L = Low Level, X = Don't Care.

Logic Diagram DM9311)0⁽¹⁾ 0 0 (2) 1 O⁽³⁾ 2 (<u>4)</u> 3 (5) 4 O⁽⁶⁾ 5 O⁽⁷⁾ 6 INPUTS 0⁽⁸⁾ 7 OUTPUTS ю<u>(9)</u> в O⁽¹⁰⁾ 9 10(11) 0 11 (14) 12 O⁽¹⁵⁾ 13 O⁽¹⁶⁾ 14

TL/F/6604-2

O⁽¹⁷⁾ 15

9312/DM9312 One of Eight Line Data Selectors/Multiplexers

General Description

These data selectors/multiplexers contain inverter/drivers to supply full complementary, on-chip, binary decoded data selection.


The 9312 is a single 8-bit multiplexer with complementary outputs and a strobe control. When the strobe is low, the function is enabled. When a high logic level is applied to the strobe, the output is forced to the logic zero state regardless of the logic level of the data inputs.

Features

- Selects one-of-eight data sources
- Performs parallel to serial conversion
- Strobe controlled outputs
- Complementary outputs

Connection Diagram

Dual-In-Line Package



Order Number 9312DMQB, 9312FMQB or DM9312N See NS Package Number J16A, N16E or W16A TL/F/6605-1

Function Table

	lı	nputs		Out	puts
	Select		Strobe	v	¥
С	В	Α	G	•	•
Х	Х	Х	Η	L	н
L	L	L	L	D0	D0
L	L	Н	L	D1	D1
L	Н	L	L	D2	D2
L	н	Н	L	D3	D3
Н	L	L	L	D4	D4
Н	L	Н	L	D5	D5
Н	н	L	L	D6	D6
Н	Н	H	L	D7	D7

H = High Level, L = Low Level, X = Don't Care.
 D0, D1 ... D7 = The level of the respective D input.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Military -55° C to $+125^{\circ}$ C Commercial 0° C to $+70^{\circ}$ C Storage Temperature Range -65° C to $+150^{\circ}$ C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Military			Commerci	al	Units
Oymboi	rarameter	Min	Nom	Max	Min	Nom	Max	Oilles
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
Іон	High Level Output Current	!		-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Cond	litions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	= −12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$	•	2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL}$			0.2	0.4	٧
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I	= 5.5V			1	mA
IIH	High Level Input Current	V _{CC} = Max, V _I	= 2.4V			40	μΑ
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I	= 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max	MIL	-20		-70	mA
	Output Current	(Note 2) COM		-30		-85	IIIA
lcc	Supply Current	V _{CC} = Max, (N	ote 3)		27	44	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with the STROBE and DATA SELECT inputs 4.5V and all other inputs and outputs open.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input)	Mi	litary	Comm	nercial	_
Symbol	Parameter	To (Output)		$R_L = 400\Omega$,	$C_L = 15 pF$		Units
			Min	Max	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	Selectz to Y		34		33	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Y		34		35	ns
^t PLH	Propagation Delay Time Low to High Level Output	Select to ₹		24		28	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to ₹		26		25	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Y		24		23	ns
[†] PHL	Propagation Delay Time High to Low Level Output	Data to Y		24		25	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Ÿ		14		13	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to ₹		16		13	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to Y		30		33	ns
^t PHL	Propagation Delay Time High to Low Level Output	Strobe to Y		30		32	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to ₹		20		19	ns
^t PHL	Propagation Delay Time High to Low Level Output	Strobe to ∀		23		21	ns

Logic Diagram



TL/F/6605-2



9314/DM9314 Quad Latch


General Description


The '9314 is a multifunctional 4-bit latch designed for general purpose storage applications in high speed digital systems. All outputs have active pull-up circuitry to provide high capacitance drive and to provide low impedance in both logic states for good noise immunity.

Connection Diagram

Logic Symbol

Dual-In-Line Package





TL/F/9788-1

Order Number 9314DMQB, 9314FMQB or DM9314N See NS Package Number J16A, N16E or W16A

Pin Names	Description
Ē	Enable Input (Active LOW)
D0-D3	Data inputs
S0-S3	Set Inputs (Active LOW)
MR	Master Reset Input (Active LOW)
Q0-Q3	Latch Outputs

7

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range $-65^{\circ}\text{C to} + 150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Military		Í	Commerci	ai	Units
- Cyllibol	Parameter	Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			0.8	V
ЮН	High Level Output Current			-0.8			-0.8	mA
I _{OL}	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW D _n to E	5.0 18			5.0 18			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW D _n to E	0 5.0			0 5.0			ns
t _s (H)	Setup Time HIGH, D _n to S̄ _n	8.0			8.0			ns
t _h (L)	Hold Time LOW, D _n to S̄ _n	8.0			8.0			ns
t _w (L)	E Pulse Width LOW	18			18			ns
t _w (L)	MR Pulse Width LOW	18			18			ns
t _{rec}	Recovery Time, MR to E	0			0			ns

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conc	litions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	= - 12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IL} = Max$	_H = Max	2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IH} = Min$	_ = Max		0.2	0.4	٧
lı	Input Current @ Max Input Voltage	V _{CC} = Min, V _I	= 5.5V			1	mA
liH	High Level Input Current	V _{CC} = Max, V ₁	= 2.4V			40	μА
		Data Inputs				60	μιτ
I _{IL}	Low Level Input Current	V _{CC} = Max, V	= 0.4V			-1.6	mA
		Data Inputs				-2.7	III/A
los	Short Circuit	V _{CC} = Max	MIL	-20		-70	mA
	Output Current	(Note 2)	СОМ	-20		-70	IIIA
Icc	Supply Current	V _{CC} = Max				55	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	C _L =	Units	
	rarameter	Min	Max	Onits
t _{PLH} t _{PHL}	Propagation Delay E to Q _n		24 24	ns
t _{PLH} t _{PHL}	Propagation Delay D _n to Q _n		12 24	ns
t _{PLH}	Propagation Delay MR to Q _n		18	ns
t _{PHL}	Propagation Delay S _n to Q _n		24	ns

Functional Description

The '9314 consists of four latches with a common active LOW Enable input and active LOW Master Reset input. When the Enable goes HIGH, data present in the latches is stored and the state of the latch is no longer affected by the \overline{S}_n and D_n inputs. The Master Reset when activated overides all other input conditions forcing all latch outputs LOW. Each of the four latches can be operated in one of two modes:

D-TYPE LATCH—For D-type operation the \overline{S} input of a latch is held LOW. While the common Enable is active the latch output follows the D input. Information present at the latch output is stored in the latch when the Enable goes HIGH.

SET/RESET LATCH—During set/reset operation when the common Enable is LOW a latch is reset by a LOW on the D input, and can be set by a LOW on the \overline{S} input if the D input is HIGH. If both \overline{S} and D inputs are LOW, the D input will dominate and the latch will be reset. When the Enable goes HIGH, the latch remains in the last state prior to disablement. The two modes of latch operation are shown in the Truth Table.

Truth Table

MR	Ē	D	S	Qn	Operation
Н	L	L	L	L	D Mode
Н	L	Н	L	Н	
Н	Н	Х	Х	Q _{n-1}	
Н	L	L	L	L	R/S Mode
Н	L	Н	L	Н	
Н	L	L	Н	L	
Н	L	Н	Н	Q _{n-1}	
Н	Н	Х	Х	Q _{n-1} Q _{n-1}	
L	Х	Х	Х	L	Reset


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

 Q_{n-1} = Previous Output State

Q_n = Present Output State





9316/DM9316 Synchronous 4-Bit Counters

General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 9316 is a 4-bit binary counter. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enables inputs and internal gating. This mode of operating eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.


These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable input. Low-to-high transitions at the load input are perfectly acceptable regardless of the logic levels on the clock or enable inputs. The clear function is asynchronous and a low level at the clear input sets of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed-forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q_A output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low level transitions at the enable P or T inputs may occur regardless of the logic level in the clock.

Features

- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs
- Typical clock frequency 35 MHz
- Pin-for-pin replacements popular 54/74 counters 5416A/7416A (binary)
- Alternate Military/Aerospace device (9316) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



TL/F/6606-1

Order Number 9316DMQB, 9316FMQB, DM9316J DM9316W or DM9316N See NS Package Number J16A, N16E or W16A

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V

Operating Free Air Temperature Range

Military -55°C to +125°C 0°C to +70°C Commercial -65°C to +150°C

Storage Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not quaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Da	rameter		Military			Commerci	al	Units
Gyillboi	Fa	Min	Nom	Max	Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage		2			2			٧
V _{IL}	Low Level Input Voltage				0.8			0.8	٧
loh	High Level Output Current				-0.8			-0.8	mA
loL	Low Level Output Current				16			16	mA
fCLK	Clock Frequency (Note 6)		0		25	0		25	MHz
t _W	Pulse Width	Clock	25			25			ns
	(Note 6)	Clear	20			20			113
t _{SU}	Setup Time	Data	20			20			
	(Note 6)	Enable P	20		:	20			ns
		Load	25			25			1 113
		Clear	20			20			1
t _H	Any Hold Time (Notes 1 & 6)		0			0			ns
TA	Free Air Operati	-55		125	0		70	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Con	Min	Typ (Note 2)	Max	Units		
Vi	Input Clamp Voltage	V _{CC} = Min, I ₁ =	= −12 mA			-1.5	٧	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$	i = Max = Min	2.4	3.4		٧	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL}$			0.2	0.4	٧	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I$	= 5.5V			1	mA	
I _{IH}	High Level Input Current	V _{CC} = Max V _I = 2.4 V	Clock			80	μΑ	
			Enable T			80		
			Other			40		
IIL	Low Level Input Current	$V_{CC} = Max$ $V_{I} = 0.4V$	Clock			-3.2	μΑ	
			Enable T			-3.2		
			Other			-1.6		
los	Short Circuit Output Current	V _{CC} = Max (Note 3)	MIL	-20		-57	mA	
			СОМ	-18		-57		
Іссн	Supply Current with	V _{CC} = Max (Note 4)	MIL		59	85	mA	
	Outputs High		COM		59	94	1 '''	
ICCL	Supply Current with	V _{CC} = Max	MIL		63	91	mA	
	Outputs Low	(Note 5)	СОМ		63	101	1 ""^	

Note 1: The minimum HOLD time is as specified or as long as the CLOCK input takes to rise from 0.8V to 2V, whichever is longer.

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time.


Note 4: ICCH is measured with the LOAD input high, then again with the LOAD input low, with all other inputs high and all outputs open.

Note 5: ICCL is measured with the CLOCK input high, then again with the CLOCK input low, with all other inputs low and all outputs open.

Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)


Symbol	Parameter	From (Input)	$R_L = 400\Omega$	C _L = 15 pF	Units
Cymbol	i urumetei	To (Output)	Min	Max	- Omits
f _{MAX}	Maximum Clock Frequency		25		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to RC		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to RC		24	ns
^t PLH	Propagation Delay Time Low to High Level Output	Clock to Q		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q		23	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q		21	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q		25	ns
^t PLH	Propagation Delay Time Low to High Level Output	ENT to RC		15	ns
^t PHL	Propagation Delay Time High to Low Level Output	ENT to RC		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		36	ns





Timing Diagram

9316 Synchronous Binary Counters Typical Clear, Preset, Count and Inhibit Sequences




TL/F/6606-3

Sequence:

- (1) Clear outputs to zero.
- (2) Preset to binary twelve.
- (3) Count to thirteen, fourteen, fifteen, zero, one, and two.
- (4) Inhibit

Parameter Measurement Information



TL/F/6606-4

Note A: The input pulses are supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{OUT} \approx 50\Omega$, $t_f \leq$ 10 ns, $t_f \leq$ 10 ns. Vary PRR to measure t_{MAX} .

Note B: Outputs Q_D and carry are tested at t_{n+16} for 9316/8316, where t_n is the bit time when all outputs are low.

Note C: $V_{REF} = 1.5V$.

Parameter Measurement Information (Continued)

3.0 V


۷он

VOL .

ENABLE P OR

ENABLE T

CARRY



TL/F/6606-5

Note A: The input pulses are supplied by generators having the following characteristics: PRR \le 1 MHz, duty cycle \le 50%, $Z_{OUT} \approx 50\Omega$, $t_f \le$ 10 ns, $t_f \le$ 10 ns. Note B: Enable P and Enable T setup times are measured at t_{n+16} for 8316/9316.

Note C: $V_{REF} = 1.5V$.

VREF

VREF

VREF

VREF

tPHL



DM9318 Priority Encoders

General Description


These TTL encoders feature priority decoding of the input data to ensure that only the highest-order data line is encoded. All inputs are buffered to represent one normalized Series 54/74 load. The DM9318 and DM8318 encode eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input E1 and enable output E0) has been provided to allow octal expansion without the need for external circuitry. For all types, data inputs and outputs are active at the low logic level.

Features

- Pin for pin with popular DM54148/74148
- Encodes 8 data lines to 3-line binary (octal)
- Applications include:
 - N-bit encodina
 - Code converters and generators
- Typical data delay 10 ns
- Typical power dissipation 190 mW

Connection Diagram

Dual-In-Line Package



TL/F/6607-1

Order Number DM9318J, DM9318N or DM9318W See NS Package Number J16A, N16E or W16A

Function Table

				Inputs							Outputs		
E1	0	1	2	3	4	5	6	7	A2	A1	A0	GS	EO
Н	×	Х	X	X	X	X	X	X	Н	Н	Н	Н	Н
L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L) x	Х	X	Х	Х	X	Χ	L	L	L	L	L	Н
L	×	Х	X	Х	Х	Х	L	Н	L	L	Н	L	Н
L	X	Χ	X	X	Χ	L	Н	Н	L	Н	L	L	Н
L	X	Χ	Х	X	L	Н	Н	Н	L	Н	Н	L	Н
L	X	Х	Х	L	Н	Н	Н	Η,	н	L	L	L	Н
L	x	Х	L	Н	Н	Н	Н	Н	н	L	Н	L	Н
L	x	L	Н	Н	Н	Н	Н	Н	Н	Н	L	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н

H = High Logic Level, L = Low Logic Level, X = Don't Care

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
Cymbol	i arameter	Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2		i	٧
V _{IL}	Low Level Input Voltage		{	0.8			0.8	٧
Іон	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condi	tions	Min	Typ (Note 1)	Max	Units
Vį	Input Clamp Voltage	V _{CC} = Min, I _I =	= -12 mA			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$	-	2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL}$	-			0.4	٧
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I	= 5.5V			1	mA
lін	High Level Input Current	V _{CC} = Max V _I = 2.4V	0 Input			40	μΑ
			Others			80	
I _Ι L	Low Level Input Current	$V_{CC} = Max$ $V_I = 0.4V$	0 Input			-1.6	mA.
			Others			-3.2	
los	Short Circuit Output Current	V _{CC} = Max	MIL	-35		-85	mA
		(Note 2)	СОМ	-35		-85	
l _{CC1}	Supply Current Condition 1	V _{CC} = Max, (N	ote 3)		35	55	mA
I _{CC2}	Supply Current Condition 2	V _{CC} = Max, (N	lote 4)		40	60	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.


Note 3: I_{CC1} is measured with all inputs and outputs open.

Note 4: I_{CC2} is measured with inputs 7 and EI grounded and outputs open.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input)	$\mathbf{R_L} = 400\Omega$	Units	
Cymbol	i didilictor	To (Output)	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	0 thru 7 to ABCD In Phase		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	0 thru 7 to ABCD In Phase		14	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	0 thru 7 to ABCD Out of Phase		19	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	0 thru 7 to ABCD Out of Phase		19	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	0 thru 7 to E0 Out of Phase		9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	0 thru 7 to E0 Out of Phase		21	ns
^t PLH	Propagation Delay Time Low to High Level Output	0 thru 7 to GS In Phase		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	0 thru 7 to GS In Phase		21	ns
^t PLH	Propagation Delay Time Low to High Level Output	El to A0, 1, 2 In Phase		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	El to A0, 1, 2 In Phase		15	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	El to GS In Phase		12	ns
tPHL	Propagation Delay Time High to Low Level Output	El to GS In Phase		15	ns
^t PLH	Propagation Delay Time Low to High Level Output	EI to E0 In Phase		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	EI to E0 In Phase		26	ns

Logic Diagram



9321/DM9321 **Dual 1-of-4 Decoder**


General Description

The 9321 consists of two independent multipurpose decoders, each designed to accept two inputs and provide four mutually exclusive outputs. In addition an active LOW enable input, which gives demultiplexing capability, is provided for each decoder.

Features


- Multifunction capability
- Mutually exclusive outputs
- Demultiplexing capability
- Active low enable for each decoder

Connection Diagram



TL/F/10209-1

Logic Symbol



GND = Pin 8

Order Number 9321DMQB, 9321FMQB or DM9321N See NS Package Number J16A, N16E or W16A

Pin Names	Description
Ea, Eb A0a, A1a, A0b, A1b	Enable Inputs (Active LOW) Address Inputs
00a-03a 00b-03b	Decoder Outputs (Active LOW)

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V

Operating Free Air Temperature Range

-55°C to +125°C COMM 0°C to +70°C

Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Military			ıl	Units	
Symbol	raidilletei	Min	Nom	Max	Min	Nom	Max	Omis
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
Іон	High Level Output Current			-0.8			-0.8	mA
l _{OL}	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_{\parallel} = -10 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$		2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$				0.4	٧
կ	Input Current @ Max Input Voltage	$V_{CC} = Max, V_{I} = 5.5V$				1	mA
lн	High Level Input Current	$V_{CC} = Max, V_1 = 2.4V$				40	μΑ
ΙL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-1.6	mA
los	Short Circuit	V _{CC} = Max	MIL	-20		-70	mA
	Output Current	(Note 2)	СОМ	-1.3		-3.7	""
lcc	Supply Current	V _{CC} = Max (Note 3)				50	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output load)

Symbol	Parameter	C _L =	Units	
Зушьог	r ai ainetei	Min	Max	Omis
t _{PLH} t _{PHL}	Propagation Delay, An to On		20 21	ns
t _{PLH}	Propagation Delay, E to On		14 18	ns

Functional Description

The 9321 consists of two separate decoders each designed to accept two binary weighted inputs and provide four mutually exclusive active LOW outputs as shown in the logic symbol. Each decoder can be used as a 4-output demultiplexer by using the enable as a data input.

Truth Table (Each Decoder)


	Inputs			Out	puts	
Ē	A0	A1	Ō0	<u>0</u> 1	Ō2	0 3
L	L	L	L	Н	Н	Н
L	н	L	H	L	Н	н
L	L	Н	Н	Н	L	Н
L	н	Н	Н	Н	Н	L
н	X	Х	Н	Н	Н	Н


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Logic Diagram





TL/F/10209-3



9322/DM9322 Quad 2-Line to 1-Line Data Selectors/Multiplexers

General Description

These data selectors/multiplexers contain inverters and drivers to supply full on-chip data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. True data is presented at the outputs.

Features


- Pin-for-pin with popular DM54157/74157
- Buffered inputs and outputs

Applications

- Expand any data input point
- Multiplex dual-data buses
- Generate four functions of two variables (one variable is common)
- Source programmable counters
- Alternate Military/Aerospace device (9322) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram





TL/F/6608-1

Order Number 9322DMQB, 9322FMQB, DM9322J, DM9322W or DM8322N See NS Package Number J16A, N16E or W16A

Function Table

	Inputs						
Strobe	Select	A	В	Y			
Н	Х	Х	Х	L			
L	L	L	X	L			
L	L	Н	X	Н			
L	н	X	L	L			
L	Н	X	Н	Н			

H = High Level, L = Low Level, X = Don't Care.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
Symbol	- arameter	Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2		!	2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
ЮН	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I ₁ =	= -12 mA			-1.5	٧
V _{OH}	High Level Output Voltage		$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL}$			0.2	0.4	٧
lį	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
Ιιн	High Level Input Current	$V_{CC} = Max, V_1$	= 2.4V			40	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_1$	= 0.4V			-1.6	mA
los	Short Circuit	V _{CC} = Max MIL (Note 2) COM		-20		-55	mA
	Output Current			-18		-55	шА
Icc	Supply Current	V _{CC} = Max (No	V _{CC} = Max (Note 3)		30	48	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.


Note 3: I_{CC} is measured with 4.5V applied to all inputs and all outputs open.

$\textbf{Switching Characteristics} \text{ at V}_{\text{CC}} = 5 \text{V and T}_{\text{A}} = 25 ^{\circ} \text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	From (Input)	$R_L = 400\Omega$,	C _L = 15 pF	Units
	i didilicio	To (Output)	Min	Max	Omis
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Output		14	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Output		14	ns
[†] PLH	Propagation Delay Time Low to High Level Output	Strobe to Output		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to Output		21	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Output		23	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Output		27	ns

Logic Diagram

9322




TL/F/6608-2

9324/DM9324 5-Bit Comparator

General Description

The 9324 expandable comparators provide comparison between two 5-bit words and give three outputs—"less than", "greater than" and "equal to". A HIGH on the active LOW Enable Input forces all three outputs LOW.

Connection Diagram



Order Number 9324DMQB, 9324FMQB, or DM9324N See NS Package Number J16A, N16E or W16A

Pin Names	Description
Ē	Enable Input (Active LOW)
A0-A4	Word A Parallel Inputs
B0-B4	Word B Parallel Inputs
A < B	A Less than B Output (Active HIGH)
A > B	A Greater than B Output (Active HIGH)
A ≈ B	A Equal to B Output (Active HIGH)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
Cymbol		Min	Nom	Max	Min	Nom	Max	Ointo
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
VIL	Low Level Input Voltage			0.8			0.8	٧
Юн	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditio	Conditions		Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -$	12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = V_{IL} = Max$	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$		3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = V_{IH} = Min$		0.2	0.4	٧	
lį	Input Current @ Max Input Voltage	V _{CC} = Max, V _I =	$V_{CC} = Max, V_I = 5.5V$			1	mA
ІІН	High Level Input Current	V _{CC} = Max, V _I =	2.4V			80	μΑ
l _{IL}	Low Level Input Current	V _{CC} = Max, V _I =	0.4V			-3.2	mA
los	Short Circuit	V _{CC} = Max	V _{CC} = Max MIL			-70	mA
	Output Current	(Note 2)	СОМ	-20		-70	IIIA
Icc	Supply Current	V _{CC} = Max				81	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Symbol Parameter		15 pF	Units
- Symbol	raidinetei	Min	Max	Onits
t _{PLH} t _{PHL}	Propagation Delay \overline{E} to A = B		14 14	ns
^t PLH tPHL	Propagation Delay A _n , B _n to A > B		25 22	ns
t _{PLH} t _{PHL}	Propagation Delay A _n , B _n to A < B		26 21	ns
t _{PLH} t _{PHL}	Propagation Delay A_n , B_n to $A = B$		30 32	ns

Functional Description

The '24 5-bit comparators use combinational circuitry to directly generate "A greater than B" and "A less than B" outputs. As evident from the logic diagram, these outputs are generated in only three gate delays. The "A equals B" output is generated in one additional gate delay by decoding the "A neither less than nor greater than B" condition with a NOR gate. All three outputs are activated by the active LOW Enable Input (E).

Tying the A > B output from one device into an A input on another device and the A < B output into the corresponding B input permits easy expansion.

The A4 and B4 inputs are the most significant inputs and A0, B0 the least significant. Thus if A4 is HIGH and B4 is LOW, the A > B output will be HIGH regardless of all other inputs except E.


Truth Table

Inputs				Outputs	
Ē	An	Bn	A < B	A > B	A = B
Н	Х	Х	L	L	L
L	Word A =	Word A = Word B		L	Н
L	Word A >	Word B	L	Н	L
L	Word B >	Word A	Н	L	L


H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Logic Symbol



Logic Diagram




9328/DM9328 Dual 8-Bit Shift Register

General Description

The '9328 is a high speed serial storage element providing 16 bits of storage in the form of two 8-bit registers. The multifunctional capability of this device is provided by several features: 1) additional gating is provided at the input to both shift registers so that the input is easily multiplexed between two sources; 2) the clock of each register may be provided separately or together; 3) both the true and complementary outputs are provided from each 8-bit register, and both registers may be master cleared from a common input.

Connection Diagram


Dual-In-Line Package



TL/F/9793-1

Order Number 9328DMQB, 9328FMQB or DM9328N See NS Package Number J16A, N16E or W16A

Logic Symbol



 $V_{CC} = Pin 16$ GND = Pin 8

Pin Names	Description
S	Data Select Input
D0, D1	Data Inputs
CP	Clock Pulse Input (Active HIGH)
	Common (Pin 9)
	Separate (Pins 7 and 10)
MR	Master Reset Input (Active LOW)
Q7	Last Stage Output
Q7	Complementary Output

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Symbol Parameter		Military		Commercial			Units
Cymbol	. arameter	Min	Nom	Max	Min	Nom	Max	011110
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
ЮН	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW D _n to CP	20 20			20 20			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW D _n to CP	0			0			ns
t _w (H) t _w (L)	Clock Pulse Width HIGH or LOW	25 25			25 25			ns
t _w (L)	MR Pulse Width with CP HIGH	30			30			ns
t _w (L)	MR Pulse Width with CP LOW	40			40			ns
t _{rec}	Recovery Time MR to CP	33			33			ns

Electrical Characteristics

Over Recommended Operating Free Air Temperature Range (Unless Otherwise Noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$	i		-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.4	3.4		>
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.2	0.4	>
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 5.5V$			1	mA
I _{IH} High Level Input Current	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$ \overline{MR}, D_n Inputs			40	
		CP Inputs			60	μΑ
		S Inputs			80	
		CP (COM) Inputs			120	
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$ $\overline{MR}, D_n Inputs$			-1.6	
		CP Inputs			-2.4	mA
		S Inputs			-3.2	
		CP (COM) Input			-4.8	

Electrical Characteristics

Over Recommended Operating Free Air Temperature Range (Unless Otherwise Noted) (Continued)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
los	Short Circuit	V _{CC} = Max	MIL	-20		-70	mA
	Output Current	(Note 2)	СОММ	-20		-70	,,,,
Icc	Supply Current	V _{CC} = Max				77	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25$ °C (See Section 1 for waveforms and load configurations)

Symbol	Parameter		15 pF 400Ω	Units
		Min	Max	
f _{max}	f _{max} Maximum Shift Right Frequency			MHz
t _{PLH} t _{PHL}	1		20 35	ns
t _{PHL}	Propagation Delay MR to Q7		50	ns

Functional Description

The two 8-bit shift registers have a common clock input (pin 9) and separate clock inputs (pins 10 and 7). The clocking of each register is controlled by the OR function of the separate and the common clock input. Each register is composed of eight clocked RS master/slave flip-flops and a number of gates. The clock OR gate drives the eight clock inputs of the flip-flops in parallel. When the two clock inputs (the separate and the common) to the OR gate are LOW, the slave latches are steady, but data can enter the master latches via the R and S input. During the first LOW-to-HIGH transition of either, or both simultaneously, of the two clock inputs, the data inputs (R and S) are inhibited so that a later change in input data will not affect the master; then the now trapped information in the master is transferred to the slave. When the transfer is complete, both the master and the slave are steady as long as either or both clock inputs remain HIGH. During the HIGH-to-LOW transition of the last remaining HIGH clock input, the transfer path from master to slave is inhibited first, leaving the slave steady in its present state. The data inputs (R and S) are enabled so that new data can enter the master. Either of the clock inputs can be used as clock inhibit inputs by applying a logic HIGH signal.

Each 8-bit shift register has a 2-input multiplexer in front of the serial data input. The two data inputs D0 and D1 are controlled by the data select input (S) following the Boolean expression:

Serial data in: S_D = SD0 + SD1

An asynchronous master reset is provided which, when activated by a LOW logic level, will clear all 16 stages independently of any other input signal.

Shift Select Table

	INPUTS	OUTPUT	
s	D0	Q7 (t _{n + 8})	
L	L	Х	L
L	Н	Χ	н
Н	X	L	L
Н	X	Н	н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

n + 8 = indicates state after eight clock pulse

Logic Diagram TL/F/9793-3



9334/DM9334 8-Bit Addressable Latch

General Description

The DM9334 is a high speed 8-bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and being a one-of-eight decoder and demultiplexer with active level high outputs. The device also incorporates an active level low common clear for resetting all latches, as well as an active level low enable.

The DM9334 has four modes of operation which are shown in the mode selection table. In the addressable latch mode, data on the data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the data or address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other inputs in the low state. In the clear mode all outputs are low and unaffected by the address and data inputs.


When operating the device as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The function tables summarize the operation of the product.

Features

- Common clear
- Easily expandable
- Random (addressable) data entry
- Serial to parallel capability
- 8 bits of storage/output of each bit available
- Active high demultiplexing/decoding capability
- Alternate Military/Aerospace device (9334) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



Order Number 9334DMQB, 9334FMQB, DM9334J or DM9334N
See NS Package Number J16A, N16E or W16A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

 Military
 −55°C to +125°C

 Commercial
 0° to +70°C

 Storage Temperature Range
 −65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	oi Parameter			Military			Commerci	al	Units
Syllibol	Faiaiii	letei	Min	Nom	Max	Min	Nom	Max	Ullits
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Volta	age	2			2			٧
V _{IL}	Low Level Input Volta	age			0.8			0.8	٧
ЮН	High Level Output Cu	ırrent			-0.8			-0.8	mA
loL	Low Level Output Current				16			16	mA
tw	ENABLE Pulse Width (Fig. 1) (Note 4)		19	13		19	13		ns
tsu	Setup Time	Data 1 (Fig. 4)	20	13		20	13		
	(Note 4)	Data 0 (Fig. 4)	20	14		20	14		ns
		Address (Fig. 6) (Note 1)	10	5		10	5		115
t _H	Hold Time	Data 1 (Fig. 4)	0	-10		0	-10		ns
	(Note 4)	Data 0 (Fig. 4)	0	-13		0	-13		115
T _A	Free Air Operating Te	emperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I ₁ =	= -12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max V _{IL} = Max, V _{IH} = Min		2.4	3.6		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
lн	High Level Input	V _{CC} = Max	E Input			60	μА
	Current	$V_I = 2.4V$	Others			40	μΛ
կլ	Low Level Input	V _{CC} = Max	E Input			-2.4	mA
	Current	$V_{\parallel} = 0.4V$	Others			-1.6	111/4
los	Short Circuit	V _{CC} = Max	MIL	-30		-100	mA
	Output Current	(Note 3)	СОМ	-30		-100	"
lcc	Supply Current	V _{CC} = Max			56	86	mA

Note 1: The ADDRESS setup time is the time before the negative ENABLE transition that the ADDRESS must be stable so that the correct latch is addressed without affecting the other latches.

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 4: $T_A = 25$ °C and $V_{CC} = 5V$.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Symbol Parameter From (Input)		$R_L = 400\Omega$, C _L = 15 pF	Units
	1 drameter	To (Output)	Min	Max	- Cimio
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable to Output, Fig. 1		28	ns
^t PHL	Propagation Delay Time High to Low Level Output	Enable to Output, Fig. 1		27	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Output, Fig. 2		35	ns
[†] PHL	Propagation Delay Time High to Low Level Output	Data to Output, Fig. 2		28	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Address to Output, Fig. 3		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Address to Output, Fig. 3		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Output, Fig. 5		31	ns

Function Tables

Ē	c	Mode
L	Н	Addressable Latch
Н	Н	Memory
L	L	Active High Eight
1		Channel Demultiplexer
Н	L	Clear


Present Output States							nputs	lr			
Q4 Q5 Q6 Q7	3 Q	Q3	Q2	Q1	Q0	A2	A1	A0	D	Ē	Ĉ
L L L C	. l	L	L	L	L	Х	Х	Х	Х	Τ	L
LLLL	. 1	L	L	L	L	L	L	L	L	L	L
L L L L	. 1	L	L	L	Н	L	L	L	Н	L	L
	. 1	L	L	L	L	L	L	Н	L	L	L
		L	L	Н	L	L	L	н	Н	L	L
De	•	۰			}		•	ì	۰	•	۰
}	•	۰			İ		•	Ì	•	0	0
	•	0			(0	(0	•	۰
	_ I	L	L	L	L	Н	Н	н	Н	L	L
Me					Q _{N-1}	Х	Х	Х	Х	Η	Н
	1	Q _N _	Q _{N-1}	Q _{N-1}	L	L	L	L	L	L	Н
1	•	•••	Q_{N-1}	Q _{N-1}	Н	L	L	L	Н	L	Н
			Q_{N-1}	ï.	Q _{N-1}	L	L	Н	L	L	Н
Ac			Q_{N-1}	Н	Q _{N-1}	L	L	Н	н	L	Н
La			•				•	ĺ		•	۰
			0		[۰		۰	۰	۰
			۰				0	}	•	0	•
Q_{N-1} L					Q _{N-1}	Н	Н	Н	L	L	Н
Q _{N-1} H					Q _{N-1}	Н	Н	Н	Н	L	Н

X = Don't Care Condition

L = Low Voltage Level

H = High Voltage Level

 Q_{N-1} = Previous Output State






9338/DM9338 8-Bit Multiple Port Register

General Description

The DM9338 is an 8-bit multiple port register designed for high speed random access memory applications where the ability to simultaneously read and write is desirable. A common use would be as a register bank in a three address computer. Data can be written into any one of the eight bits and read from any two of the eight bits simultaneously.

Connection Diagrams



TL/F/9794-

Order Number 9338DMQB, 9338FMQB or DM9338N See NS Package Number J16A, N16E or W16A

Pin Names	Description
A0-A2	Write Address Inputs
D _A	Data Input
B0-B2	B Read Address Inputs
C0-C2	C Read Address Inputs
CP	Clock Pulse Input (Active Rising Edge)
SLE	Slave Enable Input (Active LOW)
Z _B	B Output
ZC	C Output

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Military -55°C to +125°C
Commercial 0°C to +70°C

Storage Temperature Range $-65^{\circ}\text{C} \text{ to } +150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Military		(Commercia	Units	
Gymbol	raidilletei	Min	Nom	Max	Min	Nom	Max	Oillo
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.8			8.0	٧
Іон	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW D _A to CP	20 12			20 12			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW D _A to CP	0 -8.0			0 -8.0			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW A _n to CP	10 10			10 10			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW A _n to CP	0			0			ns
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	23 13			23 13			ns

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condit	Conditions		Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I =	= -12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$			0.2	0.4	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_l$	$V_{CC} = Max, V_1 = 5.5V$			1	mA
I _{IH}	High Level Input Current	V _{CC} = Max, V _I	= 2.4V			27	μΑ
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I	= 0.4V			-1.1	mA
los	Short Circuit	V _{CC} = Max	MIL	-10		-70	mA
	Output Current	(Note 2)	COM	-10		-70	111/2
Icc	Supply Current	V _{CC} = Max				135	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

			C _L =	15 pF		
Symbol	Parameter	9338 (MIL)		DM9338 (COM)		Units
		Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation Delay B _n or C _n to Z _n		40 35	13 18	40 35	ns
t _{PLH} t _{PHL}	Propagation Delay D _A to Z _n		45 50	25 25	45 50	ns
t _{PLH} t _{PHL}	Propagation Delay CP to Z _n		35 30	18 13	35 30	ns


Functional Description

The 9338 8-bit multiple port register can be considered a 1bit slice of eight high speed working registers. Data can be written into any one and read from any two of the eight locations simultaneously. Master/slave operation eliminates all race problems associated with simultaneous read/write activity from the same location. When the clock input (CP) is LOW data applied to the data input line (D_A) enters the selected master. This selection is accomplished by coding the three write input select lines (A0-A2) appropriately. Data is stored synchronously with the rising edge of the clock pulse.

The information for each of the two slaved (output) latches is selected by two sets of read address inputs (B0-B2 and C0-C2). The information enters the slave while the clock is HIGH and is stored while the clock is LOW. If Slave Enable is LOW (SLE), the slave latches are continuously enabled. The signals are available on the output pins $(Z_B \text{ and } Z_C)$. The input bit selection and the two output bit selections can be accomplished independently or simultaneously. The data flows into the device, is demultiplexed according to the state of the write address lines and is clocked into the selected latch. The eight latches function as masters and store the input data. The two output latches are slaves and hold the data during the read operation. The state of each slave is determined by the state of the master selected by its associated set of read address inputs.

The method of parallel expansion is shown in Figure a. One 9338 is needed for each bit of the required word length. The read and write input lines should be connected in common on all of the devices. This register configuration provides two words of n-bits each at one time, where n devices are connected in parallel.

Logic Symbol



GND = Pin 8

 $V_{CC} = Pin 16$

TL/F/9794-4





FIGURE a. Parallel Expansion



9348

12-Input Parity Checker/Generator


General Description


The 9348 is a 12-input parity checker/generator generating odd and even parity outputs. It can be used in high speed error detection applications.

Connection Diagram

Logic Symbol

Dual-In-Line Package





TL/F/9795-1

Order Number 9348DMQB or 9348FMQB See NS Package Number J16A or W16A

Pin Names	Description
10-111	Parity Inputs
PO	Odd Parity Output
PE	Even Parity Output

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Military -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		9348			
	raiametei	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	V	
V _{IH}	High Level Input Voltage	2			٧	
V _{IL}	Low Level Input Voltage			0.8	٧	
Юн	High Level Output Current			-0.8	mA	
loL	Low Level Output Current			16	mA	
T _A	Free Air Operating Temperature	-55		125	°C	

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -12 \text{ mA}$			-1.5	V
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max, V _{IL} = Max	2.4			V
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max, V _{IH} = Min			0.4	V
կ	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
l _H	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			80	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-3.2	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-20		-70	mA
lcc	Supply Current	V _{CC} = Max			82	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25$ °C (See Section 1 for waveforms and load configuration)

Symbol	Parameter	Conditions	C _L = R _L =	Units	
			Min	Max	
t _{PLH} t _{PHL}	Propagation Delay 14 to PO	I2, I3, I7, I8 = GND; Other Inputs (except I4) HIGH		46 42	ns
t _{PLH} t _{PHL}	Propagation Delay I4 to PE	I2, I3, I7, I8 = GND; Other Inputs (except I4) HIGH		51 48	ns
t _{PLH}	Propagation Delay I3 to PO	I7 = HIGH; Other Inputs (except I3) = GND		27	ns
t _{PHL}	Propagation Delay 14 to PO	All Inputs (except I4) = GND		25	ns

Functional Description

The 9348 is a 12-input parity generator. It provides odd and even parity for up to 12 data bits. The Even Parity output (PE) will be HIGH if an even number of logic ones are present on the inputs. The Odd Parity output (PO) will be HIGH if an odd number of logic ones are present on the inputs. The logic equations for the outputs are shown below.

$$\begin{array}{l} PO = \frac{10 \oplus 11 \oplus 12 \oplus 13 \oplus 14 \oplus 15 \oplus 16 \oplus 17 \oplus 18 \oplus 19 \oplus 110 \oplus 111}{10 \oplus 11 \oplus 12 \oplus 13 \oplus 14 \oplus 15 \oplus 16 \oplus 17 \oplus 18 \oplus 19 \oplus 110 \oplus 111} \\ \end{array}$$

Note: Less through delay is encountered from the I0, I1, I2 and I3 inputs than I4 thru I11 inputs. Therefore, if some signals are slower than others, the slower signals should be applied to these four inputs for maximum speed.


Truth Table

Inp	outs	Out	puts
10-	10-111		
All Twelve	Inputs LOW	L	Н
Any One	Inputs HIGH	Н	L
Any Two	Inputs HIGH	L	Н
Any Three	Inputs HIGH	н	L
Any Four	Inputs HIGH	L	Н
Any Five	Inputs HIGH	Н	L
Any Six	Inputs HIGH	L	н
Any Seven	Inputs HIGH	н	L
Any Eight	Inputs HIGH	L	Н
Any Nine	Inputs HIGH	Н	L
Any Ten	Inputs HIGH	L	Н
Any Eleven	Inputs HIGH	Н	L
Any Twelve	Inputs HIGH	L	Н

H = HIGH Voltage Level

L = LOW Voltage Level

Logic Diagram



TL/F/9795-3




DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs

General Description

The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits to drive common cathode type LED displays directly.

Connection Diagram



Order Number DM9368N See NS Package Number N16E TL/F/9796-1

Pin Name	Description
A0-A3	Address (Data) Inputs
RBO	Ripple Blanking Output (Active Low)
RBI	Ripple Blanking Input (Active Low)
a-g	Segment Drivers-Outputs
LE	Latch Enable Input (Active Low)

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V Operating Free Air Temperature Range 0°C to +70°C Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM9368			
- Jyllibol	Min		Nom	Max	Units	
V _{CC}	Supply Voltage	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage	2			V	
V _{IL}	Low Level Input Voltage			0.8	٧	
Іон	High Level Output Current		-80		μΑ	
loL	Low Level Output Current			16	mA	
T _A	Free Air Operating Temperature	0		70	°C	
t _s (H)	Setup Time High A _n to LE	30			ns	
t _h (H)	Hold Time HIGH A _n to LE	0			ns	
t _s (L)	Setup Time LOW A _n to LE	20			ns	
t _h (L)	Hold Time LOW A _n to LE	0			ns	
t _w (L)	LE Pulse Width LOW	45			ns	
Гон	Segment Output HIGH Current	-16		-22	mA	
loL	Segment Output LOW Current	-250		250	μΑ	

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -12 \text{ mA}$			-1.5	V	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max$	2.4	3.4		٧	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min$		0.2	0.4	٧	
lι	Input Current @ Max Input Voltage	$V_{CC} = Max, V_{I} = 5.5V$			1	mA	
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μΑ	
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-18		-57	mA	
Icc	Supply Current	V _{CC} = Max, Outputs Open, Data & Latch Inputs = 0V			67	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Switching Characteristics

 $V_{CC} = 5.0V$, $T_A = 25^{\circ}C$ (See Section 1 for Waveforms and Load Configuations)

Symbol	Parameter	C _L = R _L =	Units			
		Min	Max			
tpLH tpHL	Propagation Delay A _n to a-g		40 70	ns		
t _{PLH} t _{PHL}	Propagation Delay LE to a-g		70 90	ns		

Functional Description

The '68 is a 7-segment decoder driver designed to drive 7-segment common cathode LED displays. The '68 drives any common cathode LED display rated at a nominal 20 mA at 1.7V per segment without need for current limiting resistors.

This device accepts a 4-bit binary code and produces output drive to the appropriate segments of the 7-segment display. It has a hexadecimal decode format which produces numeric codes "0" thru "9" and alpha codes "A" through "F" using upper and lower case fonts.


Latches on the four data inputs are controlled by an active LOW latch enable \overline{LE} . When the \overline{LE} is LOW, the state of the outputs is determined by the input data. When the \overline{LE} goes HIGH, the last data present at the inputs is stored in the latches and the outputs remain stable. The \overline{LE} pulse width necessary to accept and store data is typically 30 ns which allows data to be strobed into the '68 at normal TTL speeds. This feature means that data can be routed directly from high speed counters and frequency dividers into the display without slowing down the system clock or providing intermediate data storage.

Another feature of the '68 is that the unit loading on the data inputs is very low ($-100~\mu A$ Max) when the latch enable is

HIGH. This allows '68s to be driven from an MOS device in multiplex mode without the need for drivers on the data lines.

The '68 also has provision for automatic blanking of the leading and/or trailing edge zeros in a multidigit decimal number, resulting in an easily readable decimal display conforming to normal writing practice. In an eight digit mixed integer fraction decimal representation, using the automatic blanking capability, 0060.0300 would be displayed as 60.03. Leading edge zero suppression is obtained by connecting the Ripple Blanking Output (RBO) of a decoder to the Ripple Blanking Input (RBI) of the next lower stage device. The most significant decoder stage should have the RBI input grounded; and since suppression of the least significant integer zero in a number is not usually desired, the RBI input of this decoder stage should be left open. A similar procedure for the fractional part of a display will provide automatic suppression of trailing edge zeros. The RBO terminal of the decoder can be OR-tied with a modulating signal via an isolating buffer to achieve pulse duration intensity modulation. A suitable signal can be generated for this purpose by forming a variable frequency multivibrator with a cross coupled pair of TTL or DTL gates.

Logic Symbol



V_{CC} = Pin 16 GND = PIN 8

TL/F/9796-2

4

Truth Table


	INPUTS							OUTPUTS							
BINARY STATE	Œ	RBI	A3	A2	A 1	A0	а	b	С	d	в	f	g	RBO	DISPLAY
 0 0 1	HLLL	+ L H X	X L L	X L L	X L L	X L L	↓ L H L	L H H	— S L Н	TABL L H L	E — L H L	L H L	→ L L L	H	STABLE BLANK 0
2 3 4 5	L L L	X X X	L L L	L H H	H L L	L H L	H H L	H H H L	L Н Н	H L H	HLLLL	L H H	H H H	н н н	0.000
6 7 8 9 10		X X X X	L H H H	HLLLL	H L L	L H L H L	H H H H	L H H H	H H H H	HLHLL	H L H L	HHHH	H L H H	H H H H	8 7 8 9
11 12 13 14 15		X X X X	H H H	F H H H	HLHH	HLHLH	L H L H	LLHLL	HLLL	H H H L	H H H	H L H	H H H	H H H H	8 0 8 8
Х	Х	Х	х	Х	Х	Х	L	L	L	L	L	L	L	L**	BLANK



TL/F/9796-4

TL/F/9796-8

Logic Diagram



^{*}The $\overline{\mbox{RBI}}$ will blank the display only if a binary zero is stored in the latches.


^{**}The $\overline{\mbox{RBO}}$ used as an input overrides all other input conditions.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial


Numerical Designations



TL/F/9796-5


Parallel Data Display System with Ripply Blanking

Common Cathode LED Display



Display Demultiplexing System with Ripple Blanking

Common Cathode LED Display



TL/F/9796-7

Note: Digit address data must be non-overlapping. Standard TTL decoders like the 9301, 9311, 7442 or 74155 must be strobed, since the address decoding glitches could cause erroneous data to be strobed into the latches.





DM9370 7-Segment Decoder/Driver/Latch with Open-Collector Outputs

General Description

The DM9370 is a 7-segment decoder driver incorporating input latches and output circuits to directly drive incandescent displays. It can also be used to drive common anode LED displays in either a multiplexed mode or directly with the aid of external current limiting resistors.

Connection Diagram





TL/F/9797-1

Order Number DM9370N See NS Package Number N16E

Pin Names	Description
A0-A3	Address Inputs
ĪĒ.	Latch Enable Input (Active LOW)
RBI	Ripple Blanking Input (Active LOW)
RBO	Ripple Blanking as Output (Active LOW)
	as Input (Active LOW)
ā-g	Segment Outputs (Active LOW)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Commercial 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The devic should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
- Oymbor	Turanicio:	Min	Nom	Max	0,,,,
V _{CC}	Supply Voltage	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			٧
V _{IL}	Low Level Input Voltage			0.8	٧
Гон	High Level Output Current			-80	μΑ
loL	Low Level Output Current			3.2	mA
T _A	Free Air Operating Temperature	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW A _n to LE			30 20	ns
t _h (H) t _h (L)	Hold Time HIGH or LOW A _n to LE			0	ns
t _w (L)	LE Pulse Width LOW			45	ns

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter		Condi	tions	Min	Typ (Note 1)	Max	Units
VĮ	Input Clamp Voltage		V _{CC} = Min, I _I =	-12 mA			-1.5	>
V _{OH}	High Level Output Voltage		$V_{CC} = Min, l_{OH}$ $V_{IL} = Max$	= Max	2.4	3.4		٧
V _{OL}	Low Level Output Voltage		$V_{CC} = Min, I_{OL}$ $V_{IH} = Min$		0.2	0.4	٧	
lı	Input Current @ Max Input Voltage		V _{CC} = Max, V _I	= 5.5V			1	mA
1 _{IH}	High Level Input Current		V _{CC} = Max, V _I	= 2.4V			40	μΑ
I _{IL}	Low Level Input Current		V _{CC} = Max, V _I	= 0.4V			-1.6	mA
los	Short Circuit Output Current		V _{CC} = Max (Note 2)	DM74	-20		-70	mA
V _{OH}	Output HIGH Voltage	RBO	V _{CC} = Min, I _{OH}	-80 μΑ	2.4			٧
V _{OL}	Output LOW Voltage	RBO	$I_{OL} = 3.2 \text{mA}$	V _{CC} = Min			0.4	v
		ā-g	I _{OL} = 25 mA	Ì		0.4	•	
loh	Output HIGH Current, a-g						250	μΑ
Icc	Power Supply Current		V _{CC} = Max				105	μΑ
			A ₁ , A ₂ , A ₃ , $\overline{\text{LE}} = \text{GND}$ V _{CC} = Max, Outputs Open				105	mA
			$A_0, A_1, A_2, \overline{LE} = V_{CC} = Max, Ou$			94		

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25$ °C (See Section 1 for waveforms and load configurations)

Symbol	Parameter	C _L = R _L =	Units			
		Min	Max			
t _{PLH} t _{PHL}	Propagation Delay A _n to ā-g		75 50	ns		
t _{PLH} t _{PHL}	Propagation Delay LE to a-g		90 70	ns		

Functional Description

The '70 has active LOW outputs capable of sinking in excess of 25 mA which allows it to drive a wide variety of 7-segment incandescent displays directly. It may also be used to drive common anode LED displays, multiplexed or directly with the aid of suitable current limiting resistors. This device accepts a 4-bit binary code and produces output drive to the appropriate segments of the 7-segment display. It has a hexadecimal decode format which produces numeric codes "0" through "9" and alpha codes "A" through "F" using upper and lower case fonts.


Latches on the four data inputs are controlled by an active LOW latch enable \overline{LE} . When the \overline{LE} is LOW, the state of the outputs is determined by the input data. When the \overline{LE} goes HIGH, the last data present at the inputs is stored in the latches and the outputs remain stable. The \overline{LE} pulse width necessary to accept and store data is typically 30 ns which allows data to be strobed into the '70 at normal TTL speeds. This feature means that data can be routed directly from high speed counters and frequency dividers into the display without slowing down the system clock or providing intermediate data storage.

The latch/decoder combination is a simple system which drives incandescent displays with multiplexed data inputs from MOS time clocks, DVMs, calculator chips, etc. Data inputs are multiplexed while the displays are in static mode. This lowers component and insertion costs since several circuits—seven diodes per display, strobe drivers, a sepa-

rate display voltage source, and clock failure detect circuits—traditionally found in incandescent multiplexed display systems are eliminated. It also allows low strobing rates to be used without display flicker.

Another '70 feature is the reduced loading on the data inputs when the Latch Enable is HIGH (only 10 µA typ). This allows many '70s to be driven from a MOS device in multiplex mode without the need for drivers on the data lines. The '70 also provides automatic blanking of the leading and/or trailing-edge zeroes in a multidigit decimal number. resulting in an easily readable decimal display conforming to normal writing practice. In an 8-digit mixed integer fraction decimal representation, using the automatic blanking capability, 0060.0300 would be displayed as 60.03. Leadingedge zero suppression is obtained by connecting the Ripple Blanking Output (RBO) of a decoder to the Ripple Blanking Input (RBI of the next lower stage device. The most significant decoder stage should have the RBI input grounded; and since suppression of the least significant integer zero in a number is not usually desired, the RBI input of this decoder stage should be left open. A similar procedure for the fractional part of a display will provide automatic suppression of trailing-edge zeroes. The RBO terminal of the decoder can be OR-tied with a modulating signal via an isolating buffer to achieve pulse duration intensity modulation. A suitable signal can be generated for this purpose by forming a variable frequency multivibrator with a cross coupled pair of TTL or DTL gates.

Logic Symbol



Truth Table

			INP	UTS			Т	OUTPUTS							
BINARY STATE	ΙĒ	RBI	А3	A2	A1	A0	ā	Б	č	ã	ē	Ī	ģ	RBO	DISPLAY
0 0 1	エーレー	t H X	X L L	X L L	X L L	X L L	₩ H L H	HLL	H L L	TABL H L H	E — H L	H L H	H H	H H	STABLE BLANK 0 ;
2 3 4 5	L L L	X X X	L L L	L H H	H L L	L H L	L H L	L L H	H L L	L H L	L H H	H H L	L L L	H H H	ନ୍ଧ୍ୟର
6 7 8 9		X X X X	L H H	H L L	H L L	L H L H L	L L L L	HLLLL	L L L L	F H H	L H L H L	L H L L	FHLLL	H H H H	5 7 8 9 8
11 12 13 14 15		X X X X	H H H H	L H H H	H L H H	H H L	H L H L L	H H H	L H H	L L L	L L L L	L H L	LHLLL	H H H H	8 8 8 8
X	Х	Х	X	Х	χ	Х	Н	Н	Н	Н	Н	Н	Н	L**	BLANK



TL/F/9797-4

TL/F/9797-6


*The $\overline{\mbox{RBI}}$ will blank the display only if binary zero is stored in the latches.

** $\overline{\mbox{RBO}}$ used as an input overdrives all other input conditions.


H = HIGH Voltage Level

L = LOW Voltage Level
X = Immaterial

Numerical Designation



TL/F/9797-5






DM9374 7-Segment Decoder/Driver/Latch with Constant Current Sink Outputs

General Description


The '74 is a 7-segment decoder driver incorporating input latches and output circuits to directly drive common anode LED displays.

Connection Diagram

Logic Symbol



Order Number DM9374N See NS Package Number N16E TL/F/10210-1



GND = Pin 8

TL/F/10210-2

Pin Names

A0-A3

Address (Data Inputs)

Latch Enable Input (Active LOW)

RBO

Ripple Blanking Input (Active LOW)

as Input (Active LOW)

as Input (Active LOW)

Constant Current Outputs (Active LOW)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V Operating Free Air Temperature Range 0°C to +70°C Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Paran	neter	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.75	5	5.25	٧
V _{OUT}	Output Voltage Applied	OFF			10	V
		ON			(Figure A)	,
V _{IH}	High Level Input Voltage	2			٧	
V _{IL}	Low Level Input Voltage			0.8	٧	
Юн	High Level Output Current,			250	μΑ	
loL	Low Level Output Current, a	$\bar{a}-\bar{g}$, $V_{OL}=3.0V$	12		18	mA
T_A	Free Air Operating Tempera	iture	0		70	ô
t _s (H)	Setup Time HIGH or LOW		75			ns
t _s (L)	An to LE	30			110	
t _h (H)	Hold Time HIGH or LOW	0			ns	
t _h (L)	An to LE	0			ns	
t _w (L)	LE Pulse Width LOW	85			ns	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)


Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -12 mA$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max, V_{IL} = Max$	2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max, V_{IH} = Min$		0.2	0.4	٧
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-18		-57	mA
Іссн	Supply Current	$V_{CC} = Max, V_{IN} = 0V,$ $V_{OUT} = 3.0V$			50	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output load)

Symbol	Parameter	C _L = R _L =	Units	
		Min	Max	
t _{PLH} t _{PHL}	Propagation Delay An to ā–g		140 140	ns
t _{PLH}	Propagation Delay LE to a-g		140 140	ns



TL/F/10210-9


FIGURE A. Output Voltage Safe Operating Area

Functional Description

The '9374 is a 7-segment decoder/driver with latches on the address inputs and active LOW constant current outputs to drive LEDs directly. This device accepts a 4-bit binary code and produces output drive to the appropriate segments of the 7-segment display. It has a decode format which produces numeric codes "0" through "9" and other codes.

Latches on the four data inputs are controlled by an active LOW Latch Enable, $\overline{\text{LE}}$. When $\overline{\text{LE}}$ is LOW, the state of the outputs is determined by the input data. When $\overline{\text{LE}}$ goes HIGH, the last data present at the inputs is stored in the latches and the outputs remain stable. The $\overline{\text{LE}}$ pulse width necessary to accept and store data is typically 50 ns, which allows data to be strobed into the '74 at normal TTL speeds. This feature means that data can be routed directly from high speed counters and frequency dividers into the display without slowing down the system clock or providing intermediate data storage.

The latch/decoder combination is a simple system which drives LED displays with multiplexed data inputs from MOS time clocks, DVMs, calculator chips, etc. Data inputs are multiplexed while the displays are in static mode. This lowers component and insertion costs, since several circuits—seven resistors per display, strobe drivers, a separate display voltage source, and clock failure detect circuits—traditionally found in multiplexed display systems are eliminated. It also allows low strobing rates to be used without display flicker.




TL/F/10210-10

FIGURE B. Typical Constant Segment Current Versus Output Voltage

Another '74 feature is the reduced loading on the data inputs when the Latch Enable is HIGH (only 10 µA typ). This allows many '74s to be driven from a MOS device in multiplex mode without the need for drivers on the data lines. The '74 also provides automatic blanking of the leading and/or trailing-edge zeroes in a multidigit decimal number, resulting in an easily readable decimal display conforming to normal writing practice. In an 8-digit mixed integer fraction decimal representation, using the automatic blanking capability 0060.0300 would be displayed as 60.03. Leading-edge zero suppression is obtained by connecting the Ripple Blanking Output (RBO) of a decoder to the Ripple Blanking Input (RBI) of the next lower stage device. The most significant decoder stage should have the RIB input grounded; and since suppression of the least significant integer zero in a number is not usually desired, the RBI input of this decoder stage should be left open. A similar procedure for the fractional part of a display will provide automatic suppression of trailing-edge zeroes. The RBO terminal of the decoder can be OR-tied with a modulating signal via an isolating buffer to achieve duration intensity modulation. A suitable signal can be generated for this purpose by forming a variable frequency multivibrator with a cross coupled pair of TTL or DTL gates.

Logic Diagram



TL/F/10210-3

Truth Table

	ļ		Inp	uts						Qı	itput				
Binary	LE	RBI	А3	A2	A1	A0	ā	b	Ē		ē	Ī	ģ	RBO	Display
State							a						9		
_	Н	*	X	Х	Х	Х	←	•	S	TABL	E.		\rightarrow	Н	Stable
0	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	L	Blank
0	L	Н	L	L	L	L	L	L	L	L	L	L	Н	Н	0
1	L	Х	L	L	L	Н	Н	L	L	Н	Н	Н	Н	Н	1
2	L	х	L	L	н	L	L	L	Н	L	L	Н	L	н	2
3	L	Х	L	L	Н	Н	L	L	L	L	Н	Н	L	Н	3
4	L	х	L	Н	L	L	Н	L	L	Н	Н	L	L	н	4
5	L	×	L	Н	L	Н	L	Н	L	L	Н	L	L	н	5
6	L	х	L	н	Н	L	L	н	L	L	L	L	L	н	6
7	L	Х	L	Н	Н	Н	L	L	L	Н	Н	Н	Н	Н	7
8	L	x	Н	L	L	L	L	L	L	L	L	L	L	Н	8
9	L	x	Н	L	L	Н	L	L	L	L	Н	L	L	Н	9
10	L	x	Н	L	Н	L	н	Н	Н	Н	Н	Н	L	н	_
11	L	x	н	L	н	н	L	Н	н	L	L	L	L	Н	E
12	L	х	Н	Н	L	L	Н	L	L	Н	L	L	L	н	н
13	L	×	н	Н	L	Н	н	Н	Н	L	L	L	Н	н	L
14	L	x	н	Н	Н	L	L	L	Н	Н	L	L	L	н	Р
15	L	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	BLANK
Х	х	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	L**	BLANK



Numerical Designations



TL/F/10210-5

^{*}The RBI will blank the display only if a binary zero is stored in the latches.

**RBO used as an input overrides all other input conditions.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Applications

It is possible with common anode 7-segment LED displays and constant current sink decoder drivers to save substantial amounts of power by carefully choosing operating points on display supply voltage. First, examine the power used in the normal display driving method where the display and decoder driver are both operated from a +5.0V regulated supply ($V_{CC} = V_S$).

The power dissipated by the LED and the driver outputs is $(V_{CC} \times I_{seg} \times n \text{ Segments})$. The total power dissipated with a 15 mA LED displaying an eight (8) would be:

$$P_{TOT} = 5.0V \times 15 \text{ mA x 7}$$

= 525 mW

Of this 525 mW, the power actually required to drive the LED is dependent on the V_{F} drop of each segment. Most GaAsP LEDs exhibit either a 1.7V or a 3.4V forward voltage drop. Therefore, the required total power for seven segments would be:

$$P_{(1.7)} = 1.7V \times 15 \text{ mA} \times 7$$

$$P_{(3.4)} = 3.4V \times 15 \text{ mA } \times 7$$

The remaining power is dissipated by the driver outputs which are maintaining the 15 mA constant current required by the LEDs. Most of this power is wasted, since the driver

can maintain approximately 15 mA with as little as 0.5V across the output device. By using a separate power source (Vs, Figure C) for the LEDs, which is set to the LED V_F plus the offset voltage of the driver, as much as 280 mW can be saved per digit. i.e.,

$$V_S = V_F (Max) + V_{offset}$$

$$= 2.0V + 0.5V$$

$$= 2.5 V$$

$$P_T = 2.5V \times 14 \text{ mA (from } Figure B) \times 7$$

These figures show that using a separate supply to drive the LEDs can offer significant display power savings. In battery powered equipment, two rechargeable nickle-cadmium cells in series would be sufficient to drive the display, while four such cells would be needed to operate the logic units.

Another method to save power is to apply intensity modulation to the displays (Figure D). It is well known that LED displays are more efficient when operated in pulse mode. There are two reasons: one, the quantum efficiency of the LED material is better; secondly the eye tends to peak detect. Typically a 20% off duty cycle to displays (GaAsP) will produce the same brightness as operating under dc conditions.





FIGURE C. Separate Supply for LED Displays

TL/F/10210-11

Applications (Continued)



TL/F/10210-6

All Inverters are DTL 9936 or Open Collector TTL 7405

FIGURE D. Intensity Control by RBO Pulse Duty Cycle

Low Power, Low Cost Display Power Sources—In small line operated systems using TTL/MSI and LED or incandescent displays, a significant portion of the total dc power is consumed to drive the displays. Since it is irrelevant whether displays are driven from unfiltered dc or pulsed dc (at fast rates), a dual power system can be used that makes better utilization of transformer rms ratings. The system utilizes a full wave rectified but unsmoothed dc voltage to provide the displays with 120 Hz pulsed power while the reset of the system is driven by a conventional dc power circuit. The frequency of 120 Hz is high enough to avoid display flicker problems. The main advantages of this system are:

- · Reduced transformer rating
- · Much smaller smoothing capacitor
- · Increased LED light output due to pulsed operation

With the standard capacitor filter circuit, the rms current (full wave) loading of the transformer is approximately twice the dc output. Most commercial transformer manufacturers rate transformers with capacitive input filters as follows:

Full Wave Bridge Rectifier Circuit

Transformer rms current = 1.8 x dc current required

Full Wave Center Tapped Rectifier Circuit

Transformer rms current = 1.2 x dc current required

Therefore, the removal of a large portion of the filtered dc current requirement (display power) substantially reduces the transformer loading.

There are two basic approaches. First (Figure E) is the direct full wave rectified unregulated supply to power the displays. The '74 decoder driver constant current feature maintains the specified segment current after the LED diode drop and 0.5V saturation voltage has been reached (≅2.2V). Care must be exercised not to exceed the '74 power ratings and the maximum voltage that the decoder driver sees in both the "on" and "off" modes.

The second approach (Figure F) uses a 3-terminal voltage regulator such as the 7805 to provide dc pulsed power to the display with the peak dc voltage limited to \pm 5.0V. This approach allows easier system thermal management by heat sinking the regulator rather than the display or display drivers. When this power source is used with an intensity modulation scheme or with a multiplexed display system, the frequencies must be chosen such that they do not beat with the 120 Hz full wave rectified power frequency.




FIGURE E. Direct Unregulated Display Supply

TL/F/10210-7




FIGURE F. Pulsed Regulated Display Supply

TL/F/10210-8




DM9386 4-Bit Quad Exclusive-NOR with Open-Collector Outputs

General Description

The DM9386 consists of four independent Exclusive-NOR gates with open-collector outputs. Single 1-bit comparisons may be made with each gate, or multiple bit comparisons may be made by connecting the outputs of the four gates together. Typical power dissipation is 170 mW. The DM9386 is equivalent to the 8242.

Connection Diagram



Order Number DM9386N See NS Package Number N14A TL/F/9798-1

Pin Names	Description
A0, B0	Gate 0 Inputs
A1, B1	Gate 1 Inputs
A2, B2	Gate 2 Inputs
A3, B3	Gate 3 Inputs
O0-O3	Gate Outputs

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Commercial 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.75	5	5.25	٧	
V _{IH}	High Level Input Voltage	2			٧	
V _{IL}	Low Level Input Voltage			0.8	٧	
loн	High Level Output Current	-0.150		-0.150	mA	
l _{OL}	Low Level Output Current			25	mA	
TA	Free Air Operating Temperature	0		70	°C	

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
Vį	Input Clamp Voltage	$V_{CC} = Min, I_1 = -12 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max$	2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min$		0.2	0.4	V
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
lıн	High Level Input Current	$V_{CC} = Max, V_1 = 2.4V$			80	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-3.2	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-18		-57	mA
Icc	Supply Curent	$V_{CC} = Max,$ $V_{IN}(A), V_{IN}(B) = 0.4V$			47.5	mA


Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 30 \text{ pF}$ $R_L = 530\Omega$		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			25	ns

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time.

Logic Symbol



Truth Table


Inp	Inputs			
An	An Bn			
L	L	Н		
Н	L	L		
L	Н	L		
н	Н	н		

H = HIGH Voltage Level
L = LOW Voltage Level

TL/F/9798-2

V_{CC} = Pin 14 GND = Pin 7

Logic Diagram



TL/F/9798-3

9601/DM9601 Retriggerable One Shot

General Description


These retriggerable one shots provide the designer with four inputs; two active high and two active low. This permits a choice of either leading-edge or trailing-edge triggering, independent of input transition times. When input conditons for triggering are met, a new cycle starts and the external capacitor is rapidly discharged and then allowed to charge again. The retriggerable feature allows for output pulse widths to be expanded. In fact a continuous true output can be maintained by having an input cycle time which is shorter than the output cycle time. Retriggering may be inhibited by tying the $\overline{\bf Q}$ output to an active low input.

Features

- High speed operation—input repetition rate > 10 MHz
- Flexibility of operation—optional retriggering/lock-out capability
- Output pulse width range—50 ns to ∞
- Leading or trailing edge triggering
- Complementary outputs/inputs
- Input clamping diodes
- DTL/TTL compatible logic levels
- Alternate Military/Aerospace device (9601) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TL/F/6610~1

Order Number 9601DMQB, 9601FMQB, DM9601J, DM9601W or DM9601N See NS Package Number J14A, N14A or W14B

Function Table

	inp	uts		Out	puts
A1	A2	B1	B2	Q	Q
Н	Н	Х	Х	L	Н
Х	Χ	L	Х	L	Н
X	X	X	L	L	Н
L	Χ	Н	Н	L	Н
L	Х	1	Н		ᇺ
L	Х	Н	1	1.	Ţ
Х	L	Н	Н	L	Н
Х	L	1	Н	1	J
Х	L	Н	1	1	┰
Н	\downarrow	Н	Н	7	T
1	↓	Н	Н		Ţ
1	н	Н	Н	\int	T

H = High Logic Level

L = Low Logic Level

K = Either Low or High Logic Level

1 = Low to High Level

Transition

↓ = High to Low Level

__ = Positive Pulse

□ = Negative Pulse

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter -			Military	·		Commerc	ial	Units
Cymbol			Min	Nom	Max	Min	Nom	Max	011110
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	V _{IH} High Level Input Voltage	$T_A = -55^{\circ}C$	2						
		T _A = 0°C				1.9			
		T _A = 25°C	1.7			1.8			V
		T _A = 75°C				1.6			
		T _A = 125°C	1.5						
V _{IL}	Low Level Input	$T_A = -55^{\circ}C$			0.85				
	Voltage	T _A = 0°C						0.85	
		T _A = 25°C			0.9			0.85	V
		T _A = 75°C						0.85	1
		T _A = 125°C			0.85				
Юн	High Level Output Current				-0.72			-0.96	mA
loL	Low Level Output Current				10			12.8	mA
TA	Free Air Operating	Temperature	-55		125	0		75	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	(Note 3)	Min	Typ (Note 1)	Max	Units
ν _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	٧	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min, (N)$	2.4			٧	
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	MIL			0.4	
	Voltage V _{IL} = Max, V _{IH} = Min (Note 4)	сом			0.45	٧	
1 _{IH}	High Level Input Current	V _{CC} = Max, V _I = 4.5V				60	μΑ
l _{IL}	Low Level Input	V _{CC} = Max	$MIL V_{IN} = 0.40V$			-1.6	mA
	Current	$COM V_{IN} = 0.45V$				-1.6	
los	Short Circuit	V _{CC} = Max	MIL	-10		-40	mA
	Output Current	(Notes 2 and 4)	СОМ	-10		-40	
lcc	Supply Current	V _{CC} = Max				25	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: Unless otherwise noted, $R_X = 10k$ between PIN 13 and V_{CC} on all tests.

Note 4: Ground PIN 11 for VoL test on PIN 6, VoH and IoS tests on PIN 8. Open PIN 11 for VoL test on PIN 8, VoH and IoS tests on PIN 6.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	Negative Trigger Input to True Output	$C_L = 15 \text{ pF}$ $C_X = 0$ $R_X = 5 \text{ k}\Omega$		40	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Negative Trigger Input to Complement Output			40	ns
t _{PW(MIN)}	Minimum True Output Pulse Width				65	ns
t _{PW}	Pulse Width		$R_X = 10 \text{ k}\Omega$ $C_X = 1000 \text{ pF}$	3.08	3.76	μs
C _{STRAY}	Maximum Allowable Wiring Capacitance		Pin 13 to GND		50	pF
R _X	External Timing Resistor		DM96		25	kΩ
R _X	External Timing Resistor		DM86		50	kΩ

Operating Rules

- 1. An external resistor R_X and an external capacitor C_X are required for operation. The value of R_X can vary between the limits shown in switching characteristics. The value of C_X is optional and may be adjusted to achieve the required output pulse width.
- 2. Output pulse width tpW may be calculated as follows:

$$t_{PW} = K\,R_X C_X \left[1 + \frac{0.7}{R_X}\right] \text{(for } C_X > 10^3\,\text{pF)}$$
 $K \approx 0.34$

 R_X in $k\Omega$, C_X in pF and t_{PW} in ns. (For $C_X < 10^3$ pF, see curve.)

- 3. R_X and C_X must be kept as close as possible to the circuit in order to minimize stray capacitance and noise pickup. If remote trimming is required, R_X may be split up such that at least R_{X(MIN)} must be as close as possible to the circuit and the remote portion of the trimming resistor R < R_{X(MAX)} R_X.
- 4. Set-up time (t_1) for input trigger pulse must be > 40 ns. (See *Figure 1*).

Release time (t_2) for input trigger pulse must be > 40 ns. (See *Figure 2*).




FIGURE 1




FIGURE 2

Retrigger pulse width (see Figure 3) is calculated as follows:

$$t_W = t_{PW} + t_{PLH} = K \, R_X C_X \left[1 \, + \frac{0.7}{R_X} \right] + \, t_{PLH} \label{eq:tw}$$





FIGURE 3

Typical "K" Coefficient Variation vs Timing Capacitance


The multiplicative factor "K" varies as a function of the timing capacitor, C_{X} . The graph below details this characteristic:





TL/F/6610-5


*For further detailed device characteristics and output performance, please refer to the NSC one-shot application note, AN-366.


Typical Performance Characteristics















Schematic Diagram



TL/F/6610-7

9602/DM9602 Dual Retriggerable, Resettable One Shots

General Description


These dual resettable, retriggerable one shots have two inputs per function; one which is active high, and one which is active low. This allows the designer to employ either leading-edge or trailing-edge triggering, which is independent of input transition times. When input conditions for triggering are met, a new cycle starts and the external capacitor is allowed to rapidly discharge and then charge again. The retriggerable feature permits output pulse widths to be extended. In fact a continuous true output can be maintained by having an input cycle time which is shorter than the output cycle time. The output pulse may then be terminated at any time by applying a low logic level to the RESET pin. Retriggering may be inhibited by either connecting the Q output to an active high input, or the $\overline{\mathbb{Q}}$ output to an active low input.

Features

- 70 ns to ∞ output width range
- Resettable and retriggerable—0% to 100% duty cycle
- TTL input gating—leading or trailing edge triggering
- Complementary TTL outputs
- Optional retrigger lock-out capability
- Pulse width compensated for V_{CC} and temperature variations
- Alternate Military/Aerospace device (54xxx) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram

Dual-In-Line Package



TL/F/6611-1

Order Number 9602DMQB, 9602FMQB or DM9602N See NS Package Number J16A, N16E or W16A

Function Table

	Pin No's.	Operation	
Α	В	CLR	Operation
H→L	L	Н	Trigger
н	L→H	Н	Trigger
X	Х	L	Reset

H = High Voltage Level

L = Low Voltage Level

X = Don't Care

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Military -55°C to +125°C

Commercial 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			Military			Commerci	al	Units
Cynnoon			Min	Nom	Max	Min	Nom	Max	Omito
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	H High Level Input	$T_A = -55^{\circ}C$	2						
	Voltage	T _A = 0°C				1.9			
		$T_A = 25^{\circ}C$	1.7			1.8			٧
		T _A = 75°C				1.65			
		$T_A = 125^{\circ}C$	1.5						
V _{IL}	Low Level Input	$T_A = -55^{\circ}C$			0.85				
	Voltage	T _A = 0°C						0.85	
		$T_A = 25^{\circ}C$			0.9			0.85	V
		$T_A = 75^{\circ}C$						0.85	
		T _A = 125°C			0.85				
Іон	High Level Output	Current			-0.8			-0.8	mA
loL	Low Level Output (Current			16			16	mA
T _A	Free Air Operating	Temperature	-55		125	0		75	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions (N	lote 3)	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$ (Note 4)		2.4			٧
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	MIL			0.4	
Volta	Voltage	$V_{IL} = Max, V_{IH} = Min$ (Note 4)	СОМ			0.45	٧
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 4.5V$				60	μΑ
կլ	Low Level Input	V _{CC} = Max	$MIL V_I = 0.40V$			-1.6	
	Current		$COM V_I = 0.45V$			-1.6	^
		V _{CC} = Min	$MIL V_I = 0.40V$			-1.24	mA
			$COM V_1 = 0.45V$			-1.41	
los	Short Circuit	$V_{CC} = Max, V_{OUT} = 1V$	MIL			-25	A
	Output Current	(Notes 2 and 4)	СОМ			-35	mA
Icc	Supply Current	V _{CC} = Max	MIL		39	45	m/
			СОМ		39	50	1 111/-

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.


Note 3: Unless otherwise noted, $R_X = 10k$ for all tests.

Note 4: Ground PIN 1(15) for V_{OL} on PIN 7(9) or V_{OH} and I_{OS} on PIN 6(10) and apply momentary ground to PIN 4(12). Open PIN 1(15) for V_{OL} on PIN 6(10) or V_{OH} and I_{OS} on PIN 7(9).


Switching Characteristics $V_{CC} = 5V$, $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter		Conditions	Mili	tary	Commercial		Units
Cymbol			Conditions	Min	Max	Min	Max	Units
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Negative Trigger Input to True Output			35		40	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	Negative Trigger Input To Complement Output	$C_L = 15 \text{ pF}$ $C_X = 0$ $R_X = 5 \text{ k}\Omega$		43		48	ns
t _{PW} (MIN)	Minimum True Output Pulse Width				90		100	
	Minimum Complement Pulse Width				100		110	ns
t _{PW}	Pulse Width		$R_X = 10 \text{ k}\Omega$ $C_X = 1000 \text{ pF}$	3.08	3.76	3.08	3.76	μs
C _{STRAY}	Maximum Allowable Wiring Capacitance		Pins 2, 14 to GND		50		50	pF
R _X	External Timing Resistor			5	25	5	50	kΩ

Logic Diagrams



TL/F/6611-2



TL/F/6611-3

Operating Rules

- 1. An external resistor (R_X) and external capacitor (C_X) are required as shown in the Logic Diagram.
- 2. The value of C_X may vary from 0 to any necessary value available. If, however, the capacitor has leakages approaching 3.0 μ A or if stray capacitance from either terminal to ground is more than 50 pF, the timing equations may not represent the pulse width obtained.
- 3. The output pulse with (t) is defined as follows:

$$t = K\,R_X C_X \left[1 + \frac{1}{R_X} \right] \ \ \, \begin{array}{l} for\, C_X > 10^3 \,pF \\ K \approx 0.34 \end{array} \label{eq:total_total_total_total_total}$$

where: R

 R_X is in $\mathsf{k}\Omega,\,\mathsf{C}_\mathsf{X}$ is in $\mathsf{p}\mathsf{F}$

t is in ns

for $C_X < 10^3$ pF, see Figure 1.

for K vs C_X see Figure 6.

- 4. If electrolytic type capacitors are to be used, the following three configurations are recommended:
 - A. Use with low leakage capacitors:

The normal RC configuration can be used predictably only if the forward capacitor leakage at 5.0V is less than 3 μ A, and the inverse capacitor leakage at 1.0V is less than 5 μ A over the operational temperature range.


4

Operating Rules (Continued)

B. Use with high inverse leakage current electrolytic capacitors:

The diode in this configuration prevents high inverse leakage currents through the capacitor by preventing an inverse voltage across the capacitor. The use of this configuration is not recommended with retriggerable operation.

$$t \approx 0.3 \, RC_X$$



TL/F/6611-5

C. Use to obtain extended pulse widths:

This configuration can be used to obtain extended pulse widths, because of the larger timing resistor allowed by beta multiplication. Electrolytics with high inverse leakage currents can be used.

R < R_{X} (0.7) (h_{FE} Q1) or < 2.5 M Ω , whichever is the lesser

$$R_X$$
 (min) $< R_Y < R_X$ (max)

(5 k
$$\Omega \le R_Y \le$$
 10 k Ω is recommended)

Q1: NPN silicon transistor with hFE requirements of above equations, such as 2N5961 or 2N5962.

t ≈ 0.3 RC_X

VCC

Ry

Q1

(14)

PIN 2

(15)


Cy

PIN 1

TL/F/6611-6


This configuration is not recommended with retriggerable operation.

5. To obtain variable pulse width by remote trimming, the following circuit is recommended:



TL/F/6611-7

 Under any operating condition, C_X and R_X (min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup. 7. Input Trigger Pulse Rules (See Triggering Truth Table)



TL/F/6611-8


Input to Pin 5(11),

(Pin 3(13) = HIGH)

Pin 4(12) = LOW

 t_1 , $t_3 = Min$. Positive Input Pulse Width > 40 ns

t₂, t₄ = Min. Negative Input Pulse Width > 40 ns



TL/F/6611-9


Input to Pin 4(12)

(Pin 3(13) = HIGH)

Pin 5(11) = HIGH


8. The retriggerable pulse width is calculated as shown be-

$$t_W = t + t_{PLH} = K R_X C_X \left(1 + \frac{1}{R_Y}\right) + t_{PLH}$$



The retrigger pulse width is equal to the pulse width (t) plus a delay time. For pulse widths greater than 500 ns, t_W can be approximated as t. Retriggering will not occur if the retrigger pulse comes within $\approx 0.3 \, C_X$ (ns) after the initial trigger pulse (i.e., during the discharge cycle).

 Reset Operation—An overriding clear (active LOW level) is provided on each one shot. By applying a LOW to the reset, any timing cycle can be terminated or any new cycle inhibited until the LOW reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held LOW.




TL/F/6611-11

10. V_{CC} and Ground wiring should conform to good high frequency standards so that switching transients on V_{CC} and Ground leads do not cause interaction between one shots. Use of a 0.01 to 0.1 μF bypass capacitor between V_{CC} and Ground located near the DM9602 is recommended.


*For further detailed device characteristics and output performance, please refer to the NSC one-shot application note, AN-366.

Typical Performance Characteristics




TL/F/6611-12

FIGURE 1. Output Pulse Width vs Timing Resistance and Capacitance for $C_X < 10^3 \, pF$




TL/F/6611-14

FIGURE 3. Pulse Width vs Timing Resistor




TL/F/6611-16

FIGURE 5. Minimum Output Pulse Width vs Ambient Temperature




TL/F/6611-13

FIGURE 2. Normalized Output Pulse Width vs Ambient Temperature



TL/F/6611-15

FIGURE 4. Normalized Output Pulse Width vs Supply Voltage



TL/F/6611-1

FIGURE 6. Typical "K" Coefficient Variation vs Timing Capacitance




DM96101 Quad 2-Input Positive NAND Buffer with Open-Collector Output

General Description

The DM96101 is similar to the 54/7439, except that the outputs are specified at three levels of I_{OL} ; in the HIGH state the I_{OH} current is specified at two levels of V_{OH} . During switching transitions, output current change rate is typically 4.0 mA/ns.

Connection Diagram



Order Number DM96101N Se NS Package Number N14A TL/F/9799-1

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V Operating Free Air Temperature Range 0°C to +70°C Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5,25	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
loн	High Level Output Current			-0.05	mA
loL	Low Level Output Current			16	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V ₁	Input Clamp Voltage	V _{CC} = Min, I ₁	= -12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IL} = Max$	_H = Max	2.4	3.4		٧
V _{OL}	Low Level	V _{CC} = Min,	$I_{OL} = 48 \text{ mA}$			0.4	
	Output Voltage	$V_{IH} = V_{IN}$	$I_{OL} = 60 \text{ mA}$			0.5	V
			$I_{OL} = 80 \text{ mA}$			0.6	
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
l _{IH}	High Level Input Current	V _{CC} = Max	$V_{IN} = 2.4V$			40	μΑ
			$V_{IN} = 5.5V$			1000	μπ
1լ_	Low Level Input Current	V _{CC} = Max, V	_{IN} = 0.4V			-1.6	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-18		-57	mA
ICCH	Supply Current with Outputs High	V _{CC} = Max, V _{IN} = 0V				8.5	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max, V	_{IN} = Open			54	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$C_L = 45 \text{ pF}$ $R_L = 120\Omega$		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			25	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.



Section 5
TTL - Low Power



Section 5—TTL - Low Power

TTL (Low Power)—Mil/Aero	
DM54L00 Quad 2-Input NAND Gate	5-3
DM54L02 Quad 2-Input NOR Gate	5-5
DM54L04 Hex Inverter	5-7
DM54L10 Triple 3-Input NAND Gate	5-9
DM54L72 AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary	
Outputs	5-11
DM54L73 Dual J-K Flip-Flop with Clear and Complementary Outputs	5-14
DM54L74 Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear, and Complementary	
Outputs	5-17
DM54L93 4-Bit Binary Counter	5-20
DM54L95 4-Bit Parallel Access Shift Register	5-23
DM54L98 4-Bit Data Selector/Storage Register	5-26
93L00 4-Bit Universal Shift Register	5-28
93L01 1-of-10 Decoder	5-33
93L08 Dual 4-Bit Latch	5-36
93L09 Dual 4-Input Multiplexer	5-39
93L10 BCD Decade Counter/4-Bit Binary Counter	5-42
93L12 8-Input Multiplexer	5-48
93L14 Quad Latch	5-52
93L16 BCD Decade Counter/4-Bit Binary Counter	5-42
93L21 Dual 1-of-4 Decoder	5-56
93L22 Quad 2-Input Multiplexer	5-59
93L24 5-Bit Comparator	5-62
93L28 Dual 8-Bit Shift Register	5-65
93L34 8-Bit Addressable Latch	5-69
93L38 8-Bit Multiple Port Register	5-74
96L02 Dual Retriggerable Resettable Monostable Multivibrator (One-Shot)	5-78




DM54L00 Quad 2-Input NAND Gates

General Description

This device contains four independent gates each of which performs the logic NAND function.

Connection Diagram



Order Number DM54L00J or DM54L00W See NS Package Number J14A or W14B

Function Table

	$Y = \overline{AB}$								
Inp	Inputs Ou								
Α	В	Υ							
L	L	Н							
) L	Н	Н							
) н	L	Н							
Н	Н	L							

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 8V Input Voltage 5.5V

Operating Free Air Temperature Range

DM57L -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Symbol	r ai ailletei	Min	Nom	Max	Onits
Vcc	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.7	V
l _{OH}	High Level Output Current			-0.2	mA
I _{OL}	Low Level Output Current			2	mA
TA	Free Air Operating Temperature	-55		125	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _{OH}	High Level Ouput Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.4	3.3		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.15	0.3	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			0.1	mA
IIH	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			10	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.3V$			-0.18	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-3		-15	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max		0.44	0.8	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max		1.16	2.04	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one should be shorted at a time.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)


Symbol	Parameter	Conditions	Min	Max	Units
^t PLH	Propagation Delay Low to High Level Output	$R_L = 4 k\Omega$ $C_L = 50 pF$		60	ns
t _{PHL}	Propagation Delay High to Low Level Output			60	ns

DM54L02 Quad 2-Input NOR Gates

General Description

This device contains four independent gates each of which performs the logic NOR function.

Connection Diagram



Order Number DM54L02J or DM54L02W See NS Package Number J14A or W14B TL/F/6656-1

Function Table

$$Y = \overline{A + B}$$

Inputs		Output
А В		Y
L	L	Н
L	Н	L
Н	L	L
Н	Н	L

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 8V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54L -55°C to +125°C
Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
	T di diffetter	Min	Nom	Max	O.III.S
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.7	٧
Іон	High Level Output Current			-0.2	mA
loL	Low Level Output Current			2	mA
TA	Free Air Operating Temperature	-55		125	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.4	3.3		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.15	0.3	V
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.4V$			10	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.3V$			-0.18	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-3		-15	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max		0.8	1.6	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max		1.4	2.6	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$R_L = 4 k\Omega$ $C_L = 50 pF$		60	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			60	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.


Note 2: Not more than one output should be shorted at a time.

DM54L04 Hex Inverting Gate

General Description

This device contains six independent gates each of which performs the logic INVERT function.

Connection Diagram



Order Number DM54L04J or DM54L04W See NS Package Number J14A or W14B TL/F/6616-1

Function Table

$Y = \overline{A}$					
Input	Output				
Α	Υ				
L	Н				
Н	L				

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 8V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54L -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54L04			
	Tarameter	Min	Nom	Max	Units	
Vcc	Supply Voltage	4.5	5	5.5	V	
V _{IH}	High Level Input Voltage	2			V	
V _{IL}	Low Level Input Voltage			0.7	V	
Іон	High Level Output Current			-0.2	mA	
I _{OL}	Low Level Output Current			2	mA	
TA	Free Air Operating Temperature	-55		125	°C	

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.4	3.3		٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min I _{OL} = Max V _{IH} = Min		0.15	0.3	٧
I _I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			0.1	mA
l _{ін}	High Level Input Current	V _{CC} = Max, V _I = 2.4V			10	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.3V$			-0.18	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-3		-15	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max		0.6	1.2	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max		1.7	3.06	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$R_L = 4 k\Omega,$ $C_L = 50 pF$		60	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			60	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time.




DM54L10 Triple 3-Input NAND Gates

General Description

This device contains three independent gates each of which performs the logic NAND function.

Connection Diagram



Order Number DM54L10J or DM54L10W See NS Package Number J14A or W14B TL/F/6619-1

Function Table

$$Y = \overline{ABC}$$

	Inputs	Output	
Α	В	C	Υ
Х	X	L	Н
Х	L	Х	Н
L	X	х	н
н	Н	Н	L

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 8V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54L -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
- Cynnbol	raiametei	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.5	5	5.5	٧
V _{IH}	High Level Input Voltage	2			٧
V _{IL}	Low Level Input Voltage			0.7	٧
Юн	High Level Output Current			-0.2	mA
IOL	Low Level Output Current			2	mA
TA	Free Air Operating Temperature	-55		125	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.4	3.3		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.15	0.3	٧
h	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			0.1	mA
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			10	μΑ
ИL	Low Level Input Current	$V_{CC} = Max, V_I = 0.3V$			-0.18	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-3		15	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max		0.33	0.6	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max		0.87	1.53	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$R_L = 4 k\Omega$, $C_L = 50 pF$		60	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			60	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

DM54L72 AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear and Complementary Outputs


General Description

This device contains a positive pulse triggered master-slave J-K flip-flop with complementary outputs. Multiple J and K inputs are ANDed together to produce the internal J and K function for the flip-flop. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the AND gates is transferred to the master. While the clock is high the AND gate

inputs are disabled. On the negative transition of the clock the data from the master is transferred to the slave. The logic state of the J and K inputs must not be allowed to change while the clock is in the high state. Data is transferred to the outputs on the falling edge of the clock pulse. A low logic level on the preset or clear inputs sets or resets the outputs regardless of the logic levels of the other inputs.

Connection Diagram

Dual-In-Line Package



Order Number DM54L72J or DM54L72W See NS Package Number J14A or W14B

Function Table

Inputs						Outputs	
PR	CLR	CLK	J (Note 1)	K (Note 1)	Q	Q	
L	Н	Х	Х	Х	Н	L	
Н	L	х	х	х	L	Н	
L	L	Х	X	Х	H*	H*	
н	Н	_77_	L	L	Q_o	\overline{Q}_{o}	
] H	Н	几	Н	L	Н	L	
н	Н		L	Н	L	Н	
Н	Н	77	Н	Н	Tog	ggle	

Note 1: J = (J1)(J2)(J3), K = (K1)(K2)(K3)

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

__ = Positive pulse. The J and K inputs must be held constant while the clock is high. Data is transferred to the outputs on the falling edge of the clock pulse.

 $\mathbf{Q}_{\mathbf{O}}=\mathbf{\bar{T}}$ The output logic level before the indicated input conditions were established.

* = This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (high) level.

Toggle = Each output changes to the complement of its previous level on each complete high level clock pulse.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage

5.5V

Operating Free Air Temperature Range

DM54L

-55°C to +125°C

Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guarateed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			Units		
			Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	٧	
V _{IH}	High Level Input Voltage	2			٧	
V _{IL}	Low Level Input Voltage	Clock			0.6	v
		Others			0.7	
loн	High Level Output Current			-0.2	mA	
loL	Low Level Output Current				2	mA
fCLK	Clock Frequency (Note 2)		0		6	MHz
t _W	Pulse Width (Note 2)	Clock High	100			
		Clock Low	100			ns
		Preset Low	100			113
		Clear Low	100			
tsu	Input Setup Time (Notes 1 & 2)		0↑			ns
t _H	Input Hold Time (Notes 1 & 2)		0 \			ns
T _A	Free Air Operating Temperature		-55		125	°C

Note 1: The symbols (↑, ↓) indicate the edge of the clock pulse used for reference: ↑ for rising edge, ↓ for falling edge.

Note 2: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.3		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$			0.15	0.3	٧
l _l	Input Current @ Max Input Voltage	V _{CC} = Max	J, K			100	
		$V_I = 5.5V$	Clear			200	μΑ
			Preset			200	
			Clock			200	
ΊΗ	High Level Input Current	V _{CC} = Max V _I = 2.4V	J, K			10	μΑ
			Clear			20	
			Preset			20	
			Clock			-200	
l _{IL}			J, K			-0.18	
			Clear			-0.36	mA
			Preset			-0.36	
		Clock			-0.36		
los	Short Circuit Output Current	V _{CC} = Max		-3		-15	mA
Icc	Supply Current	V _{CC} = Max (Note 2)			0.76	1.44	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement the clock input is grounded.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	B	From (Input)	$R_L = 4 k\Omega$		
	Parameter	To (Output)	Min	Max	Units
f _{MAX}	Maximum Clock Frequency		6		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Preset to Q		75	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to Q		150	ns
tpLH	Propagation Delay Level Output Low to High Level Output	Clear to Q		75	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		150	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or Q	10	75	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q	10	150	ns




DM54L73 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

General Description

This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is high, the data from the J and K inputs are

disabled. On the negative transition of the clock, the data from the master is transferred to the slave. The logic states of the J and K inputs must not be allowed to change while the clock is high. Data is transferred to the outputs on the falling edge of the clock pulse. A low logic level on the clear input will reset the outputs regardless of the logic states of the other inputs.

Connection Diagram



Order Number DM54L73J or DM54L73W See NS Package Number J14A or W14B

TL/F/6630-1

Function Table

	Inputs	Out	puts		
CLR	CLK	J	K	Q	Q
L	Х	Х	Х	L	Н
н	∫ _7_	L	L	QO	\overline{Q}_O
н		Н	L	Н	L
н		L	Н	L	Н
н	7.	Н	Н	Toggle	

- H = High Logic Level
- X = Either Low or High Logic Level
- L = Low Logic Level
- ¬□ = Positive pulse data. The J and K inputs must be held constant while
 the clock is high. Data is transferred to the outputs on the falling edge of the
 clock pulse.
- $\mathbf{Q}_{O}=$ The output logic level before the indicated input conditions were established.
- Toggle = Each output changes to the complement of its previous level on each complete high level clock pulse.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 Supply Voltage
 8V

 Input Voltage
 5.5V

 Storage Temperature Range
 -65°C to +150°C

Operating Free Air Temperature Range

DM54L -55°C to +125°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			DM54L73		Units
Symbol			Min	Nom	Max	Office
V _{CC}	Supply Voltage		4.5	5	5.5	٧
V _{IH}	High Level Input Voltage		2			٧
V _{IL}	Low Level Input Voltage	Low Level Input Voltage Clock			0.6	.,
		Others			0.7	V
Іон	High Level Output Current				-0.2	mA
loL	Low Level Output Current				2	mA
fcLK	Clock Frequency (Note 2)		0		6	MHz
t _W	Pulse Width (Note 2)	Clock High	100			
		Clock Low	100			ns
		Clear Low	100			
tsu	Input Setup Time (Notes 1 & 2)		01			ns
t _H	Input Hold Time (Notes 1 & 2)	Input Hold Time (Notes 1 & 2)				ns
TA	Free Air Operating Temperatu	ıre	-55		125	°C

Note 1: The symbols (\uparrow, \downarrow) indicate the edge of the clock pulse used for reference: \uparrow for rising edge, \downarrow for falling edge.

Note 2: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.3		٧
V _{OL}	Low Level Voltage Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$			0.15	0.3	٧
lı	Input Current @ Max	V _{CC} = Max	J, K			100	
	Input Voltage	$V_{l} = 5.5V$	Clear			200	μΑ
		Clock				200	
liH	High Level Input	V _{CC} = Max	J, K			10	
	Current	$V_i = 2.4V$	Clear			20	μΑ
			Clock			-200	
l _{IL}	Low Level Input	V _{CC} = Max	J, K			-0.18	
	Current	$V_1 = 0.3V$	Clear			-0.36	mA
			Clock			-0.36	
los	Short Circuit Output Current	V _{CC} = Max		-3		-15	mA
lcc	Supply Current	V _{CC} = Max (Note 2)			1.5	2.88	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock is grounded.

$\textbf{Switching Characteristics} \ \textit{V}_{CC} = 5 \textit{V} \ \textit{and} \ \textit{T}_{A} = 25 ^{\circ} \textit{C} \ (\text{See Section 1 for Test Waveforms and Output Load})$

0		From (Input)	$\mathbf{R_L} = 4 \mathbf{k} \Omega$	I lada	
Symbol	Parameter	To (Output)	Min	Max	Units
f _{MAX}	Maximum Clock Frequency		6		MHz
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		150	ns
tpLH	Propagation Delay Time Low to High Level Output	Clear to Q		75	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or Q	10	75	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q	10	150	ns


DM54L74 Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear, and Complementary Outputs

General Description

This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input

may be changed while the clock is low or high without affecting the outputs as long as the data setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Connection Diagram



Order Number DM54L74J or DM54L74W See NS Package Number J14A or W14B

TL/F/6631-1

Function Table

	Inp	Out	puts		
PR	CLR	Q	Q		
L	н	Х	х	н	L
Н	L	X	X	L	н (
L	L	X	X	H*	H*
Н	Н	1 ↑	Н	Н	L
Н	н	1	L	L	н
Н	Н	L	×	QO	\overline{Q}_O

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

1 = Positive-going transition.

 $\mathbf{Q}_{O}=$ The output logic level of \mathbf{Q} before the indicated input conditions were established.

* = This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs returned to their inactive (high) level.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 8V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54L -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter -			DM54L74		Units
Symbol	raiamete	rarameter -		Nom	Max	Office
V _{CC}	Supply Voltage		4.5	5	5.5	٧
V _{IH}	High Level Input Voltage		2			٧
VIL	Low Level Input Voltage				0.7	٧
Юн	High Level Output Curren	t			-0.2	mA
loL	Low Level Output Current				2	mA
folk	Clock Frequency (Note 2)		0		6	MHz
t _W	Pulse Width (Note 2)	Clock High	75			
		Clock Low	75			ns
		Preset Low	75			113
		Clear Low	75			
tsu	Input Setup Time (Notes 1 & 2)		50↑			ns
t _H	Input Hold Time (Notes 1	Input Hold Time (Notes 1 & 2)				ns
TA	Free Air Operating Tempe	erature	-55		125	°C

Note 1: The symbol (1) indicates the rising edge of the clock pulse is used for reference.

Note 2: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted
--

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$		2.4	3.3		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IL} = Max, V_{IH}$			0.15	0.3	٧
ł _l	Input Current @ Max	V _{CC} = Max	D			100	
	Input Voltage	$V_{\parallel} = 5.5V$	Clear			300	
			Preset			200	μΑ
			Clock			200	
lıн	High Level Input	V _{CC} = Max	D			10	
	Current	$V_{l} = 2.4V$	Clear			30	
			Preset			20	μΑ
			Clock			20	
l _Ι L	Low Level Input	V _{CC} = Max	D			-0.18	
	Current	V _I = 0.3V	Clear			-0.36	4
			Preset			-0.18	mA
			Clock			-0.36	
los	Short Circuit Output Current	V _{CC} = Max		-3		-15	mA
Icc	Supply Current	V _{CC} = Max (N	ote 2)		1.6	3	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

$\textbf{Switching Characteristics} \ \ \text{at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

O	Parameter	From (Input)	$R_L = 4 k\Omega$,	C _L = 50 pF	
Symbol	Parameter	To (Output)	Min	Max	Units
f _{MAX}	Maximum Clock Frequency		6		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Preset to Q		60	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to Q		120	ns
tpLH	Propagation Delay Time Low to High Level Output	Clear to Q		60	ns
^t PHL	Propagation Delay Time High to Low Level Output	Clear to Q		120	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or Q	10	90	ns
^t PHL	Propagation Delay Time High to Low Level Output	Clock to Q or Q	10	120	ns



DM54L93 Decade, Divide-by-12, and Binary Counters

General Description

Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-eight.


To use their maximum count length (decade, divide-by-twelve, or four-bit binary), the B input is connected to the \mathbf{Q}_{A} output. The input count pulses are applied to input A and the outputs are as described in the appropriate truth table.

Features

- Typical power dissipation 16 mW
- Count frequency 15 MHz

Connection Diagram

Dual-In-Line Package



Order Number DM54L93J or DM54L93W See NS Package Number J14A or W14B

Function Tables

COUNT SEQUENCE (See Note A)

Count		Output						
Journ	Q_D	QC	QB	Q _A				
0	L	L	L	L				
1	L	L	L	Н				
2	L	L	Н	L				
3	L	L	Н	Н				
4	L	Н	L	L				
5	L	Н	L	Н				
6	L	Н	Н	L				
. 7	L	Н	н	Н				
8	н	L	L	L				
9	н	L	L	Н				
10	н	L	Н	L				
11	Н	L	Н	Н				
12	н	Н	L	L				
13	н	Н	L	Н				
14	Н	Н	Н	L				
15	Н	Н	Н	Н				

RESET/COUNT TRUTH TABLE (Note B)

Reset	Inputs		Out	tput		
R0(1)	R0(2)	QD QC QB Q				
Ξ	Н	L	L	L	L	
L	Х	COUNT				
Х	L		CO	UNT		

Note A: Output QA is connected to input B

Note B: H = High Level, L = Low Level, X = Don't Care.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 8V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54L -55°C to +125°C Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		1	DM54L93		
Symbol	Parameter	Parameter		Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	٧
V _{IH}	High Level Input Voltage		2			٧
V _{IL}	Low Level Input Voltage				0.7	٧
Іон	High Level Output Current				-0.2	mA
l _{OL}	Low Level Output Current				2	mA
f _{CLK}	Clock Frequency (Note 5)		0		6	MHz
t _W	Pulse Width (Note 5)	Α	90			
		В	90			ns
		Reset	200			
t _{REL}	Reset Release time (Note 5)		200			ns
T _A	Free Air Operating Tempe	erature	-55		125	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$ (Note 4)			0.15	0.3	V
l _l	Input Current @ Max	V _{CC} = Max	Reset			0.1	
	Input Voltage	$V_l = 5.5V$	Α			0.2	mA
			В			0.2	
lін	High Level Input	V _{CC} = Max	Reset			10	
	Current	$V_I = 2.4V$	Α			20	μΑ
			В			20	
IIL	Low Level Input	V _{CC} = Max	Reset			-0.18	
	Current	$V_I = 0.3V$	Α			-0.36	mA
			В			-0.36	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-3		-15	mA
Icc	Supply Current	V _{CC} = Max (Note 3)				5.5	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: ICC is measured with all outputs open, R0 inputs grounded following momentary connection to 4.5V and all other inputs grounded.


Note 4: QA outputs are tested at I_{OL} = max plus the limit value of I_{IL} for the B input. This permits driving the B input while maintaining full fan-out capability.

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Dava-mata-	From (Input)	$\mathbf{R_L} = 4 \mathbf{k} \Omega$,		
	Parameter	To (Output)	Min	Max	Units
fMAX	Maximum Clock Frequency	A to Q _A	6		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _D		400	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _D		400	ns

Logic Diagram



TL/F/6637-2

The J and K inputs shown without connection are for reference only and are functionally at a high level.

DM54L95 4-Bit Parallel Access Shift Registers

General Description

These 4-bit registers feature parallel and serial inputs, parallel output, mode control, and two clock inputs. The registers have three modes of operation.

Parallel (broadside) load

Shift right (the direction QA toward QD)

Shift left (the direction QD toward QA)

Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.

Shift right is accomplished on the high-to-low transition of clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock 2 when the

mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop (Q_D to input C, etc.) and serial data is entered at input D. The clock input may be applied simultaneously to clock 1 and clock 2 if both modes can be clocked from the same source.


Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the truth table will also ensure that register contents are protected.

Features

- Typical maximum clock frequency 14 MHz
- Typical power dissipation mW

Connection Diagram

Dual-In-Line Package



Order Number DM54L95J or DM54L95W See NS Package Number J14A or W14B

TL/F/6638-1

Function Table

	Inputs					Out	puts				
Mode	Clo	cks	Serial		Para	llel		QA	QB	Qc	Q_{D}
Control	2 (L)	1 (R)	001141	Α	В	С	D		~6		ں۔
Н	Ι	X	Х	Х	X	X	Х	Q _{AO}	Q _{BO}	QCO	ğ
(н і	↓	Х	X	a	b	С	d	a	b	С	d
(н	↓	Х	Х	Q _B †	Q _C †	Q_D^{\dagger}	d	Q _{Bn}	Q_{Cn}	Q_{Dn}	d
\ L	L	Н	Х	X	X	X	Х	QAO	Q_{BO}	Q_{CO}	Q _{DO}
) L]	Х	\downarrow	H	X	Х	Х	Х	Н	Q_{An}	Q_{Bn}	Q_{Cn}
L	Х	\downarrow	L	X	Х	Х	Х	L	Q_{An}	Q_{Bn}	Q_{Cn}
1 1	L	L	X	X	Х	Х	Х	Q _{AO}	Q_{Bn}	Q_{CO}	Q_{DO}
↓	L	L	X	X	Х	Х	Χ	QAO	Q_{BO}	Q_{CO}	Q_{DO}
↓	L	Н	X	X	Х	Х	Х	QAO	Q_{BO}	Q_{CO}	Q_{DO}
1 1	Н	L	X	Х	Х	Х	Χ	QAO	Q_{BO}	Q_{CO}	Q_{DO}
	Н	Н	X	Х	Х	Х	X	Q _{AO}	Q _{BO}	QCO	Q _{DO}

†Shifting left requires external connection of QB to A, QC to B, QD to C. Serial data is entered at input D.

H = High Level (Steady State), L = Low Level (Steady State), X = Don't Care (Any input, including transitions).

 \downarrow = Transition from high to low level. \uparrow = Transition from low to high level.

a, b, c, d, = The level of steady state input at inputs A, B, C, or D, respectively.

Q_{AO}, Q_{BO}, Q_{CO}, Q_{DO} = The level of Q_A, Q_B, Q_C, or Q_D, respectively, before the indicated steady state input conditions were established. Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn} = The level of Q_A, Q_B, Q_C, or Q_D, respectively, before the most recent ↓ transition of the clock.

5-23

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 8V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54L -55°C to +125°C
Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54L95			
Oyiiiboi	i didiletei	Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.5	5	5.5	٧
VIH	High Level Input Voltage		2			٧
V _{IL}	Low Level Input Voltage				0.7	٧
Іон	High Level Output Current	High Level Output Current			-0.2	mA
loL	Low Level Output Current				2	mA
f _{CLK}	Clock Frequency (Note 1)		0		6	MHz
t _{W(CLK)}	Pulse Width of Clock (Note 1)		90			ns
t _{SU}	Data Setup Time (Note 1)		50			ns
t _{EN}	Time to Enable	Clock 1	120			ns
	Clock (Note 1)	Clock 2	100			ns
t _H	Data Hold Time (Note 1)		0			ns
t _{IN}	Time to Inhibit Clock 1 or Clock 2 (Note 1)		0			ns
T _A	Free Air Operating Temperature		-55		125	°C

Note 1: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VoH	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.1		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$			0.13	0.3	٧
f _l	Input Current @ Max	V 5 5V	Mode			0.2	mA
	Input Voltage		Others			0.1	""
l _{IH}	High Level Input	V _{CC} = Max	Mode			20	μА
	Current	$V_{\parallel} = 2.4V$	Others			10	μ.,
I _{IL}	Low Level Input	V _{CC} = Max	Mode			-0.36	mA
	Current	V _I = 0.3V	Others			-0.18	"
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-3		-15	mA
Icc	Supply Current	V _{CC} = Max (Note 3)			4.8	8	mA

Note 1: All typicals are at V_{CC} = 5V, T_A 25°C


Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5V; and a momentary 3V, then ground, applied to both clock inputs.

Switching Characteristics at	$V_{CC} = 5V$ and T_A 25°C (See Section 1 for Test Waveforms and Output Load)
------------------------------	---

0		From (Input)	$\mathbf{R_L}=4\Omega$,		
Symbol	Parameter	To (Output)	Min	Max	Units
f _{MAX}	Maximum Clock Frequency		6		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Output		90	ns
tPHL	Propagation Delay Time High to Low Level Output	Clock to Output		90	ns

Logic Diagram



TL/F/6638-2



DM54L98 4-Bit Storage Register

General Description

This data selector/storage register is composed of four S-R master-slave flip-flops, four AND-OR INVERT gates, one buffer, and six inverter/drivers.

When the word select input is low, word 1 (A1, B1, C1, D1) is applied to the flip-flops. A high level input to word select will cause the selection of word 2 (A2, B2, C2, D2). The selected word is shifted to the output terminals on the negative-going edge of the clock pulse.

Typical clock frequency is 12 MHz.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 5.5V

Input Voltage Operating Free Air Temperature Range


DM54L

-55°C to +125°C -65°C to +150°C Storage Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.


Connection Diagram

Logic Diagram



TL/F/6639-1

Order Number DM54L98J or DM54L98W See NS Package Number J16A or W16A



Recommended Operating Conditions

Symbol	Parameter			DM54L98			
Symbol	Faramete	Min	Nom	Max	Units		
V _{CC}	Supply Voltage		4.5	5	5.5	٧	
V _{IH}	High Level Input Voltage		2			٧	
V _{IL}	Low Level Input Voltage				0.7	٧	
Юн	High Level Output Curren	nt			-0.2	mA	
loL	Low Level Output Curren	t			2	mA	
fCLK	Clock Frequency (Note 4))	0		6	MHz	
t _W	Clock Pulse Width (Note	4)	100	65		ns	
tsu	Setup Time (Note 4)	Data High	100				
		Data Low	120]	
		Select High	150			ns	
		Select Low	100				
T _A	Free Air Operating Tempo	erature	-55		125	°C	

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IL} = Max, V_{IH} = Min$		0.15	0.3	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_{\parallel} = 5.5V$			0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			10	μΑ
HL	Low Level Input Current	$V_{CC} = Max, V_1 = 0.3V$			-0.18	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 3)	-3		-15	mA
Icc	Supply Current	V _{CC} = Max (Note 2)		6	8	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: I_{CC} is measured with all outputs open and all inputs grounded.

Note 3: Not more than one output should be shorted at a time.

Note 4: $T_A = 25$ °C and $V_{CC} = 5V$.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

0	Davamatau	From (Input)	$R_L = 4 k\Omega$	Malaa	
Symbol	Parameter	To (Output)	Min	Max	Units
f _{MAX}	Maximum Clock Frequency		6	1	MHz
tpLH	Propagation Delay Time Low to High Level Output	Clock to Output		80	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Output		100	ns



93L00 4-Bit Universal Shift Register

General Description


The 93L00 is a 4-bit universal shift register. As a high speed multifunctional sequential logic block, it is useful in a wide variety of register and counter applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers.

Features

- Asynchronous master reset
- J, K inputs to first stage

Connection Diagram

Logic Symbol



TL/F/9576-

Order Number 93L00DMQB or 93L00FMQB See NS Package Number J16A or W16A

Pin Names	Description
PE	Parallel Enable Input (Active LOW)
P0-P3	Parallel Inputs
J	First Stage J Input (Active HIGH)
₹	First Stage K Input (Active LOW)
CP	Clock Pulse Input (Active Rising Edge)
MR	Master Reset Input
Q0-Q3	Parallel Outputs
Q 3	Complementary Last Stage Output

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

MIL -65°C to +125°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Ì	93L00 (MIL)		Units
Зуппрог	Parameter	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	٧
V _{iH}	High Level Input Voltage	2			٧
V _{IL}	Low Level Input Voltage			0.7	٧
Іон	High Level Output Voltage			-0.4	mA
l _{OL}	Low Level Output Current			4.8	mA
T _A	Free Air Operating Temperature	-55		125	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW, J, K and P0-P3 to CP	60 60			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW, J, K and P0-P3 to CP	0			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW, PE to CP	68 68			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW, PE to CP	0			ns
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	38 38			ns
t _w (L)	MR Pulse Width LOW	53			ns
t _{rec}	Recovery Time, MR to CP	70			ns

Electrical CharacteristicsOver recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -10 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$				0.3	٧
l ₁	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$	Inputs			20	
			СР			40	μΑ
			PE			46	
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.3V$	Inputs			-400	
			CP		-800	-800	μΑ
			PE			-920	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-2.5	,	-25	mA
Icc	Supply Current	V _{CC} = Max				23	mA

Note 1: All typicals are at $V_{CC}=5V$, $T_A=25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC}=+5.0V$, $T_A=+25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	9 C _L =	Units	
0,		Min	Max	55
f _{max}	Maximum Shift Frequency	10		MHz
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n		35 51	ns
^t PHL	Propagation Delay, MR to Qn		60	ns

Functional Description

The Logic Diagrams and Truth Table indicate the functional characteristics of the 93L00 4-bit shift register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial-to-parallel, or parallel-to-serial data transfers.

The 93L00 has two primary modes of operation, shift right (Q0 \rightarrow Q1) and parallel load, which are controlled by the state of the Parallel Enable (PE) input. When the PE input is HIGH, serial data enters the first flip-flop Q0 via the J and \overline{K} inputs and is shifted one bit in the direction Q0 \rightarrow Q1 \rightarrow Q2 \rightarrow Q3 following each LOW-to-HIGH clock transition. The J \overline{K} inputs provide the flexibility of the JK type input for special applications, and the simple D-type input for general applications by tying the two pins together.

When the \overline{PE} input is LOW, the 93L00 appears as four common clocked D flip-flops. The data on the parallel inputs P0–P3 is transferred to the respective Q0–Q3 outputs following the LOW-to-HIGH clock transition. Shift left operation (Q3 \rightarrow Q2) can be achieved by tying the Qn outputs to the Pn–1 inputs and holding the \overline{PE} input LOW.

All serial and parallel data transfers are synchronous, occuring after each LOW-to-HIGH clock transition. Since the 93L00 utilizes edge triggering, there is no restriction on the activity of the J, $\overline{\rm K}$, Pn and $\overline{\rm PE}$ inputs for logic operation—except for the setup and release time requirements. A LOW on the asynchronous Master Reset ($\overline{\rm MR}$) input sets all Q outputs LOW, independent of any other input condition.

Truth Table

Operating			Inp	outs (MR	= H)			Outputs @ t _{n+1}				
Mode	PE	J	K	P0	P1	P2	Р3	Q0	Q1	Q2	Q3	Q 3
	Н	L	L	Х	X	Х	Х	L	Q0	Q1	Q2	Q2
Obite Manda	Н	L	Н	Х	Х	X	Х	Q0	Q0	Q1	Q2	Q2
Shift Mode	Н	Н	L	Х	Х	X	X	<u>Q</u> 0	Q0	Q1	Q2	Q2
	Н	Н	Н	X	X	X	X	Н	Q0	Q1	Q2	Q2
Parallel	L	×	Х	L	L	L	L	L	L	L	L	Н
Entry Mode	L	×	x	Н	Н	Н	н	н	Н	Н	н	L


[•]tn+1 = Indicates state after next LOW-to-HIGH clock transition.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Logic Diagram





93L01 1-of-10 Decoder


General Description

The 93L01 multipurpose decoders are designed to accept four inputs and provide ten mutually exclusive outputs.


Features

- Multifunction capability
- Mutually exclusive outputs
- Demultiplexing capability
- Typical power dissipation of 45 mW

Connection Diagram



Logic Symbol



 $V_{CC} = Pin 16$ GND = Pin 8

Order Number 93L01DMQB or 93L01FMQB See Package Number J16A or W16A

Pin Names	Description			
A0-A3	Address Inputs			
Ō0−Ō9	Decoder Outputs (Active LOW)			

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

7V Supply Voltage Input Voltage 5.5V

Operating Free Air Temperature Range

-55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		93L01 (MIL)				
- Cyllibol	Tarameter	Min	Nom	Max	Units		
V _{CC}	Supply Voltage	4.5	5	5.5	V		
V _{IH}	High Level Input Voltage	2			V		
V _{IL}	Low Level Input Voltage			0.7	V		
Іон	High Level Output Current			-400	μΑ		
loL	Low Level Output Current			4.8	mA		
T _A	Free Air Operating Temperature	-55		125	°C		

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -10 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$			0.3	٧
4	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			20	μΑ
Ι _Ι L	Low Level Input Current	$V_{CC} = Max, V_1 = 0.3V$			-400	μΑ
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-2.5		-25	mA
Icc	Supply Current	V _{CC} = Max (Note 3)			13	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25$ °C (See Section 3 for waveforms and load configurations)

Symbol	Parameter	C _L =	15 pF	Units		
Зушьы	rumoto	Min	Max	Oille		
t _{PLH} t _{PHL}	Propagation Delay An to Ōn		36 36	ns		

Functional Description

The 93L01 decoder accepts four active HIGH BCD inputs and provides ten mutually exclusive active LOW outputs, as shown by logic symbol or diagram. The active LOW outputs facilitate addressing other MSI units with active LOW input enables. The logic design of the 93L01 ensures that all out-


puts are HIGH when binary codes greater than nine are applied to the inputs. The most significant input A3 produces a useful inhibit function when the 93L01 is used as a 1-of-8 decoder.

Truth Table

	Inp	uts						Out	puts			-	
A0	A1	A2	А3	Ō0	<u>0</u> 1	O2	O 3	Ō4	Ō5	0 6	0 7	 08	Ō9
L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	н
L	Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	н
Н	Н	L	L	Н	Н	Н	L	Н	Н	Н	Н	Н	Н
L	L	Н	L	н	Н.	н	Н	L	Н	Н	н	н	н
Н	L	Н	L	Н	Н	Н	Н	Н	L	Н	Н	Н	н
L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	н
Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	L	Н	н
L	L	L	Н	Н	Н	Н	Н	Н	н	Н	Н	L	н
H	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	Н	Н	Н	Н	Н	Н	Н	н	н	н	Н	н
Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	H	Н	Н	Н

H = HIGH Voltage Level L = LOW Voltage Level

Logic Diagram






93L08 Dual 4-Bit Latch

General Description


The 93L08 is a dual 4-bit D-type latch designed for general purpose storage applications in digital systems. Each latch contains both an active LOW Master Reset input and active LOW Enable inputs.

Connection Diagram

Dual-In-Line Package



Logic Symbol



V_{CC} = Pin 24 GND = Pin 12

TL/F/9594-1
Order Number 93L08DMQB or 93L08FMQB
See NS Package Number J24A or W24C

Pin Names	Description
D0a-D3a D0b-D3b E0a, E1a, E0b, E1b, MRa, MRb Q0a-Q3a Q0b-Q3b	Parallel Latch Inputs AND Enable Inputs (Active LOW) Master Reset Inputs (Active LOW) Parallel Latch Outputs

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

MIL -55°C to +125°C
Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.7	V
Іон	High Level Output Current			-400	μΑ
loL	Low Level Output Current			4.8	mA
T _A	Free Air Operating Temperature	-55		125	°C
t _s (H)	Setup Time HIGH, D_n to \overline{E}_n	8			ns
t _h (H)	Hold Time HIGH, D _n to Ē _n	1			ns
t _s (L)	Setup Time LOW, D_n to \overline{E}_n	18			ns
t _h (L)	Hold Time LOW, D_n to \overline{E}_n	4			ns
t _w (L)	t _w (L) Ē _n Pulse Width LOW				ns
t _w (L)	MR Pulse Width LOW	30			ns
t _{rec}	Recovery Time, \overline{MR} to \overline{E}_n	10			ns

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
Vį	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -10 \text{ mA}$	$V_{CC} = Min, I_I = -10 \text{ mA}$			-1.5	V	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$		2.4			٧	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$				0.3	٧	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA	
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$	Inputs			20	μΑ	
			D _n			30	μΛ	
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.3V$	Inputs			-400	μΑ	
			Dn			-640	μΛ	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-2.5		-25	mA	
lcc	Supply Current	V _{CC} = Max (Note 3)				29	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: $\ensuremath{\text{ICC}}$ is measured with all outputs open and all inputs grounded.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)

Symbol	Parameter	C _L =	= 15 pF	Units
	rarameter	Min	Max	Onito
t _{PLH} t _{PHL}	Propagation Delay En to Qn		45 38	ns
t _{PLH} t _{PHL}	Propagation Delay Dn to Qn		27 29	ns
t _{PHL}	Propagation Delay MR to Qn		30	ns

Functional Description

Data can be entered into the latch when both of the enable inputs are LOW. As long as this logic condition exists, the output of the latch will follow the input. If either of the enable inputs goes HIGH, the data present in the latch at that time is held in the latch and is no longer affected by data input. The master reset overrides all other input conditions and forces the outputs of all the latches LOW when a LOW signal is applied to the Master Reset input.

Truth Table


MR	Ē0	Ē1	D	Qn	Operation
Н	L	L	L	L	Data Entry
Н	L	L	Н	L	Data Entry
Н	L	Н	х	Qn-1	Hold
Н	Н	L	x	Qn-1	Hold
H	Н	Н	×	Qn-1	Hold
L	X	X	Х	L	Reset

Q_{n-1} = Previous Output State Qn = Present Output State

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Logic Diagram



TL/F/9594-3



93L09 Dual 4-Input Multiplexer

General Description

The 93L09 monolithic dual 4-input digital multiplexers consist of two multiplexing circuits with common input select logic. Each circuit contains four inputs and fully buffered complementary outputs. In addition to multiplexer operation, the 93L09 can generate any two functions of three variables. Active pullups in the outputs ensure high drive and high speed performance. Because of its high speed performance and on-chip select decoding, the 93L09 may be cascaded to multiple levels so that any number of lines can be multiplexed onto a single output bus.

Features

- Multifunction capability
- On-chip select logic decoding
- Fully buffered complementary outputs

Connection Diagram

GND -


Zb - 1 $16 - V_{CC}$ $\overline{Z}b - 2$ 15 - Za $14 - \overline{Z}a$ 10b - 4 13 - S0 11b - 5 12 - 10a 12b - 6 11 - 11a 13b - 7 10 - 12a

Dual-In-Line Package

TL/F/9602-1

-13a

Logic Symbol



Order Number 93L09DMQB or 93L09FMQB See NS Package Number J16A or W16A

Pin Names	Description
S0, S1	Common Select Inputs
10a-13a	Multiplexer A Inputs
Za	Multiplexer A Output
Z̄a	Complementary Multiplexer A Output
10b-13b	Multiplexer B Inputs
Zb	Multiplexer B Output
Z̄b	Complementary Multiplexer B Output

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

MIL -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
- Cymbol	rarameter	Min	Nom	Max	Gillio
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
VIL	Low Level Input Voltage			0.7	V
Іон	High Level Output Current			-400	μΑ
I _{OL}	Low Level Output Current			4.8	mA
TA	Free Air Operating Temperature	-55		125	•€

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Parameter Conditions		Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, II = -10 mA$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$			0.3	٧
11	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
IIH	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			20	μА
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.3V$			-400	μА
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-10		-40	mA
Icc	Supply Current	V _{CC} = Max			11.5	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$

Symbol	Parameter	C _L =	Units	
	rarameter	Min	Max	Omis
t _{PLH} t _{PHL}	Propagation Delay S_0 to Z_a		70 60	ns
^t PLH t _{PHL}	Propagation Delay S_0 to \overline{Z}_a		55 50	ns
t _{PLH} t _{PHL}	Propagation Delay I ₀ to Z _a		70 65	ns
t _{PLH} t _{PHL}	Propagation Delay S_0 to \overline{Z}_a		40 60	ns

Functional Description

The 93L09 dual 4-input multiplexers are able to select two bits of either HIGH or LOW data or control from up to four sources, in one package. The 93L09 is the logical implementation of two-pole, four-position switch, with the position of the switch being set by the logic levels supplied to the two select inputs. Both assertion and negation outputs are provided for both multiplexers. The logic equations for the outputs are shown below:

$$Za = 10a \bullet \overline{S}1 \bullet \overline{S}0 + 11a \bullet \overline{S}1 \bullet S0 + 12a \bullet S1 \bullet \overline{S}0 + 13a \bullet S1 \bullet S0$$

$$Zb = 10b \bullet \overline{S}1 \bullet \overline{S}0 + 11b \bullet \overline{S}1 \bullet S0 + 12a \bullet S1 \bullet \overline{S}0 + 13b \bullet S1 \bullet S0$$

The 93L09 is frequently used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the select inputs. A less obvious application is as a function generator. The 93L09 can generate two functions of three variables. This is useful for implementing random gating functions.

Truth Table


Select Inputs		Inputs (a or b)					puts or b)
S0	S1	10	11	12	13	Z	Z
L	L	L	Х	Х	х	L	Н
L	L	Н	Χ	Χ	х	Н	L
Н	L	Х	L	Χ	х	L	Н
Н	L	Х	Н	Х	x	Н	L
L	Н	х	Х	L	х	L	Н
L	Н	Х	Χ	Н	х	Н	L
Н	Н	Х	Χ	Χ	L	L	Н
Н	Н	Х	Х	Х	Н	Н	L

H = HIGH voltage level

L = LOW voltage level

X = Immaterial

Logic Diagram



j '

TL/F/9602-3

93L10/93L16 **BCD Decade Counter/4-Bit Binary Counter**

General Description

The 93L10 is a high speed synchronous BCD decade counter and the 93L16 is a high speed synchronous 4-bit binary counter. They are synchronously presettable, multifunctional MSI building blocks useful in a large number of counting, digital integration and conversion applications. Several states of synchronous operation are obtainable with no external gating packages required through an internal carry lookahead counting technique.


Features

- Synchronous counting and parallel entry
- Decoded terminal count
- Built-in Carry Circuitry
- Easy interfacing with DTL, LPDTL, and TTL families

Connection Diagram

Dual-In-Line Package 15 - TC PO--00 -Q1 P2 -02 -Q3 CEP--CET GND-

Logic Symbol



TL/F/9603-1 Order Number 93L10DMQB, 93L10FMQB. 93L16DMQB or 93L16FMQB See NS Package Number J16A or W16A

Pin Names	Description
CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock Pulse Input (Active Rising Edge)
MR	Asynchronous Master
	Reset Input (Active LOW)
P0-P3	Parallel Data Inputs
PE	Parallel Enable Input (Active LOW)
Q0-Q3	Flip-Flop Outputs
TC	Terminal Count Output

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

MIL -55°C to +125°C Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	931	93L10/93L16 (MIL)			
Symbol	rai allietei	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	V	
V _{IH}	High Level Input Voltage	2			V	
V _{IL}	Low Level Input Voltage			0.7	V	
Юн	High Level Output Voltage			-400	μΑ	
loL	Low Level Output Current			4.8	mA	
T _A	Free Air Operating Temperature	-55		125	°C	
t _S (H) t _S (L)	Setup Time HIGH or LOW Pn to CP	75 75			ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW P _n to CP	10 10			ns	
t _S (H) t _S (L)	Setup Time HIGH or LOW PE to CP	(Note 2) 53			ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW PE to CP	7.0 (Note 2)			ns	
t _s (H) t _s (L)	Setup Time HIGH or LOW CEP or CET to CP	26 (Note 1)			ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW CEP or CET to CP	(Note 1) 10			ns	
t _w (H) t _w (L)	CP Pulse Width	25 25			ns	
t _w (L)	MR Pulse Width LOW	65			ns	
t _{rec}	Recovery Time, MR to CP	30			ns	

Note 1: The Setup Time "t_s(L)" and Hold Time "t_h(H)" between the Count Enable (CEP and CET) and the Clock (CP) indicate that the HIGH-to-LOW transition of the CEP and CET must occur only while the Clock is HIGH for conventional operation.

Note 2: The Setup Time "t₃(H)" and Hold Time "t_h(L)" between the Parallel Enable (PE) and Clock (CP) indicate that the LOW-to-HIGH transition of the PE must occur only while the Clock is HIGH for conventional operation.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condition	3	Min	Typ (Note 1)	Max	Units
V _l	Input Clamp Voltage	$V_{CC} = Min, I_1 = -10 \text{ m/s}$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$				0.3	٧
կ	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$	Inputs			20	
			CET, CP, PE			40	μΑ
			Pn]		13.3	
1 _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.3V$	Inputs			-400	
			CET, CP, PE			-800	μΑ
			Pn			-267	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-2.5		-25	mA
lcc	Supply Current	V _{CC} = Max				27.5	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	C _L =	15 pF	Units
Зушьог	raiametei	Min	Max	Oilito
f _{max}	Maximum Count Frequency	13		MHz
t _{PLH} t _{PHL}	Propagation Delay CP to Q		32 39	ns
^t PLH t _{PHL}	Propagation Delay CP to TC		66 30	ns
t _{PLH} t _{PHL}	Propagation Delay CET to TC		35 30	ns
t _{PHL}	Propagation Delay, MR to Q		72	ns

Functional Description

The 93L10 counts modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) it increments to state 0 (LLLL). The 93L16 counts modulo-16 in binary sequence. From state 15 (HHHH) it increments to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset) occur as a result of, and synchronous with, the LOWto-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset, parallel load, count-up and hold. Four control inputs-Master Reset (MR), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET)—determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits

The 93L10 and 93L16 contain masterslave flip-flops which are "next-state catching" because of the JK feedback. This means that when CP is LOW, information that would change the state of a flip-flop, whether from the counting logic or the parallel entry logic if either mode is momentarily enabled, enters the master and is locked in. Thus to avoid inadvertently changing the state of a master latch, and the subsequent transfer of the erroneous information to the slave when the clock rises, it is necessary to insure that neither the counting mode, nor the parallel entry mode is momentarily enabled while CP is LOW.

The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in its maximum count state (9 for the decade counters, 15 for the binary counters—fully decoded in both types). To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. These two schemes are shown in *Figures a* and *b*. The TC output is subject to decoding


spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. If a decade counter is preset to an illegal state, or assumes an illegal state when power is applied, it will return to the normal sequence within two counts, as shown in the state diagrams.

MULTISTAGE COUNTING

The '10/'16 counters may be cascaded to provide multistage synchronous counting. Two methods commonly used to cascade these counters are shown in *Figures a* and *b*.

In multistage counting, all less significant stages must be at their terminal count before the next more significant counter is enabled. The '10/'16 internally decodes the terminal count condition and "ANDs" it with the CET input to generate the terminal count (TC) output. This arrangement allows one to perform series enabling by connecting the TC output (enable signal) to the CET input of the following stage, Figure a. The setup requires very few interconnections, but has the following drawback: since it takes time for the enable to ripple through the counter stages, there is a reduction in maximum counting speed. To increase the counting rate, it is necessary to decrease the propagation delay of the TC signal, which is done in the second method.

The scheme illustrated in *Figure b* permits multistage counting, limited by the fan-out of the terminal count. The CEP input of the '10'16 is internally "ANDed" with the CET input and as a result, both must be HIGH for the counter to be enabled. The CET inputs are connected as before except for the second stage. There the CET input is left floating and is therefore HIGH. Also, all CEP inputs are connected to the terminal output of the first stage. The advantage of this method is best seen by assuming all stages except the second and last are in their terminal condition. As the second stage advances to its terminal count, an enable is allowed to trickle down to the last counter stage, but has the full cycle time of the first counter to reach it. Then as the TC of the first stage goes active (HIGH), all CEP inputs are activated, allowing all stages to count on the next clock.



Mode Select Table

		Inputs	Response		
MR	PΕ	CEP	CET	СР	ricoponico
L	Х	Х	X	X	Clear; All Outputs LOW
Н	L	X	X	_	Parallel Load; P _n → Q _n
Н	Н	L	X	Χ	Hold
Н	Н	X	L	X	Hold; TC = LOW
Н	Н	Н	Н	_	Count Up

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial


Logic Equations

Count Enable = MR • PE • CEP • CET


Terminal Count = CET • Q0 • Q1 • Q2 • Q3 ('16)

Terminal Count = CET • Q0 • Q1 • Q2 • Q3 ('10)

State Diagrams



TL/F/9603-5






FIGURE a. Synchronous Multistage Counting Scheme (Slow)




FIGURE b. Synchronous Multistage Counting Scheme (Fast)



93L12 8-Input Multiplexer

General Description


The 93L12 is a monolithic, high speed, 8-input digital multiplexer circuit. It provides, in one package, the ability to select one bit of data from up to eight sources. The 93L12 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

Features

- Multifunction capability
- On-chip select logic decoding
- Fully buffered complementary outputs

Connection Diagram

Logic Symbol



Order Number 93L12DMQB or 93L12FMQB See NS Package Number J16A or W16A

Pin Names	Description
S0-S2	Select Inputs
Ē	Enable Input (Active LOW)
10-17	Multiplexer Inputs
z	Multiplexer Output
Z	Complementary Multiplexer Output

TL/F/9610-1

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

MIL -55°C to +125°C Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	93L12 (MIL)			Units	
Cymbor		Min	Nom	Max	J.III.S	
V _{CC}	Supply Voltage	4.5	5	5.5	٧	
V _{IH}	High Level Input Voltage	2			٧	
V _{IL}	Low Level Input Voltage			0.7	٧	
loH	High Level Output Current			-400	μΑ	
l _{OL}	Low Level Output Current			4.8	mA	
T _A	Free Air Operating Temperature	-55		125	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -10 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.4	3.4		>
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$			0.3	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
liH .	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.3V$			-400	μА
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-2.5		-25	mA
lcc	Supply Current	V _{CC} = Max (Note 3)			13.3	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25$ °C (See Section 1 for waveforms and load configurations)

Symbol	Parameter	C _L =	= 15 pF	Units
Symbol	raidilletei	. Min	Max	Office
t _{PLH} t _{PHL}	Propagation Delay S0 to Z		60 75	ns
t _{PLH} t _{PHL}	Propagation Delay S0 to ∑		70 50	ns
t _{PLH} t _{PHL}	Propagation Delay E to Z		60 75	ns
t _{PLH} t _{PHL}	Propagation Delay Ē to Z		70 45	ns
t _{PLH} t _{PHL}	Propagation Delay In to Z		70 65	ns
t _{PLH} t _{PHL}	Propagation Delay In to ∑		55 55	ns

Functional Description

The 93L12 is a logical implementation of a single pole, eight position switch with the switch position controlled by the state of three Select inputs, S0, S1, S2. Both assertion and negation outputs are provided. The Enable input (E) is active LOW. When it is not activated the negation output is HIGH and the assertion output is LOW, regardless of all other inputs. The logic function provided at the output is:

function of four variables and its negation. Thus any number of random logic elements used to generate unusual truth tables can be replaced by one 93L12.

The 93L12 provides the ability, in one package, to select

from eight sources of data or control information. By proper

manipulation of the inputs, the 93L12 can provide any logic

$$Z = E \bullet (I0 \bullet \overline{S0} \bullet \overline{S}1 \bullet \overline{S}2 + I1 \bullet S0 \bullet \overline{S}1 \bullet \overline{S}2$$

$$+ 12 \bullet \overline{S}0 \bullet S1 \bullet \overline{S}2 + 13 \bullet S0 \bullet S1 \bullet \overline{S}2$$

Truth Table

Inputs								Out	puts				
Ē	S2	S1	S0	10	11	12	13	14	15	16	17	Ž	Z
Н	Х	X	X	Х	X	Х	Х	X	X	Х	Х	н	L
L	L	L	L	L	X	Х	Х	Х	X	Х	Х	н	L
L	L	L	L	Н	Х	Х	Х	Х	Х	Х	Х	L	н
L	L	L	Н	X	Ĺ	Х	Х	Х	Х	Х	Х	н	L
L	L	L	Н	X	Н	X	Х	Х	X	Х	X	L	Н
L	L	н	L	X	Х	L	X	Х	Х	X	Х	н	L
L	L	Н	L	X	Х	Н	Х	Х	Х	Х	Х	L	Н
L	L	н	Н	X	Х	X	L	Х	Х	X	X	Н	L
L	L	н	Н	Х	Х	Х	Н	Х	Х	Х	Х	L	Н
L	Н	L	L	X	Х	Х	Х	L	Х	Х	Х	Н	L
L	Н	L	L	X	Х	Х	Х	Н	Х	Х	Х	L	Н
L	Н	L	Н	X	Х	Х	Х	Х	L	Х	Х	Н	L
L	Н	L	Н	Х	X	×	Х	X	Н	Х	Х	L	Н
L	Н	Н	L	Х	Х	X	Х	X	X	L	Х	Н	L
L	Н	н	L	X	X	X	Х	X	X	Н	Х	L	н
L	Н	н	н	×	Х	X	X	X	X	Х	L	Н	L
L	ÌН	Н	Н	X	X	Х	Х	Х	Х	Х	Н	L	Н

H = HIGH Voltage Level


^{+ 14 • \$0 • \$1 • \$2 + 15 • \$0 • \$1 • \$2}

^{+ 16 • \$\}overline{S}0 • \$1 • \$2

^{+ 17 •} S0 • S1 • S2).

L = LOW Voltage Level

X = Immaterial





93L14 Quad Latch

General Description


The 93L14 is a multifunctional 4-bit latch designed for general purpose storage applications in high speed digital systems. All outputs have active pull-up circuitry to provide high capacitance drive and to provide low impedance in both logic states for good noise immunity.

Features

- Can be used as single input D latches or set/reset latches
- Active low enable gate input
- Overriding master reset

Connection Diagram


Dual-In-Line Package



TL/F/9612-1

Order Number 93L14DMQB or 93L14FMQB See NS Package Number J16A or W16A

Logic Symbol



Pin Names	Description
Ē	Enable Input (Active LOW)
D0-D3	Data Inputs
<u>S</u> 0− <u>S</u> 3	Set Inputs (Active LOW)
MR	Master Reset Input (Active LOW)
Q0-Q3	Latch Outputs

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

MIL -55°C to +125°C
Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		93L14 (MIL)			
	raiametei	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	٧	
V _{IH}	High Level Input Voltage	2			٧	
V _{IL}	Low Level Input Voltage			0.7	٧	
loн	High Level Output Voltage			-400	μА	
loL	Low Level Output Current			4.8	mA	
T _A	Free Air Operating Temperature	-55		125	°C	
t _s (H) t _s (L)	Setup Time HIGH or LOW D_n to \overline{E}	10 20			ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW D _n to E	0 10			ns	
t _s (H)	Setup Time HIGH, D _n to S̄ _n	15			ns	
t _h (L)	Hold Time LOW, D _n to \overline{S}_n	5			ns	
t _w (L)	E Pulse Width LOW	30			ns	
t _w (L)	MR Pulse Width LOW	25			ns	
t _{rec}	Recovery Time, MR to E	5			ns	

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -10 \text{ mA}$				-1.5	>
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$		2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$				0.3	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
liH	High Level Input Current	$V_{CC} = Max, V_{I} = 2.4V$	Inputs			20	μΑ
			D _n			30	μ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.3V$	Inputs			-400	μА
			D _n			-600	μ
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-2.5		-25	mA
lcc	Supply Current	V _{CC} = Max (Note 3)				16.5	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	CL	Units	
	i didiliciti	Min	Max	Onits
^t PLH t _{PHL}	Propagation Delay Ē to Q _n		45 36	ns
t _{PLH} t _{PHL}	Propagation Delay D _n to Q _n		30 30	ns
t _{PLH}	Propagation Delay, MR to Qn		30	ns
t _{PHL}	Propagation Delay, \overline{S}_n to Q_n		33	ns

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

Functional Description

The 93L14 consists of four latches with a common active LOW Enable input and active LOW Master Reset input. When the Enable goes HIGH, data present in the latches is stored and the state of the latch is no longer affected by the \overline{S}_n and D_n inputs. The Master Reset when activated overrides all other input conditions forcing all latch outputs LOW. Each of the four latches can be operated in one of two modes:

D-TYPE-LATCH—For D-type operation the \overline{S} input of a latch is held LOW. While the common Enable is active the latch output follows the D input. Information present at the latch output is stored in the latch when the Enable goes HIGH

SET/RESET LATCH—During set/reset operation when the common Enable is LOW a latch is reset by a LOW on the D input, and can be set by a LOW on the \overline{S} input if the D input is HIGH. If both \overline{S} and D inputs are LOW, the D input will dominate and the latch wil be reset. When the Enable goes HIGH, the latch remains in the last state prior to disablement. The two modes of latch operation are shown in the Truth Table.

Truth Table

MR	Ē	D	S	Qn	Operation
Н	L	L	L	L	D Mode
H	L	Н	L	L	
Н	Н	Х	Х	Q _{n-1}	
Н	L	L	L	L	R/S Mode
l H	L	н	L	Н	
Н	L	L	Н	L	
H	L	н	н	Q _{n-1}	
Н	Н	X	X	Q _{n-1} Q _{n-1}	
L	х	Х	х	L	RESET

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

Q_{n-1} = Previous Output State

Qn = Present Output State

Logic Diagram





93L21 Dual 1-of-4 Decoder

General Description


The 93L21 consists of two independent multipurpose decoders, each designed to accept two inputs and provide four mutually exclusive outputs. In addition an active LOW enable input, which gives demultiplexing capability, is provided for each decoder.

Features

- Multifunction capability
- Mutually exclusive outputs
- Demultiplexing capability
- Active low enable for each decoder

Connection Diagram


Dual-In-Line Package



TL/F/10197-1

Order Number 93L21DMQB or 93L21FMQB See NS Package Number J16A or W16A

Logic Symbol



V_{CC} = Pin 16 GND = Pin 8

Pin Names	Description
Ēa, Ēb	Enable Inputs (Active LOW)
A0a, A1a, A0b, A1b	Address Inputs
O 0a- O 3a } O 0b- O 3b	Decoder Outputs (Active LOW)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

MIL -55°C to +125°C Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		93L12 (MIL)			
Gymbol	raianetei	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	٧	
V _{IH}	High Level Input Voltage	2			٧	
VIL	Low Level Input Voltage			0.7	٧	
Іон	High Level Output Current			-400	μΑ	
I _{OL}	Low Level Output Current			4.8	mA	
TA	Free Air Operating	-55		125	°C	

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, II = -10 mA$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$			0.3	٧
11	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
IIH	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.3V$			-400	μΑ
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-2.5		-25	mA
lcc	Supply Current	V _{CC} = Max (Note 3)			13.2	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

Functional Description

The 93L21 consists of two separate decoders each designed to accept two binary weighted inputs and provide four mutually exclusive active LOW outputs as shown in the logic symbol. Each decoder can be used as a 4-output demultiplexer by using the enable as a data input.

Truth Table (Each Decoder)


Inputs				Out	puts	
Ē	A0	A1	Ō0	0 1	0 2	O 3
L	L	L	L	Н	Н	Н
L	Н	L	н	L	Н	Н
L	L	Н	Н	Н	L	Н
L	Н	Н	Н	Н	Н	L
Н	Х	Х	Н	Н	Н	Н


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Logic Diagram





TL/F/10197-3

$\textbf{Switching Characteristics} \ V_{CC} = +5.0 \text{V}, T_{A} = +25 ^{\circ} \text{C (See Section 1 for test waveforms and output load.)}$

Symbol	Parameter	CL	Units	
	i didilictor	Min	Max	Onito
tPLH tPHL	Propagation Delay An to Ōn		50 65	ns
tPLH tPHL	Propagation Delay En to On		40 52	ns



93L22 Quad 2-Input Multiplexer


General Description

The 93L22 quad 2-input digital multiplexers consist of four multiplexing circuits with common select and enable logic; each circuit contains two inputs and one output.

Features

- Multifunction capability
- On-chip select logic decoding
- Fully buffered outputs

Connection Diagram




TL/F/10198-1

Order Number 93L22DMQB or 93L22FMQB See NS Package Number J16A or W16A

Pin Names	Description
S	Common Select Input
Ē	Enable Input (Active LOW)
10a-10d } 11a-11d }	Multiplexer Inputs
Za-Zd	Multiplexer Outputs

Logic Symbol



V_{CC} = Pin 16 GND = Pin 8

Truth Table

	Inputs			Output
Ē	S	10n	lin	Zn
Н	Х	Х	Х	L
L	H	Х	L	L
L	н	Х	Н	Н
L	L.	L	Х	L
L	L	Н	Х	н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

MIL -55°C to +125°C
Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
	T di diffector	Min	Nom	Max	Ointo
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			٧
V _{IL}	Low Level Input Voltage			0.7	V
I _{OH}	High Level Output Current		1	-400	μΑ
I _{OL}	Low Level Output Current			4.8	mA
T _A	Free Air Operating Temperature	-55		125	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_{l} = -10 \text{ mA}$			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.4			V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$			0.3	V
11	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
IIH	High Level Input Current	$V_{CC} = Max, V_1 = 2.4V$			20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.3V$			-400	μΑ
los	Short Circuit Output Current	V _{CC} = Max, (Note 2)	-2.5		-25	mA
lcc	Supply Current	V _{CC} = Max			13.2	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC}=+5.0V,\,T_A=+25^{\circ}C$ (See Section 1 for test waveforms and output load)

Symbol	Parameter	C _L = 15 pF		Units
	1 didilictor	Min	Max	Office
tPLH tPHL	Propagation Delay S to Zn		36 49	ns
tPLH tPHL	Propagation Delay 10 or l1 to Zn		30 22	ns
tPLH tPHL	Propagation Delay E to Zn		27 27	ns

Functional Description


The 93L22 guad 2-input multiplexer provides the ability to select four bits of either data or control from two sources, in one package. The Enable input (E) is active LOW. When not activated all outputs (Zn) are LOW regardless of all other

The 93L22 guad 2-input multiplexer is the logical implementation of a four-pole, two position switch, with the position of the switch being set by the logic levels supplied to the one select input. The logic equations for the outputs are shown below:

$$Za = E \cdot (11a \cdot S + 10a \cdot \overline{S})$$
 $Zb = E \cdot (11b \cdot S + 10b \cdot \overline{S})$ $Zc = E \cdot (11c \cdot S + 10c \cdot \overline{S})$ $Zd = E \cdot (11d \cdot S + 10d \cdot \overline{S})$

A common use of the 93L22 is the moving of data from a group of registers to four common output busses. The particular register from which the data comes is determined by the state of the select input. A less obvious use is as a function generator. The 93L22 can generate four functions of two variables with one variable common. This is useful for implementing random gating functions.

Logic Diagram



TL/F/10198-3



93L24 5-Bit Comparator

General Description


The 93L24 expandable comparator provides comparison between two 5-bit words and gives three outputs—"less than", "greater than" and "equal to". A HIGH on the active LOW Enable Input forces all three outputs LOW.

Features

- Three separate outputs: A<B, A>B, A=B
- Easily expandable
- Active low enable input

Connection Diagram

Dual-In-Line Package




TL/F/10199-1

Order Number 93L24DMQB or 93L24FMQB See NS Package Number J16A or W16A

Pin Names	Description
Ē	Enable Input (Active LOW)
A0-A4	Word A Parallel Inputs
B0-B4	Word B Parallel Inputs
A <b< td=""><td>A Less than B Output (Active HIGH)</td></b<>	A Less than B Output (Active HIGH)
A>B	A Greater than B Output (Active HIGH)
A=B	A Equal to B Output (Active HIGH)

Logic Symbol



Truth Table

	Inputs			Outputs		
Ē	An	Bn	A <b< th=""><th>A>B</th><th>A=B</th></b<>	A>B	A=B	
Н	Х	Х	L	L	L	
L	Word A =	Word B	L	L	Н	
L	Word A >	Word B	L	Н	L	
L	Word B <	Word A	Н	L	L	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

MIL -55°C to +125°C
Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Cymbol	1 arameter	Min	Nom	Max	Onnis
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.7	٧
Юн	High Level Output Current			-400	μΑ
l _{OL}	Low Level Output Current			4.8	mA
T _A	Free Air Operating Temperature	-55		125	℃

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -10 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$			0.3	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.4V$			40	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.3V$			-0.8	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-2.5		-25	mA
Icc	Supply Current	V _{CC} = Max			21	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output load)

Symbol	Parameter	CL	= 15 pF	Units
	- arameter	Min	Max	Onico
t _{PLH} t _{PHL}	Propagation Delay \overline{E} to A=B; \overline{E} to A <b, a="">B</b,>		32 35	ns
t _{PLH} t _{PHL}	Propagation Delay An to A>B; Bn to A>B		54 75	ns
t _{PLH} t _{PHL}	Propagation Delay An to A < B; Bn to A < B		70 77	ns
t _{PLH} t _{PHL}	Propagation Delay An or Bn to A = B		100 102	ns


Functional Description

The 93L24 5-bit comparators use combinational circuitry to directly generate "A greater than B" and "A less than B" outputs. As evident from the logic diagram, these ouptuts are generated in only three gate delays. The "A equals B" output is generated in one additional gate delay by decoding the "A neither less than nor greater than B" condition with a NOR gate. All three outputs are activated by the active LOW Enable Input (E).

Tying the A>B output from one device into an A input on another device and the A<B output into the corresponding B input permits easy expansion.

The A4 and B4 inputs are the most significant inputs and A0, B0 the least significant. Thus if A4 is HIGH and B4 is LOW, the A>B output will be HIGH regardless of all other inputs except \overline{E} .

Logic Diagram



93L28 Dual 8-Bit Shift Register

General Description

The 93L28 is a high speed serial storage element providing 16 bits of storage in the form of two 8-bit registers. The multifunctional capability of this device is provided by several features: 1) additional gating is provided at the input to both shift registers so that the input is easily multiplexed between two sources; 2) the clock of each register may be provided separately or together; 3) both the true and complementary outputs are provided from each 8-bit register, and both registers may be master cleared from a common input.

Features

- 2-input multiplexer provided at data input of each register
- Gated clock input circuitry
- Both true and complementary outputs provided from last bit of each register
- Asynchronous master reset common to both registers


Connection Diagram

Dual-In-Line Package 1 16 V_{CC} 07 - 2 15 07 07 - 3 14 07 S - 4 13 S 01 - 5 12 D1 CP - 7 10 CP GND - 8 9 CCM

TL/F/10200-1

Order Number 93L28DMQB or 93L28FMQB See NS Package Number J16A or W16A

Logic Symbol



TL/F/10200-2

V_{CC} = Pin 16 GND = Pin 8

Pin Names	Description
S	Data Select Input
D0, D1	Data Inputs
CP	Clock Pulse Input (Active HIGH)
,	Common (Pin 9)
}	Separate (Pins 7 and 10)
MR	Master Reset Input (Active LOW)
Q7	Last Stage Output
Q̄7	Complementary Output

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

MIL -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	93L28 (MIL)			Units
Symbol	Faiametei	Min	Nom	Max	Office
V _{CC}	Supply Voltage	4.5	5	5.5	٧
V _{IH}	High Level Input Voltage	2			٧
V _{IL}	Low Level Input Voltage			0.7	٧
Гон	High Level Output Current			-400	μА
loL	Low Level Output Current			4.8	mA
TA	Free Air Operating Temperature	-55		125	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW D _n to CP	30 30			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW Dn to CP	0			ns
t _w (H) t _w (L)	Clock Pulse Width HIGH or LOW	55 55			ns
t _w (L)	MR Pulse Width with CP HIGH	60			ns
t _w (L)	MR Pulse Width with CP LOW	70			ns

Electrical Characteristics	over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -10 \text{ mA}$				-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$		2.4			V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$				0.3	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I _{IH} HIGH Level	1	00	MR, Dx			20	
	Input Current		CP (7, 10)			30	μА
			S			40	μ, ,
			CP Com			60	
I _{IL}	LOW Level	$V_{CC} = Max, V_I = 0.3V$	MR, Dx			-400	
	Input Current		CP (7, 10)			-600	μΑ
			s			-800	μ,
			CP Com			-1200	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-2.5		-25	mA
lcc	Supply Current	V _{CC} = Max				25.3	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output load)

Symbol	Parameter	C _L =	15 p F	Units
	i di dilicioi	Min	Max	O.II.O
f _{max}	Maximum Shift Right Frequency	5.0		MHz
t _{PLH} t _{PHL}	Propagation Delay CP to Q_7 or \overline{Q}_7		45 80	ns
t _{PHL}	Propagation Delay MR to Q7		110	ns

Functional Description

The two 8-bit shift registers have a common clock input (pin 9) and separate clock inputs (pins 10 and 7). The clocking of each register is controlled by the OR function of the separate and the common clock input. Each register is composed of eight clocked RS master/slave flip-flops and a number of gates. The clock OR gate drives the eight clock inputs of the flip-flops in parallel. When the two clock inputs (the separate and the common) to the OR gate are LOW, the slave latches are steady, but data can enter the master latches via the R and S input. During the first LOW-to-HIGH transition of either, or both simultaneously, of the two clock inputs, the data inputs (R and S) are inhibited so that a later change in input data will not affect the master; then the now trapped information in the master is transferred to the slave. When the transfer is complete, both the master and the slave are steady as long as either or both clock inputs remain HIGH. During the HIGH-to-LOW transition of the last remaining HIGH clock input, the transfer path from master to slave is inhibited first, leaving the slave steady in its present state. The data inputs (R and S) are enabled so that new data can enter the master. Either of the clock inputs can be used as clock inhibit inputs by applying a logic HIGH signal. Each 8-bit shift register has a 2-input multiplexer in front of the serial data input. The two data inputs D0 and D1 are controlled by the data select input (S) following the Boolean expression:

Serial data in: S_D = SD0 + SD1

An asynchronous master reset is provided which, when activated by a LOW logic level, will clear all 16 stages independently of any other input signal.

Shift Select Table

	Inputs	Output	
S	D0	D1	Q7 (t _{n+8})
L	L	Х	L
L	Н	X	Н
Н	x	L	L
Н	×	Н	Н


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

n+8 = Indicates state after eight clock pulse

Logic Diagram



TL/F/10200-3



93L34 8-Bit Addressable Latch


General Description

The 93L34 is an 8-bit addressable latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and being a one-of-eight decoder and demultiplexer with active level HIGH outputs. The device also incorporates an active LOW common clear for resetting all latches, as well as, an active LOW enable.

Features

- Serial to parallel capability
- Eight bits of storage with output of each bit available
- Random (addressable) data entry
- Active high demultiplexing or decoding capability
- Easily expandable
- Common conditional clear


Connection Diagram



TL/F/10201-1

Order Number 93L34DMQB or 93L34FMQB See NS Package Number J16A or W16A

Logic Symbol



Pin Names	Description
A0-A3	Address Inputs
D	Data Input
Ē	Enable Input (Active LOW)
CL	Clear Input (Active LOW)
Q0-Q7	Parallel Latch Outputs

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Military $-55^{\circ}\text{C to} + 125^{\circ}\text{C}$

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			Units		
	Falanetei	Min	Nom	Max	- Oilles	
Vcc	Supply Voltage	4.5	5	5.5	V	
V _{IH}	High Level Input Voltage	2			V	
V _{IL}	Low Level Input Voltage			0.7	٧	
Гон	High Level Output Voltage			-400	μΑ	
l _{OL}	Low Level Output Current			4.8	mA	
TA	Free Air Operating Temperature	-55		125	°C	
t _s (H)	Setup Time HIGH, D to Ē	45			ns	
t _h (H)	Hold Time HIGH, D to E	-5			ns	
t _s (L)	Setup Time LOW, D to E	45			ns	
t _h (L)	Hold Time LOW, D to Ē	-7			ns	
t _s (H) t _s (L)	Setup Time HIGH or LOW An to E	10 10			ns	
t _w (L)	E Pulse Width LOW	26			ns	
t _w (L)	CL Pulse Width LOW	35			ns	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	nbol Parameter Conditions		Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -10 \text{ mA}$				-1.5	>
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$		2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$				0.3	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$	Inputs			20	μΑ
			Ē			30	μ.,
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.3V$	Inputs			-0.4	mA
			Ē			-0.6	"
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-2.5		-25	mA
Icc	Supply Current	V _{CC} = Max (Note 3)				21	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

$\textbf{Switching Characteristics} \ \ V_{CC} = \ +5.0 \text{V}, \ T_{A} = \ +25 ^{\circ}\text{C} \ (\text{See Section 1 for Test Waveforms and Output Load})$

Symbol	Parameter	C _L =	Units	
	rarameter	Min	Max	Onits
t _{PLH}	Propagation Delay Ē to Q _n		45 42	ns
^t PLH t _{PHL}	Propagation Delay D to Q _n		65 45	ns
t _{PLH} t _{PHL}	Propagation Delay A _n to Q _n		66 66	ns
t _{PHL}	Propagation Delay CL to Q _n		55	ns

Functional Description

The 93L34 has four modes of operation which are shown in the Mode Select Table. In the addressable latch mode, data on the data line (D) is written into the addressed latch. The addressed latch will follow the Data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data into the latches, the Enable should be held HIGH while the Address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other outputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs. When operating the 93L34 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

Mode Select Table

Ē	CL	Mode
L	Н	Addressable Latch
н	Н	Memory
L	L	Active HIGH 8-Channel Demultiplexer
Н	L	Clear

Truth Table


		Inputs	3		Outputs					Mode			
CL	Ē	A0	A1	A2	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q 7	mode .
L	Н	Х	Χ	Х	L	L	L	L	L	L	L	L	Clear
L	L	L	L	L	D	L	L	L	L	L	L	L	Demultiplex
L	L	Н	L	L	L	D	L	L	L	L	L	L	
L	L	L	Н	L	L	L	D	L	L	L	L	L	
•	•	•	•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	•	•	•	
_ L	L	Н	Н	Н	L	L	L	L	L	L	L	L	
Н	Н	Х	Х	Х	Qt-1	Qt-1	Qt-1	Qt-1	Qt-1	Qt-1	Qt-1	Qt-1	Memory
н	L	L	L	L	D	Qt-1	Qt-1	Qt-1	Qt-1	Qt-1	Qt-1	Qt-1	Addressable
Н	L	Н	L	L	Qt-1	D	Qt-1	Qt-1	Qt-1	Qt-1	Qt-1	Qt-1	Latch
Н	L	L	Н	L	Qt-1	Qt-1	D	Qt-1	Qt-1	Qt-1	Qt-1	Qt-1	
•	•	•	•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	•	•	•	
Н	L	Н	Н	н	Qt-1	Qt-1	Qt-1	Qt-1	Qt-1	Qt-1	Qt-1	D	Ì

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Qt-1 = Previous Output State





93L38 8-Bit Multiple Port Register

General Description


The 93L38 is an 8-bit multiple port register designed for high speed random access memory applications where the ability to simultaneously read and write is desirable. A common use would be as a register bank in a three address computer. Data can be written into any one of the eight bits and read from any two of the eight bits simultaneously. The circuit uses TTL technology and is compatible with all TTL families.

Features

- Master/slave operation permitting simultaneous write/ read without race problems
- Simultaneously read two bits and write one bit in any one of eight bit positions
- Readily expandable to allow for larger word sizes

Connection Diagram


Dual-In-Line Package



TL/F/10202-1

Order Number 93L38DMQB or 93L38FMQB See NS Package Number J16A or W16A

Logic Symbol



DI- 40

V_{CC} = Pin 16 GND = Pin 8

Pin Names	Description
A0-A2	Write Address Inputs
DA	Data Input
B0-B2	B Read Address Inputs
C0-C2	C Read Address Inputs
CP	Clock Pulse Input (Active Rising Edge)
SLE	Slave Enable Input (Active LOW)
ZB	B Output
zc	C Output

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

Military -55°C to +125°C Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units			
Cymbo.	i didilicici	Min Nom		Max	J	
V _{CC}	Supply Voltage	4.5	5	5.5	٧	
V _{IH}	High Level Input Voltage	2			V	
V _{IL}	Low Level Input Voltage			0.7	V	
loh	High Level Output Current			-400	μΑ	
loL	Low Level Output Current			4.8	mA	
T _A	Free Air Operating Temperature	-55		125	°C	
t _s (H) t _s (L)	Setup Time HIGH or LOW D _A to CP	30 22			ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW D _A to CP	0 -4.0			ns	
t _s (H) t _s (L)	Setup Time HIGH or LOW A _n to CP	0 0			ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW A _n to CP	0 0			ns	
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	40 30			ns	

Electrical Characteristics over recommended operating free air temperature (unless othewise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -10 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.3	٧
11	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			50	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_1 = 0.3V$			-2	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-2.5		-25	mA
Icc	Supply Current	V _{CC} = Max (Note 3)			70	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all input grounded.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load

Symbol	Parameter	C _L =	Units	
	Tarameter	Min	Max	Oilles
t _{PLH} t _{PHL}	Propagation Delay B _n or C _n or Z _n		68 95	ns
t _{PLH} t _{PHL}	Propagation Delay D _A to Z _n		70 92	ns
^t PLH t _{PHL}	Propagation Delay CP to Z _n		65 57	ns

Functional Description

The 93L38 8-bit multiple port register can be considered a 1-bit slice of eight high speed working registers. Data can be written into any one and read from any two of the eight locations simultaneously. Master/slave operation eliminates all race problems associated with simultaneous read/write activity from the same location. When the clock input (CP) is LOW data applied to the data input line (D_A) enters the selected master. This selection is accomplished by coding the three write input select lines (A0–A2) appropriately. Data is stored synchronously with the rising edge of the clock pulse.

The information for each of the two slaved (output) latches is selected by two sets of read address inputs (B0–B2 and C0–C2). The information enters the slave while the clock is HIGH and is stored while the clock is LOW. If Slave Enable is LOW (SLE), the slave latches are continuously enabled.

The signals are available on the output pins (Z_B and Z_C). The input bit selection and the two output bit selections can be accomplished independently or simultaneously. The data flows into the device, is demultiplexed according to the state of the write address lines and is clocked into the selected latch. The eight latches function as masters and store the input data. The two output latches are slaves and hold the data during the read operation. The state of each slave is determined by the state of the master selected by its associated set of read address inputs.

The method of parallel expansion is shown in Figure A. One 93L38 is needed for each bit of the required word length. The read and write input lines should be connected in common on all of the devices. This register configuration provides two words of n-bits each at one time, where n devices are connected in parallel.





FIGURE A. Parallel Expansion

TL/F/10202-4





96L02 Dual Retriggerable Resettable Monostable Multivibrator

General Description


The 96L02 is a dual TTL monostable multivibrator with trigger mode selection, reset capability, rapid recovery, internally compensated reference levels and high speed capability. Output pulse duration and accuracy depend on external timing components, and are therefore under user control for each application. It is well suited for a broad variety of applications, including pulse delay generators, square wave generators, long delay timers, pulse absence detectors, frequency detectors, clock pulse generators and fixed-frequency dividers. Each input is provided with a clamp diode to limit undershoot and minimize ringing induced by fast fall times acting on system wiring impedances.

Features

- Retriggerable, 0% to 100% duty cycle
- DC level triggering, insensitive to transition times
- Leading or trailing-edge triggering
- Complementary outputs with active pull-ups
- Pulse width compensation for ΔV_{CC} and ΔT_{A}
- 50 ns to ∞ output pulse width range
- Optional retrigger lock-out capability
- Resettable, for interrupt operations

Connection Diagram


Dual-In-Line Package



TL/F/10203-1

Order Number 96L02DMQB or 96L02FMQB See NS Package Number J16A or W16A

Logic Symbol



TL/F/10203-2

V_{CC} = Pin 16 GND = Pin 8

Pin Names	Description
ĪΟ	Trigger Input (Active Falling Edge)
11	Trigger Input (Active Rising Edge)
\overline{C}_{D}	Direct Clear Input (Active LOW)
Q	Positive Pulse Output
ā	Complementary Pulse Output

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V Operating Free Air Temperature Range

Military

-55°C to +125°C Storage Temperature Range -65°C to +150°

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not quaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Conditions	96L02 (MII)			Units
	i diamotoi		Min	Nom	Max	
V _{CC}	Supply Voltage		4.5	5	5.5	V
V _{IH}	High Level Input Voltage		2			V
V _{IL}	Low Level Input Voltage				0.7	V
ЮН	High Level Output Current				0.36	mA
loL	Low Level Output Current				4.8	mA
TA	Free Air Operating Temperature		-55		125	°C
t _w (L) t _w (H)	Minimum Input Pulse Width, I1, Ī0	V _{CC} = 5.0V			50	ns
t _w (min)	Minimum Output Pulse Width at Q, Q	$V_{CC} = 5.0V, R_X = 20 \text{ k}\Omega$ $C_X = 0, C_L = 15 \text{ pF}$	10		300	ns
t _w	Output Pulse Width, Q, Q	$V_{CC} = 5.0V, R_X = 39 \text{ k}\Omega$ $C_X = 1000 \text{ pF}$	11.5		14.2	μs
R _X	Timing Resistor Range				100	kΩ

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -10 \text{ mA}$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IL} = Min, V_{IL} = Max$			0.3	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
liH	High Level Input Current	$V_{CC} = Max, V_{J} = 2.4V$			20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.3V$			-0.4	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-2.0		-13.0	mA
Icc	Supply Current	V _{CC} = Max (Note 3)			16	mA


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

Switching Characteristics V _{CC} = +5.0V, T _A = +25°C						
Symbol	Parameter	Conditions	Min	Max	Units	
t _{PLH}	Propagation Delay Ī0 to Q, I1 to Q	$V_{CC} = 5.0V, R_X = 20 \text{ k}\Omega$ $C_X = 0, C_L = 15 \text{ pF}$		75	ns	
t _{PHL}	Propagation Delay $\overline{0}$ to \overline{Q} , $\overline{1}$	$V_{CC} = 5.0V, R_X = 20 \text{ k}\Omega$ $C_X = 0, C_L = 15 \text{ pF}$		62	ns	
t _{PLH} t _{PHL}	Propagation Delay \overline{CD} to \overline{Q} , \overline{CD} to Q	$V_{CC} = 5.0V, R_X = 39 \text{ k}\Omega$ $C_X = 1000 \text{ pF}$		100	ns	

Functional Block Diagram



Operation Notes

1. TRIGGERING—can be accomplished by a positive-going transition on pin 4 (12) or a negative-going transition on pin 5 (11). Triggering begins as a signal crosses the input V_{IL}:V_{IH} threshold region; this activates an internal latch whose unbalanced cross-coupling causes it to assume a preferred state. As the latch output goes LOW it disables the gates leading to the Q output and, through an inverter, turns on the capacitor discharge transistor. The inverted signal is also fed back to the latch input to change its state and effectively end the triggering action; thus the latch and its associated feed-back perform the function of a differentiator.

The emitters of the latch transistors return to ground through an enabling transistor which must be turned off between successive triggers in order for the latch to proceed through the proper sequence when triggering is desired. Pin 5 (11) must be HIGH in order to trigger at pin 4 (12); conversely, pin 4 (12) must be LOW in order to trigger at pin 5 (11).

2. RETRIGGERING—In a normal cycle, triggering initiates a rapid discharge of the external timing capacitor, followed by a ramp voltage run-up at pin 2 (14). The delay will time out when the ramp voltage reaches the upper trigger point of a Schmitt circuit, causing the outputs to revert to the quiescent state. If another trigger occurs before the ramp voltage reaches the Schmitt threshold, the capacitor will be discharged and the ramp will start again without having disturbed the output. The delay period can there

fore be extended for an arbitrary length of time by insuring that the interval between triggers is less than the delay time, as determined by the external capacitor and resistor.

- 3. NON-RETRIGGERABLE OPERATION—Retriggering can be inhibited logically, by connecting pin 6 (10) back to pin 4 (12) or by connecting pin 7 (9) back to pin 5 (11). Either hook-up has the effect of keeping the latch-enabling transistor turned on during the delay period, which prevents the input latch from cycling as discussed above in the section on triggering.
- 4. OUTPUT PULSE WIDTH—An external resistor R_X and an external capacitor C_X are required, as shown in the functional block diagram. To minimize stray capacitance and noise pickup, R_X and C_X should be located as close as possible to the circuit. In applications which require remote trimming of the pulse width, as with a variable resistor, R_X should consist of a fixed resistor in series with the variable resistor; the fixed resistor should be located as close as possible to the circuit. The output pulse width t_W is defined as follows, where R_X is in $k\Omega$, C_X is in pF and t_W is in ns.


$$t_W = 0.33 R_X C_X (1 + 3/R_X) \text{ for } C_X \ge 10^3 \text{ pF}$$

20 k $\Omega \le R_X \le 100 \text{ k}\Omega \text{ for } -55^{\circ}\text{C to } +125^{\circ}\text{C}$

 C_X may vary from 0 to any value. For pulse widths with C_X less than $10^3\ pF$ see $\it Figure~a.$


Operation Notes (Continued)

5. SETUP AND RELEASE TIMES—The setup times listed below are necessary to allow the latch-enabling transistor to turn off and the node voltages within the input latch to stabilize, thus insuring proper cycling of the latch when the next trigger occurs. The indicated release times (equivalent to trigger duration) allow time for the input latch to cycle and its signal to propagate.




Input to Pin 5 (11) Pin 4 (12) = L

Pin 4 (12) = L Pin 3 (13) = H



Input to Pin 4 (12) Pins 5 (11) and 3 (13) = H 6. RESET OPERATION—A LOW signal on $\overline{\mathbb{C}}_D$, pin 3 (13), will terminate an output pulse, causing Q to go LOW and $\overline{\mathbb{Q}}$ to go HIGH. As long as $\overline{\mathbb{C}}_D$ is held LOW, a delay period cannot be initiated nor will attempted triggering cause spikes at the outputs. A reset pulse duration, in the LOW state, of 25 ns is sufficient to insure resetting. If the reset input goes LOW at the same time that a trigger transition occurs, the reset will dominate and the outputs will not respond to the trigger. If the reset input goes HIGH coincident with a trigger transition, the circuit will respond to the trigger.





CX - TIMING CAPACITANCE - pF


TL/F/10203-6

FIGURE a


Typical Characteristics







TL/F/10203-7



INPUT PULSE $f \approx 25 \text{ kHz}$ $Amp \approx 3.0V$ Width $\approx 100 \text{ ns}$ $t_r = t_f \leq 10 \text{ ns}$

TL/F/10203-8



Section 6 **Physical Dimensions**




Section 6—Physical Dimensions


Physical Dimensions	6-3
Data Bookshelf	
Sales and Distribution Offices	



All dimensions are in inches (millimeters)


20 Terminal Ceramic Leadless Chip Carrier (E) NS Package Number E20A







E20A (REV D)

14 Lead Ceramic Dual-In-Line Package (J) NS Package Number J14A






16 Lead Ceramic Dual-In-Line Package (J) NS Package Number J16A




20 Lead Ceramic Dual-In-Line Package (J) NS Package Number J20A




J24A (RE V H)


24 Lead Ceramic Dual-In-Line Package (J) NS Package Number J24A





24 Lead Ceramic Dual-In-Line Package (J) NS Package Number J24F




14 Lead (0.150" Wide) Molded Small Outline Package (M) NS Package Number M14A










14 Lead (0.300" Wide) Molded Small Outline Package (M) NS Package Number M14B










16 Lead (0.150" Wide) Molded Small Outline Package (M) NS Package Number M16A










16 Lead (0.300" Wide) Molded Small Outline Package (M) NS Package Number M16B










20 Lead (0.300" Wide) Molded Small Outline Package (M) NS Package Number M20B









24 Lead (0.300" Wide) Molded Small Outline Package (M) NS Package Number M24B







14 Lead Molded Dual-In-Line Package (N) NS Package Number N14A




16 Lead Molded Dual-In-Line Package (N) NS Package Number N16A





16 Lead Molded Dual-In-Line Package (N) **NS Package Number N16E**






OPTION 02







18 Lead Molded Dual-In-Line Package (N) **NS Package Number N18A**




20 Lead Molded Dual-In-Line Package (N) NS Package Number N20A




24 Lead Molded Dual-In-Line Package (N) NS Package Number N24A




24 Lead (0.300" Wide) Dual-In-Line Package (N) NS Package Number N24C




28 Lead Plastic Chip Carrier (V) NS Package Number V28A




14 Lead Ceramic Package (W) NS Package Number W14B




16 Lead Ceramic Package (W) NS Package Number W16A




20 Lead Ceramic Package (W) NS Package Number W20A



24 Lead Ceramic Package (W) NS Package Number W24C







Bookshelf of Technical Support Information

National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature

This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and section contents for each book.

Please contact your local National sales office for possible complimentary copies. A listing of sales offices follows this bookshelf

We are interested in your comments on our technical literature and your suggestions for improvement.

Please send them to:

Technical Communications Dept. M/S 16300 2900 Semiconductor Drive P.O. Box 58090 Santa Clara. CA 95052-8090

ALS/AS LOGIC DATABOOK—1987

Introduction to Bipolar Logic • Advanced Low Power Schottky • Advanced Schottky

ASIC DESIGN MANUAL/GATE ARRAYS & STANDARD CELLS—1987

SSI/MSI Functions • Peripheral Functions • LSI/VLSI Functions • Design Guidelines • Packaging

CMOS LOGIC DATABOOK—1988

CMOS AC Switching Test Circuits and Timing Waveforms • CMOS Application Notes • MM54HC/MM74HC MM54HCT/MM74HCT • CD4XXX • MM54CXXX/MM74CXXX • Surface Mount

DATA ACQUISITION LINEAR DEVICES—1989

Active Filters • Analog Switches/Multiplexers • Analog-to-Digital Converters • Digital-to-Analog Converters Sample and Hold • Temperature Sensors • Voltage Regulators • Surface Mount

DATA COMMUNICATION/LAN/UART DATABOOK—1989

LAN IEEE 802.3 • High Speed Serial/IBM Data Communications • ISDN Components • UARTs Modems • Transmission Line Drivers/Receivers

DISCRETE SEMICONDUCTOR PRODUCTS DATABOOK—1989

Selection Guide and Cross Reference Guides • Diodes • Bipolar NPN Transistors
Bipolar PNP Transistors • JFET Transistors • Surface Mount Products • Pro-Electron Series
Consumer Series • Power Components • Transistor Datasheets • Process Characteristics

DRAM MANAGEMENT HANDBOOK-1989

Dynamic Memory Control • Error Detection and Correction • Microprocessor Applications for the DP8408A/09A/17/18/19/28/29 • Microprocessor Applications for the DP8420A/21A/22A Microprocessor Applications for the NS32CG821

EMBEDDED SYSTEM PROCESSOR DATABOOK—1989

Embedded System Processor Overview • Central Processing Units • Slave Processors • Peripherals Development Systems and Software Tools

F100K DATABOOK—1989

Family Overview • F100K Datasheets • 11C Datasheets • 10K and 100K Memory Datasheets
Design Guide • Circuit Basics • Logic Design • Transmission Line Concepts • System Considerations
Power Distribution and Thermal Considerations • Testing Techniques • Quality Assurance and Reliability

FACTIM ADVANCED CMOS LOGIC DATABOOK-1989

Description and Family Characteristics ● Ratings, Specifications and Waveforms
Design Considerations ● 54AC/74ACXXX ● 54ACT/74ACTXXX

FAST® ADVANCED SCHOTTKY TTL LOGIC DATABOOK—Rev. 1—1988

Circuit Characteristics • Ratings, Specifications and Waveforms • Design Considerations • 54F/74FXXX

FAST® APPLICATIONS HANDBOOK—REPRINT

Reprint of 1987 Fairchild FAST Applications Handbook

Contains application information on the FAST family: Introduction • Multiplexers • Decoders • Encoders Operators • FIFOs • Counters • TTL Small Scale Integration • Line Driving and System Design FAST Characteristics and Testing • Packaging Characteristics • Index

GENERAL PURPOSE LINEAR DEVICES DATABOOK—1989

Continuous Voltage Regulators • Switching Voltage Regulators • Operational Amplifiers • Buffers • Voltage Comparators Instrumentation Amplifiers • Surface Mount

GRAPHICS HANDBOOK—1989

Advanced Graphics Chipset • DP8500 Development Tools • Application Notes

INTERFACE DATABOOK—1988

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral Power Drivers • Display Drivers

Memory Support • Microprocessor Support • Level Translators and Buffers • Frequency Synthesis • Hi-Rel Interface

LINEAR APPLICATIONS HANDBOOK-1986

The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuit applications using both monolithic and hybrid circuits from National Semiconductor.

Individual application notes are normally written to explain the operation and use of one particular device or to detail various methods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence by keeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.

LS/S/TTL DATABOOK—1989

Contains former Fairchild Products

Introduction to Bipolar Logic • Low Power Schottky • Schottky • TTL • TTL-Low Power

MASS STORAGE HANDBOOK—1989

Rigid Disk Pulse Detectors • Rigid Disk Data Separators/Synchronizers and ENDECs
Rigid Disk Data Controller • SCSI Bus Interface Circuits • Floppy Disk Controllers • Disk Drive Interface Circuits
Rigid Disk Preamplifiers and Servo Control Circuits • Rigid Disk Microcontroller Circuits • Disk Interface Design Guide

MEMORY DATABOOK—1988

PROMs, EPROMs \bullet Flash EPROMs and EEPROMs \bullet TTL I/O SRAMs ECL I/O SRAMs \bullet ECL I/O Memory Modules

MICROCONTROLLER DATABOOK—1989

COP400 Family • COP800 Family • COPS Applications • HPC Family • HPC Applications MICROWIRE and MICROWIRE/PLUS Peripherals • Microcontroller Development Tools

MICROPROCESSOR DATABOOK—1989

Series 32000 Overview • Central Processing Units • Slave Processors • Peripherals Development Systems and Software Tools • Application Notes • NSC800 Family

PROGRAMMABLE LOGIC DATABOOK & DESIGN MANUAL—1989

Product Line Overview • Datasheets • Designing with PLDs • PLD Design Methodology • PLD Design Development Tools Fabrication of Programmable Logic • Application Examples

REAL TIME CLOCK HANDBOOK—1989

Real Time Clocks and Timer Clock Peripherals • Application Notes

RELIABILITY HANDBOOK—1986

Reliability and the Die • Internal Construction • Finished Package • MIL-STD-883 • MIL-M-38510
The Specification Development Process • Reliability and the Hybrid Device • VLSI/VHSIC Devices
Radiation Environment • Electrostatic Discharge • Discrete Device • Standardization
Quality Assurance and Reliability Engineering • Reliability and Documentation • Commercial Grade Device
European Reliability Programs • Reliability and the Cost of Semiconductor Ownership
Reliability Testing at National Semiconductor • The Total Military/Aerospace Standardization Program
883B/RETSTM Products • MILS/RETSTM Products • 883/RETSTM Hybrids • MIL-M-38510 Class B Products
Radiation Hardened Technology • Wafer Fabrication • Semiconductor Assembly and Packaging
Semiconductor Packages • Glossary of Terms • Key Government Agencies • AN/ Numbers and Acronyms
Bibliography • MIL-M-38510 and DESC Drawing Cross Listing

SPECIAL PURPOSE LINEAR DEVICES DATABOOK—1989

Audio Circuits ● Radio Circuits ● Video Circuits ● Motion Control Circuits ● Special Function Circuits Surface Mount

TELECOMMUNICATIONS—1987

Line Card Components • Integrated Services Digital Network Components • Modems Analog Telephone Components • Application Notes



National Semiconductor Corporation

2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: (408) 721-5000 TWX: (910) 339-9240

SALES OFFICES (Continued)

INTERNATIONAL **OFFICES**

Electronica NSC de Mexico SA Juventino Rosas No. 118-2 Col Guadalupe Inn

Mexico, 01020 D.F. Mexico Tel: 52-5-524-9402

National Semicondutores Do Brasil Ltda.

Av. Brig. Faria Lima, 1383 6.0 Andor-Conj. 62 01451 Sao Paulo, SP, Brasil Tel: (55/11) 212-5066 Fax: (55/11) 211-1181 NSBR BR-

National Semiconductor GmbH

Industriestrasse 10 D-8080 Furstenfeldbruck West Germany Tel: (0-81-41) 103-0 Telex: 527-649

National Semiconductor (UK) Ltd.

The Maple, Kembrey Park Swindon, Wiltshire SN2 6UT United Kingdom Tel: (07-93) 61-41-41 Telex: 444-674 Fax: (07-93) 69-75-22

National Semiconductor Benelux

Vorstlaan 100 B-1170 Brussels Belgium Tel: (02) 6-61-06-80 Telex: 61007

National Semiconductor (UK) Ltd.

Ringager 4A, 3 DK-2605 Brondby Denmark Tel: (02) 43-32-11 Telex: 15-179 Fax: (02) 43-31-11

National Semiconductor S.A.

Centre d'Affaires-La Boursidiere Bâtiment Champagne, B.P. 90 Route Nationale 186 F-92357 Le Plessis Robinson France Tel: (1) 40-94-88-88 Telex: 631065

National Semiconductor (UK) Ltd.

Unit 2A Clonskeagh Square Clonskeagh Road Dublin 14 Tel: (01) 69-55-89 Telex: 91047 Fax: (01) 69-55-89

Fax: (1) 40-94-88-11

National Semiconductor S.p.A.

Strada 7, Palazzo R/3 20089 Rozzano Milanofiori Italy Tel: (02) 8242046/7/8/9

National Semiconductor S.p.A.

Via del Cararaggio, 107 00147 Rome Tel: (06) 5-13-48-80 Fax: (06) 5-13-79-47

National Semiconductor (UK) Ltd.

P.O. Box 29 N-1321 Stabekk Norway Tel: (2) 12-53-70 Fax: (2) 12-53-75

National Semiconductor AB

Stensatravagen 13 S-12702 Skarholmen Sweden Tel: (08) 970190 Telex: 10731

National Semiconductor Calle Agustin de Foxa, 27

28036 Madrid Spain Tel: (01) 733-2958

Telex: 46133

National Semiconductor Switzerland Alte Winterthurerstrasse 53

Postfach 567 Ch-8304 Wallisellen-Zurich Switzerland Tel: (01) 830-2727 Telex: 828-444

National Semiconductor

Kauppakartanonkatu 7 A22 SF-00930 Helsinki Finland Tel: (90) 33-80-33 Telex: 126116

National Semiconductor

Postbus 90

1380 AB Weesp The Netherlands Tel: (0-29-40) 3-04-48 Telex: 10-956 Fax: (0-29-40) 3-04-30

National Semiconductor Japan I td

Sanseido Bldg. 5F 4-15 Nishi Shinjuku Shinjuku-ku Tokyo 160 Japan Tel: 3-299-7001 Fax: 3-299-7000

National Semiconductor Hong Kong Ltd.

Suite 513, 5th Floor, Chinachem Golden Plaza, 77 Mody Road, Tsimshatsui East. Kowloon, Hong Kong Tel: 3-7231290 Telex: 52996 NSSEA HX Fax: 3-3112536

National Semiconductor (Australia) PTY, Ltd.

1st Floor, 441 St. Kilda Rd. Melbourne, 3004 Victory, Australia Tel: (03) 267-5000 Fax: 61-3-2677458

National Semiconductor (PTE), I td

200 Cantonment Road 13-01 Singapore 0208 Tel: 2252226 Telex: RS 33877

National Semiconductor (Far East) Ltd **Taiwan Branch**

P.O. Box 68-332 Taipei 7th Floor, Nan Shan Life Bldg. 302 Min Chuan East Road, Taipei, Taiwan R.O.C Tel: (86) 02-501-7227 Telex: 22837 NSTW Cable: NSTW TAIPEI

National Semiconductor (Far East) Ltd.

Korea Branch

13th Floor, Dai Han Life Insurance 63 Building, 60, Yoido-dong, Youngdeungpo-ku, Seoul, Korea 150-763 Tel: (02) 784-8051/3, 785-0696/8 Telex: 24942 NSPKLO Fax: (02) 784-8054