
DIGITAL INTEGRATED CIRCUITS


NZ National





Introduction

Here is the new Digital Data Handbook from National It gives complete specifications for devices useful in building nearly all types of electronic systems, from small instruments to computer designs

For information regarding newer devices introduced since the printing of this handbook, or for further information on listed parts, please contact our local representative, distributor, or regional office








i

*					
					,
•					
	· •				
)	
			•		

Ordering Information

For available packages, consult the tables which precede each section. Then refer to the package drawings (pages I through VI) in the back of the catalog.

The ordering information for National devices covered in this catalog is as follows:



DEVICE FAMILY

AH - Analog Hybrid

AM - Analog Monolithic

DM - Digital Monolithic

LH - Linear Hybrid

LM - Linear Monolithic

MM - MOS Monolithic

DEVICE NUMBER

4, 5, or 6 digit number.

Suffix Indicators:

A – Improved Electrical Specification

C - Reduced Temperature Range

PACKAGE

D - Glass/Metal Dual-In-Line Package

F - Flat Package (0 25" wide)

G - TO-8 (12 lead) Metal Can

H - TO-5 (multi-lead) Metal Can

J – Glass/Glass Dual-In-Line Package

N - Molded Dual-In-Line Package

W - Flat Package (0.275" wide)

For most of the products listed in this catalog the temperature range can be obtained from the first one or two numbers following the family designation. For example:

DM54XX All numbers beginning with 5 denote -55°C to +125°C temperature operation.

DM74XX If the "74" is indicated, the operating temperature is 0° C to $+70^{\circ}$ C.

DM7XXX All other numbers beginning with 7 (besides the "74" shown above) are NSC

proprietary products and a 7 here indicates -55°C to +125°C.

DM8XXX All numbers beginning with 8 denote 0°C to +70°C temperature operation.





Table of Contents

Introduction	i
Ordering Information	
Edge Index by Product Family	xiıi
Product Function Guide ,	XV
CEDIEC EA/74 CECTION 4	
SERIES 54/74 — SECTION 1	1-i
Reference to Package Dimensions, Waveforms, Test Circuits, and Ordering Information	
DM5400/DM7400 (SN5400/SN7400) Quad 2-Input NAND Gate	1-1
DM5401/DM7401 (SN5401/SN7401) Quad 2-Input Gate (Open Collector)	1-3
DM5402/DM7402 (SN5402/SN7402) Quad 2-Input NOR Gate	1-5
DM5403/DM7403 (SN5403/SN7403) Quad 2-Input Gate (Open Collector)	1-3
DM5404/DM7404 (SN5404/SN7404) Hex Inverter	1-7
DM5405/DM7405 (SN5405/SN7405) Hex Inverter (Open Collector)	1-3
DM5406/DM7406 (SN5406/SN7406) Hex Inverter Buffer/Driver	1-9
DM5407/DM7407 (SN5407/SN7407) Hex Buffer/Driver	1-11
DM5408/DM7408 (SN5408/SN7408) Quad 2-Input AND Gate	1-13
DM5409/DM7409 (SN5409/SN7409) Quad 2-Input AND Gate (Open Collector)	1-13
DM5410/DM7410 (SN5410/SN7410) Triple 3-Input NAND Gate	1-1
DM5411/DM7411 (SN5411/SN7411) 3-Input Positive AND Gate	1-15
DM5413/DM7413 (SN5413/SN7413) Dual Schmitt-Trigger	1-17
DM5416/DM7416 (SN5416/SN7416) Hex Inverter Buffer/Driver	1-9
DM5417/DM7417 (SN5417/SN7417) Hex Buffer/Driver	1-11
DM5420/DM7420 (SN5420/SN7420) Dual 4-Input NAND Gate	1-1
DM5426/DM7426 (SN5426/SN7426) Quad 2-Input TTL-MOS Interface Gate	1-19
DM5430/DM7430 (SN5430/SN7430) 8-Input Gate	1-21
DM5432/DM7432 (SN5432/SN7432) Quad 2-Input OR Gate	1-23
DM5437/DM7437 (SN5437/SN7437) Quad 2-Input NAND Buffer	1-25
DM5438/DM7438 (SN5438/SN7438) Quad 2-Input NAND Buffer (Open Collector)	1-25
DM5440/DM7440 (SN5440/SN7440) Dual 4-Input Buffer	1-27
DM5441A/DM7441A (SN5441A/SN7441A) BCD to Decimal Decoder/Nixie TM Driver	1-29
DM5442/DM7442 (SN5442/SN7442) BCD to Decimal Decoder	1-31
DM5445/DM7445 (SN5445/SN7445) BCD to Decimal Decoder/Driver	1-33
DM5450/DM7450 (SN5450/SN7450) Expandable Dual 2-Wide 2-Input AND-OR-INVERT Gate	1-35
DM5451/DM7451 (SN5451/SN7451) Dual 2-Wide 2-Input AND-OR-INVERT Gate	1-35
DM5453/DM7453 (SN5453/SN7453) Expandable 4-Wide 2-Input AND-OR-INVERT Gate	1-35
DM5454/DM7454 (SN5454/SN7454) 4-Wide 2-Input AND-OR-INVERT Gate	1-35
DM5460/DM7460 (SN5460/SN7460) Dual 4-Input Expander	1-35
DM5470/DM7470 (SN5470/SN7470) Edge-Triggered JK Flip Flop	1-38
DM5472/DM7472 (SN5472/SN7472) JK Master/Slave Flip Flop	1-40
DM5473/DM7473 (SN5473/SN7473) Dual JK Master/Slave Flip Flop	1-42
DM5474/DM7474 (SN5474/SN7474) Dual D Flip Flop	1-44
DM5475/DM7475 (SN5475/SN7475) Quad Latch	1-46
DM5476/DM7476 (SN5476/SN7476) Dual JK Master/Slave Flip Flop	1-42
DM5483/DM7483 (SN5483/SN7483) 4-Bit Binary Full Adder and Dual Single-Bit Binary Full Adder	1-48
DM5485/DM7485 (SN5485/SN7485) 4-Bit Magnitude Comparator	10-1
DM5486/DM7486 (SN5486/SN7486) Quad EXCLUSIVE-OR Gate	1-51
DM5488/DM7488 (SN5488/SN7488) 256-Bit Read Only Memory	1-53
DM5489/DM7489 (SN5489/SN7489) 64-Bit Random Access Read/Write Memory	1-57
DM5490/DM7490 (SN5490/SN7490) Decade Counter	
DM5491A/DM7491A (SN5491A/SN7491A) 8-Bit Shift Register	
· · · · · · · · · · · · · · · · · · ·	1-59
DM5493/DM7493 (SN5493/SN7493) 4-Bit Binary Counter	1-59
DM5495/DM7495 (SN5495/SN7495) 4-Bit Right-Shift/Left-Shift Register	
DM5496/DM7496 (SN5496/SN7496) 5-Bit Parallel-In/Parallel-Out Shift Register	
DM54107/DM74107 (SN54107/SN74107) Dual JK Master/Slave Flip Flop	1-42

SERIES 54/74 — SECTION 1 (CONTINUED)	
DM54121/DM74121 (SN54121/SN74121) Monostable Multivibrator	1-68
DM54123/DM74123 (SN54123/SN74123) TTL/Monostable Multivibrator	10-2
	1-113
DM54126/DM74126 (SN54126/SN74126) (See DM7094/DM8094)	1-113
DM54126/DM74126 (SN54126/SN74126) (See DM7094/DM8094)	10-3
DM54145/DM74145 (SN54145/SN74145) BCD to Decimal Decoder/Driver	1-33
DM54145/DM74145 (SN54145/SN74145) BCD to Decimal Decoder/Driver	1-70
	1-73
DM54153/DM74153 (SN54153/SN74153) Dual 4:1 Multipleyer	1-75
DM54153/DM74153 (SN54153/SN74153) Dual 4:1 Multiplexer	1-77
	1-80
•	1-80
	10-3
	10-3
	10-3
	10-3
Difference of Difference of Control of Control of Difference of Control of Co	1-167
	1-180
	1-82
	1-152
DM54174/DM74174 (SN54174/SN74174) Hex D Flip Flop	10-4
DM54175/DM74175 (SN54175/SN74175) Quad D Flip Flop	10-4
-, -, -, -, -, -, -, -, -, -, -, -, -, -	1-143
DM54177/DM74177 (SN54177/SN74177) (See DM7281/DM8281)	1-143
	1-84
DM54181/DM74181 (SN54181/SN74181) Arithmetic Logic Unit	1-86
DM54182/DM74182 (SN54182/SN74182) Look-Ahead Carry Generator	1-92
DM54184/DM74184 (SN54184/SN74184) BCD-to-Binary Converter	1-94
	1-94
DM54187/DM74187 (SN54187/SN74187) 1024-Bit Read Only Memory	1-96
DM54190/DM74190 (SN54190/SN74190) Up-Down Decade Counter	1-99
DM54191/DM74191 (SN54191/SN74191) Up-Down Binary Counter .	1-101
DM54192/DM74192 (SN54192/SN74192) (See DM7560/DM8560)	1-161
DM54193/DM74193 (SN54193/SN74193) (See DM7563/DM8563)	1-164
DM54195/DM74195 (SN54195/SN74195) (See DM9300/DM8300)	6-4
	10-4
	10-4
	1-103
DM54199/DM74199 (SN54199/SN74199) 8-Bit Shift Register	1-105
DM74200 (SN74200) TRI-STATE® 256-Bit Random Access Memory	
DM7090/DM8090 Quad Inverter/Dual 2-Input NAND Buffer	1-107
DM7091/DM8091 Quad 2-Input NAND Buffer	1-109
DM7092/DM8092 Dual 5-Input NAND Gate	
DM7093/DM8093 TRI-STATE® Quad Buffer	
DM7094/DM8094 TRI-STATE® Quad Buffer	1-113
DM7095/DM8095 TRI-STATE® Hex Buffer	1-116
DM7096/DM8096 TRI-STATE® Hex Inverter	1-116
DM/7007/DM/0007 TDLSTATE® Have Differ	1-116
DM7097/DM8097 TRI-STATE® Hex Buffer	1-116
	1-118
DM7123/DM8123 TRI-STATE® Quad 2-Input Multiplexer	1-120
DM7130/DM8130 10-Bit Comparator	1-122
DM7131/DM8131 6-Bit Unified Bus Comparator	1-124
DM7136/DM8136 6-Bit Unified Bus Comparator	1-124
DM7160/DM8160 6-Bit Comparator	1-122
DM7200/DM8200 4-Bit Comparator	1-126
DM7210/DM8210 8-Channel Digital Switch	1-128
DM7211/DM8211 8-Channel Digital Switch	1-128

SERIES 54/74 — SECTION 1 (CONTINUED)	
DM7214/DM8214 TRI-STATE® Dual 4:1 Multiplexer	1-131
DM7219/DM8219 TRI-STATE® 16-Line to 1-Line Multiplexer	
DM7220/DM8220 Parity Generator/Checker	
DM7223/DM8223 1-Line to 8-Line Demultiplexer.	1-138
DM7230/DM8230 TRI-STATE® Demultiplexer	
DM7280/DM8280 (S8280/N8280) Presettable Decade Counter	1-143
DM7281/DM8281 (S8281/N8281) Presettable Binary Counter	
DM7288/DM8288 (S8288/N8288) Presettable Divide by 12 Counter	
DM7512/DM8512 Dual Gated Master/Slave JK/D Flip Flop	10-5
DM7520/DM8520 Modulo-N Divider	
DM7551/DM8551 TRI-STATE® Quad D Flip Flop	1-152
DM7552/DM8552 TRI-STATE® Decade Counter/Latch	1-155
DM7553/DM8553 TRI-STATE® 8-Bit Latch	1-159
DM7554/DM8554 TRI-STATE® Binary Counter/Latch	
DM7555/DM8555 TRI-STATE® Programmable Decade Counter	10-5
DM7556/DM8556 TRI-STATE® Programmable Binary Counter	10-6
DM7560/DM8560 (SN54192/SN74192) Up/Down Decade Counter	1-161
DM7563/DM8563 (SN54193/SN74193) Up/Down Binary Counter	1-164
DM7570/DM8570 (SN54164/SN74164) 8-Bit Serial-In Parallel-Out Shift Register	1-167
DM7573/DM8573 1024-Bit Field-Programmable Read Only Memory	1-169
	1-172
DM7575/DM8575 Programmable Logic Array (PLA)	1-175
DM7576/DM8576 Programmable Logic Array (PLA)	1-175
DM8582 256-Bit Random Access Memory (Open Collector)	1-146
DM7590/DM8590 (SN54165/SN74165) 8-Bit Parallel-In Serial-Out Shift Register	1-180
DM7595/DM8595 4096-Bit Bipolar Read Only Memory	1-182
	1-184
DM7597/DM8597 TRI-STATE® 1024-Bit Read Only Memory	1-187
DM7598/DM8598 TRI-STATE® 256-Bit Read Only Memory	1-190
DM7599/DM8599 TRI-STATE $^{ ext{@}}$ 64-Bit Random Access Read/Write Memory	
DM7613/DM8613 Quad Gated D Flip Flop	
DM7695/DM8695 4096-Bit Bipolar Read Only Memory	
DM7696/DM8696 TRI-STATE® 4096-Bit Bipolar Read Only Memory	1-184
DM7800/DM8800 Dual Voltage Translator	1-197
DM7806/DM8806 High Speed MOS to TTL Level Converter	
DM7810/DM8810 Quad 2-Input TTL-MOS Interface Gate	1-202
DM7811/DM8811 Quad 2-Input TTL-MOS Interface Gate	
DM7812/DM8812 TTL-MOS Hex Inverter	
DM7819/DM8819 Quad 2-Input TTL-MOS AND Gate	
DM7820/DM8820 Dual Line Receiver	
DM7820A/DM8820A Dual Line Receiver	1-208
DM7822/DM8822 Dual Line Receiver.	
DM7830/DM8830 Dual Differential Line Driver	1-212
DM7831/DM8831 TRI-STATE® Line Driver	
DM7832/DM8832 TRI-STATE® Line Driver	
DM7833/DM8833 Quad TRI-STATE® Transceiver	
DM7834/DM8834 Quad TRI-STATE® Transceiver	10-7
DM7835/DM8835 Quad TRI-STATE® Transceiver	10-7
DM7836/DM8836 Quad NOR Unified Bus Receiver	1-217
DM7837/DM8837 Hex Unified Bus Receiver	1-219
DM7838/DM8838 Quad Unified Bus Transceiver	1-221
DM7839/DM8839 Quad TRI-STATE® Transceiver	10-7
DM7875B/DM8875B TRI-STATE® 4-Bit Multiplier	1-223
DM7880/DM8880 High Voltage 7-Segment Decoder/Driver (for Driving Sperry and	1-223
Panaplex II TM Displays)	1-225
DM8884A High Voltage Cathode Decoder/Driver (for Driving Sperry and Panaplex II TM Displays)	1-225
DM8885 MOS to High Voltage Cathode Buffer	1-220
DM9602/DM8602 Dual TTL/Monostable Multivibrator	10-8
Emodel, Emodel But 1 Ephonostable Material and 1	10,0

SERIES 54H/74H	- SECTION 2	
Reference to Package	Dimensions, Waveforms, Test Circuits, and Ordering Information	2-i
DM54H00/DM74H00	(SN54H00/SN74H00) Quad 2-Input NAND Gate	2-1
DM54H01/DM74H01	(SN54H01/SN74H01) Quad 2-Input NAND Gate (Open Collector)	2-1
DM54H04/DM74H04	(SN54H04/SN74H04) Hex Inverter	2-1
DM54H05/DM74H05	(SN54H05/SN74H05) Hex Inverter (Open Collector)	2-1
DM54H08/DM74H08	(SN54H08/SN74H08) Quad 2-Input AND Gate	2-1
DM54H10/DM74H10	(SN54H10/SN74H10) Triple 3-Input NAND Gate	2-1
DM54H11/DM74H11	(SN54H11/SN74H11) Triple 3-Input AND Gate	2-1
DM54H20/DM74H20	(SN54H20/SN74H20) Dual 4-Input NAND Gate	2-1
DM54H21/DM74H21	(SN54H21/SN74H21) Dual 4-Input AND Gate	2-1
DM54H22/DM74H22	(SN54H22/SN74H22) Dual 4-Input NAND Gate (Open Collector)	2-1
DM54H30/DM74H30	(SN54H30/SN74H30) 8-Input NAND Gate	2-1
DM54H40/DM74H40	(SN54H40/SN74H40) Dual 4-Input NAND Buffer	2-1
DM54H50/DM74H50	(SN54H50/SN74H50) Expandable Dual AND-OR-INVERT Gate	2-6
DM54H51/DM74H51	(SN54H51/SN74H51) Dual AND-OR-INVERT Gate	2-6
DM54H52/DM74H52	(SN54H52/SN74H52) Expandable AND-OR Gate	2-6
DM54H53/DM74H53	(SN54H53/SN74H53) Expandable AND-OR-INVERT Gate	2-6
DM54H54/DM74H54	(SN54H54/SN74H54) AND-OR-INVERT Gate	2-6
	(SN54H55/SN74H55) Expandable AND-OR-INVERT Gate	
DM54H60/DM74H60	(SN54H60/SN74H60) Dual 4-Input Expander	2-6
	(SN54H61/SN74H61) Triple 3-Input Expander	2-6
	(SN54H62/SN74H62) 3-2-2-3-Input Expander	
	(SN54H71/SN74H71) JK Flip Flop with AND-OR Inputs	
	(SN54H72/SN74H72) JK Master/Slave Flip Flop	
	(SN54H73/SN74H73) Dual JK Flip Flop with Separate Clocks	
	(SN54H74/SN74H74) Dual D Edge-Triggered Flip Flop	
	(SN54H76/SN74H76) Dual JK Master/Slave Flip Flop	
DM54H78/DM74H78	(SN54H78/SN74H78) Dual JK Flip Flop with Preset and Clear Inputs	2-6
0=0.50 54. /54.	2-2-1011	
SERIES 54L/74L		
_	Dimensions, Waveforms, Test Circuits, and Ordering Information	
	(SN54L00/SN74L00) Quad 2-Input NAND Gate	
	(SN54L01/SN74L01) Quad 2-Input NAND Gate (Open Collector)	
	(SN54L02/SN74L02) Quad 2-Input NOR Gate	
	(SN54L03/SN74L03) Quad 2-Input NAND Gate (Open Collector)	
	(SN54L04/SN74L04) Hex Inverter	3-3
	(SN54L10/SN74L10) Triple 3-Input NAND Gate	
	(SN54L20/SN74L20) Dual 4-Input NAND Gate	
	(SN54L30/SN74L30) 8-Input NAND Gate	
	2A (SN54L42A/SN74L42A) Low Power BCD to Decimal Decoder	
	(SN54L51/SN74L51) Dual 2-Wide AND-OR-INVERT Gate	
	(SN54L54/SN74L54) 4-Wide 3-2-2-3-Input AND-OR-INVERT Gate	
	(SN54L55/SN74L55) 2-Wide 4-Input AND-OR-INVERT Gate	
	(SN54L71/SN74L71) RS Flip Flop	
	(SN54L72/SN74L72) JK Flip Flop	
	(SN54L73/SN74L73) Dual JK Flip Flop	3-10
	(SN54L74/SN74L74) Dual D Flip Flop	3-10
	(SN54L78/SN74L78) Dual JK Flip Flop	3-10
	(SN54L85/SN74L85) 4-Bit Magnitude Comparator	3-34 3-22
	(SN54L86/SN74L86) Quad EXCLUSIVE-OR Gate	10-9
	9A (SN54L89A/DM74L89A) 64-Bit Random Access Memory	3-37
	(SN54L90/SN74L90) Low Power Decade Counter	3-40
	(SN54L93/SN74L93) Ripple Binary Counter	3-40
	(SN54L95/SN74L95) 4-Bit Parallel-In Parallel-Out Shift Register	
	(OIVOTEOG/OIVTEOG/ TIDIC FAIAHOITH FAIAHOITOUL SHILL HEYISLE	5 2 3
11101541 98/11101/41 98	(SN541 98/SN741 98) 4-Bit Data Selector/Storage Register	3-45
	(SN54L98/SN74L98) 4-Bit Data Selector/Storage Register	3-45 10-10

SERIES 54L/74L — SECTION 3 (CONTINUED)	
DM54L154A/DM74L154A (SN54L154A/SN74L154A) Low Power 4-Line to 16-Line	
Decoder/Demultiplexer	3-47
DM54L165A/DM74L165A (SN54L165A/SN74L165A) Low Power Parallel-In Serial-Out	
8-Bit Shift Register	3-49
DM54L187A/DM74L187A (SN54L187A/SN74L187A) 1024-Bit Read Only Memory	10-11
DM54L192/DM74L192 (SN54L192/SN74L192) Up-Down Decade Counter	3-52
DM54L193/DM74L193 (SN54L193/SN74L193) Up-Down Binary Counter	3-52
DM70L95 TRI-STATE® Hex Buffer	10-12
DM70L96 TRI-STATE® Hex Buffer	10-12
DM70L97 TRI-STATE® Hex Buffer	10-12
DM70L98 TRI-STATE® Hex Buffer	10-12
DM71L22/DM81L22 Quad 2-Input Multiplexer	3-59
DM71L23/DM81L23 Quad 2-Input Multiplexer	3-59
DM75L11/DM85L11 TTL Dual Gated D Flip Flop	3-63
DM75L12/DM85L12 Dual JK, D Flip Flop	3-66
DM75L51/DM85L51 Low Power TRI-STATE $^{(\!R)}$ Quad D Flip Flop	3-69
DM75L52/DM85L52 TRI-STATE® Decade Counter/Latch	3-74
DM75L54/DM85L54 TRI-STATE® Binary Counter/Latch	3-74
DM76L13/DM86L13 Quad Gated D Flip Flop	10-13
DM76L70/DM86L70 8-Bit Serial-In Parallel-Out Shift Register	3-25
DM76L75/DM86L75 Low Power Presettable Decade Counter	3-80
DM76L76/DM86L76 Low Power Presettable Binary Counter	3-80
DM76L93/DM86L93 Ripple Binary Counter	
DM76L97/DM86L97 TRI-STATE® 1024-Bit Read Only Memory	10-14
DM76L99/DM86L99 TRI-STATE® 64-Bit Random Access Memory	
DM78L12/DM88L12 TTL-MOS Hex Inverter/Interface Gate	3-82
SERIES 74S — SECTION 4	
Reference to Package Dimensions, Waveforms, Test Circuits, and Ordering Information	
	4-i
DM74S00 (SN74S00) Schottky Quad 2-Input NAND Gate	
DM74S00 (SN74S00) Schottky Quad 2-Input NAND Gate	4-1
	4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector)	4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector)	4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector)	4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector) DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate (Open Collector)	4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector). DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate. DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate. DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate (Open Collector). DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate.	4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector). DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate. DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate. DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate (Open Collector). DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate. DM74S22 (SN74S22) Schottky Dual 4-Input NAND Gate (Open Collector).	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector). DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate. DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate. DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate (Open Collector). DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate DM74S22 (SN74S22) Schottky Dual 4-Input NAND Gate (Open Collector). DM74S40 (SN74S40) Schottky Dual 4-Input NAND Buffer	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector). DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate. DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate. DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate (Open Collector). DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate DM74S22 (SN74S22) Schottky Dual 4-Input NAND Gate (Open Collector). DM74S40 (SN74S40) Schottky Dual 4-Input NAND Buffer DM74S64 (SN74S64) Schottky AND-OR-INVERT Gate	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector) DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate DM74S22 (SN74S22) Schottky Dual 4-Input NAND Gate (Open Collector) DM74S40 (SN74S40) Schottky Dual 4-Input NAND Buffer DM74S64 (SN74S64) Schottky AND-OR-INVERT Gate DM74S65 (SN74S65) Schottky AND-OR-INVERT Gate (Open Collector)	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector) DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate (Open Collector) DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate DM74S22 (SN74S22) Schottky Dual 4-Input NAND Gate (Open Collector) DM74S40 (SN74S40) Schottky Dual 4-Input NAND Buffer DM74S64 (SN74S64) Schottky AND-OR-INVERT Gate DM74S65 (SN74S65) Schottky AND-OR-INVERT Gate (Open Collector) DM74S74 (SN74S74) Schottky Dual D Flip Flop.	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector) DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate (Open Collector) DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate DM74S22 (SN74S22) Schottky Dual 4-Input NAND Gate (Open Collector) DM74S40 (SN74S40) Schottky Dual 4-Input NAND Buffer DM74S64 (SN74S64) Schottky AND-OR-INVERT Gate DM74S65 (SN74S65) Schottky AND-OR-INVERT Gate (Open Collector) DM74S74 (SN74S74) Schottky Dual D Flip Flop DM74S86 (SN74S86) Schottky Quad EXCLUSIVE-OR Gate	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector) DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate (Open Collector) DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate DM74S22 (SN74S22) Schottky Dual 4-Input NAND Gate (Open Collector) DM74S40 (SN74S40) Schottky Dual 4-Input NAND Buffer DM74S64 (SN74S64) Schottky AND-OR-INVERT Gate DM74S65 (SN74S65) Schottky AND-OR-INVERT Gate (Open Collector) DM74S74 (SN74S74) Schottky Dual D Flip Flop DM74S86 (SN74S86) Schottky Quad EXCLUSIVE-OR Gate DM74S112 (SN74S112) Schottky Dual JK Flip Flop with Preset and Clear	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector) DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate (Open Collector) DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate DM74S22 (SN74S22) Schottky Dual 4-Input NAND Gate (Open Collector) DM74S40 (SN74S40) Schottky Dual 4-Input NAND Buffer DM74S64 (SN74S64) Schottky AND-OR-INVERT Gate DM74S65 (SN74S65) Schottky AND-OR-INVERT Gate (Open Collector) DM74S74 (SN74S74) Schottky Dual D Flip Flop DM74S86 (SN74S86) Schottky Quad EXCLUSIVE-OR Gate DM74S112 (SN74S112) Schottky Dual JK Flip Flop with Preset and Clear DM74S113 (SN74S113) Schottky Dual JK Flip Flop with Preset	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector) DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate (Open Collector) DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate DM74S22 (SN74S22) Schottky Dual 4-Input NAND Gate (Open Collector) DM74S40 (SN74S40) Schottky Dual 4-Input NAND Buffer DM74S64 (SN74S64) Schottky AND-OR-INVERT Gate DM74S65 (SN74S65) Schottky AND-OR-INVERT Gate (Open Collector) DM74S74 (SN74S74) Schottky Dual D Flip Flop DM74S86 (SN74S86) Schottky Quad EXCLUSIVE-OR Gate DM74S112 (SN74S112) Schottky Dual JK Flip Flop with Preset and Clear DM74S113 (SN74S113) Schottky Dual JK Flip Flop with Preset DM74S114 (SN74S114) Schottky Dual JK Flip Flop with Common Clock and Clear	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector) DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate (Open Collector) DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate DM74S22 (SN74S22) Schottky Dual 4-Input NAND Gate (Open Collector) DM74S40 (SN74S40) Schottky Dual 4-Input NAND Buffer DM74S40 (SN74S46) Schottky AND-OR-INVERT Gate DM74S65 (SN74S65) Schottky AND-OR-INVERT Gate (Open Collector) DM74S74 (SN74S74) Schottky Dual D Flip Flop DM74S86 (SN74S86) Schottky Quad EXCLUSIVE-OR Gate DM74S112 (SN74S112) Schottky Dual JK Flip Flop with Preset and Clear DM74S114 (SN74S114) Schottky Dual JK Flip Flop with Common Clock and Clear DM74S135 (SN74S135) Schottky Quad EXCLUSIVE-OR/NOR Gate	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector) DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate (Open Collector) DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate DM74S22 (SN74S22) Schottky Dual 4-Input NAND Gate (Open Collector) DM74S40 (SN74S40) Schottky Dual 4-Input NAND Buffer DM74S64 (SN74S64) Schottky AND-OR-INVERT Gate DM74S65 (SN74S65) Schottky AND-OR-INVERT Gate (Open Collector) DM74S74 (SN74S74) Schottky Dual D Flip Flop DM74S86 (SN74S68) Schottky Quad EXCLUSIVE-OR Gate DM74S112 (SN74S112) Schottky Dual JK Flip Flop with Preset and Clear DM74S114 (SN74S114) Schottky Dual JK Flip Flop with Preset DM74S15 (SN74S114) Schottky Dual JK Flip Flop with Common Clock and Clear DM74S135 (SN74S135) Schottky Quad EXCLUSIVE-OR/NOR Gate DM74S140 (SN74S140) Schottky Dual 4-Input NAND Line Driver.	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector) DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate (Open Collector) DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate DM74S22 (SN74S22) Schottky Dual 4-Input NAND Gate (Open Collector) DM74S40 (SN74S40) Schottky Dual 4-Input NAND Buffer DM74S64 (SN74S64) Schottky AND-OR-INVERT Gate DM74S65 (SN74S65) Schottky AND-OR-INVERT Gate (Open Collector) DM74S74 (SN74S74) Schottky Dual D Flip Flop DM74S86 (SN74S68) Schottky Quad EXCLUSIVE-OR Gate DM74S112 (SN74S112) Schottky Dual JK Flip Flop with Preset and Clear DM74S114 (SN74S114) Schottky Dual JK Flip Flop with Preset DM74S151 (SN74S114) Schottky Dual JK Flip Flop with Common Clock and Clear DM74S135 (SN74S135) Schottky Quad EXCLUSIVE-OR/NOR Gate DM74S140 (SN74S140) Schottky Dual 4-Input NAND Line Driver. DM74S151/DM74S251 (SN74S151/SN74S251) Schottky 8-Input Multiplexer with True	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector) DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate (Open Collector) DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate DM74S22 (SN74S22) Schottky Dual 4-Input NAND Gate (Open Collector) DM74S40 (SN74S40) Schottky Dual 4-Input NAND Buffer DM74S64 (SN74S64) Schottky AND-OR-INVERT Gate DM74S65 (SN74S65) Schottky AND-OR-INVERT Gate (Open Collector) DM74S74 (SN74S74) Schottky Dual D Flip Flop DM74S86 (SN74S86) Schottky Quad EXCLUSIVE-OR Gate DM74S112 (SN74S112) Schottky Dual JK Flip Flop with Preset and Clear DM74S113 (SN74S113) Schottky Dual JK Flip Flop with Preset DM74S114 (SN74S114) Schottky Dual JK Flip Flop with Common Clock and Clear DM74S135 (SN74S135) Schottky Quad EXCLUSIVE-OR/NOR Gate DM74S140 (SN74S140) Schottky Dual 4-Input NAND Line Driver DM74S151/DM74S251 (SN74S151/SN74S251) Schottky 8-Input Multiplexer with True and Complement Outputs	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector) DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate DM74S20 (SN74S22) Schottky Dual 4-Input NAND Gate (Open Collector) DM74S20 (SN74S22) Schottky Dual 4-Input NAND Buffer DM74S40 (SN74S40) Schottky Dual 4-Input NAND Buffer DM74S64 (SN74S64) Schottky AND-OR-INVERT Gate DM74S65 (SN74S65) Schottky AND-OR-INVERT Gate (Open Collector) DM74S74 (SN74S74) Schottky Dual D Flip Flop DM74S86 (SN74S86) Schottky Quad EXCLUSIVE-OR Gate DM74S112 (SN74S112) Schottky Dual JK Flip Flop with Preset and Clear DM74S113 (SN74S113) Schottky Dual JK Flip Flop with Preset DM74S135 (SN74S135) Schottky Dual JK Flip Flop with Common Clock and Clear DM74S135 (SN74S135) Schottky Dual 4-Input NAND Line Driver DM74S151/DM74S251 (SN74S155/SN74S253) Schottky 8-Input Multiplexer with True and Complement Outputs DM74S153/DM74S253 (SN74S153/SN74S253) Schottky Dual 4-Line to 1-Line Data	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector) DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate DM74S20 (SN74S22) Schottky Dual 4-Input NAND Gate (Open Collector) DM74S20 (SN74S22) Schottky Dual 4-Input NAND Buffer DM74S40 (SN74S40) Schottky AND-OR-INVERT Gate DM74S64 (SN74S64) Schottky AND-OR-INVERT Gate DM74S65 (SN74S65) Schottky AND-OR-INVERT Gate (Open Collector) DM74S74 (SN74S74) Schottky Dual D Flip Flop DM74S86 (SN74S86) Schottky Quad EXCLUSIVE-OR Gate DM74S112 (SN74S112) Schottky Dual JK Flip Flop with Preset and Clear DM74S113 (SN74S113) Schottky Dual JK Flip Flop with Common Clock and Clear DM74S135 (SN74S135) Schottky Quad EXCLUSIVE-OR/NOR Gate DM74S140 (SN74S140) Schottky Dual JK Flip Flop with Common Clock and Clear DM74S151/DM74S251 (SN74S151/SN74S251) Schottky 8-Input Multiplexer with True and Complement Outputs DM74S153/DM74S253 (SN74S153/SN74S253) Schottky Dual 4-Line to 1-Line Data Selector/Multiplexer	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector) DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate (Open Collector) DM74S20 (SN74S22) Schottky Dual 4-Input NAND Gate (Open Collector) DM74S20 (SN74S20) Schottky Dual 4-Input NAND Buffer DM74S40 (SN74S40) Schottky AND-OR-INVERT Gate DM74S64 (SN74S64) Schottky AND-OR-INVERT Gate DM74S65 (SN74S65) Schottky AND-OR-INVERT Gate (Open Collector) DM74S74 (SN74S74) Schottky Dual D Flip Flop DM74S86 (SN74S86) Schottky Quad EXCLUSIVE-OR Gate DM74S112 (SN74S112) Schottky Dual JK Flip Flop with Preset and Clear DM74S113 (SN74S113) Schottky Dual JK Flip Flop with Common Clock and Clear DM74S114 (SN74S114) Schottky Dual JK Flip Flop with Common Clock and Clear DM74S135 (SN74S135) Schottky Quad EXCLUSIVE-OR/NOR Gate DM74S140 (SN74S140) Schottky Dual 4-Input NAND Line Driver DM74S151/DM74S251 (SN74S151/SN74S251) Schottky 8-Input Multiplexer with True and Complement Outputs DM74S153/DM74S253 (SN74S153/SN74S253) Schottky Quad 2-Line to 1-Line Data Selector/Multiplexer DM74S157/DM74S257 (SN74S157/SN74S257) Schottky Quad 2-Line to 1-Line Data	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector) DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate DM74S22 (SN74S22) Schottky Dual 4-Input NAND Gate DM74S24 (SN74S22) Schottky Dual 4-Input NAND Gate (Open Collector) DM74S40 (SN74S40) Schottky Dual 4-Input NAND Buffer DM74S64 (SN74S64) Schottky AND-OR-INVERT Gate DM74S65 (SN74S65) Schottky AND-OR-INVERT Gate (Open Collector) DM74S74 (SN74S74) Schottky Dual D Flip Flop DM74S86 (SN74S86) Schottky Quad EXCLUSIVE-OR Gate DM74S112 (SN74S112) Schottky Dual JK Flip Flop with Preset and Clear DM74S113 (SN74S113) Schottky Dual JK Flip Flop with Common Clock and Clear DM74S114 (SN74S114) Schottky Dual JK Flip Flop with Common Clock and Clear DM74S135 (SN74S135) Schottky Quad EXCLUSIVE-OR/NOR Gate DM74S140 (SN74S140) Schottky Dual 4-Input NAND Line Driver DM74S151/DM74S251 (SN74S151/SN74S251) Schottky 8-Input Multiplexer with True and Complement Outputs DM74S153/DM74S253 (SN74S153/SN74S253) Schottky Dual 4-Line to 1-Line Data Selector/Multiplexer DM74S157/DM74S257 (SN74S157/SN74S257) Schottky Quad 2-Line to 1-Line Data Selector/Multiplexer	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector). DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate. DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate. DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate. DM74S15 (SN74S20) Schottky Dual 4-Input NAND Gate (Open Collector). DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate (Open Collector). DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate (Open Collector). DM74S40 (SN74S40) Schottky Dual 4-Input NAND Buffer DM74S64 (SN74S64) Schottky AND-OR-INVERT Gate DM74S65 (SN74S65) Schottky AND-OR-INVERT Gate (Open Collector). DM74S74 (SN74S74) Schottky Dual D Flip Flop. DM74S112 (SN74S112) Schottky Quad EXCLUSIVE-OR Gate. DM74S112 (SN74S112) Schottky Dual JK Flip Flop with Preset and Clear DM74S113 (SN74S113) Schottky Dual JK Flip Flop with Preset DM74S114 (SN74S114) Schottky Dual JK Flip Flop with Common Clock and Clear DM74S115 (SN74S135) Schottky Quad EXCLUSIVE-OR/NOR Gate DM74S151/DM74S251 (SN74S151/SN74S251) Schottky 8-Input Multiplexer with True and Complement Outputs. DM74S157/DM74S251 (SN74S151/SN74S253) Schottky Dual 4-Line to 1-Line Data Selector/Multiplexer DM74S157/DM74S257 (SN74S157/SN74S257) Schottky Quad 2-Line to 1-Line Data Selector/Multiplexer. DM74S158/DM74S258 (SN54S158/SN74S258) Schottky Quad 2-Line to 1-Line Data	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
DM74S03 (SN74S03) Schottky Quad 2-Input NAND Gate (Open Collector) DM74S04 (SN74S04) Schottky Hex Inverter DM74S05 (SN74S05) Schottky Hex Inverter (Open Collector) DM74S10 (SN74S10) Schottky Triple 3-Input NAND Gate DM74S11 (SN74S11) Schottky Triple 3-Input AND Gate DM74S15 (SN74S15) Schottky Triple 3-Input AND Gate DM74S20 (SN74S20) Schottky Dual 4-Input NAND Gate DM74S22 (SN74S22) Schottky Dual 4-Input NAND Gate DM74S24 (SN74S22) Schottky Dual 4-Input NAND Gate (Open Collector) DM74S40 (SN74S40) Schottky Dual 4-Input NAND Buffer DM74S64 (SN74S64) Schottky AND-OR-INVERT Gate DM74S65 (SN74S65) Schottky AND-OR-INVERT Gate (Open Collector) DM74S74 (SN74S74) Schottky Dual D Flip Flop DM74S86 (SN74S86) Schottky Quad EXCLUSIVE-OR Gate DM74S112 (SN74S112) Schottky Dual JK Flip Flop with Preset and Clear DM74S113 (SN74S113) Schottky Dual JK Flip Flop with Common Clock and Clear DM74S114 (SN74S114) Schottky Dual JK Flip Flop with Common Clock and Clear DM74S135 (SN74S135) Schottky Quad EXCLUSIVE-OR/NOR Gate DM74S140 (SN74S140) Schottky Dual 4-Input NAND Line Driver DM74S151/DM74S251 (SN74S151/SN74S251) Schottky 8-Input Multiplexer with True and Complement Outputs DM74S153/DM74S253 (SN74S153/SN74S253) Schottky Dual 4-Line to 1-Line Data Selector/Multiplexer DM74S157/DM74S257 (SN74S157/SN74S257) Schottky Quad 2-Line to 1-Line Data Selector/Multiplexer	4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1

Reference to Package Dimensions, Waveforms, Test Circuits, and Ordering Information 5-	
)-i
DM930 Dual 4-Input Gate with Expander	5-3
DM932 Dual 4-Input Buffer with Expander	j-5
DM933 Dual 4-Input Extender	5-5
DM935 Hex Inverter	j-3
DM936 Hex Inverter	5-3
DM937 Hex Inverter	5-3
DM944 Dual 4-Input Power Gate with Expander	j-5
DM945 RS Flip Flop	5-7
	5-3
DM948 RS Flip Flop	j-7
DM949 Quad 2-Input Gate	5-3
DM957 Quad 2-Input Buffer	5-5
DM958 Quad 2-Input Power Gate	5-5
DM961 Dual 4-Input Gate with Expander 5	5-3
DM962 Triple 3-Input Gate	5-3
	5-3
	5-3
DM1801 Dual 5-Input Gate	5-3
	5-7
DM9094 Dual JK Flip Flop	5-7
DM9097 Dual JK Flip Flop	5-7
DM9099 Dual JK Flip Flop	5-7
DM9003C Triple 3-Input NAND Gate 6 DM9004C Dual 4-Input NAND Gate 6 DM9005C Dual AND-OR-INVERT Gate/Expander 6 DM9006C Dual 4-Input Expander 6 DM9008C 2-2-2-3-Input AND-OR-INVERT Gate 6 DM9009C Dual 4-Input NAND Gate/Buffer 6 DM9012C Quad 2-Input NAND Gate (Open Collector) 6 DM9016C Hex Inverter 6 DM9300/DM8300 (SN54195/SN74195) 4-Bit Shift Register 6 DM9301/DM8301 BCD to Decimal Decoder 6 DM9309/DM8309 Dual 4-Input Multiplexer 6 DM9312/DM8312 8-Input Multiplexer 6 DM9322/DM8322 Quad 2-Input Multiplexer 6	6-1
DM10102 (MC10102) Quad Gate 7 DM10105 (MC10105) Triple 2-3-2-OR/NOR Gate 7 DM10106 (MC10106) Triple 4-3-3-Input NOR Gate 7 DM10107 (MC10107) Triple EXCLUSIVE-OR/NOR Gate 7 DM10109 (MC10109) Dual 4-5-Input OR/NOR Gate 7 DM10110 (MC10110) Dual 3-Input/3-Output OR Gate 7 DM10111 (MC10111) Dual 3-Input/3-Output NOR Gate 7	7-i 7-1 7-3 7-5 7-7 7-9 7-11 7-13 7-15

SERIES 10000 - SECTION 7 (CONTINUED)	
DM10118 (MC10118) Dual 2-Wide OR-AND Gate	7-25
DM10119 (MC10119) 4-Wide 4-3-3-3-Input OR/AND Gate	7-27
DM10121 (MC10121) OR-AND/OR-AND-INVERT Gate	7-29
DM10124 (MC10124) Quad TTL to ECL Translator/Differential Line Driver	7-31
CMOS - SECTION 8	
Reference to Package Dimensions, Waveforms, Test Circuits, and Ordering Information	8-i
MM54C00/MM74C00 Quad 2-Input NAND Gate	8-1
MM54C02/MM74C02 Quad 2-Input NOR Gate	8-1
MM54C04/MM74C04 Hex Inverter	8-4
MM54C10/MM74C10 Triple 3-Input NAND Gate	8-6
MM54C20/MM74C20 Dual 4-Input NAND Gate	8-6
MM54C42/MM74C42 BCD to Decimal Decoder	8-9
DM54C73/MM74C73 Dual JK Flip Flop with Clear	8-11
MM54C74/MM74C74 Dual D Flip Flop	8-14
MM54C76/MM74C76 Dual JK Flip Flop with Clear and Preset	8-11
MM54C95/MM74C95 4-Bit Right-Shift Left-Shift Register	8-17
MM54C107/MM74C107 Dual JK Flip Flop with Clear	8-11
MM54C151/MM74C151 8-Channel Digital Multiplexer	8-19
MM54C154/MM74C154 4-Line to 16-Line Decoder/Demultiplexer	8-22
MM54C154/MM74C154 4-Line to 16-Line Decoder/Demultiplexer	8-25
MM54C160/MM74C160 Decade Counter with Asynchronous Clear	8-27
MM54C161/MM74C161 Binary Counter with Asynchronous Clear	8-27
MM54C162/MM74C162 Decade Counter with Synchronous Clear	8-27
MM54C163/MM74C163 Binary Counter with Synchronous Clear	8-27
MM54C164/MM74C164 8-Bit Parallel-Out Serial Shift Register	8-31
MM54C173/MM74C173 TRI-STATE® Quad D Flip Flop	8-35
MM54C192/MM74C192 Synchronous 4-Bit Up/Down Decade Counter	
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter	8-38
·	
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter	8-38
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	8-38
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	8-38 8-41
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	8-38 8-41 9-i
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	8-38 8-41 9-i 9-1
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	8-38 8-41 9-i 9-1 9-4
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	9-i 9-1 9-4 9-7
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register INTERFACE CIRCUITS — SECTION 9 Reference to Package Dimensions, Waveforms, Test Circuits, and Ordering Information DH0006/DH0006C Current Driver DH0008/DH0008C High Voltage, High Current Driver DH0011/DH0011C/DH0011CN (SH2001/SH2002/SH2002P) High Voltage High Current Driver DH0016CN High Voltage High Current Driver	9-i 9-1 9-4 9-7 9-10
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	9-i 9-1 9-7 9-10 9-10
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	9-i 9-1 9-7 9-10 9-10 9-10
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	9-i 9-1 9-7 9-10 9-10 9-10 9-13
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	9-i 9-1 9-1 9-7 9-10 9-10 9-13 9-15
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	9-i 9-1 9-1 9-10 9-10 9-10 9-13 9-15 9-18
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	9-i 9-1 9-1 9-1 9-10 9-10 9-10 9-13 9-15 9-18 9-20
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	9-i 9-1 9-1 9-1 9-10 9-10 9-13 9-15 9-18 9-20 9-22
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	9-i 9-1 9-1 9-1 9-10 9-10 9-13 9-15 9-18 9-20 9-22 9-24
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	9-i 9-1 9-1 9-7 9-10 9-10 9-10 9-13 9-15 9-18 9-20 9-22 9-24 9-26
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	9-i 9-1 9-7 9-10 9-10 9-10 9-113 9-15 9-18 9-20 9-22 9-24 9-26 9-28
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	9-i 9-1 9-1 9-1 9-10 9-10 9-10 9-13 9-15 9-18 9-20 9-22 9-22 9-24 9-28 9-30
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register INTERFACE CIRCUITS — SECTION 9 Reference to Package Dimensions, Waveforms, Test Circuits, and Ordering Information DH0006/DH0006C Current Driver DH0008/DH0008C High Voltage, High Current Driver DH0011/DH0011C/DH0011CN (SH2001/SH2002/SH2002P) High Voltage High Current Driver DH0016CN High Voltage High Current Driver DH0017CN (SH2200P) High Voltage High Current Driver DH0018CN High Voltage High Current Driver DH0018CN High Voltage High Current Driver DH0028C/DH0028CN Hammer Driver DH0034/DH0034C High Speed Dual Level Translator DH0035/DH0035C PIN Diode Switch Driver DH3725C Quad NPN Core Driver LH2111/LH2211/LH2311 Dual Voltage Comparator LM106/LM206 Voltage Comparator/Buffer LM306 Voltage Comparator/Buffer LM311 Voltage Comparator LM311 Voltage Comparator	9-i 9-1 9-1 9-7 9-10 9-10 9-10 9-13 9-15 9-18 9-20 9-22 9-24 9-26 9-28 9-30 9-35
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	9-i 9-1 9-1 9-1 9-10 9-10 9-10 9-11 9-13 9-15 9-20 9-22 9-24 9-26 9-28 9-30 9-35 10-16
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	9-i 9-1 9-1 9-1 9-10 9-10 9-10 9-10 9-13 9-15 9-20 9-22 9-24 9-26 9-28 9-30 9-35 10-16 10-16
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	9-i 9-1 9-1 9-1 9-10 9-10 9-10 9-10 9-13 9-15 9-18 9-20 9-22 9-24 9-26 9-28 9-30 9-35 10-16 10-16 9-40
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	9-i 9-1 9-1 9-1 9-10 9-10 9-10 9-10 9-13 9-20 9-22 9-24 9-26 9-28 9-30 9-35 10-16 10-16 9-40 9-42
MM54C193/MM74C193 Synchronous 4-Bit Up/Down Binary Counter MM54C195/MM74C195 4-Bit Register	9-i 9-1 9-1 9-1 9-10 9-10 9-10 9-10 9-13 9-15 9-18 9-20 9-22 9-24 9-26 9-28 9-30 9-35 10-16 10-16 9-40

INTERFACE CIRCUITS - SECTION 9 (CONTINUED)	
LM711C Dual Comparator	9-48
LM1488 Quad Line Driver.	9-50
LM1489/LM1489A Quad Line Receiver	9-53
LM1514/LM1414 Dual Differential Voltage Comparator	9-55
LM5520/LM7520 Dual Core Memory Sense Amplifier	9-58
LM5521/LM7521 Dual Core Memory Sense Amplifier	9-58
LM5522/LM7522 Dual Core Memory Sense Amplifier	9-61
LM5523/LM7523 Dual Core Memory Sense Amplifier	9-61
LM5524/LM7524 Dual Core Memory Sense Amplifier	9-63
LM5525/LM7525 Dual Core Memory Sense Amplifier	9-63
LM5528/LM7528 Dual Core Memory Sense Amplifier	9-65
LM5529/LM7529 Dual Core Memory Sense Amplifier	9-65
	9-67
,	
LM5535/LM7535 Dual Core Memory Sense Amplifier	9-67
LM5538/LM7538 Dual Core Memory Sense Amplifier	9-69
LM5539/LM7539 Dual Core Memory Sense Amplifier	9-69
LM55325/LM75325 Memory Driver	10-17
LM75324 Memory Driver with Decode Inputs	10-18
LM75450A Dual Peripheral Driver	9-40
LM75451A Dual Peripheral Driver	9-71
LM75452 Dual Peripheral Driver	9-71
LM75453 Dual Peripheral Driver	9-71
LM75454 Dual NOR Peripheral Line Driver	9-73
LM75461 Dual Peripheral Driver (High Voltage)	10-19
LM75462 Dual Peripheral Driver (High Voltage)	10-19
LM75463 Dual Peripheral Driver (High Voltage)	10-19
LM75464 Dual Peripheral Driver (High Voltage)	10-19
MH0007/MH0007C DC Coupled MOS Clock Driver	9-75
MH0009/MH0009C DC Coupled Two Phase MOS Clock Driver	9-77
MH0012/MH0012C High Speed MOS Clock Driver	9-79
MH0013/MH0013C Two Phase MOS Clock Driver	9-81
MH0025/MH0025C Two Phase MOS Clock Driver	
MH0026/MH0026C 5 MHz Two Phase MOS Clock Driver	9-88
MH0027C Dual High Speed MOS Interface Driver	9-97
MH7803/MH8803 Oscillator/Clock Driver	10-20
MH7807/MH8807 Oscillator/Clock Driver	10-20
MH8804 Quad, Dual MOS Memory Driver	10-21
MH8805 Quad, Dual MOS Memory Driver	10-21
MH8808 Dual High Speed MOS Clock Driver	9-99
NEW PROBLETS CHARLES A	
NEW PRODUCTS - SECTION 10	10-1
AC TEST CIRCUITS AND WAVEFORMS — SECTION 11	11-1
Physical Dimensions	I VII



Edge Index by Product Family

Series 54/74
Series 54H/74H
Series 54L/74L
Series 74S
Series 930
Series 9000
Series 10,000
CMOS
Interface Circuits
New Products
AC Test Circuits and Waveforms





Product Function Guide

GATES	DM54L10/DM74L10
DM5400/DM7400	DM54L20/DM74L20
DM5401/DM7401	DM54L30/DM74L30
DM5401/DM7401 DM5402/DM7402	DM54L42A/DM74L42A
DM5403/DM7403	DM54L51/DM74L51
DM5404/DM7404	DM54L54A/DM74L54A
DM5405/DM7405	DM54L55/DM74L55
DM5408/DM7408	DM54L86/DM74L86
DM5409/DM7409	DM74S00
DM5410/DM7410	DM74S03
DM5411/DM7411	DM74S04
DM5413/DM7413	DM74S05
DM5420/DM7420	DM74S10
DM5430/DM7430	DM74S11
DM5432/DM7432	DM74S15
DM5450/DM7450	DM74S20
DM5451/DM7451	DM74S22
DM5453/DM7453	DM74S64
DM5454/DM7454	DM74S65
DM5460/DM7460	DM74S86
DM5486/DM7486	DM74S135
DM7090/DM8090	DM930
DM7091/DM8091	DM933
DM7092/DM8092	DM935
	DM936
DM54H00/DM74H00	DM937
DM54H01/DM74H01	DM946
DM54H04/DM74H04	DM949
DM54H05/DM74H05	DM961
DM54H08/DM74H08	DM962
DM54H10/DM74H10	DM963
DM54H11/DM74H11	DM1800
DM54H20/DM74H20	DM1801
DM54H21/DM74H21	DM9002C
DM54H22/DM74H22	DM9003C
DM54H30/DM74H30	DM9004C
DM54H40/DM74H40	DM9005C
DM54H50/DM74H50 DM54H51/DM74H51	DM9006C
DM54H51/DM74H51	DM9008C
	DM9009C
DM54H53/DM74H53 DM54H54/DM74H54	DM9012C
DM54H55/DM74H55	DM9016C
DM54H60/DM74H60	DM10101
DM54H60/DM74H60	DM10102
DM54H62/DM74H62	DM10105
DW134F102/ DW1/4F102	DM10106
DM54L00/DM74L00	DM10107
DM54L01/DM74L01	DM10109
DM54L02/DM74L02	DM10110
DM54L03/DM74L03	DM10111
DME41.04/DME41.04	DM10110

DM54L04/DM74L04

DM10112

DM10115 DM10116 DM10117 DM10118 DM10119 DM10121

BUFFERS/DRIVERS

DM5406/DM7406 DM5407/DM7407 DM5416/DM7416 DM5417/DM7417 DM5437/DM7437 DM5438/DM7438 DM5440/DM7440 DM54125/DM74125 DM54126/DM74126 DM7093/DM8093 DM7094/DM8094 DM7095/DM8095 DM7096/DM8096 DM7097/DM8097 DM7098/DM8098 DM7806/DM8806 DM54H40/DM74H40

DM70L95/DM80L95
DM70L96/DM80L96
DM70L96/DM80L96
DM70L97/DM80L97
DM70L98/DM80L98

DM74S40 DM74S140 DM932 DM944 DM957 DM958

FLIP FLOPS LATCHES STORAGE REGISTERS

DM5470/DM7470 DM5472/DM7472 DM5473/DM7473 DM5474/DM7474 DM5475/DM7475 DM5476/DM7476 DM54107/DM74107 DM54173/DM74173 DM54174/DM74174 DM54175/DM74175 DM7511/DM8511

FLIP FLOPS LATCHES STORAGE REGISTERS (con't)

DM7512/DM8512 DM7551/DM8551 DM7553/DM8553 DM7613/DM8613 DM54H71/DM74H71 DM54H72/DM74H72

DM54H73/DM74H73 DM54H74/DM74H74 DM54H76/DM74H76

DM54H78/DM74H78

DM54L72/DM74L72 DM54L73/DM74L73 DM54L74/DM74L74

DM54L78/DM74L78 DM54L98/DM74L98 DM75L11/DM85L11 DM75L12/DM85L12

DM75L51/DM85L51 DM76L13/DM86L13

DM74S74 DM74S112 DM74S113 DM74S114

DM74S114 DM945 DM948 DM9093 DM9094 DM9097 DM9099

COUNTERS

DM5490/DM7490 DM5492/DM7492 DM5493/DM7493 DM54160/DM74160 DM54161/DM74161 DM54162/DM74162 DM54163/DM74163 DM54176/DM74176 DM54177/DM74177 DM54190/DM74190 DM54191/DM74191 DM54192/DM74192 DM54193/DM74193 DM54196/DM74196 DM54197/DM74197 DM7280/DM8280 DM7281/DM8281 DM7288/DM8288 DM7290/DM8290

DM7291/DM8291

DM7520/DM8520 DM7552/DM8552 DM7554/DM8554 DM7555/DM8555

DM7556/DM8556 DM7560/DM8560 DM7563/DM8563

DM54L90/DM74L90 DM54L93/DM74L93 DM54L192/DM74L192 DM54L193/DM74193 DM75L52/DM85L52 DM75L54/DM85L54 DM76L75/DM86L75 DM76L76/DM86L76 DM76L93/DM86L93

SHIFT REGISTERS DM5491A/DM7491A

DM5495/DM7495 DM5496/DM7496 DM54164/DM74164 DM54165/DM74165 DM54166/DM74166 DM54195/DM74195 DM54198/DM74198 DM54199/DM74199 DM7570/DM8570 DM7590/DM8590 DM54L91/DM74L91 DM54L95/DM74L95 DM541 165A/DM741 165A DM76L70/DM86L70 DM76L90/DM86L90 DM9300/DM8300

MULTIPLEXERS DEMULTIPLEXERS

DM54150/DM74150 DM54151/DM74151 DM54153/DM74153 DM54155/DM74155 DM54156/DM74156 DM54157/DM74157 DM7121/DM8121 DM7123/DM8123 DM7210/DM8210 DM7211/DM8211 DM7214/DM8214 DM7219/DM8219 DM7223/DM8223 DM7230/DM8230 DM7875A/DM8875A DM7875B/DM8875B DM71L22/DM81L22 DM71L23/DM81L23

DM74S151/DM74S251 DM74S153/DM74S253 DM74S157/DM74S257 DM74S158/DM74S258 DM9309/DM8309 DM9312/DM8312 DM9322/DM8322

DECODERS DECODER/DRIVERS

DM5441A/DM7441A DM5442/DM7442 DM5445/DM7445 DM5446A/DM7446A DM5447A/DM7447A DM5448/DM7447A DM544141/DM74141 DM54145/DM74145 DM54154/DM74154 DM8880 DM7884/DM8884 DM7885/DM8885 DM54L42A/DM74L42A

MEMORY PRODUCTS

DM5488/DM7488 DM5489/DM7489 DM54184/DM74184 DM54185A/DM74185A DM54187/DM74187 DM74200 DM7573/DM8573 DM7574/DM8574 DM7575/DM8575 DM7576/DM8576 DM8582 DM7595/DM8595 DM7596/DM8595

DM7596/DM8596 DM7597/DM8597 DM7598/DM8598 DM7599/DM8599 DM54L89A/DM74L89A

DM54L89A/DM74L89A DM54L187A/DM74L187A DM76L97/DM86L97 DM76L99/DM86L99

COMPARATORS

DM5485/DM7485 DM7130/DM8130 DM7131/DM8131 DM7136/DM8136 DM7160/DM8160 DM7200/DM8200 DM54L85/DM74L85

ARITHMETIC CIRCUITS

DM5483/DM7483 DM54181/DM74181 DM54182/DM74182

MULTIPLIERS

DM7875A/DM8875A DM7875B/DM8875B

PARITY GENERATORS

DM54180/DM74180 DM7220/DM8220

ONE SHOT

DM54121/DM74121 DM54123/DM74123 DM54L123/DM74L123 DM9601/DM8601 DM9602/DM8602

INTERFACE CIRCUITS

DM5426/DM7426 DM7800/DM8800 DM7810/DM8810

DM7811/DM8811

DM7812/DM8812 DM7819/DM8819 DM7833/DM8833 DM7834/DM8834 DM7836/DM8835 DM7836/DM8836 DM7837/DM8837 DM7838/DM8838 DM7839/DM8839

DM78L12/DM88L12

DM10124 LM160 LM161 LM55325/LM75325 LM75324 LM75461 LM75462 LM75463 LM75464 MH7803/MH8803 MH7807/MH8807

MH8804

MH8805

CMOS

MM54C00/MM74C00 MM54C02/MM74C02 MM54C04/MM74C04 MM54C10/MM74C10 MM54C20/MM74C20 MM54C42/MM74C42 DM54C73/MM74C73 MM54C74/MM74C74 MM54C76/MM74C76 MM54C95/MM74C95 MM54C107/MM74C107 MM54C151/MM74C151 MM54C154/MM74C154 MM54C157/MM74C157 MM54C160/MM74C160 MM54C161/MM74C161 MM54C162/MM74C162 MM54C163/MM74C163 MM54C164/MM74C164 MM54C173/MM74C173 MM54C192/MM74C192 MM54C193/MM74C193 MM54C195/MM74C195





REFERENCE

The following table references all Physical Dimension Drawings, Waveforms, and Test Circuits for the devices in this section. For Order Numbers, see below.* Refer to the alpha-numerical index at the front of this catalog for complete device title and function. Packages (pages I thru VI) are in the back of the catalog.

DATA SHEETS		PACKAGES Molded DIP (N) Cavity DIP (D)(J) Flat Pack (F)(W) Metal Can (G)(H)												WAVE-		TEST	
****		Molded	DIP (N)	Cavit	ty DIF	(D)(J)	Flat Pack (F)(W)			Metal Can (G)(H)			FORMS		CIRCUITS		
Devices	Pg.	Fig.	Pg.	Fig.	Pg.	Type	Fig.	Pg.	Туре	Fig.	Pg.	Type	Fig.	Pg.	Fig.	P	
DM5400	1-1	3	II	11	IV	J	18	V	W				1	11-5	1	11-	
DM7400	1-1	3	II	11	IV	J				ļ			1	11-5	1	11	
DM5401	1-3	3	II	11	IV	J	18	V	W				1	11-5	2	11	
DM7401	1-3	3	II	11	IV	J							1	11.5	2	11-	
DM5402	1-5	3	II	11	IV	J	18	V	W				1	11-5	1	11	
DM7402	1-5	3	II	11	IV	J	1			ļ			1	11-5	1	11-	
DM5403	1-3	3	П	11	IV	J							1	11-5	2	11	
DM7403	1-3	3	II	11	IV	J							1	11-5	2	11	
DM5404	1-7	3	II	11	IV	J	18	V	W				1	11-5	1	11-	
DM7404	1-7	3	II	11	ΪV	J			••				1	11-5	1	11-	
DM5405	1-3	3	II	11	IV	J	18	V	w				1	11-5	2	11-	
DM7405	1-3	3	II	11	IV	J	10	•	**				1	11.5	2	11-	
DM5406	1-9	3	II	11	IV	J	18	V	w				2	11-5	4	11-	
DM7406	1-9	3	II	11	IV	J	10	v	vv				2	11-5	4	11-	
1		_		1			10	V	\A/				1				
DM5407	1-11	3	II	11	ĮV ĮV	J	18	v	W				3	11.5 11.5	4	11-	
DM7407	1-11	1	H	11			10	1.7	147							11-	
DM5408	1-13	3	H	11	IV	J	18	V	W				3	11-5	1	11.	
DM7408	1-13	3	II	11	IV	J							3	11.5	1	11-	
DM5409	1-13	3	H	11	IV	J	18	V	W				3	11-5	2	11-	
DM7409	1-13	3	II	11	IV	J							3	11-5	2	11.	
DM5410	1-1	3	H	11	IV	J	18	V	W	ļ			1	11-5	1	11	
DM7410	1-1	3	11	11	IV	J							1	11-5	1	11-	
DM5411	1-15	3	II	11	IV	J							3	11-5	1	11-	
DM7411	1-15	3	H	11	IV	J							3	11-5	1	11	
DM5413	1-17	3	II	11	IV	J	18	V	W				42	11-19	1	11	
DM7413	1-17	3	П	11	IV	J							42	11-19	1	11-	
DM5416	1-9	3	H	11	IV	J	18	V	W				2	11-5	4	11-	
DM7416	1-9	3	H	11	IV	J							2	11-5	4	11-	
DM5417	1-11	3	H	11	IV	J	18	V	W				3	11-5	4	11-	
DM7417	1-11	3	H	11	IV	- J							3	11-5	4	11-	
DM5420	1-1	3	11	11	IV	J	18	V	W				1	11-5	1	11-	
DM7420	1-1	3	II	11	IV	J							1	11-5	1	11-	
DM5426	1-19	3	П	11	IV	J				ļ			4	11-5	2	11-	
DM7426	1-19	3	II	11	IV	J							4	11-5	2	11-	
DM5430	1-21	3	II	11	IV	J	18	V	W				1	11-5	1	11-	
DM7430	1-21	3	II	11	IV	j							1	11-5	1	11-	
DM5432	1-23	3	II	11	IV	J	18	V	w	1			3	11-5	1	11-	
DM7432	1-23	3	II	11	IV	J	'	•	**				3	11-5	i	11	
DM5437	1-25	3	II	11	IV	J	18	V	W				1	11-5	6	11-	
DM7437	1-25	3	II	11	IV	J	18	V	W				1	11-5	6	11	
DM7437 DM5438	1-25	3	II	11	IV	J		V							2		
DM7438	1-25	3	II	11	IV	J	18	V	W				1	11-5	2	11	
1		3		1	IV		18	V	W				1	11-5		11-	
DM5440	1-27	I	II	11		J	18	v	W				1	11-5	6	11.	
DM7440	1-27	3	H	11	IV	J							1	11-5	6	11.	
DM5441A	1-29	_		12	IV	J	19	V	W								
DM7441A	1-29	5	II	12	IV	J				1							
DM5442	1-31			12	IV	J	19	V	W				5	11-5	1	11	
DM7442	1-31	5	H	12	IV	J				l			5	11-5	1	11-	
DM5445	1-33			12	IV	J	19	V	W				9	11-6	2	11	
DM7445	1-33	5	П	12	IV	J	19	V	W				9	11-6	2	11	
DM5450	1-35	3	II	11	IV	J	18	V	W				1	11-5	1	11	
DM7450	1-35	3	II	11	IV	J	J			l			1	11-5	1	11-	
DM5451	1-35	3 ,	II	11	IV	J	18	V	W	1			1	11-5	1	11-	
DM7451	1-35	3	П	11	IV	J	ì			1			1	11-5	1	11-	

^{*}Order Numbers. use Device No. suffixed with package letter, i.e. DM7800W.



^{**}Also available in D package. See page III.

	DATA SH	IEETS					PACK	AGES							VE-		ST
: _			Molded [Cavit	y DIP	(D)(J)	Flat	Pack	(F)(W)	Meta	Can	(G)(H)	FO	RMS	CIRC	CUITS
, L	Devices	Pg.	Fig.	Pg.	Fig.	Pg.	Туре	Fig.	Pg.	Туре	Fig.	Pg.	Туре	Fig.	Pg.	Fig.	Pg.
,	DM5453	1-35	3	II	11	IV	J	18	V	W				1	11-5	1	11-1
	DM7453	1-35	3	II	11	IV	J							1	11-5	1	11-1
	DM5454 DM7454	1-35 1-35	3	II II	11 11	IV IV	J	18	V	W				1	11-5	1	11-1
	DM5460	1-35	3	II	11	IV	J	18	V	w				1	11-5	1	11-1
	DM7460	1-35	3	П	11	IV	J	10	•	VV							
	DM5470	1-38	3	II	11	IV	Ĵ	18	V	w							
	DM7470	1-38	3	H	11	IV	J										
	DM5472	1-40	3	H	11	IV	J	18	V	W				6	11-5	1	11-1
	DM7472	1-40	3	H	11	IV	J							6	11-5	1	11-1
	DM5473	1-42	3	П	11	IV	J	18	V	W				6	11-5	1	11-1
	DM7473	1-42	3	II	11	IV	J	40	17	144				6	11.5	1	11-1
	DM5474 DM7474	1-44 1-44	3	II II	11 11	IV IV	J	18	V	W				7	11-6 11-6	1	11-1 11-1
	DM5475	1-46	5	II	12	IV	J	19	V	W				8	11-6	1	11-1
	DM7475	1-46	5	II	12	īV	Ĵ	'	•	••				8	11-6	1	11-1
	DM5476	1-42	5	H	12	IV	J	19	V	W				6	11-5	1	11-1
l	DM7476	1-42	5	H	12	IV	J							6	11-5	1	11-1
	DM5483	1-48			12	IV	J	19	V	W							
	DM7483	1-48	5	II	12	IV	J										
	DM5486	1-51	3	II	11	IV	J	18	V	W				15	11-9	1	11-1
	DM7486 DM5488	1-51 1-53	3 5	II II	11 12	IV IV	J	19	V	w				15	11-9	1 2	11-1
-	DM7488	1-53	5	П	12	IV	J	19	V	W				13	11-8 11-8	2	11-1 11-1
	DM5489	1-57			12	iv	J	'3	•	**				16	11-9	7	11-1
- 1	DM7489	1-57	5	H	12	IV	J							16	11-9	7	11-1
	DM5490	1-59	3	П	11	IV	J	18	V	W				18	11-10	1	11-1
	DM7490	1-59	3	П	11	IV	J							18	11-10	1	11-1
	DM5492	1-59	3	H	11	IV	J	18	V	W				18	11-10	1	11-1
	DM7492	1-59	3	H	11	IV	J		.,					18	11-10	1	11-1
- 1	DM5493	1-59	3	II	11	IV	J	18	V	W				18	11-10	1	11-1
	DM7493 DM5495	1-59 1-63	3	II II	11 11	IV IV	J	18	V	w				18 14	11-10 11-9	1	11-1 11-1
	DM7495	1-63	3	II	11	IV	J	10	٧	VV				14	11-9	1	11-1
	DM5496	1-66			12	iv	Ĵ	19	V	w				'-			•••
	DM7496	1-66	5	II	12	IV	J			• • •							
1	DM54107	1-42	5	II	12	IV	J							6	11-5	1	11-1
	DM74107	1-42	5	II	12	IV	J							6	11-5	1	11-1
	DM54121	1-68	3	H	11	IV	J	18	V	W						1	11-1
	DM74121	1-68	3	П	11 12	IV IV	J	19	V	w				9	11-6	1 2	11-1 11-1
-	DM54145 DM74145	1-33 1-33	5	П	12	IV	J	19	v	W				9	11-6	2	11-1
	DM54150	1-70			13	iv	Ĵ	17	v	F						-	
	DM74150	1-70	7	Ш	13	IV	J			·							
	DM54151	1-73			12	IV	J	19	V	w				9	11-6	1	11-1
	DM74151	1-73	5	П	12	IV	J	19	V	W				9	11-6	1	11-1
	DM54153	1-75			12	IV	J	19	V	W				3	11-5	1	11-1
	DM74153	1-75	5	II	12	IV	'n	19	V	W				3	11-5	1	11-1
	DM54154	1-77 1-77	7	Ш	13 13	IV IV	J	17 17	V V	F				19 19	11-10 11-10	1	11-1 11-1
	DM74154 DM54155	1-77	′	111	12	IV	J	19	V	W				9	11-10	1	11-1
	DM74155	1-80	5	11	12	IV	J	19	v	W				9	11-6	1	11-1
İ	DM54156	1-80			12	IV	Ĵ	19	v	W				9	11-6	2	11-1
	DM74156	1-80	5	II	12	IV	J	19	V	w				9	11-6	2	11-1
	DM54166	1-82			12	IV	J	19	V	W							
	DM74166	1-82	5	H	12	IV	J	19	V	W							
	DM54180	1-84			11	IV	J	19	V	W				9	11-6		
	DM74180	1-84	3	II	11	IV	J	18	V	W				9	11-6	10	11.4
	DM54181 DM74181	1-86 1-86	7	Ш	13 13	IV IV	J							20 20	11-10 11-10	12 12	11-4 11-4
	DM74181 DM54182	1-86	′	111	12	IV	j							3	11-10	1	11-4
	DM74182	1-92	5	П	12	īV	J							3	11-5	1	11-1
	DM54184	1-94	_		12	IV	j	19	V	W				13	11-8	2	11-1
	DM74184	1-94	5	H	12	IV	J	19	V	W				13	11-8	2	11-1
-	DM54185A	1-94			12	IV	J	19	V	W				13	11-8	2	11-1
	DM74185A	1-94	5	II	12	IV	J	19	V	W				13	11.8	2	11-1
	DM54187	1-96	_		12	IV	J							13	11-8	7	11-1
	DM74187 DM54190	1-96 1-99	5	II	12 12	IV IV	j	19	v	w				13	118	7	11-1
	DM54190 DM74190	1-99	5	II	12	IV	J	19	V	W				1			
L	2.117 7100	. 55	L					<u>_</u> _			L			<u> </u>		L	

DATA SH	HEETS					PACK	AGES						WAVE-		T	EST
		Molded	DIP (N)	Cavit	y DIP	(D)(J)	Flat	Pack	(F)(W)	Meta	l Can	(G)(H)	FO	RMS	CIRC	CUITS
Devices	Pg.	Fig.	Pg.	Fig.	Pg.	Type	Fig	Pg.	Type	Fıg.	Pg.	Type	Fig.	Pg.	Fig.	Pg.
DM54191	1-101			12	IV	J	19	V	W							
DM74191	1-101	5	II	12	IV	J	19	V	W				İ			
DM54198	1-103			13	IV	J	17	V	F							
DM74198	1-103	7	III	13	IV	J	17	V	F							
DM54199	1-105	_		13	IV	J	17	V	F							
DM74199	1-105	7	Ш	/ 13	IV	J	17	V	F							
DM74200	1-146	5	H	9	Ш	D	10	.,						44.5		
DM7090	1-107	5	H	12	IV	J	19	V	W				1	11.5	1	11-1
DM8090 DM7091	1-107	5 3	II II	12	IV IV	J J	19 18	V V	W W				1	11.5	1	11-1
DM8091	1-109 1-109	3	II	11 11	IV	J	18	V	W				1 1	11-5 11-5	6	11-1 11-1
DM7092	1-109	3	II	11	IV	J	18	v	w				1	11-5	1	11-1
DM8092	1-111	3	II	11	IV	Ĵ	18	v	W				1	11-5	1	11-1
DM7093	1-113	_		11	IV	J	18	V	W				10	11-7	3	11-1
DM8093	1-113	3	H	11	IV	J							10	11-7	3	11-1
DM7094	1-113			11	IV	J	18	V	W				10	11-7	3	11-1
DM8094	1-113	3	H	11	IV	J							10	11-7	3	11-1
DM7095	1-116			12	IV	J	19	V	W				21	11-11	3	11-1
DM8095	1-116	5	H	12	IV	J	19	V	W	1			21	11-11	3	11-1
DM7096	1-116			12	IV	J	19	V	W	1			21	11-11	3	11-1
DM8096	1-116	5	П	12	IV	J	19	V	W				21	11-11	3	11-1
DM7097	1-116			12	IV	J	19	V	W				21	11-11	3	11-1
DM8097	1-116	5	П	12	IV	J	19	V	W				21	11-11	3	11-1
DM7098	1-116			12	IV	J	19	V	W				21	11-11	3	11-1
DM8098	1-116	5	H	12	IV	J	19	V	W				21	11-11	3	11-1
DM7121	1-118			12	IV	J	19	V	W				12	11-8	3	11-1
DM8121	1-118	5	П	12	IV	J	19	V	W				12	11-8	3	11-1
DM7123	1-120	_		12	IV	J	19	V	W				12	11-8	3	11-1
DM8123	1-120	5	П	12	IV	J	16	V	F				12	11-8	3	11-1
DM7130	1-122	_		10	Ш	D	17	V	F				11	11-8	2	11-1
DM8130	1-122	7	Ш	10	Ш	D	17	V	F				11	11-8	2	11-1
DM7131	1-124	5	H	12	IV	J	19	V	W							
DM8131	1-124	5	П	12	IV	J	19	V	W							
DM7136	1-124	_	П	12	IV	J	19	v	VV							
DM8136 DM7160	1-124	5	11	9	Ш	D	19	V	W				11	11-8	2	11-1
DM8160	1-122	5	П	12	IV	J	19	V	W				11	11-8	2	11-1
DM7200	1-122 1-126	3	H	11	IV	J	18	v	w				22	11-12	1	11-1
DM8200	1-126	3	II	11	IV	J	10	•	**				22	11-12	1	11-1
DM7210	1-128	3	11	11	IV	J	18	V	w				23	11-12	1	11-1
DM8210	1-128	3	П	11	IV	J	'	•					23	11-12	1	11-1
DM7211	1-128			12	IV	Ĵ	19	V	W				23	11-12	1	11-1
DM8211	1-128	5	II	12	IV	Ĵ							23	11-12	1	11-1
DM7214	1-131			12	IV	Ĵ	19	V	w				12	11-8	3	11-1
DM8214	1-131	5	II	12	IV	J	19	V	W				12	11-8	3	11-1
DM7219	1-133			10	Ш	D	17	v	F				1	11-8	15	11-4
DM8219	1-133	7	III	10	Ш	D	17	V	F				1	11-8	15	11-4
DM7220	1-136	3	H	11	IV	J	18	V	W				9	11-6	1	11-1
DM8220	1-136	3	H	11	IV	J							9	11-6	1	11-1
DM7223	1-138			12	IV	J							5	11.5	1	11-1
DM8223	1-138	5	H	12	lV	J,							5	11-5	1	11-1
DM7230	1-140			12	IV	J	19	V	W				12	11-8	3	11-1
DM8230	1-140	5	H	12	IV	J							12	11-8	3	11-1
DM7280	1-143			11	IV	J	18	V	W	1			18	11-10	1	11-1
DM8280	1-143	3	H	11	IV	J	18	V	W				18	11-10	1	11-1
DM7281	1-143			11	IV	J	18	V	W				18	11-10	1	11-1
DM8281	1-143	3	II	11	IV	J	18	V	W				18	11-10	1	11-1
DM7288	1-143	_		11	IV	J	18	V	W	1			18	11-10	1	11-1
DM8288	1-143 1-148	3	II	11	IV	J	18	V	W				18	11.10	1	11-1
DM7520	1-148	-	11	12	IV	J	19	V	W				24	11-12	1	11-1
DM8520	1-148	5	II	12	IV	J	10	V	101				24	11-12	1 2	11-1
DM7551	1-152		11	12 12	IV IV	J	19	٧	W				25 25	11-12 11-12	3	11-1 11-1
DM8551 DM7552	1-152	5	II	12	IV IV	J	19	V	W				26	11-12	11	11-3
DM8552	1-155	5	н	12	IV	J	19	V	W				26	11-13	11	11-3
DM7553	1-159	ن	**	12	IV	J	19	V	W	1			27	11-14	13	11-4
DM8553	1-159	5	П	12	IV	J	19	V	W				27	11-14	13	11-4
DM7554	1-155	J		12	IV	J	19	v	w				26	11-13	11	11-3
DM8554	1-155	5	П	12	īV	Ĵ	19	v	w				26	11-13	11	11-3
DM7560	1-161	•		12	īV	Ĵ	19	v	w				28	11-15	1	11-1
	L									Ļ			L		L	

	EETS					PACK	AGES						WAVE-		1	EST
		Molded	DIP (N)	Cavit	y DIP	(D)(J)	Flat	Pack	(F)(W)	Meta	I Can	(G)(H)	FO	RMS	CIRC	CUITS
Devices	Pg.	Fig.	Pg.	Fıg.	Pg.	Type	Fig	Pg	Type	Fig.	Pg.	Type	Fig.	Pg.	Fig.	Pg.
DM8560	1-161	5	II	12	IV	J							28	11-15	1	11-1
DM7563	1-164			12	IV	J	19	V	W				28	11-15	1	11-1
DM8563	1-164	5	II	12	IV	J							28	11-15	1	11-1
DM7570	1-167			11	IV	J	18	V	W				29	11-15	5	11-1
DM8570	1-167	3	II	11	IV	J	1			1			29	11-15	5	11-1
DM7573	1-169			9	Ш	D							31	11-16	7	11-1
DM8573	1-169			9	Ш	D							31	11-16	7	11-1
DM7574	1-172			9	Ш	D	Ì									
DM8574	1-172			9	Ш	D				l						
DM7575	1-175	l		10	Ш	D				1			1		ļ	
DM8575	1-175	7	Ш	10	Ш	D	l								ĺ	
DM7576	1-175			10	Ш	D				l						
DM8576	1-175	7	Ш	10	Ш	D				i			ì			
DM8582	1-146	5	II	9	Ш	D							33	11-16	2	11-
DM7590	1-180	"	••	12	IV	J	19	V	W	l			30	11-15	1	11-
DM8590	1-180	5	П	12	IV	J	'	•	••				30	11-15	li	11-
DM7595	1.182	"	11	10	Ш	D							50	11-13	'	11.
DM8595	1-182	7	Ш	10	III	D	1									
DM7596	1-184	l '	111	10	Ш	D	1									
DM8596	1-184	7	Ш	10	Ш	D										
DM7597	1-184	l '	111	9	Ш	D	1						32	11-16	3	11-1
1	1-187	5	П	12	IV	J							32	11-16	3	11-1
DM8597) 5	11	12	IV		l						32	11-16	3	11-
DM7598	1-190	_	П	12	IV	J							32	11-16	3	11-1
DM8598	1-190	5	11							l			1		1	
DM7599	1-195	_		12	IV	J	l			ļ.			17	11-9	3	11-1
DM8599	1-195	5	Н	12	IV	J							17	11-9	3	11-
DM7695	1-182	_		10	HI	D				1						
DM8695	1.182	7	Ш	10	Ш	D	1			1						
DM7696	1-184			10	Ш	D	ĺ									
DM8696	1-184	7	111	10	Ш	D	l			l					ļ	
DM7800	1-197									21	V	Н	34	11-17	ĺ	
DM8800	1-197									21	V	Н	34	11-17		
DM7806	1-200	1		11	IV	J	18	V	W	1			1		}	
DM8806	1-200	3	H	11	IV	J	18	V	W							
DM7810	1-202	3	11	11	IV	J	l						4	11-5	2	11-1
DM8810	1-202	3	H	11	IV	J				ì			4	11-5	2	11-1
DM7811	1-202	3	П	11	IV	J	18	V	W	1			4	11-5	2	11-1
DM8811	1-202	3	H	11	IV	J	18	V	W				4	11-5	2	11-1
DM7812	1-202	3	H	11	IV	J	18	V	W				4	11-5	2	11-1
DM8812	1.202	3	H	11	IV	J	18	V	W				4	11-5	2	11-1
DM7819	1-204	3	П	11	IV	J	18	V	W				35	11-17	2	11-1
DM8819	1-204	3	II	11	IV	J	18	V	W				35	11-17	2	11-1
DM7820	1-206	1		11	IV	J**	18	V	W					-		
DM8820	1-206	3	11	11	IV	j	18	V	W				1			
DM7820A	1-208			11	IV	J**	18	v	w	1						
DM8820A	1-208	3	II	11	IV	Ĵ	18	V	W							
DM7822	1-210	<u> </u>		11	IV	J**										
DM8822	1-210	3	11													
DM7830	1-212	1		11	IV	J**	18	V	W	1			1			
DM8830	1-212	3	П	11	IV	J	18	v	w							
DM7831	1-214	ľ		12	IV	J**	19	v	w							
DM7831 DM8831	1-214	5	П	12	IV	J	19	v	W							
DM7832	1-214		••	12	IV	J**	19	v	W							
DM7832 DM8832	1-214	5	II	12	IV	J**	19	V	W							
l l	1-214	5	11	11	IV		19	٠	44				1			
DM7836		,	11			J										
DM8836	1-217	3	II	11	IV	J	10	v	14/				1			
DM7837	1-219	۱ ۔	.,	12	IV	J	19	V	W							
DM8837	1-219	5	H	12	IV	J	19	V	W							
DM7838	1-221	_	**	12	IV	J	19	V	W				1		1	
DM8838	1-221	5	II	12	IV	J								44.5	_	
DM7875A	1-223	1		9	III	D	1						12	11-8	3	11-1
DM8875A	1-223	5	II	12	IV	J							12	11-8	3	11-1
DM7875B	1-223	1		9	Ш	D							12	11-8	3	11-
DM8875B	1-223	5	II	12	IV	J							12	11-8	3	11-1
DM7880	1-225			12	IV	J										
DM8880	1-225	5	П	12	ΙV	J										
DIVIDUOU I		1					1			1			i		1	
DM8884A	1-228	5	H							ı					ł	

13 ns



Series 54/74

DM5400/DM7400(SN5400/SN7400) quadruple 2-input NAND gate DM5410/DM7410(SN5410/SN7410) triple 3-input NAND gate DM5420/DM7420(SN5420/SN7420) dual 4-input NAND gate general description


Employing TTL (Transistor-Transistor-Logic) to achieve high speed at moderate power dissipation, these gates provide the basic functions used in the implementation of digital integrated circuit systems. Characteristics of the circuits include high noise immunity, low output impedance, good capacitive drive capability, and minimal variation in switching times with temperature. The gates are compatible with and interchangeable with Series 54/74 equivalent.

features


- Typical Noise Immunity 1V
- Guaranteed Noise Immunity 400 mV
- Fan Out 10
- Average Power Dissipation 10 mW per gate


Average Propagation Delay


schematic and connection diagrams





DM5400/DM7400 **Dual-In-Line Package**











absolute maximum rat	ings	operating cor	ndition		
,			MIN	MAX	UNITS
V _{CC} Input Voltage Storage Temperature Range	7.0V 5 5V -65°C to +150°C	Supply Voltage (V _{CC}) DM54XX DM74XX	4 95 4.75	5.25 5 25	V
Fan-Out Lead Temperature (Soldering, 10 sec)	10 300°C	Temperature (T _A) DM54XX DM74XX	-55 0	+125 70	°C °C

electrical characteristics (Note 1)

		т		r	
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Diode Clamp Voltage	$V_{CC} = 5.0V$, $T_A = 25^{\circ}C$, $I_{1N} = -12 \text{ mA}$			-1.5	V
Logical ''1'' Input Voltage	V _{CC} = Min	2.0			v
Logical ''0'' Input Voltage	V _{CC} = Min			0.8	v
Logical "1" Output Voltage	$V_{CC} = Min \ V_{IN} = 0.8V, I_{OUT} = -400 \mu A$	2.4			v
Logical "0" Output Voltage	V _{CC} = Min V _{IN} = 2.0V, I _{OUT} = 16 mA			0.4	v
Logical "1" Input Current	$V_{CC} = Max$ $V_{IN} = 2.4V$			40	μΑ
Logical "1" Input Current	$V_{CC} = Max$ $V_{IN} = 5.5V$			1	mA
Logical ''0'' Input Current	$V_{CC} = Max$ $V_{IN} = 0.4V$			-1.6	mA
Output Short Circuit Current (Note 2)	$V_{CC} = Max \ V_{IN} = 0V, V_0 = 0V \ \frac{DM74XX}{DM54XX}$	-20 -18		-55	mA
Supply Current— Logical "0" (Note 3)	$V_{CC} = Max$ $V_{IN} = 5.0V$		3	5.1	mA
Supply Current— Logical "1" (Note 3)	$V_{CC} = Max$ $V_{IN} = 0V$		1	1.8	mA
Propagation Delay Time to Logical "0", t _{pd0}	$V_{CC} = 5.0V$, $T_A = 25^{\circ}C$, $C = 50 pF$		8	15	ns
Propagation Delay Time to Logical "1", t _{pd1}	$V_{CC} = 5.0V$, $T_A = 25^{\circ}C$, $C = 50 pF$		13	25	ns

Note 1: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM54XX and across the 0° C to 70° C range for the DM74XX. All typicals are given for $V_{CC} = 5$ 0V and $T_{A} = 25^{\circ}$ C.

Note 2: Not more than 1 output should be shorted at a time

Note 3: Each gate.




DM5401/DM7401 (SN5401/SN7401) quad 2-input gate (open collector) DM5403/DM7403(SN5403/SN7403) quad 2-input gate (open collector) DM5405/DM7405(SN5405/SN7405) hex inverter (open collector)


general description


These Series 54/74 functions are designed for applications where the normal TTL "totem-pole" output configuration is not wanted Such applications include implementation of the Wire-OR function


Aside from the output, the circuitry is identical to the standard quad two-input gate (DM5400/DM7400) and hex inverter (DM5404/DM7404).


schematic and connection diagrams

















absolute maximum ratings

 Vcc
 7V

 Input Voltage
 5.5V

 Operating Temperature Range
 DM5401, DM5403, DM5405
 -55°C to +125°C

 DM7401, DM7403, DM7405
 0°C to 70°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (Soldering, 10 sec.)
 300°C

electrical characteristics (Note 1)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
Input Diode Clamp Voltage		$V_{CC} = 5 \text{ OV}, T_A = 25^{\circ}\text{C}$ $I_{IN} = -12 \text{ mA}$			-1 _. 5	٧
Logical "1" Input Voltage	DM5401,3,5 DM7401,3,5	$V_{CC} = 45V$ $V_{CC} = 475V$	2 0			V
Logical ''0'' Input Voltage	DM5401,3,5 DM7401,3,5	$V_{CC} = 45V$ $V_{CC} = 475V$			08	V
Logical "1" Output Current	DM5401,3,5 DM7401,3,5	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 0.8V$, $V_{OUT} = 5.5V$:	250	μΑ
		$V_{IN} = 0.0V, V_{OUT} = 5.5V$			40	μΑ
Logical "0" Output Voltage	DM5401,3,5 DM7401,3,5	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$, $V_{IN} = 2.0V$			04	V
		I _{OUT} = 16 mA				
Logical "1" Input Current	DM5401,3,5 DM7401,3,5	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$, $V_{IN} = 2.4V$			40	μΑ
Logical "1" Input Current	DM5401,3,5 DM7401,3,5	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$, $V_{IN} = 5.5V$			1	mA
Logical "0" Input Current	DM5401,3,5 DM7401,3,5	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$, $V_{IN} = 0.4V$			-16	mA
Supply Current—Logical "0" (Each Gate)		$V_{CC} = 5.5V$ $V_{CC} = 5.25V$, $V_{IN} = 5.0V$		3 0	5 1	mA
Supply Current—Logical "1" (Each Gate)		$V_{CC} = 5.5V$ $V_{CC} = 5.25V$, $V_{1N} = 0V$		1.0	1.8	mA
Propagation Delay Time to a Logical "0", t _{pd0}		$V_{CC} = 5.0V$, $T_A = 25^{\circ}C$ $C_{OUT} = 15 \text{ pF}$, $R_L = 390\Omega$ (Note 2)	3	7 5	15	ns
Propagation Delay Time to a Logical "1", t _{pd1}		$V_{CC} = 5.0V$, $T_A = 25^{\circ}C$ $C_{OUT} = 15 \text{ pF}$, $R_L = 3.9 \text{ k}\Omega$ (Note 2)	18	28	45	ns

Note 1: Min/Max units apply across the guaranteed temperature range unless otherwise specified. All typicals are given for V_{CC} = 5.0V and T_A = 25°C.

Note 2: C_{OUT} includes device output capacitance of approximately 8.5 pF and wiring capacitance



DM5402/DM7402 (SN5402/SN7402) quad 2-input NOR gate

general description

The DM5402/DM7402 is a quad 2-input NOR gate utilizing TTL (Transistor-Transistor Logic) to achieve high speed at nominal power dissipation. It is completely compatible with other Series 54/74 devices.

features

- Input Clamping Diodes
- Typical Noise Immunity

1V

Guaranteed Noise Immunity

Allowable Power Supply Variation

400 mV

10

■ Fan-out


DM5402 DM7402 4.5V to 5.5V 4.75V to 5.25V

- Average Propagation Delay 12 ns (with 50 pF)
- Average Power Dissipation

14 mW per gate


schematic and connection diagrams

DM5402/DM7402 (each gate)




DM5402/DM7402

Dual-In-Line Package



DM5402



absolute maximum ratings

 V_{CC}
 7V

 Input Voltage
 5.5V

 Operating Temperature Range
 0°C to 70°C

 DM7402
 0°C to 70°C

 DM5402
 -55°C to +125°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics (Note 1)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
Input Diode Clamp Voltage		V _{CC} = 5.0V T _A = 25°C I _{IN} = -12 mA		-1.0	-1.5	٧
Logical "1" Input Voltage	DM5402 DM7402	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	2.0			٧
Logical "0" Input Voltage		$V_{CC} = 4.5V$ $V_{CC} = 4.75V$			0.8	٧
Logical "1" Output Voltage	DM5402 DM7402	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$ $V_{IN} = 0.8V$, $I_{OUT} = -400 \mu A$	2.4			v
Logical "0" Output Voltage	DM5402 DM7402	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$ $V_{IN} = 2.0V$, $I_{OUT} = 16 \text{ mA}$			0.4	V
Logical "1" Input Current		$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 2.4V$			40	μΑ
Logical "1" Input Current	DM5402 DM7402	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 5.5V$			1	mA
Logical "0" Input Current	DM5402 DM7402	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 0.4V$		-1.0	-1.6	mA
Output Short Circuit Current (Note 2)	DM5402 DM7402	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{OUT} = 0$	-20 -18	-32	-55	mA
Supply Current-Logical "0" (each gate)	DM5402 DM7402	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 5.0V$		3.6	6.3	mA
Supply Current-Logical "1" (each gate)		$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 0V$		2.0	3.6	mA
Propagation Delay to a Logical "0", t _{pd0}		$V_{CC} = 5.0V T_A = 25^{\circ}C N = 10$ C = 50 pF	3	9	15	ns
Propagation Delay to a Logical "1", t _{pd1}		$V_{CC} = 5.0V T_A = 25^{\circ}C N = 10$ C = 50 pF	5	13	22	ns

Note 1: Min/max limits apply across the guaranteed temperature range of 0°C to 70°C for the DM7402 and -55°C to +125°C for the DM5402 unless otherwise specified. All typicals are given for V_{CC} = 5 0V and T_A = 25°C

Note 2: Only one output at a time should be short circuited.



DM5404/DM7404(SN5404/SN7404) hex inverter

general description

The DM5404/DM7404 is a hex inverter utilizing TTL to achieve high speed at nominal power dissipation. It is totally compatible with other Series 54/74 devices.

features

- Input clamping diodes
- Typical Noise Immunity

1 V


- Guaranteed Noise Immunity
- 400 mV

- Fan-out
- 10 ■ Allowable Power Supply Variation
 - DM5404 DM7404
- 4.5V to 5.5V
- Average Propagation
- 4.75V to 5.25V

- Delay
- 12 ns (with 50 pF)
- Average Power Dissipation 10 mW per gate


schematic and connection diagrams

DM5404/DM7404




DM5404/DM7404

Dual-In-Line Package



DM5404



1-7

absolute maximum ratings

 V_{CC}
 7V

 Input Voltage
 5.5V

 Operating Temperature Range
 0°C to 70°C

 DM7404
 0°C to 70°C

 DM5404
 -55°C to +125°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (soldering, 10 sec)
 300°C

electrical characteristics (Note 1)

PARAMETER			CONDITIONS	MIN	TYP	MAX	UNITS
Input diode clamp voltage		$V_{CC} = 5.0V$ $I_{1N} = -12 \text{ mA}$	$T_A = 25^{\circ}C$			-1.5	٧
Logical "1" Input Voltage	DM5404 DM7404			2.0			V
Logical "0" Input Voltage	DM5404 DM7404					0.8	v
Logical "1" Output Voltage	DM5404 DM7404		$V_{1N} = 0.8V$, $I_{OUT} = -400 \mu\text{A}$	2.4			V
Logical ''0'' Output Voltage	DM5404 DM7404		V _{IN} = 2.0V, I _{OUT} = 16 mA			0.4	v
Logical "1" Input Current	DM5404 DM7404		V _{IN} = 2.4V			40	μΑ
Logical "1" Input Current	DM5404 DM7404		V _{IN} = 5.5V			1	mA
Logical "0" Input Current	DM5404 DM7404		V _{IN} = 0.4V		-1.0	-1.6	mA
Output Short Circuit Current (Note 2)	DM5404 DM7404		V _{OUT} = 0	-20 -18	-30	-55	mA
Supply Current - Logical "0" (each gate)	DM5404 DM7404		V _{IN} = 5.0V		3.0	5.1	mA
Supply Current - Logical "1" (each gate)	DM5404 DM7404		V _{IN} = 0		1.0	1.8	mA
Propagation Delay to a Logical "1", t _{pd1}		T _A = 25°C N = 10	$V_{CC} = 5.0V$ C = 50 pF	5	16	22	ns
Propagation Delay to a Logical ''0'' t _{pd0}		T _A = 25°C N = 10	V _{CC} = 5.0V C = 50 pF	3	9	15	ns

Note 1. Min/Max limits apply across the guaranteed temperature range of $0^{\circ}C$ to $70^{\circ}C$ for the DM7404, and $-55^{\circ}C$ to $+125^{\circ}C$ for the DM5404, unless otherwise specified. All typicals are given for V_{CC} = 5 0V and T_{A} = $25^{\circ}C$

Note 2. Only one output at a time should be short circuited

DM5406/DM7406,DM5416/DM7416 (SN5406/SN7406,SN5416/SN7416) hex inverter buffers/drivers

general description

These TTL hex inverter buffers/drivers are fully compatible for use with TTL and DTL logic circuits. Each inverter features high-voltage, open-collector outputs (DM5406/DM7406 30 volts minimum breakdown and DM5416/DM7416 15 volts minimum breakdown). These inverters also feature high sink current capability. (DM5406, DM5416 30 mA and DM7406, DM7416 40 mA).

features

- Input clamp diodes
- High voltage open-collector outputs DM5406/DM7406 DM5416/DM7416


 High sink current capability DM5406, DM5416 DM7406, DM7416


■ 15 ns typical propagation delay time

30V 15V

30 mA 40 mA

schematic and connection diagrams





absolute maximum ratings (Note 1) operating conditions MIN UNITS MAX Supply Voltage 7.0V Supply Voltage Input Voltage 5 5 V DM5406,DM5416 4.5 5.5 Output Voltage DM5406/DM7406 30V 4.75 DM7406,DM7416 5.25 ٧ DM5416/DM7416 Temperature (T_A) 15V Storage Temperature Range -65°C to +150°C DM5406,DM5416 -55 +125 °C Lead Temperature, (Soldering, 10 Sec) 300°C DM7406,DM7416 °C Output Sink Current DM5406.DM5416 30 mΑ DM7406,DM7416 40 mΑ

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical ''1'' Input Voltage		2			V
Logical "0" Input Voltage				08	V
Output Breakdown Voltage DM5406/DM7406	$V_{CC} = Max, I_{OFF} = 250 \mu A,$ $V_{IN} = 0.8V$	30			v
DM5416/DM7416	$V_{CC} = Max, I_{OFF} = 250 \mu A,$ $V_{IN} = 0.8V$	15			v
Logical ''0'' Output Voltage	$V_{CC} = Min,$ $V_{IN} = 2V,$ $I_{OUT} = Max,$ $I_{OUT} = 16 \text{ mA}$			0 7 0 4	v v
Logical ''1'' Input Current	$V_{CC} = Max, V_{IN} = 2 4V$ $V_{CC} = Max, V_{IN} = 5 5V$			40 1	μA mA
Logical "0" Input Current	V _{CC} = Max, V _{IN} = 0 4V			-16	mA
Supply Current — Logical "1"	V _{CC} = Max, V _{IN} = 0V		30	42	mA
Logical ''0''	V _{CC} = Max, V _{IN} = 5V		27	38	mA
Input Clamp Voltage	$V_{CC} = 5 \text{ oV}, I_{IN} = -12 \text{ mA},$ $T_A = 25^{\circ}\text{C}$			-1 5	V
Propagation Delay to a Logical "0", t _{pd0}	$V_{CC} = 5 \text{ OV}, T_A = 25^{\circ}\text{C},$ $C_L = 15 \text{ pF}, R_L = 110\Omega$		15	23	ns
Propagation Delay to a Logical "1", t _{pd1}	$V_{CC} = 5 \text{ OV}, T_A = 25^{\circ}\text{C},$ $C_L = 15 \text{ pF}, R_L = 110\Omega$		10	15	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the operation of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM5406, DM5416 and across the 0° C to 70° C range for the DM7406,DM7416. All typicals are given for $V_{CC} = 5.0V$ and $T_{A} = 25^{\circ}$ C



DM5407/DM7407,DM5417/DM7417 (SN5407/SN7407,SN5417/SN7417) hex buffers/drivers

general description

These TTL hex buffers/drivers are fully compatible for use with TTL and DTL logic circuits. Each buffer features high-voltage, open-collector outputs (DM5407/DM7407 30V minimum breakdown and DM5417/DM7417 15V minimum breakdown). These buffers also feature high sink current capability (DM5407, DM5417 30 mA and DM7407, DM7417 40 mA).

features

- Input clamp diodes
- High voltage open-collector outputs DM5407/DM7407 DM5417/DM7417

High sink current capability DM5407,DM5417 DM7407,DM7417


30 mA 40 mA


30V

15V

- 14 ns typical propagation delay time
- 145 mW typical power dissipation

schematic and connection diagrams





1-11

absolute maximum ratings (Note 1) operating conditions

				MIN	MAX	UNITS
Supply Voltage Input Voltage Output Voltage	DM5407/DM7407	7.0V 5.5V 30V	Supply Voltage (V _{CC}) DM5407,DM5417 DM7407,DM7417	4.5 4.75	5 5 5.25	V
Storage Temperate	DM5417/DM7417 ure Range e (Soldering, 10 sec)	15V -65°C to +150°C 300°C	Temperature (T _A) DM5407,DM5417 DM7407,DM7417	-55 0	+125 70	°C °C
			Output Sink Current DM5407, DM5417 DM7407, DM7417		30 40	mA mA

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage		2			V
Logical "0" Input Voltage				08	V
Output Breakdown Voltage DM5407/DM7407	V _{CC} = Max, I _{OFF} = 250μA, V _{IN} = 2 0V	30			v
DM5417/DM7417	V _{CC} = Max, I _{OFF} = 250μA, V _{IN} = 2 0V	15			V
Logical "0" Output Voltage	V _{CC} = Min V _{IN} = 0 8V			0 7 0 4	v v
Logical "1" Input Current	V _{CC} = Max V _{IN} = 2 4V V _{CC} = Max V _{IN} = 5 5V			40 1	μΑ mA
Logical "0" Input Current	V _{CC} = Max V _{IN} = 0 4V			-16	mA
Supply Current – Logical "1" Logical "0"	$V_{CC} = Max$ $V_{IN} = 5 \text{ OV}$ $V_{CC} = Max$ $V_{IN} = 0 \text{ V}$		29 21	41 30	mA mA
Input Clamp Voltage	$V_{CC} = 5.0V I_{IN} = -12 \text{ mA}, T_A = 25^{\circ}C$			-15	v
Propagation Delay to a Logical "0", tpd0	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}, C_L = 15 \text{ pF}, R_L = 110\Omega$	İ	20	30	ns
Propagation Delay to a Logical "1", t _{pd1}	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}, C_L = 15 \text{ pF}, R_L = 110\Omega$		6	10	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the operation of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM5407, DM5417 and across the 0° C to 70° C range for the DM7407, DM7417. All typicals are given for $V_{CC} = 5$ 0V and $T_A = 25^{\circ}$ C




DM5408/DM7408(SN5408/SN7408) quad 2-input AND gate DM5409/DM7409(SN5409/SN7409) quad 2-input AND gate (open collector)


general description

The DM5408/DM7408 and DM5409/DM7409 provide the non-inverting AND function in the popular quad 2-input pin configuration.

schematic and connection diagrams



Dual-In-Line and Flat Package





absolute maximum ratings (Note 1)

operating conditions

Supply Voltage	7V		MIN	MAX	UNITS
Input Voltage	5.5V	Supply Voltage(V _{CC})			
Output Voltage	5.5V	DM5408, DM5409	4.5	5.5	V
Storage Temperature Range Lead Temperature (Soldering, 10 sec)	–65°C to +150°C 300°C	DM7408, DM7409	4.75	5.25	V
		Temperature (TA)			
		DM5408, DM5409	-55	+125	°С
		DM7408, DM7409	0	70	°C

electrical characteristics (Note 2)

PARAMETER		CONDITIONS		MIN	TYP	MAX	UNITS
Logical "1" Input Voltage		V _{CC} = Mın		2			٧
Logical "0" Input Voltage		V _{CC} = Min				0.8	٧
	OM5408 OM7408	V _{CC} = Min, V _{IN} = 2V, I _{OUT}	= -800 μΑ	2.4			٧
	OM5409 OM7409	V _{CC} = Min, V _{OUT} = 5.5V, V	_{IN} = 2.0V			250	μΑ
Logical "0" Output Voltage		V _{CC} = Min, V _{IN} = 0.8V, I _{OU}	_T = 16 mA			0.4	V
Logical "1" Input Current	i	V_{CC} = Max, V_{IN} = 2.4V				40	μΑ
		V_{CC} = Max, V_{IN} = 5.5V				1	mA
Logical "0" Input Current		$V_{CC} = Max$, $V_{IN} = 0.4V$				-1.6	mA
Output Short Circuit Current (Note 3)		V _{CC} = Max	DM5408 DM7408	-20 -18		-55 -55	mA
Supply Current — Logical "1 (each device)	ı"	$V_{CC} = Max, V_{IN} = 5V$			11	21	mA
Logical "C)"	$V_{CC} = Max$, $V_{IN} = 0V$			20	33	mA
Input Clamp Voltage		$V_{CC} = 5.0V, T_A = 25^{\circ}C, I_{IN}$	= -12 mA		-1.0	-1.5	V
Propagation Delay to a Logi from DM5408/DM7408 And to Output, t _{pd0}		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$			14	19	ns
Propagation Delay to a Logi from DM5409/DM7409 And to Output, t _{pd0}		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$			15	24	ns
Propagation Delay to a Logi from DM5408/DM7408 And to Output, t _{pd1}	- 1	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$		i	13	27	ns
Propagation Delay to a Logi From DM5409/DM7409 Ar to Output, t _{pd1}		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$			17	32	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM5408, DM5409 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM7408, DM7409 All typicals are given for $V_{CC} = 5$ 0V and $T_{A} = 25^{\circ}C$.

Note 3: Only one output at a time should be shorted.




DM5411/DM7411(SN5411/SN7411) 3-input positive AND gate


general description

The DM5411/DM7411 provides the AND function for the triple 3-input gate. Its pin-out is the same as the DM5410/DM7410.

schematic and connection diagrams



Dual-In-Line Package



1-15

operating conditions

			MIN	MAX	UNITS
Supply Voltage	7.0V	Supply Voltage (VCC)			
Input Voltage	5.5V	DM5411	4.5	5.5	V
Output Voltage	5.5V	DM7411	4.75	5.25	V
Storage Temperature Range Lead Temperature (Soldering, 10 sec)	–65°C to +150°C 300°C	Temperature (T _A)			
Lead Temperature (Soldering, To sec)	300 C	DM5411	-55	+125	°C
		DM7411	0	70	°C

electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Min	2			V
Logical "0" Input Voltage	V _{CC} Min			0.8	V
Logical "1" Output Voltage	$V_{CC} = Min, V_{IN} = 2V, I_{OUT} = -800 \mu A$	2 4			V
Logical "0" Output Voltage	V _{CC} = Min, V _{IN} = 0 8V, I _{OUT} = 16 mA			0.4	V
Logical "1" Input Current	V _{CC} = Max, V _{IN} = 2.4V			40	μΑ
	$V_{CC} = Max, V_{IN} = 5.5V$			1	mA
Logical "0" Input Current	$V_{CC} = Max$, $V_{1N} = 0.4V$			-16	mA
Output Short Circuit Current (Note 3)	$V_{CC} = Max$ $\frac{DM5411}{DM7411}$	-20 -18		-55 -55	mA
Supply Current — Logical "1" (each device)	$V_{CC} = Max$, $V_{IN} = 5V$			15	mA
Logical "0"	$V_{CC} = Max, V_{IN} = 0V$			22	mA
Input Clamp Voltage	$V_{CC} = 5.0V$, $T_A = 25^{\circ}C$, $I_{IN} = -12 \text{ mA}$		-1.0	-1.5	V
Propagation Delay to a Logical "0" from Any Input to Output, t _{pd0}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$ $C_L = 50 \text{ pF}$		14	19	ns
Propagation Delay to a Logical "1" from Any Input to Output, t _{pd1}	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$ $C_L = 50 \text{ pF}$		13	27	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM5411 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM7411. All typicals are given for $V_{CC} = 5.0V$ and $T_{A} = 25^{\circ}C$.

Note 3: Only one output at a time should be shorted.



DM5413/DM7413(SN5413/SN7413) dual Schmitt-trigger

general description

The DM5413/DM7413 is a dual Schmitt-trigger with input gating. It differs from a conventional dual 4-input gate in that instead of having a single threshold voltage, the DM5413/DM7413 has different thresholds for positive-and negative-going inputs. When the output is in the logical "0" state an input must be lowered to 0.9 volts typically before the output changes state. Conversely in order to return to the logical "0" state the input must rise to 1.7V typically. This hysteresis is extremely beneficial in applications where slow rise and fall time signals are prevalent.

features


- Series 54/74 compatible
- 800 mV hysteresis typ. higher noise immunity
- Operation from very slow ramp voltages
- Temperature compensated design
- Typical propagation delay 17 ns
- Typical power dissipation 42 mW per function

applications

- Pulse shaper
- Threshold detector

logic and connection diagram

Dual-In-Line and Flat Package



1

absolute maximum ratings (Note 1)

Supply Voltage 7V Input Voltage 5.5V Output Voltage 5.5V Operating Temperature Range

-55°C to +125°C DM5413 DM5413 DM7413 0° C to $+70^{\circ}$ C

DM7413 -65°C to +150°C Storage Temperature Range Lead Temperature (Soldering, 10 sec)

300°C

electrical characteristics (Note 2)

PARAMETER			CONDITIONS	MIN	TYP	MAX	UNITS
V _{T+} Positive-Going Threshold V	'oltage	V _{CC} = 5V		1.5	1.7	2.0	V
V_{T-} Negative-Going Threshold	√oltage	V _{CC} = 5V		0.6	0.9	1.1	V
$V_{T^+} - V_{T^-}$ Hysteresis		V _{CC} = 5V		0 4	0 8		V
I _{T+} Input Current at Positive-Going Threshold		V _{CC} = 5V, V _{IN}	$_{N} = V_{T+}$		-0.65		mA
I _{T-} Input Current at Negative-Going Threshold		V _{CC} = 5V, V _{IN}	N = V _{T-}		-0.85		mA
Logical "1" Output Voltage	DM5413 DM7413	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	$I_{OUT} = -800 \mu A, V_{IN} = 0.6 V$	2 4			V
Logical "0" Output Voltage	DM5413 DM7413	$V_{CC} = 45V$ $V_{CC} = 4.75V$	I_{OUT} = 16 mA, V_{IN} = 2 0V			04	V
Logical "1" Input Current	DM5413 DM7413	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 2 4V			40	μΑ
	DM5413 DM7413	$V_{CC} = 55V$ $V_{CC} = 525V$	V _{IN} = 5 5V			1	mA
Logical "0" Input Current	DM5413 DM7413	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 0 4V		-1	-1.6	mA
Output Short Circuit Current (Note 3)		$V_{CC} = 5.5V$ $V_{CC} = 5.25V$		-18		-55	mA
Supply Current – Logical ''1'' (Each Device)	DM5413 DM7413	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	$V_{1N} = 0V$		14	23	mA
Logical ''0''		$V_{CC} = 55V$ $V_{CC} = 525V$			20	32	mA
Input Clamp Voltage		V _{CC} = 5 0V, I	$_{1N}$ = -12 mA, T_{A} = 25 $^{\circ}$ C			-15	V
Propagation Delay to a Logical any Input to Output, t _{pd0}	"0" from	V _{CC} = 5 0V T _A = 25°C	50 pF Load	5	15	22	ns
Propagation Delay to a Logical Any Input to Output, t _{pd1}	"1" from	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	50 pF Load	5	18	27	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DM5413 and across the 0°C to 70°C range for the DM7413. All typicals are given for V_{CC} = 5.0V and T_A = 25°C.

Note 3: Only one output at a time should be shorted



DM5426/DM7426(SN5426/SN7426) quad 2-input TTL-MOS interface gate

general description

These Series 54/74 compatible gates are high output voltage versions of the DM5403 (SN5403), DM7403 (SN7403). Their open-collector outputs may be "pulled-up" to +15 volts in the logical "1" state thus providing guaranteed interface between TTL and MOS logic levels.


In addition the devices may be used in applications


where it is desirable to drive low current relays or lamps that require up to 15 volts.

features


- 15V standoff voltage
- Pin compatible with DM5403/DM7403


schematic and connection diagrams





typical applications





 V_{CC}
 7V

 Input Voltage
 5.5V

 Output Voltage
 15V

 Operating Temperature Range
 -55°C to 125°C

 DM7426
 0°C to 70°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Diode Clamp Voltage	V _{CC} = 5.0V, T _A = 25°C I _{IN} = -12 mA			-1.5	V
Logical "1" Input Voltage	$V_{CC} = \frac{4.5V}{4.75V}$	2.0			V
Logical "0" Input Voltage	$V_{CC} = \frac{4.5V}{4.75V}$			0.8	V
Logical "1" Output Current	$V_{CC} = \frac{4.5V}{4.75V}$ $V_{IN} = 0.8V$ $V_{OUT} = 12V$			50	μΑ
Logical "1" Output Breakdown Voltage	$V_{CC} = \frac{4.5V}{4.75V}$ $V_{IN} = 0V$ $I_{OUT} = 1 \text{ mA}$	15			V
Logical "0" Output Voltage	$V_{CC} = \frac{4.5V}{4.75V}$ $V_{IN} = 2.0V$ $I_{OUT} = 16 \text{ mA}$			0.4	V
Logical "1" Input Current	$V_{CC} = \frac{5.5V}{5.25V}$ $V_{IN} = 2.4V$			40	μΑ
Logical "1" Input Current	$V_{CC} = \frac{5.5V}{5.25V}$ $V_{IN} = 5.5V$			1	mA
Logical "0" Input Current	$V_{CC} = \frac{5.5V}{5.25V}$ $V_{IN} = 0.4V$			-1.6	mA
Supply Current — Logical "0" (Each Gate)	$V_{CC} = \frac{5.5V}{5.25V}$ $V_{IN} = 5.0V$		3.0	5.1	mA
Supply Current — Logical "1" (Each Gate)	$V_{CC} = \frac{5.5V}{5.25V}$ $V_{IN} = 0V$,	1.0	1.8	mA
Propagation Delay Time to a Logical "O", t _{pd0}	$V_{CC} = 5.0V, T_A = 25^{\circ}C$ $C_{OUT} = 15 pF, R_L = 1k$	4	12	18	ns
Propagation Delay Time to a Logical "1", t _{pd1}	$V_{CC} = 5.0V, T_A = 25^{\circ}C$ $C_{OUT} = 15 pF, R_L = 1k$	18	29	45	ns

Note 1: Min/Max units apply across the guaranteed temperature range -25°C to $+125^{\circ}\text{C}$ for the DM5426 and across the 0°C to $+70^{\circ}\text{C}$ for the DM7426 unless otherwise specified. All typicals are given for V_{CC} = 5 0V and T_{A} = 25°C

13 ns



Series 54/74

DM5430/DM7430(SN5430/SN7430) 8-input gate

general description

Employing TTL (Transistor-Transistor Logic) to achieve high speed at moderate power dissipation, the DM5430/DM7430 provides the basic functions used in the implementation of digital integrated circuit systems. Characteristics of the circuit include high noise immunity, low output impedance, good capacitive drive capability, and minimal variation in switching times with temperature.


features

Typical Noise Immunity
 Guaranteed Noise Immunity
 Fan Out
 10

■ Average Power Dissipation 10 mW per gate


■ Average Propagation Delay

schematic and connection diagrams




DM5430/DM7430

Dual-In-Line Package



DM5430



absolute maximum	absolute maximum ratings		operating conditions						
			MIN	MAX	UNITS				
V _{CC 4}	7V	Supply Voltage (V _{CC})							
Input Voltage	5.5V	DM5430	4.75	5.25	V				
Storage Temperature Range	-65°C to +150°C	DM7430	4 75	5.25	V				
Fan-Out	10	Temperature (T _△)							
Lead Temperature (Soldering, 10 sec)	300°C	DM5430	-55	+125	°C				
		DM7430	0	70	°C				

electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Diode Clamp Voltage	$V_{CC} = 5.0V$, $T_A = 25^{\circ}C$, $I_{IN} = -12 \text{ mA}$			-1.5	٧
Logical "1" Input Voltage	V _{CC} = Min	2.0			V
Logical "0" Input Voltage	V _{CC} = Min			0.8	٧
Logical "1" Output Voltage	$V_{CC} = Min, V_{IN} = 0.8V, I_{OUT} = -400 \mu A$	2.4			V
Logical "0" Output Voltage	V _{CC} = Min , V _{IN} = 2.0V, I _{OUT} = 16 mA			0.4	٧
Logical "1" Input Current	V _{CC} = Max, V _{IN} = 2.4V			40	μΑ
Logical "1" Input Current	V _{CC} = Max, V _{IN} = 5.5V			1	mA
Logical "0" Input Current	$V_{CC} = Max$, $V_{IN} = 0.4V$			-1.6	mA
Output Short Circuit Current	V _{CC} = Max, V _{IN} = 0V	-18		-55	mA
Supply Current-Logical "0"	$V_{CC} = Max$, $V_{IN} = 5.0V$			5.1	mA
Supply Current-Logical "1"	V _{CC} = Max, V _{IN} = 0V			1.8	mA
Propagation Delay Time to a Logical "0", t _{pd0}	$V_{CC} = 5.0V$, $T_A = 25^{\circ}C$, $C = 50 pF$			15	ns
Propagation Delay Time to a Logical "1", t _{pd1}	$V_{CC} = 5.0V$, $T_A = 25^{\circ}C$, $C = 50 pF$			29	ns

Note 1: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM5430 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM7430. All typicals are given for $V_{CC} = 5$ 0V and $T_{A} = 25^{\circ}C$



DM5432/DM7432(SN5432/SN7432) quad 2-input OR gate

general description


The DM5432/DM7432 (SN5432/SN7432) is a quad 2-input OR gate utilizing TTL (Transistor-Transistor Logic) to provide the basic functions used in the implementation of digital integrated circuit systems. The device is completely compatible with all other Series 54/74 devices.

features

- Popular digital logic block
- Saves inverter function when sign inversion is not needed

logic and connection diagram

Dual-In-Line and Flat Package



1

absolute maximum ratings (Note 1)

 Supply Voltage
 7V

 Input Voltage
 5.5V

 Output Voltage
 5.5V

 Operating Temperature Range
 -55°C to 125°C

 DM7032
 -55°C to 70°C

 DM8032
 0°C to 70°C

 Storage Temperature Range
 -65°C to 150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics (Note 2)

PARAMETER			CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM5432 DM7432			2.0			V
Logical "0" Input Voltage	DM5432 DM7432	V _{CC} = 4 5V V _{CC} = 4 75V				8	V
Logical "1" Output Voltage	DM5432 DM7432	V _{CC} = 4 5V V _{CC} = 4 75V	$V_{ extsf{IN}}$ =2 0V, $I_{ extsf{OUT}}$ = $-400~\mu\text{A}$	2 4			v
Logical "0" Output Voltage	DM5432 DM7432	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	V _{IN} = 8V, I _{OUT} = 16 mA			4	٧
Logical "1" Input Current	DM5432 DM7432	$V_{CC} = 55V$ $V_{CC} = 525V$	V _{IN} = 2 4V			40	μΑ
	DM5432 DM7432	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 5 5V			1	mA
Logical "0" Input Current	DM5432 DM7432	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 0 4V		-10	-16	mA
Output Short Circuit Current (Note 3)	DM5432 DM7432			-20 -18	-32	-55	mA
Supply Current – Logical "1" (Each Device)	DM5432 DM7432	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 5 0V Each Gate			4 4	mA
Logical "0"	DM5432 DM7432	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 0V Each Gate			88	mA
Input Clamp Voltage		V _{CC} = 5 0V, T	_A = 25°C, I _{IN} = -12 mA		-10	-15	V
Propagation Delay to a Logical	"0", t _{pd0}	V _{CC} = 5 0V, 1	$R_{L} = 25^{\circ} C, C_{L} = 50 \text{ pF},$ $R_{L} = 400 \Omega$	5	15	22	ns
Propagation Delay to a Logical	"1", t _{pd1}	V _{CC} = 5 0V, T	$R_{L} = 25^{\circ} C, C_{L} = 50 \text{ pF},$ $R_{L} = 400 \Omega$	5	12	18	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the –55°C to +125°C temperature range for the DM5432 and across the 0°C to 70°C range for the DM7432. All typicals are given for V_{CC} = 5.0V and T_A = 25°C.

Note 3: Only one output at a time should be shorted.

DM5437/DM7437(SN5437/SN7437) quad 2-input NAND buffer DM5438/DM7438(SN5438/SN7438) quad 2-input NAND buffer (open collector)

general description


These are quad two-input NAND buffers. The DM5437/DM7437 has a normal TTL "Darlington" output configuration whereas the DM5438/DM7438 has an open-collector. Aside from the output, the circuitry is identical.

features


- Series 54/74 TTL and DTL compatible
- Input clamping diodes
- Typical noise immunity 1V
- Fan Out 30

schematic and connection diagrams


DM5437/DM7437



DM5438/DM7438



Dual-In-Line and Flat Package



 $^{\dagger}P_{\text{IR}}$ assignments for these circuits are the same for all packages

absolute maximum ratings (Note 1)

operating conditions

V _{CC} 7 0V Input Voltage 5 5V	Supply Voltage	MIN 🍍	MAX	UNITS
Output Voltage 5.5V Operating Temperature Range 0°C to +70°C Storage Temperature Range -65°C to +150°C	DM5437,DM5438	4.5	5.5	V
	DM7437,DM7438	4 75	5.25	V
Lead Temperature (Soldering, 10 sec) 300°C	Temperature (T _A)			0.0
	DM5437, DM5438	-55	+125	°C
	DM7437, DM7438	0	70	°C

electrical characteristics (Note 2)

PARAMETER	1	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage		V _{CC} = Min	2 0			٧
Logical "0" Input Voltage	j	V _{CC} = Min			08	V
Logical "1" Output Voltage	DM5437 DM7437	V _{CC} = Min, V _{IN} = 0 8V, I _{OUT} = 4 2 mA	2 4			V
Logical "1" Output Current	DM5438 DM7438	V _{CC} = Min, V _{IN} = 0 8V, V _{OUT} = 5 5V			250 0	μΑ
Logical "0" Output Voltage		$V_{CC} = M_{IN}, V_{IN} = 2 \text{ oV}, I_{OUT} = 48 \text{ mA}$			0 4	V
Logical "1" Input Current		$V_{CC} = Max$, $V_{IN} = 2.4V$ $V_{IN} = 5.5V$			40 0 1 0	μA mA
Logical "0" Input Current		$V_{CC} = Max$, $V_{IN} = 0.4V$			-16	mA
Output Short Circuit Current (Note 3)	DM5437 DM7437	V _{CC} = Max	-20 0		-70 0	mA
Supply Current – Logical "1" (each device)	DM5437,38 DM7437,38	V _{CC} = Max, All Inputs at 0V		9 5	15 5 8 5	mA mA
Logical "0"	DM5437 38 DM7437,38	V _{CC} = Max All Inputs at 5V		34	54 0	mA
Input Clamp Voltage		$V_{CC} = M_{IN}, T_A = 25^{\circ}C, I_{IN} = -12 \text{ mA}$			-15	٧
Propagation Delay to a Logical "0" t _{pd0}	DM5437 DM7437	$V_{CC} = 5 \text{ 0V}$ $T_A = 25^{\circ}\text{C}$		9	15 0	ns
Propagation Delay to a Logical "0" t _{pd0}	DM5438 DM7438	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$		11	18 0	ns
Propagation Delay to a Logical "1" t _{pd1}	DM5437 DM7437	V _{CC} = 5 0V T _A = 25°C		13	22 0	ns
Propagation Delay to a Logical "1" t _{pd1}	DM5438 DM7438	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$		14	22 0	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 3: Only one output at a time should be shorted

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM5437, DM5438 and across the 0° C to 70° C range for the DM7437, DM7438. All typicals are given for $V_{CC} = 5.0V$ and $T_A = 25^{\circ}$ C.

30



Series 54/74

DM5440/DM7440(SN5440/SN7440) dual 4-input buffer

general description

Employing TTL (Transistor-Transistor-Logic) the DM5440/DM7440 buffer is used when the high fan-out is desirable. In addition to driving a large number of TTL inputs, this buffer can be used to drive lines between equipments, to operate small relays and lamps (50 mA), and to act as a clock driver for synchronous logic systems. It is completely compatible with other Series 74 devices.

features


Fan Out

■ Typical Noise Immunity 1V


■ Guaranteed Noise Immunity 400 mV

Diode Clamps on Inputs


schematic and connection diagrams



DM5440/DM7440 Dual-In-Line Package



DM5440



absolute maximum ratings		operating conditions						
			MIN	MAX	UNITS			
Vcc	7.0V	Supply Voltage (V _{CC})						
Input Voltage	5 5 V	DM5440	4 75	5.25	V			
Storage Temperature Range	-65°C to +150°C	DM7440	4 75	5.25	V			
Fan-Out	30	Temperature (T _△)						
Lead Temperature (Soldering, 10 sec)	300°C	DM5440	-55	+125	°c			
		DM7440	0	70	°C			

electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Input Diode Clamp Voltage	V _{CC} = 5.0V, T _A = 25°C, I _{IN} = -12 mA		-1.0	-1.5	٧
Logical ''1'' Input Voltage	V _{CC} = Min	2.0			V
Logical ''0'' Input Voltage	V _{CC} = Mın			0.8	V
Logical ''1'' Output Voltage	V _{CC} = Min, V _{IN} = 0.8V, I _{OUT} = -12 mA	2.4			V
Logical ''0'' Output Voltage	V _{CC} = Mın , V _{IN} = 2.0V, I _{OUT} = 48 mA			0.4	V
Logical ''1'' Input Current	$V_{CC} = Max$, $V_{IN} = 2.4V$			40	μΑ
Logical ''1'' Input Current	V _{CC} = Max, V _{IN} = 5.5V			1.0	mA
Logical ''0'' Input Current`	V _{CC} = Max, V _{IN} = 0.4V			-1.6	mA
Output Short Circuit Current (Note 2)	V _{CC} = Max, V _{IN} = 0V	-24.0	-55	-70.0	mA
Supply Current — Logical "0" (Note 3)	$V_{CC} = Max, V_{IN} = 5.0V, 25^{\circ}C$		8.6	11.4	mA
Supply Current — Logical "1" (Note 3)	$V_{CC} = Max$, $V_{IN} = 0V$, $25^{\circ}C$		2.0	3.6	mA
Propagation Delay Time to Logical "0", t _{pd 0}	$V_{CC} = 5.0V, T_A = 25^{\circ}C, C = 50 \text{ pF}$ F.O. = 30		10.	15	ns
Propagation Delay Time to Logical "1", t _{pd1}	$V_{CC} = 5.0V$, $T_A = 25^{\circ}C$, $C = 50 pF$ F.O. = 30		8	25	ns

Note 1: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM5440 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM7440. All typicals are given for $V_{CC} = 5.0V$ and $T_{A} = 25^{\circ}C$.

Note 2: Not more than 1 output should be shorted at a time.

Note 3: Each gate.



DM5441A/DM7441A (SN5441A/SN7441A) BCD to decimal decoder/nixie* driver

general description


The DM5441A/DM7441A is monolithic binary-coded-decimal to decimal decoder. The BCD number to be decoded is applied to the four input lines; and the unique output corresponding to the decimal equivalent of the input number falls to a logical 0 level. Outputs are designed to drive gas-filled-readout (Nixie*) tubes but are also

able to operate with other low current lamps and relays.


An over-range feature provides that if binary numbers between 10 and 15 are applied to the input the least significant bit of these numbers (0 through 5) will be decoded on the output.

connection diagram

Dual-In-Line and Flat Package



typical applications




Note: Values for B+ and R $_{\mbox{\scriptsize L}}$ are as specified by the tube manufacturer.

*Trademark of Burroughs Corporation

logic table

D	INF C	PUT B	A	LOW OUTPUT
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0 1		1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
(C	VERF	ANGE)	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	2
1	1	0	1	3
1	1	1	0	4
1	1	1	1	5

Over-Range Decoding



electrical characteristics (Note 1)

PARAMETER		CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS
Logical 1 Input Voltage	DM5441A DM7441A	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	2.0			V
Logical 0 Input Voltage	DM5441A DM7441A	$\frac{V_{CC} = 4.5V}{V_{CC} = 4.75V}$			0.8	V
Logical 1 Input Current (all inputs)	DM5441A DM7441A	$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V}$ $V_{IN} = 2.4V$		3	40	μΑ
Logical 1 Input Current	DM5441A DM7441A	$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V} V_{IN} = 5.5V$			1	mA
Logical O Input Current	DM5441A DM7441A	$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V}$ $V_{IN} = 0.4V$		-1.0	-1.6	mA
Supply Current	DM5441A DM7441A	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 0.0V$		_. 21	36	mA
Logical 1 Output Breakdown	DM5441A DM7441A	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $I_{OUT} = 1.0 \text{ mA}$	70	85		v
Logical 1 Output Current	DM5441A DM7441A	V _{CC} = 5.5V V _{CC} = 5.25V V _{OUT} = 50V 25° 0° -55°			60 40 1.8 1.8	μΑ
Logical 0 Output Voltage	DM5441A DM7441A	V _{CC} = 4.5V V _{CC} = 4.75V 125° 70° 25° 0° -55°		1.4	3.0 2.5 2.5 2.5 2.5	V

Note 1: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM5441A, and the $0^{\circ}C$ to $+70^{\circ}C$ temperature range for the DM7441A.

Note 2: All typicals apply at 25° C for $V_{CC} = 5V$.





DM5442/DM7442 (SN5442/SN7442) BCD-to-decimal decoder general description

The DM5442/DM7442 utilizes Series 54/74 compatible circuitry to decode a four-bit BCD number to one-of-ten decimal outputs. These ten decimal outputs are capable of driving 10 standard TTL loads each.

The decoding logic is designed such that when binary numbers between 10 and 15 are applied to the inputs, no outputs are enabled.

logic and connection diagrams






logic table

INPUTS	OUTPUTS
DCBA	0 1 2 3 4 5 6 7 8 9
0000	01 11 11 11 11
0001	10 11 11 11 11
0010	11 01 11 11 11
0011	11 10 11 11 11
0100	11 11 01 11 11
0 1 0 1	11 11 10 11 11
0110	11 11 11 01 11
0 1 1 1	11 11 11 10 11
1000	11 11 11 11 01
1001	11 11 11 11 10
1010	11 11 11 11 11
1011	11 11 11 11 11
1100	11 11 11 11 11
1 1 0 1	11 11 11 11 11
1 1 1 0	11 11 11 11 11
1111	11 11 11 11 11

typical application



Supply Voltage
Input Voltage
Fan Out
Storage Temperature Range
Operating Temperature Range
DM5442
DM7442
Lead Temperature (Soldering, 10 sec)

+5.5V 10 -65°C to +150°C

+7V

-55°C to +125°C 0°C to +70°C

300°C

electrical characteristics (Note 1)

PARAMETER		CONDITION	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM5442 DM7442	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	2.0			٧
Logical "0" Input Voltage	DM5442 DM7442	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$			0.8	٧
Logical "1" Output Voltage	DM5442	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$ $I_{OUT} = -400 \mu\text{A}$	2.4			V
Logical "0" Output Voltage	DM5442 DM7442	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$ $I_{OUT} = 16 \text{ mA}$			0.4	V
Logical "1" Input Current	DM5442 DM7442	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 2.4$			40	μΑ
Logical "1" Input Current	DM5442 DM7442	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 5.5V$			1	mA
Logical "0" Input Current	DM5442 DM7442	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 0.4V$		-1.0	-1.6	mA
Input Clamp Diode (All Inputs)	DM5442 DM7442	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $I_{IN} = -12 \text{ mA}$		-1.0	-1.5	V
Output Short Circuit Current (Note 2)	DM5442 DM7442	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{OUT} = 0V$	-20 -18	-32	-55	mA
Power Supply Current	DM5442 DM7442	V _{CC} = 5.5V V _{CC} = 5.25V		28	56	mA
Propagation Delay Time to a Logical "0" (2 Logic Levels)		V _{CC} = 5.0V, T _A = 25°C, C _{OUT} = 50 pF F O. = 10	10	23	30	ns
Propagation Delay Time to a Logical "1" (2 Logic Levels)		$V_{CC} = 5.0V, T_A = 25^{\circ}C,$ $C_{OUT} = 50 \text{ pF} \text{ F.O.} = 10$	8	17	25	ns
Propagation Delay Time to a Logical "0" (3 Logic Levels)		$V_{CC} = 5.0V$, $T_A = 25^{\circ}C$, $C_{OUT} = 50 \text{ pF} F.O. = 10$	12	24	35	ns
Propagation Delay Time to a Logical "1" (3 Logic Levels)		$V_{CC} = 5 \text{ OV}, T_A = 25^{\circ}\text{C},$ $C_{OUT} = 50 \text{ pF} \text{ F.O.} = 10$	12	26	35	ns

Note 1: Min/max limits apply across the guaranteed operating temperature range -55° C to $+125^{\circ}$ C for DM5442 and 0°C to 70°C for the DM7442 unless otherwise specified. All typicals are given for V_{CC} = 5.0V and T_A = 25°C.

Note 2 Only one output may be shorted at a time



DM5445/DM7445(SN5445/SN7445) DM54145/DM74145(SN54145/SN74145)

BCD-to-decimal decoder/drivers

general description


The DM5442/DM7442 and DM54145/DM74145 BCD-to-decimal decoder/drivers are fully compatible for use with TTL or DTL logic circuits. Each circuit features full decoding of all valid BCD input conditions (0 to 9) ensuring that all outputs will be off for any invalid input condition. Each output transistor is capable of sinking 80 mA. In the off condition each transistor can withstand

high breakdown voltages (DM5445/DM7445 = 30V and DM54145/DM74145 = 15V).


features

- 210 mW typical power dissipation
- 30 ns maximum propagation delay
- Series 54/74 compatible

logic and connection diagrams



Dual-In-Line and Flat Package



truth table

	NP	υT	s		_			(DUT	PU	TS	_			
D	С	В	Α	0	_	1	2	3	4	5	6	7	8	9	
0	0	0	0	0		1	1	1	1	1	1	1	1	1	
0	0	0	1	1	1	О	1	1	1	1	1	1	1	1	
0	0	1	0	1		1	0	1	1	1	1	1	1	1	
0	0	1	1	1		1	1	0	- 1	1	1	1	- 1	1	
0	1	0	0	1		1	1	1	0	1	1	1	- 1	1	
0	1	0	1	1		1	1	1	1	0	1	1	- 1	1	
0	1	1	0	1		1	1	1	- 1	1	0	1	1	1	
0	1	1	1	1		1	1	1	1	1	1	0	1	1	
1	0	0	0	1		1	1	1	- 1	1	1	1	0	1	
1	0	0	1	1		1	1	1	1	1	1	1	1	0	
1	0	1	0	1		1	1	1	1	1	1	1	- 1	1	
1	0	1	1	1		1	- 1	1	1	1	1	1	1	1	
1	1	0	0	1		1	1	1	1	1	1	1	1	1	
1	1	0	1	1 1		1	1	1	1	1	1	1	- 1	1	
1	1	1	0	1		1	1	1	1	1	1	1	- 1	1	
1	1	1	1	1		1	1	1	1	1	1	1	1	1	

absolute maximum ratings(Note 1) operating conditions

Supply Voltage		7V	,	MIN	MAX	UNITS
Input Voltage		5 5V				
Output Voltage	DM5445/DM7445	30V	Supply Voltage (VCC)			
	DM54145/DM74145	15V	DM5445,DM54145	4 5	5.5	V
Operating Temper	ature Range		DM7445,DM74145	4 75	5 25	V
	DM5445,DM54145 -5	5°C to +125°C				
	DM7445,DM74145	0° C to $+70^{\circ}$ C				
Storage Temperat	ure Range -6	5°C to +150°C				
Lead Temperature	(Soldering, 10 sec)	300°C		1		

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logic "1" Input Voltage		2			V
Logic ''0'' Input Voltage				0 8	
Output Breakdown Voltage	V_{CC} = Max, I_{OFF} = 250 μ A V_{CC} = Max, I_{OFF} = 250 μ A	30 15			V V
Logical ''0'' Output Voltage	V _{CC} = Mın, I _{OUT} = 80 mA V _{CC} = Mın, I _{OUT} = 20 mA		0 5 0 2	0 9 0 4	V V
Logical "1" Input Current	$V_{CC} = Max$, $V_{IN} = 2.4V$ $V_{CC} = Max$, $V_{IN} = 5.5V$			40 1	μA mA
Logical "0" Input Current	V _{CC} = Max, V _{IN} = 0 4V			-16	mA
Supply Current	V _{CC} = Max V _{CC} = Max		42 42	62 70	mA mA
Input Clamp Voltage	$V_{CC} = 5.0$ $T_A = 25^{\circ}C$ $I_{IN} = -12 \text{ mA}$		i	-15	V
Propagation Delay to a Logical "0", t _{pd0}	$V_{CC} = 5.0$ $T_A = 25^{\circ}C$ $C_L = 15 pF$ $R_L = 100\Omega$		17	30	ns
Propagation Delay to a Logical "1"	$V_{CC} = 5.0$ $T_A = 25^{\circ}C$ $C_L = 15 pF$ $R_L = 100\Omega$		18	30	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM5445, DM54145 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM7445, DM74145. All typicals are given for $V_{CC} = 5$ 0V and $T_{A} = 25^{\circ}C$



DM5450/DM7450(SN5450/SN7450) expandable dual 2-wide 2-input AND-OR-INVERT gate

DM5451/DM7451(SN5451/SN7451) dual 2-wide 2-input

AND-OR-INVERT gate

DM5453/DM7453(SN5453/SN7453) expandable 4-wide 2-input

AND-OR-INVERT gate

DM5454/DM7454(SN5454/SN7454) 4-wide 2-input

AND-OR-INVERT gate

DM5460/DM7460(SN5460/SN7460) dual 4-input expander

general description

The devices described in this data sheet employ TTL to achieve high speed at moderate power dissipation. They are consolidated onto one sheet since they perform the AND-OR-INVERT function with only differing numbers of AND inputs and OR terms. Characteristics include high noise immunity, low output impedance, good capacitance drive capability, and minimal variation in switching time with temperature. The gates are compatible with and interchangeable with Series 54/74 devices.

features

■ Input Clamping Diodes

■ Typical Noise Immunity 1 Volt

Guaranteed Noise Immunity 400 mVFan-out 10

Fan-out

Average Propagation Delay
 13 ns


■ Average Power Dissipation 14 mW/ gate

schematic diagrams


DM5450/DM7450, DM5451/DM7471 (each gate)

INPUTS A NOTE OF SALES OF SALE

DM5453/DM7453, DM5454/DM7454



DM5460/DM7460 (each gate)



NOTES 1 Connect pin 9 or 12 to pin 12 of DM5450/DM7450 or DM5453/DM7453
2 Connect pin 14 or 11 to pin 12 of DM5450/DM7450 or DM5453/DM7453

1 25

absolute maximum rat	ings	operating con	dition	s	
			MIN	MAX	UNITS
VCC Input Voltage Storage Temperature Range	7V 5.5V 65°C to +150°C	Supply Voltage (V _{CC}) DM54XX DM74XX	4.75 4.75	5.25 5.25	V V
Fan-Out Lead Temperature (Soldering, 10 sec)	10 300°C	Temperature (T _A) DM54XX DM74XX	-55 0	+125 70	°C °C

electrical characteristics (Notes 1, 3) (DM5450/DM7450, DM5451/DM7451, DM5453/DM7453, DM5454/DM7454)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Input Diode Clamp Voltage	$V_{CC} = 5.0V, T_A = 25^{\circ}C$ $I_{1N} = -12 \text{ mA}$			-1.5	٧
Logical "1" Input Voltage	V _{CC} = Min	2.0			v
Logical "0" Input Voltage	V _{CC} = Min			0.8	٧
Logical ''1'' Output Voltage	V_{CC} = Min, V_{IN} = 0.8V I_{OUT} = -400 μ A	2.4			V
Logical ''0'' Output Voltage	V_{CC} = Min, V_{IN} = 2.0V I_{OUT} = 16 mA			0.4	v
Logical "1" Input Current	$V_{CC} = Max$, $V_{IN} = 2.4V$			40	μΑ
Logical "1" Input Current	$V_{CC} = Max, V_{IN} = 5.5V$			1	mA
Logical "0" Input Current	$V_{CC} = Max, V_{IN} = 0.4V$			- 1.6	mA
Output Short Circuit Current (Note 2)	$V_{CC} = Max, V_{IN} = 0V$	-18		-55	mA
Supply Current — Logical ''0'' (Each Gate)	$V_{CC} = Max, V_{IN} = 5.0V$		3.7	6.5	mA
Supply Current — Logical "1" (Each Gate)	$V_{CC} = Max$, $V_{1N} = 0V$		2.0	3.6	mA
Propagation Delay Time to a Logical ''0'', t _{pd0}	$V_{CC} = 5.0V, T_A = 25^{\circ}C$ C = 50 pF, N = 10			15	ns
Propagation Delay Time to a Logical ''1'', t _{pd1}	$V_{CC} = 5.0V, T_A = 25^{\circ}C$ C = 50 pF, N = 10			25	ns
Propagation Delay Time to Logical "0" Level (through DM5450/DM7450 or DM5453/DM7453)	$V_{CC} = 5.0V, T_A = 25^{\circ}C$ C = 50 pF, N = 10			20	ns
Propagation Delay Time to Logical "1" Level (through DM5450/DM7450 or DM5453/DM7453)	$V_{CC} = 5.0V, T_A = 25^{\circ}C$ C = 50 pF, N = 10			34	ns

Note 1: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM54XX and across the 0° C to 70° C range for the DM74XX. All typicals are given for $V_{CC} = 5.0V$ and $T_{A} = 25^{\circ}$ C.

Note 2: Not more than 1 output should be shorted at a time.

Note 3: Measurements made with expandable inputs open

electrical characteristics (Note 1) (DM5460/DM7460)


PARAMETER	TEST CON	TEST CONDITIONS		TYP	MAX	UNIT
Input Diode Clamp Voltage	V _{CC} = 5.0V I _{IN} = -12 mA	T _A = 25°C			-1.5	٧
Logical "1" Input Voltage	V _{CC} = Min R _{V_{CC} to COLLECTOR} = 1 1 kΩ,	$V_{\text{EMITTER}} = 1V,$ $T_{\text{A}} = 0^{\circ}\text{C}$	2			V
Logical "0" Input Voltage	$V_{CC} = Min$ $R_{EMITTER to GRD} = 1.2 k\Omega$, $T_A = 0^{\circ}C$	V _{COLLECTOR} = 4 5V,			0 8	V
Logical "0" Output Voltage (With Respect to Emitter)	V _{CC} = Min V _{EMITTER} = 1V, T _A = 0°C	V_{IN} = 2V, R_{VCC} to COLLECTOR = 1.1 k Ω ,			0.4	V
Logical "1" Output Current	$V_{CC} = Min$ $V_{COLLECTOR} = 4.5V$, $T_A = 0^{\circ}C$	V_{IN} = 0 8V, R _{EMITTER to GRD} = 1.2 k Ω ,			270	μΑ
Logical "0" Output Current	V _{CC} = Min V _{EMITTER} = 1V	V _{IN} = 2V,	-0.43			mA
Logical "0" Input Current	V _{CC} = Max	V _{IN} = 0.4V			-1.6	mA
Logical "1" Input	V _{CC} = Max	V _{IN} = 2 4V			40	μΑ
Current	V _{CC} = Max	V _{IN} = 5 5V			1	mA
Logical "0" Supply Current (Each Gate)	V _{CC} = 5.25V, V _{EMITTER} = 0.85V	V _{IN} = 5V,		0.6	1 25	mA
Logical "1" Supply Current (Each Gate)	V _{CC} = 5.25V, V _{EMITTER} = 0.85V	V _{IN} = 0		1.0	1.8	mA

(DM5450/DM7450, DM5453/DM7453 only) using expander inputs, $T_A = 0^{\circ}$ C for 74XX and $T_A = -55^{\circ}$ C for 54XX


			T				
	PARAMETER	TES"	TEST CONDITIONS			MAX	UNIT
	Expander Current	V _{CC} = Min I _{SINK} = 16 mA	V _{PIN 11 to PIN 12} = 0.4V			3.1	mA
	Base-Emitter Voltage of Output Transistor (Q)	V _{CC} = Min I _{PIN 11} = 0 62 mA,	$I_{SINK} = 16 \text{ mA},$ $R_{PIN \ 11 \ to \ PIN \ 12} = 0$			1	V
	Logical "1" Output Voltage	V _{CC} = Min I _{PIN 11} = 0.27 mA,	$I_{LOAD} = -400 \mu\text{A},$ $I_{PIN 12} = -0.27 \text{mA}$	2.4			V
	Logical "0" Output Voltage	V _{CC} = Min I _{PIN 11} = 0.43 mA,	I_{SINK} = 16 mA, R _{PIN 11 to 12} = 130 Ω			0.4	V
	1	1		1			í

Note 1: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM54XX and across the 0° C to 70° C range for the DM74XX. All typicals are given for $V_{CC} = 5$ 0V and $T_{A} = 25^{\circ}$ C

connection diagrams (Dual-In-Line and Flat Packages)



Note 1 Expander nodes X and \overline{X} are on the DM7450 only If not used, leave open Note 2 Make no external connection to pins 11 and 12 of the DM7451 Note 3 A total of four expander gates may be connected to the DM7450 expandable




Y = (AB) + (CD) + (EF) + (GH) + X X = ABCD from DM7460

Note 1 Expander nodes X and X are on the DM7453 only If not used, leave open

Note 2. Make no external connection to piris 11 and 12 of the DM7454

Note 3 A total of four expander gates may be connected to the DM7453 expandable



Note 1 Connect Pin 9 or 12 to pin 12 of DM7450 or DM7453

Note 2 Connect Pin 10 or 11 to pin 11 of DM7450 or DM7453



DM5470/DM7470(SN5470/SN7470) edge-triggered JK flip flop


general description


The DM5470/DM7470 is an edge-triggered J-K flip flop featuring gated inputs, direct clear and

preset inputs. Information is transferred to the outputs on the positive-going edge of the clock pulse.

connection diagrams

Dual-In-Line Package





POSITIVE LOGIC LOW INPUT TO PRESET SETS Q TO LOGICAL 1 Low input to clear sets Q to logical 0 Preset of Clear Function can occur only When Clock Input is Low

truth table

tn		
К	Q	
0	Qn	
1	0	
0	1	
1	$\overline{\mathtt{Q}}_n$	
	κ 0 1	

Note 1 $J = J1 \cdot J2 \cdot \overline{J^*}$ Note 2. $K = K1 \cdot K2 \cdot \overline{K^*}$ Note 3. $t_0 = Bit time after clock pulse$

Note 4 t_{n+1} = Bit time after clock pulse
Note 5 If inputs J* or K* are not used they must be grounded

Note 6. NC - No Internal Connection

absolute maximum ratings(Note 1) operating conditions

			MIN	MAX	UNITS
Supply Voltage	7V	Supply Voltage (VCC)			
Input Voltage	5.5V	DM5470	4.5	5.5	V
Output Voltage	5.5V	DM7470	4.75	5.25	V
Storage Temperature Range	-65° C to $+150^{\circ}$ C	Temperature (T _A)	_		
Lead Temperature (Soldering, 10 sec)	300°C	DM5470	-55	+125	°C
		DM7470	0	70	°C

electrical characteristics (Note 2)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Min	,	2			٧
Logical "0" Input Voltage	V _{CC} = Mın				08	y
Logical ''1'' Output Voltage	V _{CC} = Min	$I_{LOAD} = -400 \mu\text{A}$	24			V
Logical "0" Output Voltage	V _{CC} = Min,	I _{SINK} = 16 mA	ļ		0 4	V
Logical "1" Input Current at J_1 , J_2 , J^* , K_1 , K_2 , K^* , Clock	V _{CC} = Max,	V _{IN} = 24V			40	μΑ
Logical "1" Input Current at Preset or Clear	V _{CC} = Max,	V _{IN} = 2 4V			80	μΑ
Logical "1" Input Current (Any Input)	V _{CC} = Max,	V _{.IN} = 5 5V	-		1	mA
Logical "0" Input Current at J_1 , J_2 , J^* , K_1 , K_2 , K^* , Clock	V _{CC} = Max,	V _{IN} = 0 4V	-16			mA
Logical ''O'' Input Current at Preset and Clear	V _{CC} = Max,	V _{IN} = 0 4V			-3 2	μΑ
Output Short Circuit Current (Note 3)	V _{CC} = Max,	V _O = 0V	-20 -18		-57	mA
Supply Current (each device)	V _{CC} = Max,	V _{IN} = 5V			26	mA
Input Clamp Voltage	V _{CC} = Mın,	$I_{IN} = -12 \text{ mA}$	-1 5			V
Propagation Delay to a Logical ''0'' from Clear or Preset to Output, t _{pd0}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C_L = 50 pF, R_L = 400 Ω			50	ns
Propagation Delay to a Logical "0" from Clock to Output, t _{pd0}	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$	C_L = 50 pF, R_L = 400 Ω			50	ns
Propagation Delay to a Logical ''1'' from Clear or Preset to Output, t _{pd1}	V _{CC} = 5 0V T _A = 25°C	C_L = 50 pF, R_L = 400 Ω			50	ns
Propagation Delay to a Logical ''1'' from Clock to Output, t _{pd1}	V _{CC} = 5 0V T _A = 25°C	$C_L = 50 \text{ pF}, R_L = 400\Omega$			50	ns
Maximum Clock Frequency	V _{CC} = 5 0V T _A = 25°C	$C_{L} = 50 \text{ pF}, R_{L} = 400\Omega$	20			MHz
t _{SETUP} , Min Input Setup Time	C _L = 50 pF,	$R_L = 400\Omega$			20	ns
t _{HOLD} , Min Input Hold Time	C _L = 50 pF,	$R_L = 400\Omega$			5	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM5470 and across the 0° C to $+70^{\circ}$ C range for the DM7470. All typicals are given for $V_{CC} = 5$ 0V and $T_{A} = 25^{\circ}$ C.

Note 3: Only one output at a time should be shorted



DM5472/DM7472(SN5472/SN7472) JK master/slave flip flop


general description

The DM5472/DM7472 is a single flip flop with gating used to perform logic on the J and K inputs. Separate PRESET and CLEAR inputs override the clock and permit the flip flop to be directly set to either state. The flip flop is termed Master-Slave since the J and K information is load-

ed into the Master section when the clock voltage rises, and is transferred to the Slave section and outputs when the clock voltage falls.


The device also features a special clock line clamp to reduce ringing and prevent false clocking.

schematic and connection diagrams




DM5472/DM7472

Dual-In-Line Package



DM5472



 V_{CC}
 7V

 Input Voltage
 5.5V

 Operating Temperature Range
 0°C to 70°C

 DM7472
 0°C to 70°C

 DM5472
 -55°C to +125°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics (Note 1)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
Input Diode Clamp Voltage		V _{CC} = 5 0V T _A = 25°C I _{IN} = -12 mA			-15	٧
Clock Line Clamp Voltage	DM5472 DM7472	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $I_{CLOCK} = -10 \text{ mA}$			-0 5	v
Logical "1" Input Voltage	DM5472 DM7472		2 0			v
Logical "0" Input Voltage		$\frac{V_{CC} = 45V}{V_{CC} = 475V}$			0.8	v
Logical ''1'' Output Voltage	DM5472 DM7472	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$ $I_{OUT} = -400 \mu\text{A}$	2.4			V
Logical "0" Output Voltage	DM5472 DM7472	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$ $I_{OUT} = 16 \text{ mA}$			0.4	v
Logical "1" Input Current	DM5472 DM7472	$V_{CC} = 55V \ V_{IN} = 24V$				
J or K CLEAR or PRESET CLOCK				10 20 <0	40 80 80	μΑ μΑ μΑ
Logical "1" Input Current	DM5472 DM7472	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 5.5V$			1	mA
Logical "0" Input Current	DM5472 DM7472	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 0.4V$				
J or K CLEAR, PRESET, or CLOCK					-1 6 -3 2	mA mA
Output Short Circuit Current	DM5472 DM7472	$V_{CC} = 5.5V \ V_{CUT} = 0$	-20 -18		-55	mA
Supply Current	DM5472 DM7472			9	17	mA
Minimum Allowable Clock Pulse Wid	th	V _{CC} = 5 0V T _A = 25°C			20	ns
Toggle Frequency		V _{CC} = 5.0V T _A = 25°C	15	27		MHz
Propagation Delay Time to a Logical from Clock, tpd0	"0"	V _{CC} = 5 0V T _A = 25°C N = 10 C = 50 pF	15	26	45	ns
Propagation Delay Time to a Logical from Clock, tpd1	"1"	V _{CC} = 5 0V T _A = 25°C N = 10 C = 50 pF	10	17	30	ns
Propagation Delay Time to a Logical from CLEAR or PRESET	"0"	V _{CC} = 5 0V T _A = 25°C N = 10 C = 50 pF			40	ns
Propagation Delay Time to a Logical from CLEAR or PRESET	"1"	V _{CC} = 5 0V T _A = 25°C N = 10 C = 50 pF			25	ns
Time after negative-going clock trans that J or K information must be he		V _{CC} = 5 0V T _A = 25°C			-5	ns
Time prior to negative-going clock trathat J or K information must be set t _{set up}		V _{CC} = 5.0V T _A = 25°C	Clock pulse width			ns
Clock Voltage Fall Time		V _{CC} = 5 0V T _A = 25°C			150	ns
Clock Skew (t _{pd min} - t _{hold max})		$V_{CC} = 50V T_A = 25^{\circ}C$	15	-		ns

Note 1: Min/max limits apply across the guaranteed temperature range of 0°C to 70°C for the DM7472 and -55°C to +125°C for the DM5472 unless otherwise specified. All typicals are given for V_{CC} = 5.0V and T_A = 25°C.



DM5473 / DM7473 (SN5473 / SN7473) DM5476/DM7476(SN5476/SN7476) DM54107/DM74107(SN54107/SN74107) dual JK master/slave flip flops

general description

The flip flops described herein are TTL (Transistor-Transistor Logic) dual JK Master/Slave flip flops. Asynchronous CLEAR inputs are provided on the DM5473/DM7473 and DM54107/DM74107 flip flops; and PRESET and CLEAR inputs are available on each of the DM5476/DM7476 flip flops. The latter devices are supplied in a 16 pin package. The devices are totally monolithic and designed for use in high speed control and counting applications, where economy is required, and multiple data inputs are not required. These devices meet all of the electrical and mechanical requirements of the equivalent Series 54/74 devices.

features

High Speed of Operation

25 MHz toggling

 Optimum Power Dissipation


45 mW/ff

 High Noise Immunity Guaranteed Clock Skew

1V 15 ns

The devices also feature a special clock line clamp to reduce ringing and prevent false clocking. In addition, the usual speed-power efficiency and high output drive-capability normally gained with TTL circuits are retained.

schematic and connection diagrams




truth table


(Each Flip Flop)						
t	t _{n+1}					
J	К	Ω				
0	0	Q _n				
0	1	0				
1	0	1				
1	1	\bar{Q}_n				

tn = bit time before clock pulse tn+1 = bit time after clock pulse


Dual-In-Line and Flat Package



Dual-In-Line and Flat Package



Dual-In-Line Package



 Supply Voltage
 +7V

 Input Voltage
 5.5V

 Fan Out
 10

 Storage Temperature Range
 -65°C to +150°C

 Operating Temperature Range
 -55°C to +125°C

 DM5473, DM5476, DM54107
 -55°C to +70°C

 DM7473, DM7476, DM74107
 0°C to +70°C

 Lead Temperature (soldering, 10 sec)
 300°C

electrical characteristics (Note 1)

PARAM	METER		NDITION	MIN	TYP	MAX	UNITS
Clock Line Clamp Voltage	DM5473, DM5476, DM54107 DM7473, DM7476, DM74107	V _{CC} = 5 5V V _{CC} = 5 25V	I _{CLOCK} = -10 mA		- 3	-0 5	v
Input Diode Clamp (J, K, Preset, Clear)		V _{CC} = 5 0V	$T_A = 25^{\circ}C$ $I_{1N} = -12 \text{ mA}$			-1 5	V
Logical "1" Input Voltage	DM5473, DM5476, DM54107 DM7473, DM7476, DM74107			20			v
Logical "0" Input Voltage	DM5473, DM5476, DM54107 DM7473, DM7476, DM74107	V _{CC} = 4 5V V _{CC} = 4.75V				0 80	V
Logical ''1'' Output Voltage	DM5473, DM5476, DM54107 DM7473, DM7476, DM74107	V _{CC} = 4 5V V _{CC} = 4 75V	Ι _{ΟυΤ} = -400 μΑ	2 4	33		V
Logical "0" Output Voltage	DM5473, DM5476, DM54107 DM7473, DM7476, DM74107	V _{CC} = 4 5V V _{CC} = 4 75V	I _{OUT} = 16 0 mA		0 20	0 40	٧
Logical "0" Input Current	DM5473, DM5476, DM54107 DM7473, DM7476, DM74107	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 0 40V Jor K Clear, Preset or Clock		-1 0 -2 0	-1 6 -3 2	mA
Logical "1" Input Current	DM5473, DM5476, DM54107 DM7473, DM7476, D M74107	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V_{1N} = 2 4V $\frac{\text{J or K}}{\text{Clear, Preset}}$		10 20 <0	40 80 80	μΑ
Logical "1" Input Current	DM5473, DM5476, DM54107 DM7473, DM7476, DM74107	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 5 5V			1	mA
Output Short Current (Note 2)	DM5473, DM5476, DM54107 DM7473, DM7476, DM74107	V _{CC} = 5 5V V _{CC} = 5 25V	V _{OUT} = 0V	-20 -18		-55	mA
Power Supply Current (each flip-flop)	DM5473, DM5476, DM54107 DM7473, DM7476, DM74107	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 5 0V		9	17	mA
Minimum Allowable Pulse Width (Note 3)		V T	CC = 5 0V A = 25°C			20	ns
Toggle Frequency			CC = 5 0V A = 25°C	15	25		MHz
Propagation Delay Ti Logical "0" from Clo		V T	CC = 5 0V A = 25°C	15	26	45	ns
Propagation Delay Ti Logical "1" from Clo		V T	CC = 5 0V A = 25°C	10	17	30	ns
Propagation Delay Ti Logical "0" from Cle		V T	CC = 5 0V A = 25°C	12	23	40	ns
Propagation Delay Ti Logical "1" from Cle		V T	CC = 5 0V A = 25°C	7	14	25	ns
Time after Negative (Transition that J or h must be held, t _{hold}			CC = 5 0V A = 25°C			-5	ns
Clock Skew (t _{pd min}	n - t _{hold max})		CC = 5 0V A = 25°C	15			ns

Note 1: Min/max limits apply across the guaranteed operating temperature range of -55° C to $+125^{\circ}$ C for the DM5473, DM5476, DM54107 and 0°C to 70°C for the DM7473, DM7476, DM74107 unless specified All typicals are given for VCC = 5.0V and TA = 25°C

Note 2: Only one output may be shorted at a time

Note 3. The flip flop will always recognize a 20 ns pulse, never recognize a 5 ns pulse

Note 4: No maximum rise and fall times are imposed upon clock or J and K waveforms. However, very slow transitions which allow an input to remain in the threshold region can cause noise problems. Note 5: See explanation given under "Device Operation."


Note 6: J and K information will register properly even though the information is removed 5 ns before the clock pulse voltage falls. However when this occurs it must be assured that the Logical "1" clock pulse level and the desired J and K information occur simultaneously for at least 20 ns




DM5474/DM7474(SN5474/SN7474) dual D flip flop general description


The DM5474/DM7474 dual D flip flops are designed for use where the flexibility of two inputs, such as on a JK or an RS flip flop, are not required. If only a single input (two logic combinations) can be utilized, then an extra input is superfluous. The DM5474/DM7474 have only a single DATA input. The logical level applied to this DATA input is transferred to the Q output when the clock pulse voltage rises to a logical 1. It is only necessary to set-up information on the DATA input several nanoseconds before the clock pulse voltage rises; likewise it is only necessary to hold that information several nanoseconds after the clock pulse voltage reaches the logical 1 level. DATA information is then free to change in preparation for the next clock pulse. Since only one pin is used for data entry, fully asynchronous (both PRESET and CLEAR) capability can be provided in a 14 pin dual-in-line package.

schematic and connection diagrams




typical applications





block diagram (each flip flop)



 Supply Voltage
 +7V

 Input Voltage
 5.5V

 Fan Out
 10

 Storage Temperature Range
 −65°C to +150°C

 Operating Temperature Range
 DM5474
 −55°C to +125°C

 DM7474
 0°C to +70°C

 Lead Temperature (soldering, 10 sec)
 300°C

electrical characteristics (Note 1)

PARAME	TER		CONDITION		MIN	TYP	MAX	UNITS
Input Diode Clamp \	/oltage	V _{CC} = 5 0V I _{OUT} = -12 m T _A = 25°C	nΑ				-15	V
Logical "1" Input	DM5474	V _{CC} = 4 5V			20			V
Voltage	DM7474	V _{CC} = 4 75V						
Logical "0" Input	DM5474	V _{CC} = 4.5V						
Voltage	DM7474	V _{CC} = 4 75V					0 80	V
Logical "1" Output	DM5474	V _{CC} = 4 5V	1 = 400	μА	24	3.3		V
Voltage	DM7474	V _{CC} = 4 75V	I _{OUT} = -400	μA	24	3.3		V
Logical "0" Output	DM5474	V _{CC} = 4 5V	I= 16.0	mΔ		0 15	0.4	V
Voltage	DM7474	V _{CC} = 4 75V	I _{OUT} = 16 0			0 13	0.4	•
Logical "0" Input	DM5474	V _{CC} = 5 5V	V = 0.40V	Data or Preset		-10	-1.6	mA
Current	DM7474	V _{CC} = 5 25V	V _{IN} = 0 40V	Clear or Clock		-2 0	-3.2	mA
Logical "1" Input	DM5474	V _{CC} = 5 5V	V = 2.4V	Data or Preset			40.0	μV
Current	DM7474	V _{CC} = 5 25V	V _{IN} = 24V	Clear or Clock			80 0	μV
Logical "1" Input	DM5474	V _{CC} = 5 5V	5.51/				10	mA
Current	DM7474	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	v _{IN} = 5 5v				10	
Output Short	DM5474	\ \ - E E\/			-20 0		-55 0	mA
Current (Note 2)	DM7474	$V_{CC} = 5.25V$	VOUT OV		-180		-33 0	""
Power Supply Currer (each flip-flop)	nt	V _{CC} = 5 0V V _{IN} = 5 0V				8 2	13 0	mA
Maxımum Clock Fre	quency	V _{CC} = 5 0V T _A = 25°C	C = 50 pF		15 0	25 0		MHz
Propagation Delay T $"0"$ from Clock $-t_p$		V _{CC} = 5.0V T _A = 25°C	C = 50 pF		13 0	22 0	45 0	ns
Propagation Delay T "1" from Clock – t _p	ime to a Logical	V _{CC} = 5.0V T _A = 25°C	C = 50 pF		10 0	16 0	30 0	ns
Propagation Delay T "0" from Clear, or P		V _{CC} = 5 0V T _A = 25°C					40 0	ns
Propagation Delay T "1" from Clear, or P		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$					25 0	ns
Time Prior to Clock		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	Logical "1"			15.0	20 0	ns
Information Must be	Present - t _{set up}	C = 50 pF	Logical "0"			15 0	20 0	ns
Time After Clock Pu		V _{CC} = 5.0V T _A = 25°C	Logical "1"			-5 0	0	ns
Information Must be	Held — t _{hold}	C = 50 pF	Logical "0"			0.6	3 0	ns

Note 1: Min/max limits apply across the guaranteed operating temperature range of -55° C to +125 $^{\circ}$ C for DM5474 and 0 $^{\circ}$ C to 70 $^{\circ}$ C for DM7474 unless otherwise specified. All typicals are given for V_{CC} = 5 0V and T_{A} = 25 $^{\circ}$ C

Note 2. Only one output may be shorted at a time



DM5475 / DM7475 (SN5475 / SN7475) quad latch

general description

The DM5475/DM7475 is a four-bit storage element utilizing latch-connected gates to perform the memory function. TTL circuitry is employed providing fast speed and high noise immunity.


The information bits to be stored are applied to the D inputs. If the CLOCK input is in the logical 1 state, the Q output will follow the information applied to the corresponding D input. When the

CLOCK is taken to the logical 0 state, whatever binary state was present on the D input at the time of this transition will be stored on the Q output. \overline{Q} is also provided for added flexibility.

Two separate clock input lines are provided, each controlling two latches, so that other applications—such as a two-phase flip-flop—can be performed.

logic and connection diagram

Dual-In-Line and Flat Package




truth table

t _n	t _{n+1}				
D	Q	ā			
1	1	0			
0	0	1			


- t_n = time previous to negative going clock transition
- t_{n+1} = time after negative-going clock transition

typical applications

Buffer Storage for Indicators



Dual Rank Shift Register



 Supply Voltage
 +7V

 Input Voltage
 5.5V

 Fanout
 10

 Storage Temperature Range
 -65°C to +150°C

 Operating Temperature Range
 DM5475
 -55°C to +125°C

 DM7475
 0°C to +70°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics (Note 1)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
Input Diode Clamp Voltage		$V_{CC} = 5 \text{ 0V } I_{OUT} = -12 \text{ mA}$ $T_A = 25^{\circ}\text{C}$		95	-1.5	V
Logical "1" Input Voltage	DM5475 DM7475	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	2.0			V
Logical "0" Input Voltage	DM5475 DM7475	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$			0.8	V
Logical "1" Output Voltage	DM5475 DM7475	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$ $I_{OUT} = -400 \mu\text{A}$	2.4			V
Logical "0" Output Voltage	DM5475 DM7475	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$ $I_{OUT} = 16 \text{ mA}$			0.4	v
Logical "1" Input Current	DM5475 DM7475	$V_{CC} = 5.5V$ $V_{IN} = 2.4V$ CLOCK			80 80	μA μA
Logical "1" Input Current	DM5475 DM7475	$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V}$ $V_{IN} = 5.5V$			1	mA
Logical "0" Input Current	DM5475 DM7475	$V_{CC} = 5.5V$ $V_{IN} = 0.4V$ CLOCK		-2.1 -2.1	-3.2 -3.2	mA mA
Output Short Current (Note 2)	DM5475 DM7475	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{OUT} = 0V$	-20 -18	-32	-55	mA
Supply Current	DM5475 DM7475	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$		32	46 50	m A mA
Propagation Delay Time to a Logical "0" from Clock, t _{pd}		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	3	7	15	ns
Propagation Delay Time to a Logical "1" from Clock, t _{pd}		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	10	16	30	ns
Setup Time for a Logical "1", t _{S1}		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$		10	20	ns
Setup Time for a Logical "0", t _{S0}		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$		12	25	ns

Note 1: These specifications apply across the –55°C to +125°C temperature range for the DM5475 and the 0°C to +70°C temperature range for the DM7475 unless otherwise specified Typicals apply only to 25°C @ V_{CC} = 5.0 V_{CC}

Note 2: Only one output should be shorted at a time.



DM5483/DM7483(SN5483/SN7483) 4-bit binary full adder and dual single-bit binary full adder


general description

The DM5483/DM7483 binary full adder adds two four-bit binary numbers. A carry input is included and four Σ outputs are provided along with the resultant carry. Since the carry-ripple-time is the limiting delay in the addition of a long word length, carry look-ahead circuitry has been included in the design to minimize this delay. Typical propagation delay from Carry-input to Carry output is 12 ns

The device can also be used as a dual single-bit binary full adder. (See application.) In this application the Σ_2 output is used as the CARRY output for BIT 1, and the A_3B_3 inputs are used as the CARRY input for Bit 2.

It is completely compatible with other Series 54/74 devices

logic diagram



Input Voltage

Operating Temperature Range DM7483 DM5483

5.5V 0°C to 70°C -55°C to +125°C -65° C to $+150^{\circ}$ C

7V

Storage Temperature Range Lead Temperature (Soldering, 10 sec)

300°C

electrical characteristics (Note 1)

PARAMETER		CONDITION	MIN	TYP	мах	UNITS
Input Diode Clamp Voltage		$V_{CC} = 5.0V$, $T_A = 25^{\circ}C$, $I_{IN} = -12 \text{ mA}$			-1.5	٧
Logical "1" Input Voltage		$\frac{V_{CC} = 4.5V}{V_{CC} = 4.75V}$	2.0			٧
Logical "0" Input Voltage	DM5483 DM7483	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$			0.8	٧
Logical "1" Output Voltage		$V_{CC} = 4.5V$ $V_{IN} = 0.8V$, $I_{OUT} = -400 \mu A$ (Note 3)	2.4			V
Logical "0" Output Voltage		$V_{CC} = 4.5V$ $V_{IN} = 2.0V$, $I_{OUT} = 16 \text{ mA}$ (Note 3)			0.4	٧
Logical "1" Input Current (all inputs)		$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 2.4V$			80	μΑ
Logical "1" Input Current		$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 5.5V$			1	mA
Logical "0" Input Current (all inputs)		$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 0.4V$			-3.2	mA
Output Short Circuit Current (Note 2) (except C ₄)	DM5483 DM7483	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	-20 -18		-55	mA
Output Short Circuit Current (for C ₄)	DM5483 DM7483	$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V}$	-27		-70	mA
Supply Current		$V_{CC} = 5.5V$ $V_{CC} = 5.25V$		58	79	mA

switching characteristics $V_{CC} = 5V$, $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITION	MIN	ТҮР	MAX	UNITS
t _{pd 1}	C	5	N = 10, C = 50 pF		23	34	ns
t _{pd0}	C _{IN}	Σ_1 .	N = 10, C = 50 pF		20	34	ns
t _{pd 1}		5	N = 10, C = 50 pF		24	35	ns
t _{pd0}	C _{IN}	Σ_2	N = 10, C = 50 pF		22	35	ns
t _{pd 1}	_	Σ_3	N = 10, C = 50 pF		30	50	ns
t _{pd0}	C _{IN}	43	N = 10, C = 50 pF		24	40	ns
t _{pd 1}	C	Σ_{4}	N = 10, C = 50 pF		30	50	ns
t _{pd0}	C _{IN}	<i>4</i> 4	N = 10, C = 50 pF		28	50	ns
t _{pd 1}			N = 5, C = 15 pF		12	20	ns
t _{pd0}	C _{IN}	C₄	N = 5, $C = 15 pF$		12	20	ns
t _{pd 1}	Λ οτ Β	Σ_2	N = 10, C = 50 pF			40	ns
t _{pd0}	A ₂ or B ₂	22	N = 10, C = 50 pF			35	ns
t _{pd 1}	A ₄ or B ₄	Σ_4	N = 10, C = 50 pF			40	ns
t _{pd0}	A4 01 B4	4	N = 10, C = 50 pF			35	ns


Note 1: Min/Max limits apply across the guaranteed temperature range of 0°C to 70°C for the DM7483 and -55°C to +125°C for the DM5483 unless otherwise specified. All typicals are given for V_{CC} = 5 0V and T_A = 25°C

Note 2: Only one output at a time should be short circuited.

Note 3: For C₄ output, $I_{OUT(1)} = -200 \mu A$, $I_{OUT(0)} = 8 \text{ mA}$


typical application

Connect the DM5483/DM7483 in the following manner to implement a dual single-bit full adder.



connection diagram

Dual-In-Line and Flat Package



truth table (See Note 1)

	INP	UT		OUTPUT							
ł				WHEN	C _{in} = 0		WHEN Cin = 1				
					WHEN	C2 = 0	WHEN C2= 1				
A1/	B1/	A2/	B ₂	Σ1	Σ_2	C ₂	Σ1	Σ2	C ₂		
/ A3		/ A4	B4	<u> 23</u>	Σ4	/ C4	/ ½3	∠ ≥4			
0	0	0	0	0	0	0	1	0	0		
1	0	0	0	1	0	0	0	1	0		
0	1	0	0	1	0	0	0	1	0		
1	1	0	0	0	1	0	1	1	0		
0	0	1	0	0	1	0	1	1	0		
1	0	1	0	1	1	0	0	0	1		
0	1	1	0	1	1	0	0	0	1		
1	1	1	0	0	0	1	1	0	1		
0	0	0	1	0	1	0	1	1	0		
1	0	0	1	1	1	0	0	0	1		
0	1	0	1	1	1	0	0	0	1 1		
1	1	0	1	0	0	1	1	0	1		
0	0	1	1	0	0	1	1	0	1 1		
1	0	1	1	1	0	1	0	1	1		
0	1	1	1	1	0	1	0	1	1		
1	1	1	1	0	1	1	1	1	1		

Note 1: Input conditions at A₁, A₂, B₁, B₂, and C_{1n} are used to determine outputs Σ_1 and Σ_2 , and the value of the internal carry C₂. The values at C₂, A₃, B₃, A₄, and B₄, are then used to determine outputs Σ_3 , Σ_4 , and C₄.



DM5486/DM7486(SN5486/SN7486) quad EXCLUSIVE-OR gate

general description

The DM5486/DM7486 utilizes TTL (Transistor-Transistor Logic) to provide four exclusive-OR gates in one package. Characteristics of the circuits include high noise immunity, low output impedance, good capacitive drive capability, and minimal variation in switching times with temperature. The device is completely compatible with other Series 54/74 devices.

features

- Input clamp diodes
- Typical noise immunity


1V


Average propagation delay

15 ns

Average power dissipation 40 mW per gate

schematic and connection diagrams





absolute maximum ratings

 V_{CC}
 7.0V

 Input Voltage
 5.5V

 Operating Temperature Range
 DM7486
 0°C to 70°C

 DM5486
 -55°C to +125°C

 Storage Temperature Range
 -65°C to +150°C

 Fan Out
 10

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics (Note 1)

PARAMETER		CONDITIONS		MIN	TYP	MAX	UNITS
Input Diode Clamp Voltage		$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}, I_{IN} = -12 \text{ mA}$	4			-15	V
Logical "1" Input Voltage	DM5486	V _{CC} = 4 5V		20			V
Logical 1 Input voltage	DM7486	V _{CC} = 4 75V		- "			·
Logical "0" Input Voltage	DM5486	V _{cc} = 4 5V				0.8	V
Logical o impartionage	DM7486	V _{CC} = 4 75V				0.0	•
Logical "1" Output Voltage	DM5486	V _{CC} = 4 5V					
203.00.	DM7486	V _{CC} = 4 75V, Input Conditions 8V & 2 0V or 2 0V & .8V, I _{OUT} =-40	00 μΑ	2 4			V
Logical "0" Output Voltage	DM5486	V _{CC} = 4 5V					
Logical o Output voltage	DM7486	V _{CC} = 4 75V, Input Conditions 8V & 8V or 2.0V & 2 0V, I _{OUT} = 16	mA			0 4	V
Logical "1" Input Current	DM5486	V _{CC} = 5 5V					
Logical 1 Input Current	DM7486	V _{CC} = 5 25V, V _{IN} = 2 4V				40	μΑ
Logical "1" Input Current	DM5486	V _{cc} = 5 5V					
Logical 1 Input Current	DM7486	V _{CC} = 5 25V, V _{IN} = 5 5V				1	mA
Logical "0" Input Current	DM5486	V _{cc} = 5 5V		l			
Logical o input current	DM7486	$V_{CC} = 5.25V, V_{IN} = 0.4V$				-1.6	mA
Output Short Circuit	DM5486	V _{cc} = 5 5V					
Current (Note 2)	DM7486	$V_{CC} = 5 25V, V_{IN} = 0V$		-18 0		-55	mA
Supply Current	DM5486	V _{CC} = 5 5V					
Logical "0" (Each Gate)	DM7486	V _{CC} = 5 25V Both Inputs Logical "1"			9.0	14 2	mA
,		(Worst Case)					
Supply Current	DM5486	V _{CC} = 5 5V					
	DM7486	V _{CC} = 5 25V, One Input					
Logical ''1'' (Each Gate)		Logical ''1'', One Input Logical ''0''			70	10.5	mA
Propagation Delay Time		$V_{CC} = 5.0V, T_A = 25^{\circ}C,$ Inv.		7	12	20	ns
to Logical "0", t _{pd0} (Note 3)		FO = 10 C _o = 50 pF Non-I	Inv	7	12	20	ns
Propagation Delay Time		$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ} \text{C}, \text{ Inv}$		10	19	30	ns
to Logical "1", t _{pd1} (Note 3)		FO = 10 C _o = 50 pF Non I	Inv	8	14.5	23	ns

Note 1. Min/max limits apply across the guaranteed temperature range of $0^{\circ}C$ to $70^{\circ}C$ for the DM7486 and $-55^{\circ}C$ to $+125^{\circ}C$ for the DM5486 unless otherwise specified. All typicals are given for $V_{CC}=5.0V$ and $T_{A}=25^{\circ}C$

Note 2. Not more than one output should be shorted at a time

Note 3. For explanation of the inverting and non-inverting specs, see the AC test circuit and AC waveforms.



DM5488/DM7488(SN5488/SN7488) 256-bit read only memory

general description


The DM5488/DM7488 is a custom-programmed 256-bit read-only memory organized as 32 8-bit words. A 5-bit input code selects the appropriate word which then appears on the eight outputs. An enable input overrides the address inputs and turns off all eight output transistors.

features


Organized as 32 8-bit words

- Open collector outputs provide expansion to greater numbers of words
- On-chip decoding
- 30 ns typical access time
- 250 mW typical power dissipation
- Input clamp diodes

connection diagram



block diagram



absolute maximum ratings (Note 1)

 Supply Voltage
 7V

 Input Voltage
 5.5V

 Output Voltage
 5.5V

 Operating Temperature Range
 DM5488 DM7488
 -55°C to +125°C

 Storage Temperature Range
 -65°C to +150°C
 -65°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics (Note 2)

PARAMETER		CONDIT	IONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM5488 DM7488	V _{CC} = 4.5V V _{CC} = 4.75V		2.0			٧
Logical "0" Input Voltage	DM5488 DM7488	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$				0.8	V
Logical "1" Output Current	DM5488 DM7488	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _O = 5.5V			100 40	μΑ μΑ
Logical "0" Output Voltage	DM5488 DM7488	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	I _O = 12 mA			0.4	٧
Logical "1" Input Current	DM5488 DM7488	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V ₁ = 2 4V			40	μΑ
	DM5488 DM7488	V _{CC} = 5.5V V _{CC} = 5.25V	V ₁ = 5.5V			1	mA
Logical "0" Input Current	DM5488 DM7488	V _{CC} = 5.5V V _{CC} = 5.25V	V ₁ = 0.4V			-1.6	mA
Supply Current	DM5488	V _{CC} = 5.5V V _{CC} = 5.25V			50	80	mA
Input Clamp Voltage	DM5488	V _{CC} = 4.5V V _{CC} = 4.75V	i ₁ = -12 mA			-1.5	٧
Propagation Delay to a Logica Address to Output, t _{pd0}	I ''0'' from	V _{CC} = 5.0V T _A = 25°C	C _L = 15 pF		32	50	ns
Propagation Delay to a Logica Enable to Output, t _{pd0}	I "0" from	V _{CC} = 5.0V T _A = 25°C	C _L = 15 pF		34	50	ns
Propagation Delay to a Logica Address to Output, t _{pd1}	I "1" from	V _{CC} = 5.0V T _A = 25°C	C _L = 15 pF		28	50	ns
Propagation Delay to a Logica Enable to Output, tpd1	I "1" from	V _{CC} = 5.0V T _A = 25°C	C _L = 15 pF		27	50	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the –55°C to +125°C temperature range for the DM5488 and across the 0°C to 70°C range for the DM7488. All typicals are given for V_{CC} = 5 0V and T_A = 25°C.

truth tables

DM5488A/DM7488A SINE LOOK-UP TABLE

A pattern has been generated for the DM5488/DM7488. The AA pattern provides a sine table. The 5-bit input code linearly divides 90° into 32 equal segments. Each 8-bit output is therefore the sine of the angle applied.

EXAMPLE: Input 11010 means 26/32 of 90° , or about 73° . The corresponding output 11110100 indicates (1/2 + 1/4 + 1/8 + 1/16 + 1/64) or about .95, which is close to the sine of 73° . Rounding-off has not been employed, since without rounding-off it is possible to extend the accuracy with additional ROMs.

				INPUT	s					OUTI	PUTS	· ··· / · · · · · · · · · · · · · · · ·		
WORD		BINA	RY SE	LECT		ENABLE								
	E	D	С	В	А	G	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	1	0	0	0	0	0	1	1	0	0
2	0	0	0	1	0	0	0	0	0	1	1	0	0	1
3	0	0	0	1	1	0	0	0	1	0	0	1	0	1
4	0	0	1	0	0	0	0	0	1	1	0	0	0	1
5	0	0	1	0	1	0	0	0	1	1	1	1	1	0
6	0	0	1	1	0	0	0	1	0	0	1	0	1	0
7	0	0	1	1	1	0	0	1	0	1	0	1	1	0
8	0	1	0	0	0	0	0	1	1	0	0	0	0	1
9	0	1	0	0	1	0	0	1	1	0	1	1	0	1
10	0	1	0	1	0	0	0	1	1	1	1	0	0	0
11	0	1	0	1	-1	0	1	0	0	0	0	0	1	1
12	0	1	1	0	0	0	1	0	0	0	1	1	1	0
13	0	1	1	0	1	0	1	0	0	1	1	0	0	0
14	0	1	1	1	0	0	1	0	1	0	0	0	1	0
15	0	1	1	1	1	0	1	0	1	0	1	0	1	1
16	1	0	0	0	0	0	1	0	1	1	0	1	0	1
17	1	0	0	0	1	0	1	0	1	1	1	1	0	1
18	1	0	0	1	0	0	1	1	0	0	0	1	0	1
19	1	0	0	1	1	0	1	1	0	0	1	1	0	1
20	1	0	1	0	0	0	1	1	0	1	0	1	0	0
21	1	0	1	0	1	0	1	1	0	1	1	0	1	1
22	1	0	1	1	0	0	1	1	1	0	0	0	0	1
23	1	0	1	1	1	0	1	1	1	0	0	1	1	1
24	1	1	0	0	0	0	1	1	1	0	1	1	0	0
25	1	1	0	0	1	0	1	1	1	1	0	0	0	1
26	1	1	0	1	0	0	1	1	1	1	0	1	0	0
27	1	1	0	1	1	0	1	1	1	1	1	0	0	0
28	1	1	1	0	0	0	1	1	1	1	1	0	1	1
29	1	1	1	0	1	0	1	1	1	1	1	1	0	1
30	1	1	1	1	0	0	1	1	1	1	1	1	1	0
31	1	1	1	1	1	0	1	1	1	1	1	1	1	1
All	Х	Х	Х	Х	Х	1	1	1	1	1	1	1	1	,1

X = Don't Care

truth tables (cont.)

DM5488/DM7488 TRUTH TABLE

The output levels are not shown on the truth table since the customer specifies the output condition he desires at each of the eight outputs for each of the 32 words (256 bits). The customer does this by filling out the truth table on this data sheet, and sending it in with his purchase order.

			1	NPUT	s					OUT	PUTS			
WORD		BINA	RY SE	LECT		ENABLE								
	Е	D	С	В	Α	G	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1
0	0	0	0	0	0	0								
1	0	0	0	0	1	0								
2	0	0	0	1	0	0								
3	0	0	0	1	1	0								
4	0	0	1	0	0	0								
5	0	0	1	0	1	0								
6	0	0	1	1	0	0								
7	0	0	1	1	1	0								
8	0	1	0	0	0	0								
9	0	1	0	0	1	0								
10	0	1	0	1	0	0								
11	0	1	0	1	1	0								
12	0	1	1	0	0	0								
13	0	1	1	0	1	0	1							
14	0	1	1	1,	0	0								
15	0	1	- 1	1	1	0								
16	1	0	0	0	0	0				_				
17	1	0	0	0	1	0								
18	1	0	0	1	0	0								
19	1	0	0	1	1	0								
20	1	0	1	0	0	0								
21	1	0	1	0	1	0								
22	1	0	1	1	0	. 0	I							
23	1	0	1	1	1	0								
24	1	1	0	0	0	0								
25	1	1	0	0	1	0								
26	1	1	0	1	0	0								
27	1	1	0	1	1	0								
28	1	1	1	0	0	0								
29	1	1	1	0	1	0								
30	1	1	1	1	0	0								
31	1	1	1	1	1	0								
All	х	х	Х	Х	Х	1	1	1	1	1	1	1	1	1

The output levels are not shown on the truth table since the customer specifies the output condition he desires at each of the eight outputs for each of the 32 words (256 bits). The customer does this by filling out the truth table on this data sheet, and sending it in with his purchase order

X =	: Do	n't	Cε	re
NI		T1		

Notice This sheet must be completed and signed by an authorized representative of the customer's company before an order can be entered

T-1- NI-I	Authorized Representative			_ Date
To be used by National only				
Part Number	Company			
S O Number				
Date Received	Desired Part			
		DM5488	DM7488	



DM5489/DM7489 (SN5489/SN7489) 64-bit random access read/write memory

general description


The DM5489/DM7489 is a fully decoded 64-bit RAM organized as 16 4-bit words. The memory is addressed by applying a binary number to the four Address inputs. After addressing, information may be either written into or read from the memory. To write, both the Memory Enable and the Write Enable inputs must be in the logical "0" state. Information applied to the four Write inputs will then be written into the addressed location. To read information from the memory the Memory Enable input must be in the logical "0" state and the Write Enable input in the logical "1" state. Information will be read as the complement of what was written into the memory. When the

Memory Enable input is in the logical "1" state, the outputs will go to the logical "1" state.

features

- Series 54/74 compatible
- Organized as 16 4-bit words
- Typical access from chip enable 20 ns
- Typical access time 40 ns
- Typical power dissipation 400 mW
- Open collector outputs to permit "wire OR" capability

block diagram



connection diagram

truth table

MEMORY ENABLE	WRITE ENABLE	OPERATION	OUTPUTS
0	0	Write	Logical "1" State
0	1	Read	Complement of Data
			Stored in Memory
1	×	Hold	Logical "1" State

absolute maximum ratings (Note 1)

Supply Voltage 7V
Input Voltage 5.5V
Output Voltage 5.5V
Operating Temperature Range

 $\begin{array}{ccc} DM5489 & -55^{\circ}C \text{ to } +125^{\circ}C \\ DM7489 & 0^{\circ}C \text{ to } +70^{\circ}C \\ Storage Temperature Range & -65^{\circ}C \text{ to } +150^{\circ}C \\ Lead Temperature (Soldering, 10 sec) & 300^{\circ}C \\ \end{array}$

electrical characteristics (Note 2)

PARAMETER		CON	DITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM5489 DM7489	V _{CC} = 4 5V V _{CC} = 4 75V		2 0			٧
Logical "0" Input Voltage	DM5489 DM7489	V _{CC} = 4 5V V _{CC} = 4 75V				08	٧
Logical "1" Output Current	DM5489 DM7489	V _{CC} = 5 5V V _{CC} = 5 25V	V _O = 5 25V			100 20	μΑ μΑ
Logical "0" Output Voltage	DM5489 DM7489	V _{CC} = 4.5V V _{CC} = 4.75V	I _O = 12 mA			0 4	V
Logical "1" Input Current	DM5489 DM7489	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 2 4V			40	μΑ
	DM5489 DM7489	V _{CC} = 5.5V V _{CC} = 5.25V	V _{IN} = 5.5V			1	mA
Logical "0" Input Current	DM5489 DM7489	V _{CC} = 5 5V V _{CC} = 5.25V		}		-16	mA
Supply Current	DM5489 DM7489	V _{CC} = 5.5V V _{CC} = 5.25V	All Inputs at GND		80	120	mA
Input Clamp Voltage	DM5489 DM7489	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	I _{IN} = -12 mA			-15	V
Propagation Delay to a Logical "0" from Address to Output, t	od 0	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$			29	60	ns
Propagation Delay to a Logical "1" from Enable to Output, t _p		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$			16	30	ns
Propagation Delay to a Logical "1" from Enable to Output, t _p ,	d1	V _{CC} = 5 0V T _A = 25°C			37	60	ns
Propagation Delay to a Logical "1" from Enable to Output to,	t _{pd1}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$			33	50	ns
Output Capacitance		V _O = 2 0V, f=	1 MHz		6		pF
Input Capacitance		V _{IN} = 2 0V, f=	= 1 MHz		4		pF
Write Enable Pulse Width		'		40	23		ns
Setup Time, Data Input with re to Write Enable	espect			0	-15		ns
Hold Time, Data Input				0	-14		ns
Setup Time, Address Input		1		0	-17		ns
Hold Time, Address Input				5	-7		ns
Sense Recovery Time After Wr	itina	'			40	60	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM5489 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM7489. All typicals are given for V_{CC} = 5.0V and T_{A} = 25°C.



DM5490/DM7490(SN5490/SN7490) decade counter DM5492/DM7492(SN5492/SN7492) divide-by-12 counter DM5493/DM7493(SN5493/SN7493) 4 -bit binary counter

general description

These TTL (Transistor-Transistor-Logic) monolithic counters are capable of counting pulses at a guaranteed frequency of 20 MHz. Gating is provided to reset the counters to the more popular states. Characteristics include high speed at moderate power dissipation, high noise immunity, and minimal variation in performance over temperature. These circuits are completely compatible with other series 54/74 devices.

To provide greater flexibility, the counters may be used in any of the modes as follows:

DM5490/DM7490

- BCD decade counter—connect the A output to the BD input. This is the normal mode of operation.
- Symmetrical divide-by-ten operation—connect the D output to the A input. When pulses are then applied to the BD input, a symmetrical waveform one tenth of the applied frequency will appear at the A output.
- Divide-by-five operation—if no external connections are made a frequency division of five will result between the BD input and the D output. This allows the flip flop A to be used to divide-by-two if desired.


DM5492/DM7492

- When used as a divide-by-twelve counter output A is connected to the BC input. In this mode outputs A, C, and D provide divisions by 2, 6, and 12 respectively.
- 2. When the connection is not made between A and BC, and when an input frequency is applied to the BC input, a frequency division of 3 and 6 results on the C and D outputs respectively. In this mode the A flip flop may be used independently except for the common reset input.


DM5493/DM7493


- When used as a four-bit binary counter, output A is connected to the B input. In this mode outputs A, B, C, and D provide divisions by 2, 4,8, and 16 respectively.
- 2. When the connection is not made between A and B and when an input frequency is applied to the B input, a frequency division of 2, 4 and 8 results on the B, C, and D outputs respectively. In this mode the A flip flop may be used independently except for the common reset input.

logic and connection diagrams (Dual-In-Line and Flat Packages)



DM5490/DM7490





DM5493/DM7493

absolute maximum ratings

Supply Voltage
Input Voltage
Operating Temperature Range
DM5490, DM5492, DM5493
DM7490, DM7492, DM7493
Storage Temperature Range
Lead Temperature (soldering, 10 sec)

-55°C to +125°C 0°C to +70°C -65°C to +150°C 300°C

7V

5.5V

electrical characteristics (Note 1)

PARAMETEI	R		ITIONS	MIN	TYP	MAX	UNITS
Input Diode Clamp Voltage		$V_{CC} = 5.0V,$ $T_A = 25^{\circ}C$	I _{OUT} = -12 mA		-1.0	-1.5	mA
Logical "1" Input Voltage	DM5490, 92, 93 DM7490, 92, 93	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$		2.0	·		V
Logical "0" Input Voltage	DM5490, 92 ,93 DM7490, 92, 93	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$.8	V
Logical "1" Output Voltage	DM5490, 92, 93 DM7490, 92, 93	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	$I_{OUT} = -400 \mu\text{A}$	2.4			V
Logical "0" Output Voltage	DM5490, 92, 93 DM7490, 92, 93	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	I _{OUT} = 16 mA		.2	.4	V
Logical "1" Input Current	DM5490, 92, 93 DM7490, 92, 93	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 5.5V			1	mA
Output Short Circuit Current	DM5490, 92, 93 DM7490, 92, 93	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	(Note 2)	20 18		55 55	mA
DM5490/DM7490		r					
Logical "1" Input Current	DM5490 DM7490	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 2.4V				
$R_{0(1)}, R_{0(2)}, R_{9(1)}, R_{9(2)}$ A BD						40 80 160	μΑ μΑ μΑ
Logical "0" Input Current	DM5490 DM7490	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = .4V				•
$R_{0(1)}, R_{0(2)}, R_{9(1)}, R_{9(2)}$ A BD						1.6 3.2 6 4	mA mA mA
Supply Current	DM5490 DM7490	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$:	32	45	mA
Maximum Input Frequency	:	$V_{CC} = 5.0V$, F.O. = 10,	$T_A = 25^{\circ}C$ $C_O = 50 \text{ pF}$	20	32		MHz
Propagation Delay Time to a Logical "1" Level From Input to Output	A B C D	F.O. = 10, C _{OUT} = 50 pF, All Outputs			16 35 50 35	35 60 80 60	ns ns ns ns
Propagation Delay Time to a Logical "0" Level From Input to Output	A B C D	F.O. = 10, C _{OUT} = 50 pF, All Outputs			19 35 50 35	35 60 80 60	ns ns ns ns
Allowable Clock Pulse Width (Note 3)		V _{CC} = 5.0V T _A = 25°C		15	8		ns
DM5492/DM7492							
Logical "1" Input Current	DM5492 DM7492	V _{CC} = 5.5V V _{CC} = 5.25V	V _{IN} = 2.4V				
R ₀₍₁₎ , R ₀₍₂₎ A BC	1					40 80 160	μΑ μΑ μΑ

PARAMETE	R	CONE	DITIONS	MIN	TYP	MAX	UNITS
DM5492/DM7492 (Continue	d)						
Logical "0" Input Current R ₀₍₁₎ , R ₀₍₂₎	DM5492 DM7492	V _{CC} = 5.5V V _{CC} = 5.25V	V _{IN} = .4V			1.6	mA
A BC						3.2 6.4	mA mA
Supply Current	DM5492 DM7492	V CC - 5.25 V	$V_{IN} (R_0) = 4.5V$		30	43	mA
Maximum Input Frequency		V _{CC} = 5.0V, F O. = 10,	T _A = 25°C C _O = 50 pF	20	32		MHz
Propagation Delay Time to a Logical "1" Level From Input A to Output	A B C D	F O. = 10, C _{OUT} = 50 pF, All Outputs	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$		16 35 35 50	35 60 60 80	ns ns ns
Propagation Delay Time to a Logical "0" Level From Input A to Output	A B C D	F.O. = 10, C _{OUT} = 50 pF, All Outputs			19 35 35 50	35 60 60 80	ns ns ns
Minimum Allowable Clock Pulse Width (Note 3)		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$			8	15	ns
DM5493/DM7493							
Logical "1" Input Current	DM5493 DM7493	V _{CC} = 5.5V V _{CC} = 5.25V	V _{IN} = 2.4V			40	
R ₀₍₁₎ , R ₀₍₂₎ A, B						80	μA μA
Logical "0" Input Current	DM5493 DM7493	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	$V_{IN} = .4V$			1.0	4
R ₀₍₁₎ , R ₀₍₂₎ A, B						1.6 3.2	mA mA
Supply Current	DM5493 DM7493	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$		i	30	43	mA
Maximum Input Frequency		V _{CC} = 5.0V, F.O. = 10,	$T_A = 25^{\circ}C$ $C_O = 50 \text{ pF}$	20	32		MHz
Propagation Delay Time to a Logical "1" Level From Input to Output	A B C D	F.O. = 10, C _{OUT} = 50 pF, All Outputs			16 35 50 65	35 60 80 100	ns ns ns ns
Propagation Delay Time to a Logical "O" Level From Input to Output	A B C D	F.O. = 10, C _{OUT} = 50 pF, All Outputs	V _{CC} = 5.0V T _A = 25°C		19 35 50 64	35 60 80 100	ns ns ns ns
Minimum Allowable Clock Pulse Width (Note 3)		$V_{CC} = 5.0V$ $T_{\Delta} = 25^{\circ}C$			8	15	ns

Note 1: Min/max limits apply across the guaranteed operating temperature range of -55° C to +125°C for the DM5490, DM5492 and DM5493 and 0°C to 70°C for the DM7490, DM7492 and DM7493 unless otherwise specified. All typicals are given for V_{CC} = 5.0V and T_A = 25°C.

Note 2: Only one output may be shorted at a time.

Note 3: The flip flop will always recognize a 15 ns pulse.

BCD count sequence

DM5490/DM7490

COUNT		OUTPUT								
	D	С	В	Α						
0	0	0	0	0						
1	0	0	0	1						
2	0	0	1	0						
3	0	0	1	1						
4	0	1	0	0						
5	0	1	0	1						
6	0	1	1	0						
7	0	1	1	1						
8	1	0	0	0						
9	1	0	0	1						

count sequence

DM5492/DM7492

COUNT	OUTPUT							
	D	С	В	Α				
0	0	0	0	0				
1	0	0	0	1				
2	0	0	1	0				
3	0	0	1	1				
4	0	1	0	0				
5	0	1	0	1				
6	1	0	0	0				
7	1	0	0	1				
8	1	0	1	0				
9	1	0	1	1				
10	1	·1	0	0				
11	1	1	0	1				

DM5493/DM7493 '

COUNT		רטס	TPUT	1
	D	С	В	Α
О	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

RESET OPERATION

To reset the counter to the BCD count of zero, both Reset 0 inputs must be at logical "1" levels while at least one Reset 9 input is at a logical "0" level.

To reset the counter to the BCD count of nine, both Reset 9 inputs must be at logical "1" levels; while at least one Reset 0 input is at a logical "0".

Notes:

- Counting occurs on the negative-going edge of the input pulse.
- At least one of the Reset 0 inputs and at least one of the Reset 9 inputs must be at a logical "0" for proper counting.
- 3 For ÷ 10 counting, connect the A output to the BD input.

RESET OPERATION

To reset the counter to the count of zero, both Reset 0 inputs must be at logical "1" levels.

Notes:

- Counting occurs on the negative-going edge of the input pulse,
- 2. At least one of the Reset 0 inputs must be at a logical "0" for proper counting.
- For ÷12 counting, connect the A output to the BC input.

RESET OPERATION

To reset the counter to the count of zero, both Reset 0 inputs must be at logical "1" levels.

Notes:

- Counting occurs on the negative-going edge of the input pulse.
- At least one of the Reset 0 inputs must be at a logical "0" for proper counting.
- For ÷16 counting, connect the A output to the B input,



DM5495/DM7495(SN5495/SN7495) 4-bit right-shift/left-shift register

general description

The DM5495/DM7495 is a TTL (Transistor-Transistor Logic) monolithic four-bit parallel-in parallel-out shift register employing four R-S master-slave flip flops, internal clock buffers and control gating for either right-shift or left-shift operation. Separate clocks are provided for rightshift and left-shift operation. A mode control input enables right-shift or left-shift operation, depending on whether its input is a zero or one respectively. Data transfer occurs on the negative transition of the clock pulse. The three modes of operation are explained on the following pages.

features

- Input Clamping Diodes
- Typical Noise Immunity


1.0V

■ High Clock Rate

35 MHz

logic and connection diagram

Dual-In-Line and Flat Package



POSITIVE LOGIC
MODE CONTROL = 0 FOR RIGHT SHIFT
MODE CONTROL = 1 FOR LEFT SHIFT OR PARALLEL LOAD

1-63

absolute maximum ratings

Supply Voltage Input Voltage Operating Temperature Range

DM5495

7V 5.5V -55°C to +125°C

Storage Temperature Range

DM7495

 0° C to $+70^{\circ}$ C

Lead Temperature (Soldering, 10 sec)

 -65° C to $+150^{\circ}$ C 300°C

electrical characteristics (Note 1)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
1 1 // 1 // 1 1 // - 1	DM5495	V _{CC} = 4.5V				.,
Logical "1" Input Voltage	DM7495	V _{CC} = 4.75V	2			V
Lastical WOW Law at Malaysia	DM5495	V _{CC} = 4.5V				١,,
Logical "0" Input Voltage	DM7495	V _{CC} = 4.75			0.8	V
	DM5495	V _{CC} = 4.5V				
Logical "1" Output Voltage	DM7495	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$ $I_{load} = -400 \mu A$	2.4			V
	DM5495	V _{CC} = 4.5V				
Logical "0" Output Voltage	DM7495	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$ $I_{sink} = 16 \text{ mA}$			0.4	\
Logical "0" Input Current	DM5495	V _{CC} = 5.5V			4.0	
(at any Input Except Mode Control)	DM7495	$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V} V_{IN} = 0.4V$	5		-1.6	mA
Logical "0" Input Current	DM5495	$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V}$ $V_{IN} = 0.4V$				
at Mode Control	DM7495	V _{CC} = 5.25V V _{IN} = 0.4V			-3.2	mA
Logical "1" Input Current	DM5495	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 2.4V$			40	μΑ
(at any Input Except Mode Control)	DM7495	$V_{CC} = 5.25V$ $V_{IN} - 2.4V$			40	μΑ
	DM5495	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 5.5V$			1	mA
	DM7495	$V_{CC} = 5.25V$			'	IIIA
Logical "1" Input Current	DM5495	$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V}$ $V_{IN} = 2.4V$			80	μΑ
at Mode Control	DM7495	$V_{CC} = 5.25V$			00	μ.
	DM5495	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 5.5V$			1	mA
	DM7495	$V_{CC} = 5.25V$			'	'''
Short-Circuit Output Current	DM5495	V _{cc} = 5.5V	-18		-57	mA
(Note 2)	DM7495	V _{CC} = 5.25V	-18		-5/	""^
Supply Current	DM5495	V _{CC} = 5.5V		50	80	m A
ouppiy ourient	DM7495	$V_{CC} = 5.25V$		50	30	""
Input Diode Clamp Voltage		$T_A = 25^{\circ}C$ $I_{1N} = -12 \text{ mA}$			-1.5	V
		V _{CC} = 5.0V				

switching characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Maxımum Shift Frequency	C_L = 50 pF, R_L = 400 Ω	20	35		MHz
Propagation Delay Time to Logical "1" Level from Clock 1 or 2 to Outputs	$C_L = 50 \text{ pF}, R_L = 400\Omega$		26	35	ns
Propagation Delay Time to Logical "0" from Clock 1 or 2 to Outputs	$C_L = 50 \text{ pF}, R_L = 400\Omega$		24	35	ns


Note 1: Min/Max limits apply across the guaranteed operating temperature range of $-55^{\circ}C$ to $\pm 125^{\circ}\text{C}$ for the DM5495 and 0°C to 70°C for the DM7495 unless otherwise specified. All typicals are given for $T_A = 25^{\circ}C$ and $V_{CC} = 5.0V$

Note 2: Not more than one output should be shorted at a time.

recommended operating conditions

OPERATING CONDITIONS		MIN	TYP	MAX	UNITS .
Currelly Velaces	DM5495	4 5	5	5 5	V
Supply Voltage	DM7495	4.75	5	5 25	V
Clock Pulse Width, t _{p. (clock)}		15	10		ns
Setup Time Required at Serial, A,B,C, or D Inputs, t_{setup}		20	10		, ns
Hold Time Required at Serial, A,B,C, or D Inputs, $t_{\rm hold}$		0	-10		ns
Logical $^{\prime\prime}0^{\prime\prime}$ Level Setup Time Required at Mode Control t _{A(0)} (With Respect to Clock 1	Input)	20			ns
Logical "1" Level Setup Time Required at Mode Control t _{B(1)} (With Respect to Clock 2	Input)	15			ns
Logical $^{\prime\prime}0^{\prime\prime}$ Level Setup Time Required at Mode Control $t_{C(0)}$ (With Respect to Clock 2	Input)	10			ns
Logical "1" Level Setup Time Required at Mode Control t _{D(1)} (With Respect to Clock 1	Input)	10			ns

schematic diagram





DM5496/DM7496(SN5496/SN7496)

5-bit parallel-in/parallel-out shift register

general description

The DM5496/DM7496 may be used as a serial-to-parallel converter, parallel-to-serial converter, or storage register. Inputs and outputs of the five R-S master-slave flip-flops are accessible, permitting parallel-in/parallel-out and serial-in/serial-out operation, as well as serial/parallel conversions.

features

- Typical propagation delay of 25 ns
- Minimum clock pulse width of 35 ns
- Fanout of 10
- Multifunction capability
- Expansion to N bits as register or converter.

operation


A logical ${\rm ``0''}$ voltage applied to the clear input simultaneously sets all flip-flops to the ${\rm ``0''}$ state

independent of the clock input state. Any flipflops may be set independently to "1" by "1" inputs on the common preset input and on the preset inputs of the specific flip-flops to be set. Preset is also independent of clock state.

Information is transferred to the output pins when the clock input goes from a logical "0" to a logical "1". The clear input must be at "1" and the preset input at "0" when clocking occurs. Since the flipflops are R-S master-slave type, the proper information must appear at the R-S inputs before the clock edge rises. The serial input provides this information to the first flip-flop and the flip-flop outputs provide the information to the remaining R-S inputs.

connection diagram

Dual-In-Line and Flat Package



absolute maximum ratings		operating conditions					
			MIN	MAX	UNITS		
Supply Voltage	7 0V	Supply Voltage (VCC)			,		
Input Voltage	5 5 V	DM5496	4 5	5 5	V		
Output Voltage	5.5V	DM7496	4 75	5 25	V		
Storage Temperature Range	-65°C to +150°C 300°C	Temperature (T _A)					
Lead Temperature (Soldering, 10 sec)	300 C	DM5496	-55	+125	°C		
		DM7496	0	70	°C		

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical ''1'' Input Voltage	V _{CC} = Min	2 0			V
Logical "0" Input Voltage	V _{CC} = Min			08	V
Logical "1" Output Voltage	V _{CC} = Min, I _{OUT} = -400 μA	2 4			V
Logical ''0'' Output Voltage	V _{CC} = Min, I _{OUT} = 16 mA			0 4	V
Logical "1" Input Current Preset Enable Input (Pin 8) All Other Inputs	$V_{CC} = Max, V_{IN} = 24V \\ V_{CC} = Max, V_{IN} = 55V \\ V_{CC} = Max, V_{IN} = 24V \\ V_{CC} = Max, V_{IN} = 55V$			200 1.0 40 1.0	μV mA μV mA
Logical ''0'' Input Current Preset Enable Input (Pin 8) All Other Inputs	V _{CC} = Max, V _{IN} = 0 4V V _{CC} = Max, V _{IN} = 0 4V			-8 0 -1 6	mA mA
Output Short Circuit Current (Note 3)	V _{CC} = Max, V _{OUT} = 0 DM5496 DM7496	-20 -18	i	–55 –55	mA mA
Supply Current — Logical "1" (Each Device)					
Supply Current - Logical "0"	V _{CC} = Max DM5496 DM7496		48 48	68 79	mA mA
Input Clamp Voltage`	V _{CC} = M _{IN} , I _{IN} = -12 mA			-15	V
Propagation Delay to a Logical ''0'' from Clock to Output, t_{pd0}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$ $C_L = 50 \text{ pF}, R_L = 400\Omega$		25	40	ns
Propagation Delay to a Logical "0" from Clear to Output, t _{pd0}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$ $C_L = 50 \text{ pF}, R_L = 400\Omega$			55	ns
Propagation Delay to a Logical "1" from Clock to Output, t _{pd1}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$ $C_L = 50 \text{ pF}, R_L = 400\Omega$		25	40	ns
Propagation Delay to a Logical "1" from Preset or Preset Enable to Output, t _{pd1}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$ $C_L = 50 \text{ pF}, R_L = 400\Omega$		25	35	ns
Maxımum Clock Frequency	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$ $C_L = 50 \text{ pF}, R_L = 400\Omega$	10			MHz
Width of Clock Pulse, t _{p(CLOCK)}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$ $C_L = 50 \text{ pF, } R_L = 400\Omega$	35			ns
Width of Clear Pulse, t _{p(CLEAR)}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$ $C_L = 50 \text{ pF, } R_L = 400\Omega$	30			ns
Width of Preset Pulse, $t_{p(PRESET)}$	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$ $C_L = 50 \text{ pF, } R_L = 400\Omega$	30			ns
Serial Input Setup Time, t _{SETUP}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$ $C_L = 50 \text{ pF, } R_L = 400\Omega$	30		,	ns
Serial Input Hold Time, t _{HOLD}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$ $C_L = 50 \text{ pF}, R_L = 400\Omega$	0			ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM5496 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM7496. All typicals are given for $V_{CC} = 5$ 0V and $T_{A} = 25^{\circ}C$

Note 3: Only one output at a time should be shorted



DM54121/DM74121(SN54121/SN74121) monostable multivibrator

general description

The DM54121/DM74121 TTL monostable multivibrator features DC triggering from positive or gated negative-going inputs with inhibit facility. Both positive and negative-going output pulses are provided with full fan-out to 10 normalized loads.

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. Schmitt-trigger input circuitry for the B input allows jitter-free triggering from inputs with transition times as slow as 1V per second, providing the circuit with an excellent noise immunity of typically 1.2V. A high immunity to V_{CC} noise of typically 1.5V is also provided by internal latching circuitry.

Once fired, the outputs are independent of further transitions on the inputs and are a function only of the timing components. Input pulses may be of any duration relative to the output pulse. Output pulse lengths may be varied from 30 ns to 40 seconds by choosing appropriate timing compon-

Jitter-free operation is maintained over the full temperature and V_{CC} range for more than six decades of timing capacitance (10 pF to 10 μ F) and more than one decade of timing resistance

(2 k Ω to 40 k Ω). Throughout these ranges, pulse width is defined by the relationship $t_{p(QUT)} =$ C_T R_T log_e 2.


Duty cycles as high as 90% are achieved when using $R_T = 40 \text{ k}\Omega$. Higher duty cycles are achievable if a certain amount of pulse width jitter is allowed.

features

- Series 54/74 compatibility
- DC triggering
- Schmitt trigger inputs
- Positive-going or negative-going triggering
- Pulse width variation from 30 ns to 40 sec
- Pulse width virtually independent of V_{CC} and temperature
- Typical power dissipation 90 mW (50% duty cycle) 65 mW (Quiescent state)
- Output pulse width independent of input pulse width

connection diagram

Dual-In-Line and Flat Package



truth table

tn	INPU	Т	t _n ,		OUTPUT	
A ₁	A ₂	В	A ₁	A ₂	В	OUTFUT
. 1	1	0	1	1	1	Inhibit
0	×	1	0	х	0	Inhibit
0 X	0	1	0 X	0	0	Inhibit
0 X	х	0	0	×	1	One Shot
X	0	0	0 X X 0 X	0	1	One Shot
1	1	1	X	0	1	One Shot
1	1	1	0	X.	1	One Shot
x	0	0	x	1	0	Inhibit
0	0 X	0	1	Χ,	0	Inhibit
X	0	1	1	1	1	Inhibit
0	х	1	1	1	1	Inhibit
1	1	0	x	0	0	Inhibit
1	1	0	0	х	0	Inhibit

= Time before input transition 1 = Time after input transition = Don't care

absolute maximum ratings (Note 1)

Input Voltage
Operating Temperature Range DM54121
DM74121

5.5V -55°C to +125°C 0°C to 75°C

Storage Temperature Range Lead Temperature (Soldering, 10 sec) -65°C to +150°C 300°C

electrical characteristics (Note 2)

PARAMETER		l	00101710110		LIMITS (Note 2)			
		CONDITIONS		MIN	TYP	MAX	UNITS	
Positive-Going Threshold Voltage at	DM54121	V _{CC} = 45V			1.4	2	V	
A Input, V _{T+}	DM74121	V _{CC} = 4.75V			'''	1		
Negative Going Threshold Voltage at	DM54121	V _{CC} = 4 5V		08	1.4	1	l v	
A Input, V _T _	DM74121	V _{CC} = 4 75V			,,,			
Positive-Going Threshold Voltage at	DM54121	V _{CC} = 45V			1 55	2	l v	
B Input, V _{T+}	DM74121	V _{CC} = 4 75V						
Negative-Going Threshold Voltage at	DM54121	V _{CC} = 45V		08	1 35		l v	
B Input, V _T _	DM74121	V _{CC} = 4 75V				1		
Logical "0" Output Voltage, VOUT(0)	DM54121	V _{CC} = 45V	I _{SINK} = 16 mA		0.23	0.4	l v	
	DM74121	V _{CC} = 4 75V						
Logical "1" Output Voltage, VOUT(1)	DM54121 DM74121	$V_{CC} = 45V$ $V_{CC} = 475V$	$I_{LOAD} = -400 \mu\text{A}$	2.4	33		V	
		""						
Logical "0" Level Input Current at A1 or A2, I _{IN(0)}	DM54121 DM74121	$V_{CC} = 55V$ $V_{CC} = 525V$	$V_{IN} = 0.4V$	l	-1	-1.6	mA	
7. 5. 7.2, TIN(0)	57 4121	1 100 0251		ļ				
Logical "0" Level Input Current	DM54121	V _{CC} = 5.5V	V _{IN} = 0 4V		-2	-32	mA.	
at B, I _{IN(0)}	DM74121	V _{CC} = 5 25V						
Logical "1" Level Input Current at	DM54121	V _{CC} = 55V	$V_{IN} = 2.4V$		15	40	μΑ	
A1 or A2, I _{IN(1)}	DM74121	V _{CC} = 5.25V	$V_{IN} = 5.5V$]	0 02	1	mA	
Logical "1" Level Input Current	DM54121 DM74121	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 24V		3 0.05	40	μA mA	
at B, I _{IN(1)}			V _{IN} = 5 5V		0 05	1	l	
Short Circuit Output Current at Q or Q, Ios (Note 3)	DM54121 DM74121	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$		-20 -18		-55 -55	mA mA	
. 65				-10		-35	'''	
Power Supply Current in Quiescent (Unfired) State, Icc	DM54121 DM74121	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$		1	13	25	mA	
	DM54121	1 00		.				
Power Supply Current in Fired State, I _{CC}	DM74121	$V_{CC} = 55V$ $V_{CC} = 525V$			23	40	mA	

switching characteristics $v_{cc} = 5V$, $T_A = 25^{\circ}C$

$C_L = 15 \text{ pF}, C_T = 80 \text{ pF},$ $R_T = \text{Internal}$	15	25	55	ns
$C_L = 15 \text{ pF}, C_T = 80 \text{ pF},$ $R_T = \text{Internal}$	25	34	70	ns
C _L = 15 pF, C _T = 80 pF	20	32	65	ns
C _L = 15 pF, C _T = 80 pF	30	39	80	ns
$C_L = 15 \text{ pF, } C_T = 80 \text{ pF,}$ $R_T = \text{Open, Pin } 9 \text{ to } V_{CC}$	70	110	150	ns
$C_L = 15 \text{ pF}, C_T = 0,$ $R_T = \text{Open}, \text{Pin } 9 \text{ to } V_{CC}$	17	23	50	ns
$C_L = 15 \text{ pF}, C_T = 100 \text{ pF},$ $R_T = 10 \text{ k}\Omega, \text{Pin } 9 \text{ Open}$	600	700	800	ns
$C_L = 15 \text{ pF}, C_T = 1 \mu\text{F},$ $R_T = 10 \text{ k}\Omega, \text{Pin} 9 \text{ Open}$	6	7	8	ms
$C_L = 15 \text{ pF}, C_T = 80 \text{ pF},$ $R_T = \text{Open}, \text{Pin } 9 \text{ to } V_{CC}$		22	50	ns
	$R_T = Internal$ $C_L = 15 \text{ pF}, C_T = 80 \text{ pF},$ $R_T = Internal$ $C_L = 15 \text{ pF}, C_T = 80 \text{ pF}$ $C_L = 15 \text{ pF}, C_T = 80 \text{ pF}$ $C_L = 15 \text{ pF}, C_T = 80 \text{ pF}$ $C_L = 15 \text{ pF}, C_T = 80 \text{ pF},$ $R_T = Open, Pin 9 \text{ to V}_{CC}$ $C_L = 15 \text{ pF}, C_T = 0,$ $R_T = Open, Pin 9 \text{ to V}_{CC}$ $C_L = 15 \text{ pF}, C_T = 100 \text{ pF},$ $R_T = 10 \text{ k}\Omega, Pin 9 \text{ Open}$ $C_L = 15 \text{ pF}, C_T = 1 \mu\text{F},$ $R_T = 10 \text{ k}\Omega, Pin 9 \text{ Open}$ $C_L = 15 \text{ pF}, C_T = 80 \text{ pF},$ $C_L = 15 \text{ pF}, C_T = 80 \text{ pF},$	R _T = Internal C _L = 15 pF, C _T = 80 pF, R _T = Internal C _L = 15 pF, C _T = 80 pF 25 C _L = 15 pF, C _T = 80 pF 20 C _L = 15 pF, C _T = 80 pF 30 C _L = 15 pF, C _T = 80 pF R _T = Open, Pin 9 to V _{CC} C _L = 15 pF, C _T = 0, R _T = Open, Pin 9 to V _{CC} C _L = 15 pF, C _T = 100 pF, R _T = 10 kΩ, Pin 9 Open C _L = 15 pF, C _T = 1 μF, R _T = 10 kΩ, Pin 9 Open C _L = 15 pF, C _T = 1 μF, R _T = 10 kΩ, Pin 9 Open C _L = 15 pF, C _T = 80 pF,	R _T = Internal C _L = 15 pF, C _T = 80 pF, R _T = Internal C _L = 15 pF, C _T = 80 pF C _L = 15 pF, C _T = 80 pF 25 34 C _L = 15 pF, C _T = 80 pF 30 39 C _L = 15 pF, C _T = 80 pF R _T = Open, Pin 9 to V _{CC} C _L = 15 pF, C _T = 0, R _T = Open, Pin 9 to V _{CC} C _L = 15 pF, C _T = 100 pF, R _T = 10 kΩ, Pin 9 Open C _L = 15 pF, C _T = 1 μF, R _T = 10 kΩ, Pin 9 Open C _L = 15 pF, C _T = 1 μF, R _T = 10 kΩ, Pin 9 Open C _L = 15 pF, C _T = 80 pF, 22	R _T = Internal 15 25 55 C _L = 15 pF, C _T = 80 pF, R _T = Internal 25 34 70 C _L = 15 pF, C _T = 80 pF 20 32 65 C _L = 15 pF, C _T = 80 pF 30 39 80 C _L = 15 pF, C _T = 80 pF, R _T = Open, Pin 9 to V _{CC} 70 110 150 C _L = 15 pF, C _T = 0, R _T = Open, Pin 9 to V _{CC} 17 23 50 C _L = 15 pF, C _T = 100 pF, R _T = 10 kΩ, Pin 9 Open 600 700 800 C _L = 15 pF, C _T = 1 μF, R _T = 10 kΩ, Pin 9 Open 6 7 8 C _L = 15 pF, C _T = 80 pF, 22 50

Note 1 "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2 Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM54121 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM74121. All typicals are given for V_{CC} = 5 0V and T_{A} = $25^{\circ}C$

Note 3 Only one output at a time should be shorted



DM54150/DM74150(SN54150/SN74150) 16-line to 1-line multiplexer

general description

The DM54150/DM74150 multiplexes sixteen digital lines to one output. A four-bit code determines the particular one-of-sixteen inputs which is routed to the output. The data is inverted from input to output. A strobe override places the output in the logical 1 state.

features

■ Typical propagation delay


10 ns

Typical power dissipation


225 mW

■ Series 54/74 compatible

logic and connection diagrams



Dual-In-Line and Flat Package



absolute maximum ratings(Note 1) operating conditions

			MIN	MAX	UNITS
Supply Voltage	7V	Supply Voltage (VCC)			
Input Voltage	5 5V	DM54150	4.5	5.5	V
Storage Temperature Range	-65°C to +150°C	DM74150	4 75	5.25	V
Lead Temperature (Soldering, 10 sec)	300° C	Temperature (TA)			
		DM54150	-55	+125	°C
		DM74150	0	70	°C

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Min	2.0			V
Logical "0" Input Voltage	V _{CC} = Min			0.8	V
Logical "1" Output Voltage	$V_{CC} = Min, V_{IN(1)} = 2V, V_{IN(0)} = 0.8V$ $I_{OUT} = -800 \mu\text{A}$	2.4			V
Logical "0" Output Voltage	$V_{CC} = Min, V_{IN(1)} = 2V, V_{IN(0)} = 0.8V$ $I_{OUT} = +16 \text{ mA}$			0.4	V
Logical "1" Input Current	$V_{CC} = Max, V_{IN} = 2.4V$ $V_{IN} = 5.5V$			40 1.0	μA mA
Logical "0" Input Current	V _{CC} = Max, V _{IN} = 0.4V			-1.6	mA
Output Short Circuit Current DM54150 DM74150	$V_{CC} = Max, V_{OUT} = 0V$ (Note 3)	-20 -18		-55 -55	mA mA
Supply Current	V _{CC} = Max, V _{IN} = 4.5V			68	mA
Input Diode Clamp Voltage	$V_{CC} = Min, I_{IN} = -12 \text{ mA}$ $T_A = 25^{\circ}\text{C}$			-1.5	V
t _{pd0} Propagation Delay to a Logical "0" from Data Select Inputs to Output	$V_{CC} = 5.0V$ $C_{L} = 50 \text{ pF}$ $T_{A} = 25^{\circ}\text{C}$ $R_{L} = 400\Omega$		22	33	ns
t _{pd1} Propagation Delay to a Logical "1" from Data Select Inputs to Output	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$		21	35	ns
t _{pd0} Propagation Delay to a Logical "0" from Strobe to Output	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$		21	30	ns
t _{pd1} Propagation Delay to a Logical "1" from Strobe to Output	V _{CC} = 5 0V T _A = 25°C		15.5	24	ns
t _{pd0} Propagation Delay to a Logical ''0'' from Data Inputs to Output	V _{CC} = 5.0V T _A = 25°C		8.5	14	ns
t _{pd1} Propagation Delay to a Logical "1" from Data Inputs to Output	V _{CC} = 5.0V T _A = 25°C		13	20	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM54150 and across the 0° C to 70° C range for the DM74150. All typicals are given for V_{CC} = 5.0V and T_{A} = 25° C.

Note 3: Only one output at a time should be shorted.

truth table

													OUTPUT								
D	С	В	Α	STROBE	Eo	E ₁	E ₂	E ₃	E ₄	E ₅	E ₆	E ₇	E ₈	E ₉	E ₁₀	E ₁₁	E ₁₂	E ₁₃	E ₁₄	E ₁₅	w
×	×	х	х	1	х	×	×	×	×	×	×	×	×	×	×	×	×	×	×	Х	1
0	0	0	0	0	0	х	х	х	х	х	х	х	х	х	x	x	x	X	X	х	1
0	0	0	0	0	1	х	х	x	х	X	х	X	х	х	X	х	X	X	х	X	0
0	0	0	1	0	X	0	х	х	X	×	x	x	X	х	х	X	X	х	×	×	1
0	0	0	1	0	×	1	X	X	х	×	X	х	х	X	Х	X	х	Х	X	х	0
0	0	1	0	0	X	Х	0	X	х	X	X	×	X	×	×	X	×	×	X	х	1
0	0	1	0	0	X	Х	1	X	X	x	X	X	X	Х	X	Х	X	X	×	X	0
0	0	1	1	0	Х	Х	X	0	Х	×	X	х	X	х	X	X	×	X	X	Х	1
0	0	1	1	0	X	х	×	1	х	X	×	х	X	Х	×	X	×	×	X	х	0
0	1	0	0	0	×	х	×	X	0	х	×	×	×	×	×	×	×	×	х	X	1
0	1	0	0	0	Х	х	×	Х	1	х	×	Х	х	Х	×	×	×	×	Х	Х	0
0	1	0	1	0	X	×	×	х	×	0	×	×	X	X	X	Х	X	X	Х	х	1
0	1	0	1	0	X	×	×	×	×	1	×	×	X	X	X	Х	X	X	Х	×	0
0	1	1	0	0	х	×	×	Х	×	×	0	×	X	×	Х	X	X	Х	Х	х	1
0	1	1	0	0	х	×	Х	X	×	×	1	×	×	×	X	×	X	X	X	Х	0
0	1	1	1	0	X	X	Х	Х	×	X	×	0	×	×	X	×	Х	Х	X	X	1
0	1	1	1	0	X	Х	Х	X	X	х	X	1	×	×	X	×	Х	Х	Х	Х	0
1	0	0	0	0	×	Х	Х	X	X	Х	х	×	0	×	×	Х	Х	Х	Х	X	1
1	0	0	0	0	X	х	Х	×	X	X	×	×	1	X	×	X	Х	Х	Х	Х	0
1	0	0	1	0	X	Х	X	×	Х	х	X	×	Х	0	×	Х	Х	X	X	X	1
1	0	0	1	0	X	х	X	X	×	×	×	×	X	1	Х	Х	X	X	X	X	0
1	0	1	0	0	X	X	X	Х	×	Х	×	х	Х	×	0	Х	Х	Х	Х	×	1 1
1	0	1	0	0	х	X	×	X	х	х	х	Х	X	×	1	X	X	×	×	X	0
1	0	1	1	0	X	X	×	X	×	Х	X	х	×	×	Х	0	×	X	X	X	1
1	0	1	1	0	X	Х	х	Х	X	Х	Х	Х	×	Х	X	1	×	х	X	X	0
11	1	0	0	0	X	Х	Х	Х	х	Х	Х	Х	×	×	X	X	0	X	X	X	1
1 1	1	0	0	0	х	Х	×	X	Х	Х	Х	Х	X	×	×	X	1	X	X	X	0
1!	1	0	1	0	X	X	X	×	×	X	Х	X	×	×	×	X	X	0	X	X	1 1
1 !	1	0	1	0	X	Х	X	X	Х	X	X	Х	×	Х	×	×	×	1	X	X	°
1 !	1	1	0	0	X	Х	X	×	х	X	X	х	×	X	X	X	×	X	0	X	1 1
1 !	1	1	0	0	X	Х	X	×	Х	X	X	х	×	×	×	X	×	×	1	X	0
!	1	1	1	0	X	Х	X	×	Х	X	X	х	×	×	X	×	×	х	х	0	1
1	1	1	1	0	×	Х	X	X	Х	X	×	X	X	×	X	X	×	X	X	1	0



DM54151/DM74151 (SN54151/SN74151) 8-channel digital multiplexer


general description

The DM54151/DM74151 multiplexes digital signals from eight lines to one line. Two outputs provide either true or complement information. Three select lines determine which of the eight input lines are routed to the output. A strobe input is provided which when taken to the logical "1" state overrides all other inputs and places the outputs in a defined state.

features


- Performs parallel-to-serial conversion
- Strobe override
- 15 ns typical propagation delay
- 135 mW typical power dissipation

logic diagram



connection diagram

Dual-In-Line and Flat Package



truth table

													PUTS
c	В	Α	STROBE	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D7	Y	W
х	×	х	1	х	х	х	х	×	х	×	х	0	1
0	0	0	0	0	х	×	×	×	×	×	×	0	1
0	0	0	0	1	×	х	×	×	×	×	×	1	0
0	0	1	0	×	0.	×	×	×	×	×	×	0	1
0	0	1	0	×	1	х	х	×	×	×	x	1	0
0	1	0	0	×	x	0	×	×	×	×	×	0	1
0	3	0	0	х	×	1	х	х	×	×	х	1	0
0	1	1	0	x	х	×	0	х	×	×	х	0	1
0	1	1	0	×	×	х	1	×	×	x	х	1	0
1	0	0	0	×	х	х	×	0	×	×	х	0	1
1	0	0	0	×	×	х	×	1	×	×	х	1	0
1	0	1	0	×	×	×	х	х	0	х	×	0	1
1	0	1	0	×	×	х	×	х	1	х	х	1	0
1	1	0	0	×	х	х	×	×	×	0	х	0	1
1	1	0	. 0	×	×	х	х	×	×	1	х	1	0
1	1	1	0	×	×	х	х	х	×	х	0	0	1
1	1	1	0	×	×	х	x	х	x	x	1	1	0

absolute maximum ratings (Note 1)

 Supply Voltage
 7V

 Input Voltage
 5.5V

 Output Voltage
 5.5V

 Operating Temperature Range
 DM54151
 -55°C to +125°C

 DM74151
 0°C to 70°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics (Note 2)

PARAMETER			CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM54151 DM74151	V _{CC} = 4.5V V _{CC} = 4.75V		2			٧
Logical "O" Input Voltage	DM54151 DM74151	V _{CC} = 4.5V V _{CC} = 4.75V				08	٧
Logical "1" Output Voltage	DM54151 DM74151	V _{CC} = 4.5V V _{CC} = 4.75V	Ι _Ο = -800 μΑ	2 4			V
Logical "O" Output Voltage	DM54151 DM74151	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	I _{OUT} = 16 mA			0 4	V
Logical "1" Input Current	DM54151 DM74151	V _{CC} = 5 5V V _{CC} = 5.25V	V _{IN} = 2.4V			40	μΑ
	DM54151 DM74151	V _{CC} = 5.5V V _{CC} = 5.25V	V _{IN} = 5.5V			1	mA
Logical "0" Input Current	DM54151 DM74151	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 0.4V			-16	mA
Output Short Circuit Current (Note 3)	DM54151 DM74151	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$		-20 -18		-55 -55	mA
Supply Current	DM54151 DM74151	V _{CC} = 5 5V V _{CC} = 5.25V			27	48	mA
Input Clamp Voltage	DM54151 DM74151	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	T _A = 25°C, I _{IN} = -12 mA			-15	٧
Propagation Delay to a Logical W, t _{pd0}	"0" to	$ \begin{cases} V_{CC} = 5.0V \\ T_{A} = 25^{\circ}C \\ C_{L} = 50 \text{ pF} \\ R_{L} = 400\Omega \end{cases} $	From Data Input From Data Select From Strobe (DM54151)		10 16 19	14 33 30	ns ns ns
Propagation Delay to a Logical Y, t _{pd0}	"0" to	$ \begin{vmatrix} V_{CC} = 5.0V \\ T_A = 25^{\circ}C \\ C_L = 50 \text{ pF} \\ R_L = 400\Omega \end{vmatrix} $	From Data Input From Data Select From Strobe (DM54151)		18 23 19	24 30 30	ns ns ns
Propagation Delay to a Logical W, t _{pd1}	"1" to	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$	From Data Input From Data Select From Strobe (DM54151)		11 16 11	20 35 24	ns ns ns
Propagation Delay to a Logical Y, t _{pd1}	"1" to	V _{CC} = 5.0V T _A = 25°C	From Data Input From Data Select From Strobe (DM54151)		17 23 25	29 52 52	ns ns ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55°C to $+125^{\circ}\text{C}$ temperature range for the DM54151 and across the 0°C to 70°C range for the DM74151. All typicals are given for $V_{\text{CC}} = 5.0\text{V}$ and $T_{\text{A}} = 25^{\circ}\text{C}$.

Note 3: Only one output at a time should be shorted.



DM54153/DM74153(SN54153/SN74153) dual 4:1 multiplexer

general description

The DM54153/DM74153 is a dual four-line to one-line multiplexer. The device acts as a double-pole four-throw switch. Two SELECT lines determine which of the four inputs is chosen; however the same input of both four-line sections will be selected.


features


■ Input diode clamps

- Propagation delay 20 ns typical
- Power dissipation 170 mW typical
- Series 54/74 compatible.


The DM54153 is characterized for operation over the full military temperature range of $-55^{\circ}C$ to +125°C; the DM74153 is characterized for operation from 0°C to 70°C.

logic and connection diagrams





Analogous to DP4T Switch



truth table

ADDRE	SS INPUTS		АТА	INPUT	rs	STROBE	ОИТРИТ
В	A	CO	C1	C2	СЗ	G	Y
X	×	×	X	X	×	1	0
0	0	0	X	Х	X	0	0
0	0	1	X	Х	X	0	1
0	1	×	0	×	X	0	0
0	1	×	1	х	X	0	1
1	0	×	х	0	х	0	0
1 1	0	×	X	1	X	0	1
1	1	×	×	х	0	0	0
1	1	×	х	Х	1	0	1

X = DON'T CARE

absolute maximum ratings (Note 1)

 Vcc
 7V

 Input Voltage
 5.5V

 Output Voltage
 5.5V

 Storage Temperature Range
 -65°C to +150°C

 Operating Temperature Range
 -55°C to +125°C

 DM74153
 0°C to +70°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics (Note 2)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
Input Diode Clamp Voltage		$V_{CC} = 5.0V$, $I_{1N} = -12 \text{ mA}$ $T_A = 25^{\circ}\text{C}$			-1.5	V
Logical'''1'' Input Voltage	DM54153 DM74153	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	2.0			٧
Logical "0" Input Voltage	DM54153 DM74153	$V_{CC} = 4.5V$ $V_{CC} = 4.5V$			0.8	V
Logical "1" Output Voltage	DM54153 DM74153	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$ $I_{OUT} = -800 \mu\text{A}$	2.4	3.2		V
Logical ''0'' Output Voltage	DM54153 DM74153	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$ $I_{OUT} = 16 \text{ mA}$		0.2	0.4	V
Logical "1" Input Current	DM54153 DM74153	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 2.4V$			40	μΑ
		V _{IN} = 5.5V			1.0	mA
Logical "0" Input Current	DM54153 DM74153	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 0.4V$			-1.6	mA
Short-Circuit Output Current (Note 3)	DM54153 DM74153	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{OUT} = 0V$	-20 -18	i	-55 -57	mA
Supply Current	DM54153 DM74153	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ All inputs at GND		34 34	52 60	mA
Propagation Delay from Data to Output, t _{pd1} t _{pd0}	o	$V_{CC} = 5.0V, T_A = 25^{\circ}C, C_L = 50 pF$		15 12	23 18	ns ns
Propagation Delay from Addres Output, t _{pd1} t _{pd0}	ss to	$V_{CC} = 5.0V, T_A = 25^{\circ}C, C_L = 50 pF$		20 20	34 34	ns ns
Propagation Delay from Stobe Output, t _{pd1} t _{pd0}	to	$V_{CC} = 5.0V, T_A = 25^{\circ}C, C_L = 50 pF$		19 17	30 23	ns ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to +125°C temperature range for the DM54153 and across the 0°C to 70°C range for the DM74153. All typicals are given for V_{CC} = 5.0V and T_{A} = 25°C.

Note 3: Only one output at a time should be shorted.



DM54154/DM74154 (SN54154/SN74154) 4-line to 16-line decoder/demultiplexer


general description

The DM54154/DM74154 is a TTL monolithic 4-line-to-16-line decoder which allows decoding of a 4-bit binary coded input into one of 16 separate outputs. The device is provided with two strobelines, both of which have to be in the low state in order to perform the decoding function, if either of the strobes is high, all 16 outputs will remain high. The device can be used as a demultiplexer by passing information from one of the strobes (the other being low) to an output selected by the 4-line input address.


features

- All inputs contain clamp diodes
- Unit performs as a one line to 16 line demultiplexer
- Unit performs as a decoder of a 4 bit binary input to 1 of 16 outputs
- Typical propagation delay is 20 ns from inputs and 17 ns from strobe

logic and connection diagrams



Dual-In-Line and Flat Package



truth table

		INF	UTS										OUT	PUTS	3						
G1	G2	0	С	8	Α	٥	1	2	3	4	5	6	7	8	9	10	11	12	13	34	15
L	L	L	L	L	L	ι	н	н	н	н	н	н	н	н	н	н	н	н	н	н	Н
l,	ι	L	L.	t.	н	н	L	н	н	н	н	н	н	н	н	н	н	н	н	34	н
i,	L.	L	L	н	Ł	н	н	L	н	н	н	н	н	н	н	н	н	24	н	н	Н
Ł	L	L	L	н	н	н	н	н	L	н	н	н	н	н	н	н	н	н	н	н	Н
L	L	L	н	Ł	ι	*1	н	н	н	i,	н	н	н	н	н	н	н	н	м	н	Н
1,	į.	i.	н	Ł	н	н	н	н	н	н	L	н	н	H	н	н	н	н	н	н	Н
Ł	L	L	н	н	L	н	н	Ħ	н	н	н	L	Н	н	н	н	н	н	н	н	Н
t	t	ı.	н	н	н	н	н	н	н	H	н	н	ŧ	н	н	м	н	н	н	н	н
Ł	ι	н	L.	Ł,	t	н	н	н	н	н	н	н	н	t	н	н	н	24	н	н	Н
l,	t	н	l,	Ę	н	н	н	н	н	Н	н	н	н	н	ξ.	н	Н	н	H	н	н
t.	t.	н	L	н	L,	н	н	н	н	н	н	н	н	н	н	L	H	н	н	н	н
Ł	L	ч	L	н	н	н	н	н	н	н	н	н	н	н	н	н	ŧ.	н	н	н	Н
t	i.	11	н	ι	L	н	н	н	н	н	н	н	н	н	н	н	Н	L	н	н	Н
	ι	н	н	Ł	Н	н	н	н	н	н	14	н	н	н	н	н	н	н	L	н	Н
L	L	н	н	н	L	н	н	н	н	н	24	н	н	н	26	Н	н	н	н	t	н
L	L	н	н	н	н	н	н	н	H	н	н	н	н	н	н	н	н	н	н	н	ţ
ι	н	×	×	х	Х	н	н	н	14	н	н	11	н	11	н	н	н	н	н	н	Н
н	L	×	×	×	×	H	н	H	н	н	н	н	н	H	н	н	н	н	н	н	Н
н	H	×	×	x	×	н	н	В	н	н	н	н	н	н	н	н	34	н	н	н	н

X = "Don't Care" Condition

1.77

absolute maximum ratings

 Vcc
 7.0V

 Input Voltage
 5 5V

 Operating Temperature Range
 -55°C to +125°C

 DM54154
 -55°C to 75°C

 DM74154
 0°C to 75°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C


electrical characteristics (Note 1)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
Input Diode Clamp Voltage		$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}$ $I_{IN} = -12 \text{ mA}$			-1.5	V
Logical ''1'' Input Voltage	DM54154 DM74154	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	2.0			V
Logical ''0'' Input Voltage	DM54154 DM74154	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$			0 8	V
Logical "1" Output Voltage	DM54154 DM74154	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$, $I_{OUT} = -800 \mu\text{A}$	2.4	3.4		V
Logical ''0'' Output Voltage	DM54154 DM74154	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$, $I_{OUT} = 16 \text{ mA}$		0.25	0 4	V
Logical "1" Input Current	DM54154 DM74154	$V_{CC} = 5.5V$ $V_{CC} = 5.5V$, $V_{IN} = 2.4V$			40	μΑ
Logical "1" Input Current	DM54154 DM74154	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$, $V_{IN} = 5.5V$			1	mA
Logical ''0'' Input Current	DM54154 DM74154	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$, $V_{1N} = 0.4V$			-1.6	mA
Short Circuit Current	DM54154 DM74154	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	-20 -18	-30	-55 -57	mA mA
Supply Current	DM54154 DM74154	$V_{CC} = 5.5V$ $V_{CC} = 5.5V$		34 34	49 56	mA ,
Propagation Delay Time to Logical ''1'' from A,B,C or D	1	$V_{CC} = 5 \text{ oV}, C_L = 15 \text{ pF}, R_L = 400\Omega$		18	36	ns
Propagation Delay Time to Logical ''0'' from A,B,C or D)	$V_{CC} = 5.0V, C_L = 15 \text{ pF}, R_L = 400\Omega$		21	33	ns
Propagation Delay Time to Logical "1" from Strobe		$V_{CC} = 5.0V, C_L = 15 \text{ pF}, R_L = 400\Omega$		17	30	ns
Propagation Delay Time to Logical "0" from Strobe		$V_{CC} = 5.0V, C_L = 15 \text{ pF}, R_L = 400\Omega$		18	27	ns


Note 1: Min/Max limits apply across the guaranteed temperature range unless otherwise specified. All typicals are given for V_{CC} = 5 0V and T_A = 25°C Min/Max apply to absolute values

typical applications


DM74154 Expanded to Perform 1 Out of 32 Decode Function



Demultiplexing System Clock



DM74154 Used as a Minterm Generator



 $Z_{2} = \overline{X}_{0}\overline{X}_{1}X_{2}\overline{X}_{3} + X_{0}\overline{X}_{1}\overline{X}_{2}X_{3} + X_{0}X_{1}\overline{X}_{2}X_{3} + X_{0}X_{1}X_{2}X_{3}$



DM54155/DM74155(SN54155/SN74155) DM54156/DM74156(SN54156/SN74156) dual 2:4 demultiplexers

general description


The DM54155/DM74155 and DM54156/DM74156 are monolithic transistor-transistor-logic (TTL) circuits featuring dual 1 line-to-4-line demultiplexers. with individual strobes and common binary-address inputs in a single 16-pin package. When both sections are enabled by the strobes, the common binary-address inputs sequentially select and route associated input data to the appropriate output of each section. The individual strobes permit activating or inhibiting each of the 4-bit sections as desired. Data applied to input 1C is inverted at its outputs and data applied at 2C is not inverted through its outputs. The inverter following the 1C data input permits use as a 3-to-8 line decoder or 1-to-8-line demultiplexer without external gating. See the truth tables for more details,

The DM54155/DM74155 has normal TTL "totempole" outputs. The DM54156/DM74156 has open collector outputs, but is otherwise identical to the DM54155/DM74155.

features

- 125 mW typical power dissipation
- 17 ns typical propagation delay for the DM54155/DM74155, 18 ns for the DM54156/ DM74156
- Pin compatible with SN54155/SN74155 and SN54156/SN74156

logic and connection diagrams



truth tables

2-LINE-TO-4-LINE DECODER OR 1-LINE-TO-4-LINE DEMULTIPLEXER

1		INPUTS			OUTE	PUTS	
SEL	ECT	STROBE	DATA				
В	Α	1G	1C	1Y0	1Y1	1Y2	1Y3
Х	X	Н	Х	Н	Н	Н	Н
L	L	L	Н	L	Н	Н	н
L	Н	L	Н	н	L	Н	н
Н	L	L	Н	н	Н	L	н
Н	Н	L	н	Н	Н	Н	L
Х	Х	Х	L	Н	Н	Н	н

		INPUTS			OUTF	UTS	
SEL	ECT	STROBE	DATA				
В	Α	2G	2C	2Y0	2Y1	2Y2	2Y3
Х	Х	Н	Х	Н	Н	Н	I
L	L	L	L	L	н	Н	н
L	Н	L	L	н	L	Н	н
н	L	L	L	н	Н	L	н
н	н	L	L	н	н	Н	L
Х	Х	X	Н	Н	Н	н	Н

3-LINE-TO-8-LINE DECODER TO 1-LINE-TO-8-LINE DEMULTIPLEXER

		NPL	ITS				OUT	PUTS			
SE	LEC	Т	STROBE OR DATA	(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)
C [†]	В	Α	G [‡]	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1Y3
X	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	L	Н	Н	Н	н	Н	н	н
L	L	н	L	Н	L	н	Н	н	Н	н	Н
L	Н	L	L	Н	н	L	Н	Н	н	Н	Н
L	Н	н	L	Н	Н	Н	L	н	Н	Н	н
Н	L	L	L	Н	н	Н	Н	L	Н	Н	Н
Н	L	н	L	н	н	Н	н	н	L	Н	н
Н	Н	L	L	н	н	Н	Н	Н	Н	L	Н
Н	Н	Н	L	Н	н	Н	Н	Н	Н	Н	L

[†]C = inputs 1C and 2C connected together

[‡]G = inputs 1G and 2G connected together

absolute maximum ratings (Note 1)

 Supply Voltage
 7V

 Input Voltage
 5 5V

 Output Voltage
 5.5V

 Operating Temperature Range
 DM54155,DM54156
 -55°C to +125°C

 DM74155,DM74156
 0°C to +70°C
 -65°C to +150°C

 Storage Temperature Range
 -65°C to +150°C
 300°C

electrical characteristics (Note 2)

PARAMET	ER	CONDI	TIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM54155,DM54156 DM74155,DM74156	V _{CC} = 4 5V V _{CC} = 4 75V		2 0			V
Logical "0" Input Voltage	DM54155,DM54156 DM74155,DM74156	V _{CC} = 4 5V V _{CC} = 4 75V				0 8	V
Logical "1" Output Voltage	DM54155 DM74155	$V_{CC} = 45V$ $V_{CC} = 475V$	Ι _{ΟυΤ} = -800 μΑ	2 4			V
Logical "1" Output Current	DM54156 DM74156	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{OUT} = 5 5V			250	μΑ
Logical "0" Output Voltage	DM54155,DM54156 DM74155,DM74156	V _{CC} = 4 5V V _{CC} = 4 75V	I _{OUT} = 16 mA			0 4	V
Logical "1" Input Current	DM54155,DM54156 DM74155,DM74156	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 2 4V			40	μΑ
	DM54155,DM54156 DM74155,DM74156	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 5 5V			1	mA
Logical "0" Input Current	DM54155,DM54156 DM74155,DM74156	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 0 4V		-10	-16	mA
Output Short Circuit Current (Note 3)	DM54155,DM54156 DM74155,DM74156	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	$V_{OUT} = 0V$ $V_{OUT} = 0V$	-20 -18	-32	-55	mA
Supply Current	DM54155,DM54156 DM74155,DM74156	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$			25	40	mA
Input Clamp Voltage	DM54155,DM54156 DM74155,DM74156	V _{CC} = 5 5V V _{CC} = 5 25V	I _{IN} = -12 mA		-1 0	-15	V

switching characteristics $V_{CC} = 5V$, $T_A = 25^{\circ}C$, N = 10

PARAMETER	FROM	то	LEVELS	TEST	DM54	155/DN	/174155	DM54	156/DM	74156	UNIT
PANAMETER	INPUT	OUTPUT	OF LOGIC	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONT
t _{pd1}	A, B, 2C, 1G, or 2G	Y	2			14	21		17	26	ns
t _{pd0}	A, B, 2C 1G, or 2G	Υ	2 '	0 50 5		19	30		19	30	ns
t _{pd1}	A or B	Y	3	$C_L = 50 \text{ pF},$ $R_L = 400\Omega$		18	27		22	33	ns
t _{pd0}	A or B	Y	3			17	26		18	27	ns
t _{pd1}	1C	Y	3			18	27		21	32	ns
t _{pd0}	1C	Y	3			17	26		18	27	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM54155,DM54156 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM74155,DM74156. All typicals are given for $V_{CC}=5.0V$ and $T_{A}=25^{\circ}C$.

Note 3: Only one output at a time should be shorted.



DM54166/DM74166(SN54166/SN74166) 8-bit shift register

general description

The DM54166/DM74166 is a parallel-in serial-in, serial-out eight-bit shift register containing a gated Clock, and overriding Clear. The parallel-in or serial-in modes are determined by the Shift/Load input. The truth table below indicates the operation.

During parallel loading shifting is prohibited. Clocking is accomplished on the rising edge of the clock pulse through a 2-input NOR gate, permitting one input to be used as a clock-inhibit

function. Holding either of the inputs high inhibits clocking. To prevent false clocking the clock inhibit input should be taken high only when the clock input is high.

features


Shift Frequency

35 MHz

■ Power Dissipation


360 mW

logic diagram



connection diagram

Dual-In-Line and Flat Package



truth table

SHIFT LOAD	FUNCTION
1	Serial In Serial Out
0	Parallel In Serial Out

absolute maximum ratings (Note 1) operating conditions

			MIN	MAX	UNITS
Supply Voltage	7V	Supply Voltage (VCC)			
Input Voltage	5 5V	DM54166	4 5	5 5	V
Output Voltage	5 5 V	DM74166	4.75	5 25	V
Storage Temperature Range	-65°C to +150°C	Temperature (T _A)			
Lead Temperature (Soldering, 10 sec)	300°C	DM54166	-55	+125	°C
		DM74166	0	70	°C

electrical characteristics (Note 2)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Mın		2			٧
Logical "0" Input Voltage	V _{CC} = Min				0.8	V
Logical "1" Output Voltage	V _{CC} = Min V _{IH} = 2V	$I_{OUT} = -800 \mu\text{A}$ $V_{1L} = 0.8V$	2 4			V
Logical "0" Output Voltage		$I_{OUT} = 16 \text{ mA}$ $V_{IL} = 0.8V$			0 4	V
Logical "1" Input Current	V _{CC} = Max	$V_{1N} = 2.4V$			40	μΑ
Input Current at Max Input Voltage	V _{CC} = Max	$V_{IN} = 5.5V$			1	mA
Logical "0" Input Current	V _{CC} = Max	V _{IN} = 0 4V	-16			mA
Output Short Circuit Current (Note 3)	V _{CC} = Max		-20 -18		-57	mA
Supply Current	V _{CC} - Max				104 116	mA
Input Clamp Voltage	V _{CC} = Min	$I_{IN} = -12 \text{ mA}$	-15			V
Propagation Delay to a Logical ''0'' from Clear to Output, $t_{\rm pd0}$	V _{CC} = 5 0V T _A = 25°C	$C_L = 50 \text{ pF, } R_L = 400\Omega$			35	ns
Propagation Delay to a Logical "0" from Clock to Output, t _{pd0}	V _{CC} = 5 0V T _A = 25°C	$C_{L} = 50 \text{ pF}, R_{L} = 400\Omega$			30	ns
Propagation Delay to a Logical "1" from Clock to Output, t _{pd1}	V _{CC} = 5 0V T _A = 25°C	$C_L = 50 \text{ pF}, R_L = 400\Omega$			26	ns
Maximum Clock Frequency	V _{CC} = 5 0V T _A = 25°C		25	35		MHz
Minimum Clock and Clear Pulse Width	V _{CC} - 5 0V	$T_A = 25^{\circ}C, C_L = 50 \text{ pF}$	20			ns
Data Setup Time	V _{CC} = 5 0V	$T_A = 25^{\circ}C, C_L = 50 \text{ pF}$	20			ns
Mode Control Setup Time t _{SETUP}	V _{CC} = 5 0V	$T_A = 25^{\circ}C, C_L = 50 \text{ pF}$	30			ns
Hold Time at Any Input, t _{HOLD}	V _{CC} = 5 0V	$T_A = 25^{\circ}C, C_L = 50 \text{ pF}$	0			ns

Note 1. "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM54166 and across the 0° C to $+70^{\circ}$ C range for the DM74166 All typicals are given for $V_{CC} = 5.0V$ and $T_{A} = 25^{\circ}$ C

Note 3: Only one output at a time should be shorted



DM54180/DM74180(SN54180/SN74180) 8-bit odd/even parity generator/checker

general description

The DM54180/DM74180 can both generate and check parity on eight bits of information. Separate inputs are provided which perform a two-fold purpose. They can be used to gate the outputs to a known state regardless of the conditions on the data inputs; and in addition they can be used for convenient expansion of longer words.

features

Typical propagation delay


30 ns

■ Typical power dissipation

180 mW


■ Ease of expansion

logic diagram



connection diagram

Dual-In-Line and Flat Package



truth table

NUMBER OF BIT "1"S AT DATA INPUTS	INPL	JTS	OUTPUTS			
	EVEN	ODD	EVEN	ODD		
Even Number	1	0	1	0		
Odd Number	1	0	0	1		
Even Number	0	1	0	1		
Odd Number	0	1	1	0		
Even or Odd	1	1	0	0		
Even or Odd	0	0	1	1		

absolute maximum ratings (Note 1) operating conditions

			IVITIN	WAX	UNITS
Supply Voltage	7 V	Supply Voltage (VCC)			
Input Voltage	5 5 V	DM54180	4 5	5 5	V
Storage Temperature Range	-65° C to $+150^{\circ}$ C	DM74180	4 75	5 25	V
Lead Temperature (Soldering, 10 sec)	300°C	Temperature (TA)			
		DM54180	-55	+125	°C
		DM74180	0	70	°C

electrical characteristics (Note 2)

	PARAMETER	CONDIT	IONS	MIN	TYP	MAX	UNITS
,	Logical "1" Input Voltage	V _{CC} = M _I n		2 0			V
	Logical "0" Input Voltage	V _{CC} = M·n				0.8	V
	Logical "1" Output Voltage	V _{CC} = Min	$I_{OUT} = -800 \mu\text{A}$	2 4			V
	Logical "0" Output Voltage	V _{CC} = Min	I _{OUT} = 16 mA			0 4	V
	Logical "1" Input Current	V _{CC} = Max					
	At Each Data Inputs (A to H) At Even or Odd Input		$V_{IN} = 2 4V$ $V_{IN} = 5 5V$ $V_{IN} = 2 4V$ $V_{IN} = 5 5V$			40 10 80 10	μΑ mA μΑ mA
	Logical "0" Input Current	V _{CC} = Max	$V_{IN} = 0.4V$				
	At Each Data Inputs (A to H) At Even or Odd Input					-1 6 -3 2	mA
	Output Short Circuit Current DM54180 (Note 3) DM74180	V _{CC} = Max	V _{OUT} = 0V	-20 -18		-55 -55	mA
	Supply Current DM54180 (Each Device) DM74180	V _{CC} = Max			36 6 36 6	49 56	mA
	Input Diode Clamp Voltage	V _{CC} = Mın	$I_{1N} = -12 \text{ mA}$ $T_A = 25^{\circ}\text{C}$			-15	V
	Parameter From Input To Output						
	t _{pd} 1 Data Even t _{pd0}	Odd Input Grounded	V _{CC} = 5 0V		40 45	60 68	ns ns
	t _{pd1} Data Odd t _{pd0}	Odd Impar Grounded	T _A = 25°C		32 25	48 38	ns ns
	^t _{pd1} Data Even t _{pd0}	Even Input Grounded	C _L = 50 pF		32 25	48 38	ns ns
	^t _{pd1} Data Odd t _{pd0}	Even input Grounded	F O = 10		40 45	60 68	ns ns
	t _{pd1} Even or Odd Even or Odd t _{pd0} Even or Odd Even or Odd				13 8	20 10	ns ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM54180, and across the 0° C to 70° C range for the DM74180. All typicals are given for V_{CC} = 5.0V and T_A = 25° C

Note 3: Only one output at a time should be shorted



DM54181/DM74181(SN54181/SN74181) arithmetic logic unit

general description

The DM54181/DM74181 (SN54181/SN74181) is a high-speed arithmetic logic unit (ALU)/function generator that has a complexity of 75 equivalent gates on a monolithic chip. This circuit performs 16 binary arithmetic operations on two 4-bit words as shown in the function table. These operations are selected by the four function-select lines (S_0 , S_1 , S_2 , S_3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in the device for fast, simultaneous carry generation with a group carry propagate (P) and carry generate (G) for the four bits in the package.

High speed arithmetic operations can be performed for up to N-bit words when the DM54181/DM74181 is used in conjunction with the DM54182/DM74182.

For example, the typical addition time for the DM54181/DM74181 is 24 ns for four bits. When expanding to 16-bit addition with the DM54182/DM74182, only 13 ns further delay is added so that the total addition time is 37 ns, or 2.3 ns per bit. One DM54182/DM74182 is needed for every 16 bits (four DM54181/DM74181 circuits).

If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output (C_{n+4}) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations

for small word lengths can be performed without external circuitry. The typical delay for the ripple carry is 12 ns for four bits. With a typical addition time of 24 ns for four bits, addition of two 8-bit words is accomplished typically in 36 ns when employing the ripple carry.

The DM54181 and DM54182 are characterized for operation over the full military temperature range of -55°C to 125°C; the DM74181 and DM74182 are characterized for operation from 0°C to 70°C.

features

- Full look-ahead for high-speed operations on long words
- Input clamping diodes minimize transmissionline effects
- Darlington outputs reduce turn-off time
- Arithmetic operating modes:

Addition

Subtraction

Shift operand A one position

Magnitude comparison

Plus twelve other arithmetic operations

Logic function modes:

Exclusive-OR

Comparator

AND, NAND, OR, NOR

plus ten other logical operations

- 24 ns typical add time for four bits
- 12 ns typical carry time for four bits

connection diagram and table

DM54181/DM74181 PIN DESIGNATIONS

DESIGNATION	PIN NOS	FUNCTION	DESIGNATION	PIN NOS	FUNCTION
$\overline{A}_3, \overline{A}_2, \overline{A}_1, \overline{A}_0$	19, 21, 23, 2	Word A Inputs	A=B	14	Comparator Output
$\overline{B}_3, \overline{B}_2, \overline{B}_1, \overline{B}_0$	18, 20, 22 1	Word B Inputs	P	15	Carry Propagate Output
$\overline{S}_3, \overline{S}_2, \overline{S}_1, \overline{S}_0$	3, 4, 5, 6	Function Select Inputs	C _{n+4}	16	Carry Output
C _n	7	Carry Input	Ğ	17	Carry Generate Output
м	8	Mode Control Input	Vcc	24	Supply Voltage
$\overline{F}_3, \overline{F}_2, \overline{F}_1, \overline{F}_0$	13, 11, 10, 9	Function Outputs	GND	12	GROUND

absolute maximum ratings (Note 1)

electrical characteristics (Note 2)

PARAMETER		со	NDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM54181 DM74181	V _{CC} = 4 5 V V _{CC} = 4 75V		2			V
Logical "0" Input Voltage	DM54181 DM74181	V _{CC} = 4 5V V _{CC} = 4 75V				08	v
Logical ''1'' Output Voltage	DM54181 DM74181	V _{CC} = 4 5V V _{CC} = 4 75V	V_{IH} = 2V, V_{IL} = 0 8V I_{OUT} = -800 μ A	24			V
Logical "0" Output Voltage	DM54181 DM74181	V _{CC} = 4 5V V _{CC} = 4 75V	V _{1H} = 2V, V _{1L} = 0 8V I _{OUT} = 16 mA			04	V
Logical "1" Input Current (Mode Input)	DM54181 DM74181	V _{CC} = 5 5V V _{CC} = 5 25V				40	μΑ
Logical "1" Input Current (Any \overline{A} or \overline{B} Input)	DM54181 DM74181	V _{CC} = 5 5V V _{CC} = 5 25V				120	μΑ
Logical "1" Input Current (Any S Input)	DM54181 DM74181	V _{CC} = 5 5V V _{CC} = 5 25V	$V_{IN} = 2.4V$			160	μΑ
Logical "1" Input Current (Carry Input)	DM54181 DM74181	V _{CC} = 5 5V V _{CC} = 5 25V				200	μΑ
Logical "1" Input Current (Any Input)	DM54181 DM74181	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 5 5V			1	mA
Logical "0" Input Current (Mode Input)	DM54181 DM74181	V _{CC} = 5 5V V _{CC} = 5 25V			-1	-16	mA
Logical "0" Input Current (Any \overline{A} or \overline{B} Input)	DM54181 DM74181	V _{CC} = 5 5V V _{CC} = 5 25V			-3	-48	mA
Logical "0" Input Current (Any S Input)	DM54181	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	$V_{IN} = 0.4V$		-39	-6 4	mA
Logical "0" Input Current (Carry Input)	DM54181	V _{CC} = 5 5V V _{CC} = 5 25V			-48	-8	, mA
Output Short Circuit Current (Note 3)	DM54181	V _{CC} = 5 5V V _{CC} = 5 25V	V _{OUT} = 0 V	-20 -18		-55 -57	mA
Supply Current – (GND All B _S & C _n , Other Inputs HIGH)	DM54181 DM74181	V _{CC} = 5 5V V _{CC} = 5 25V		-10	88 88	127 140	mA mA
GND All \overline{A}_S , \overline{B}_S & C_n , Other Inputs HIGH	DM54181	V _{CC} = 5 5V V _{CC} = 5 25V			92 92	135 150	mA mA
Input Clamp Voltage	DM54181	V _{CC} = 4 5V V _{CC} = 4 75V	I _{IN} = -12 mA		-1	-15	v
Propagation Delay to a Logical C_n to C_{n+4} , t_{pd0}	"0" from	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	Diff Mode (Note 4)		14	19	ns
Propagation Delay to a Logical C_n to C_{n+4} , t_{pd1}	"1" from	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	Diff Mode		9	18	ns
Propagation Delay to a Logical C _n to Any F, t _{pd0}	"0" from	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	Diff Mode		13	18	ns
Propagation Delay to a Logical C_n to Any \overline{F} , t_{pd1}	"1" from	V _{CC} = 5 0V T _A = 25°C	Diff Mode		11	19	ns
Propagation Delay to a Logical Any \overline{A} or \overline{B} to \overline{G} , t_{pd0}	"0" from	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	Diff Mode		15	25	ns
Propagation Delay to a Logical Any \overline{A} or \overline{B} to \overline{G} , t_{pdd}	"1" from	$V_{CC} = 5.0V$ $T_{\Delta} = 25^{\circ}C$	Diff Mode		12	25	ns
Propagation Delay to a Logical Any \overline{A} or \overline{B} to \overline{P} , t_{pd0}	"0" from	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	Diff Mode		17	25	ns
Propagation Delay to a Logical Any A or B to P, toda	"1" from	V _{CC} = 5 0V T _A = 25°C	Diff Mode		11	25	ns
, A or b to 1 , tpd1	"0" from	V _{CC} = 50V			14	34	

electrical characteristics (cont.)

PARAMETER	C	ONDITIONS	MIN	TYP	MAX	UNITS
Propagation Delay to a Logical "1" from Any \overline{A} or \overline{B} to \overline{F} , t_{pd1}	V _{CC} = 5V T _A = 25°C	Diff Mode		14	48	ns
Propagation Delay to a Logical ''0'' from Any \overline{A} or \overline{B} to Any \overline{F} , t_{pd0}	$V_{CC} = 5V$ $T_A = 25^{\circ}C$	Logic Mode M = 4 5V (Note 5)		14	34	ns
Propagation Delay to a Logical "1" from Any \overline{A} to \overline{B} to Any \overline{F} , t_{pd1}	$V_{CC} = 5V$ $T_A = 25^{\circ}C$	Logic Mode M = 4 5V		16	48	ns
Propagation Delay to a Logical "1" from Any \overline{A} to \overline{B} to $A=B$, t_{pd0}	V _{CC} = 5V T _A = 25°C	Diff Mode		26	48	ns
Propagation Delay to a Logical "0" from Any \overline{A} or \overline{B} to A = B , t_{pd1}	V _{CC} = 5V T _A = 25°C	Diff Mode		25	50	ns
Propagation Delay to a Logical "0" from C_n to C_{n+4} , t_{pd0}	$V_{CC} = 5V$ $T_A = 25^{\circ}C$	Sum Mode (Note 6)		14	19	ns
Propagation Delay to a Logical "1" from C_n to C_{n+4},t_{pd1}	$V_{CC} = 5V$ $T_A = 25^{\circ}C$	Sum Mode		9	18	ns
Propagation Delay to a Logical "0" from C_n to Any $\overline{F},\ t_{pd0}$	V _{CC} = 5V T _A = 25°C	Sum Mode		13	18	ns
Propagation Delay to a Logical "1" from C_n to Any \overline{F},t_{pd1}	$V_{CC} = 5V$ $T_A = 25^{\circ}C$	Sum Mode		12	19	ns
Propagation Delay to a Logical "0" from Any \overline{A} or \overline{B} to \overline{G} , t_{pd0}	V _{CC} = 5V T _A = 25°C	Sum Mode		16	19	ns
Propagation Delay to a Logical "1" from Any \overline{A} or \overline{B} to \overline{G} , t_{pd1}	$V_{CC} = 5V$ $T_A = 25^{\circ}C$	Sum Mode		13	19	ns
Propagation Delay to a Logical ''0'' from Any \overline{A} or \overline{B} to \overline{P} , t_{pd0}	V _{CC} = 5V T _A = 25°C	Sum Mode		17	25	ns
Propagation Delay to a Logical "1" from Any \overline{A} or \overline{B} to \overline{P} , t_{pd1}	V _{CC} = 5V T _A = 25°C	Sum Mode		12	19	ns
Propagation Delay to a Logical "0" from Any \overline{A} to \overline{B} to Any \overline{F} , t_{pd0}	V _{CC} = 5V T _A = 25°C	Sum Mode		15	32	ns
Propagation Delay to a Logical "1" from Any \overline{A} or \overline{B} to Any \overline{F} , t_{pot}	V _{CC} = 5V T _A = 25°C	Sum Mode		14	42	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM54181 and across the 0° C to 70° C range for the DM74181. All typicals are given for V_{CC} = 5.0V and T_A = 25° C.

Note 3: Only one output at a time should be shorted

Note 4: Diff Mode $S_1 = S_2 = 45V$, $S_0 = S_3 = M = 0V$

Note 5: Logic Mode $S_1 = S_2 = M = 45V$, $S_0 = S_3 = 0V$

Note 6: Sum Mode $S_0 = S_3 = 45V$, $S_1 = S_2 = M = 0V$.

truth table

TABLE OF ARITHMETIC OPERATIONS

1	UNC			OUTPUT FUNCTION							
S3	S2	S1	S0	LOW LEVELS ACTIVE	HIGH LEVELS ACTIVE						
L	L	L	L	F = A minus 1	F = A						
L	L	L	н	F = AB minus 1	F = A+B						
L	L	Н	L	F = AB minus 1	F = A+B						
L	L	Н	Н	F = minus 1 (2's complement)	F = minus 1 (2's complement)						
L	Н	L	L	F = A plus [A+B]	F ≈ A plus AB						
L	Н	L	Н	F = AB plus [A+B]	F = [A+B] plus AB						
L	Н	Н	L	F = A minus B minus 1	F = A minus B minus 1						
L	Н	Н	н	F = A+B	F = AB minus 1						
Н	L	L	L	F = A plus [A+B]	F = A plus AB						
н	L	L	н	F = A plus B	F = A plus B						
н	L	Н	L	F = AB plus [A+B]	F = [A+B] plus AB						
Н	L	Н	н	F = A+B	F = AB minus 1						
н	Н	L	L	F = A plus A [†]	F = A plus A [†]						
Н	н	L	н	F = AB plus A	F = [A+B] plus A						
н	Н	Н	L	F = AB plus A	F = [A+B] plus A						
н	Н	Н	Н	F = A	F = A minus 1						

With mode control (M) and Cnlow

†Each bit is shifted to the next more significant position

mode of operation

The DM54181/DM74181 has been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs $(S_0,\ S_1,\ S_2,\ S_3)$ with the mode control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in the function table and include exclusive-OR, NAND, AND, NOR, and OR functions.

The DM54181/DM74181 is designed with a Darlington output configuration (54H/74H type) to reduce the high-logic-level output impedance and thereby improve the turn-off propagation delay time. All outputs are rated at a normalized fanout of ten at the low logic level and increased to a fan-out of 20 at the high logic level. The increased high-logic-level fan-out allows the system designer more freedom in tying unused inputs to driven inputs.

The DM54181/DM74181 will accommodate activehigh or active-low data if the input carry and output carry are reinterpreted.

Active-high data: No input carry, $C_n = 1$ (HIGH logic level) No output carry, $C_{n+4} = 1$ (HIGH logic level) Active-low data: No input carry, $C_n = 0$ (HIGH logic level) No output carry, $C_{n+4} = 0$ (HIGH logic level)

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1 which requires an end-around or forced carry to provide A-B.

The DM54181/DM74181 can also be utilized as a comparator. The A = B output is internally decoded from the function outputs $(\overline{F}_0, \overline{F}_1, \overline{F}_2, \overline{F}_3)$ so that when two words of equal magnitude are applied at the \overline{A} and \overline{B} inputs, it will assume a highlevel state to indicate equality (A = B). The device should be in the subtract mode when performing this comparison. The A = B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the control lines at LHHL.

Active-high data: $C_{n+4}=1$ (HIGH logic level) $A\geq B$ $C_{n+4}=0$ (LOW logic level) A< B Active-low data: $C_{n+4}=1$ (LOW logic level) A>B $C_{n+4}=0$ (HIGH logic level) $A\leq B$

truth table (cont.)

TABLE OF LOGIC FUNCTIONS

	UNG			OUTPUT FO	UNCTION
S3	S2	S1	SO	NEGATIVE LOGIC	POSITIVE LOGIC
L	L	L	L	F = Ā	F = \widetilde{A}
L	L	L	н	F = AB	F = A+B
L	L	н	L	F = A+B	F = AB
L	L	н	н	F = Logical 1	F = Logical 0
L	Н	L	L	F = A+B	F = AB
L	н	L	н	F = B	F = B
L	н	н	L	F = A⊕B	F ≈ A⊕B
L	н	н	н	F = A+B	F = AB
н	L	L	L	F = AB	F = A+B
н	L	L	н	F = A⊕B	F = A⊕B
н	L	н	Ł	F = B	F = B
Н	L	н	н	F = A+B	F = AB
н	н	L	L	F = Logical 0	F = Logical 1
н	н	L	н	F = AB	F = A+B
Н	н	н	L	F = AB	F = A+B
Н	Н	Н	Н	F = A	F = A

With mode control (M) HIGH Cn irrelevant
For positive logic logical 1 = HIGH Voltage
logical 0 = LOW Voltage
For negative logic logical 1 = LOW Voltage
logical 0 = HIGH Voltage

switching parameter measurement information

DIFF MODE TEST TABLE FUNCTION INPUTS: S1 = S2 = 4 5V, S0 = S3 = M = 0V


	INPUT	OTHER SAME		OTHER DA	ATA INPUTS	OUTPUT
PARAMETER	UNDER TEST	APPLY 4 5V	APPLY GND	APPLY 4 5V	APPLY GND	TEST
tPLH tPHL	Ā	None	B	Remaining Ā	Remaining B, C _n	Any F
[†] PLH [†] PHL	B	Ā	None	Remaining A	Remaining B, C _n	Any F
tPLH tPHL	Ā	None	B	None	Remaining A and B, C _n	P
tPLH tPHL	B	Ā	None	None	Remaining A and B, Cn	P
^t PHL ^t PLH	Ā	B	None	None	Remaining A and B, C _n	G
^t PLH ^t PHL	B	None	Ā	None	Remaining A and B, Cn	Ğ
[†] PLH [†] PHL	Ā	None	B	Remaining A	Remaining B, C _n	A = B
^t PLH ^t PHL	B	A None Remaining Remaining B, Cn		Remaining B, C _n	A ≂ B	
^t PLH ^t PHL	Cn	None	None	All Ā and B	None	C _{n+4}

SUM MODE TEST TABLE FUNCTION INPUTS S0 = S3 = 4 5V, S1 = S2 = M = 0V

	INPUT	OTHER INPUT SAME BIT		OTHER DA	ATA INPUTS	OUTPUT
PARAMETER	TEST	APPLY 4 5V	APPLY GND	APPLY 4.5V	APPLY GND	UNDER TEST
[†] PLH [†] PHL	Ā	B None		Remaining Ā and B	Cn	Any F
^t PLH ^t PHL	B	Ā	None	Remaining Ā and B	Cn	Any F
^t PLH ^t PHL	Ā	B	None	None	Remaining \overline{A} and \overline{B} , C_n	P
^t PLH ^t PHL	B	Ā	None	None	Remaining Ā and B, C _n	P
[†] PLH [†] PHL	Ā	None	B	Remaining B	Remaining Ā, C _n	Ğ
^t PLH ^t PHL	B	None A Remaining B		Remaining Ā, C _n	Ğ	
^t PLH ^t PHL	C _n	None None		All Ā	AII B	Any F or C _{n+4}

LOGIC MODE TEST TABLE FUNCTION INPUTS S1 = S2 = M = 4 5V, S0 = S3 = 0V

DADAMETER	INPUT	OTHER SAME		OTHER	ОИТРИТ		
PARAMETER	UNDER TEST	APPLY 4 5V	APPLY GND	APPLY 4 5V	APPLY GND	TEST	
^t PLH ^t PHL	Ā	None	B	None	Remaining A and B, C _n	Any F	
[†] PLH [†] PHL	B	None	Ā	None	Remaining A and B, C _n	Any F	





DM54182/DM74182(SN54182/SN74182) look-ahead carry generator

general description

The DM54182/DM74182 (SN54182/SN74182) is a high-speed, look-ahead carry generator capable of anticipating a carry across four binary adders or group of adders. It is cascadable to perform full look-ahead across n-bit adders, with only 13 ns delay for each level of look-ahead. Carry, generate-carry, and propagate-carry functions are provided as enumerated in the pin designation table.

High speed arithmetic operations can be performed for up to N-bit words when the DM54181/DM74181 is used in conjunction with the DM54182/DM74182.

For example, the typical addition time for the DM54181/DM74181 is 24 ns for four bits. When expanding to 16-bit addition with the DM54182/DM74182, only 13 ns further delay is added so that the total addition time is 37 ns, or 2.3 ns per bit. One DM54182/DM74182 is needed for every 16 bits (four DM54181/DM74181 circuits).


Carry inputs and outputs of the DM54181/DM74181 are in their true form and the carry

propagate (\overline{P}) and carry generate (\overline{G}) are in negated form; therefore, the carry (input, outputs, generate, and propagate) functions of the look-ahead circuit are implemented in the compatible forms. Reinterpretations of carry functions at the DM54181/DM74181 are also applicable and compatible with the look-ahead package. Logic equations are:

$$\begin{array}{ll} C_{n+x} &=& G_0 + P_0 C_n \\ C_{n+y} &=& G_1 + P_1 G_0 + P_1 P_0 C_n \\ C_{n+z} &=& G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_n \\ \overline{G} &=& \overline{G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0} \\ \overline{P} &=& \overline{P_3 P_2 P_1 P_0} \end{array}$$


Inputs of the DM54182/DM74182 are diodeclamped to minimize transmission-line effects, and Darlington outputs are employed to improve turnoff times and reduce propagation delay times. Typically, the average carry time is 13 ns, and power dissipation is typically 180 mW or 11 mW per gate.

logic diagram



connection diagram and table

Dual-In-Line Package INPUTS OUTPUTS



DM54182/DM74182 PIN DESIGNATIONS

DESIGNATION	PIN NOS	FUNCTION	DESIGNATION	PIN NOS	FUNCTION
$\overline{G}_0,\overline{G}_1,\overline{G}_2,\overline{G}_3$	3, 1, 14, 5	Active LOW Carry Generate Inputs	Ğ	10	Active LOW Carry Generate Output
$\bar{P}_0, \bar{P}_1, \bar{P}_2, \bar{P}_3$	4, 2 15, 6	Active LOW Carry Propagate Inputs	P	7	Active LOW Carry Propagate Output
C _n	13	Carry Input	Vcc	16	Supply Voltage
C _{n+x} , C _{n+y} C _{n+z}	12, 11 9	Carry Outputs	GND	8	GROUND

absolute maximum ratings (Note 1)

electrical characteristics (Note 2)

PARAMETER		COI	NDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM54182 DM74182	V _{CC} = 4 5V V _{CC} = 4 75V		20			٧
Logical "0" Input Voltage	DM54182 DM74182	V _{CC} = 4 5V V _{CC} = 4 75V				0.8	V
Logical "1" Output Voltage	DM54182 DM74182	V _{CC} = 4 5V V _{CC} = 4.75V	I _O = -800 μA	2 4			v
Logical "0" Output Voltage	DM54182 DM74182	V _{CC} = 4 5V V _{CC} = 4 75V	I _O = 16 mA			0 4	v
Logical "1" Input Current (C _n Input)	DM54182 DM74182	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 2 4V			80	μΑ
Logical "1" Input Current (P 3 Input)	DM54182 DM74182	V _{CC} = 5.5V V _{CC} = 5.25V	V _{IN} = 2 4V			120	μΑ
Logical "1" Input Current $(\overline{P}_2 Input)$	DM54182 DM74182	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 2 4V			160	μΑ
Logical "1" Input Current $(\overline{P}_0, \overline{P}_1, \text{ or } \overline{G}_3 \text{ Input})$	DM54182 DM74182	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 2 4V			200	μΑ
Logical "1" Input Current $(\overline{\mathbb{G}}_0 \text{ or } \overline{\mathbb{G}}_2 \text{ Input})$	DM54182 DM74182	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 24V			360	μΑ
Logical "1" Input Current $(\overline{G}_1 \text{ Input})$	DM54182 DM74182	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 24V			400	μΑ
Logical "1" Input Current (Any Input)	DM 54 182 DM 74 182	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 5 5V			1	mA
Logical "0" Input Current (C _n Input)	DM54182 DM74182	V _{CC} = 5 5V V _{CC} = 5 25V				-3 2	mA
Logical "0" Input Current (P ₃ Input)	DM54182 DM74182	V _{CC} = 5 5V V _{CC} = 5 25V				-4 8	mA
Logical "0" Input Current (P ₂ Input)	DM54182 DM74182	V _{CC} = 5 5V V _{CC} = 5 25V) v =0.4V			-6 4	mA
Logical "0" Input Current $(\overline{P}_0, \overline{P}_1 \text{ or } \overline{G}_3 \text{ Input})$	DM54182 DM74182	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 0 4V			-8	mA
Logical "0" Input Current $(\overline{G}_0 \text{ or } \overline{G}_2 \text{ Inputs})$	DM54182 DM74182	V _{CC} = 5 5V V _{CC} = 5 25V				-14 4	mA
Logical "0" Input Current $(\overline{G}_1 \text{ Input})$	DM54182 DM74182	$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V}$				-16	mA
Output Short Circuit Current (Note 3)	DM54182 DM74182	V _{CC} = 5 5V V _{CC} = 5 25V		-40		~100	mA
Supply Current - All Outputs HIGH	DM54182 DM74182	V _{CC} = 5 5V V _{CC} = 5 25V			27		mA
Supply Current All Outputs LOW	DM54182 DM74182	V _{CC} = 5 5V V _{CC} = 5 25V			45 45	65 72	mA
Propagation Delay to a Logical Carry Input to Carry Output, t		V _{CC} = 5 0V T _A = 25°C	C_L = 50 pF, R_L = 400 Ω		14	22	ns
Propagation Delay to a Logical Carry Propagate Inputs (P_3 to Generate (\overline{G}) & Carry Propagate Outputs, t_{pd0}	Carry	V _{CC} = 5 0V T _A = 25°C	C_L = 50 pF, R_L = 400 Ω		11	22	ns
Propagation Delay to a Logical Carry Input to Carry Outputs,		V _{CC} = 5 0V T _A = 25°C	C_L = 50 pF, R_L = 400 Ω		11	17	ns
Propagation Delay to a Logical Carry Propagate Inputs (P_S) to Generate (\overline{G}) & (\overline{P}) Propagate,	Carry	V _{CC} = 5 0V T _A = 25°C	$C_L = 50 \text{ pF}, R_L = 400\Omega$		10	17	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM54182 and across the $0^{\circ}C$ to $+70^{\circ}C$ range for the DM74182. All typicals are given for V_{CC} = 5 0V and T_{A} = 25°C

Note 3: Only one output at a time should be shorted.



DM54184/DM74184(SN54184/SN74184) BCD-to-binary converter DM54185A/DM74185A(SN54185A/SN74185A) binary-to-BCD converter


general description

Both of these converters are mask options of the DM5488/DM7488 256-bit Read-Only Memories. In normal operation the least significant bit bypasses the converter since in all cases the binary and BCD LSB's are the same. Thus each device performs a 6-bit conversion.

When the enable input is taken to the logic "1" level all outputs go high. In addition, the unused states of the DM54184/DM74184 and the unused outputs of the DM54185A/DM74185A are programmed to be logical "1"'s.

connection diagram

Dual-In-Line and Flat Package



truth tables

DM54185A/DM74185A

(See Note A) (See Note B) BCD BINARY SELECT ENABLE WORDS D С В L L 4-5 L Н Н н н 8-9 Н 10-11 1 ı н н н Н Н Н Н L L L Н Н Н 18-19 20-21 L 22-23 н 24-25 L н 24-27 н Н н н Н 28-29 н н L L н 30-31 Н Н Ĺ L. L н 32 33 L L L 36-37 38-39 н Н

DM54184/DM74184 **BCD-to-Binary Converter**

OUTPUTS

INPUTS

ANY	Х	Х	Х	Х	Х		Н	Н
H = hig	h lev	el, L	= 1	ow	level,	X =	ırrelev	ant

Note A. Input conditions other than those shown produce high at outputs Y1 through Y5

Note B Outputs Y6, Y7, and Y8 are not used for BCD-to-binary conversion

Binary-to-BCD Converter														
BINARY		INI	PUTS	3						OUT	PUTS			
WORDS	В	NAF	RYS	ELE	СТ	ENABLE								
	E	D	С	В	Α	G	Y8	Y7	Y6	Υ5	Y4	Y3	Y2	Y1
0-1	L	L	L	L	L	L	Н	Н	L	L	L	L	L	L
2-3	L	L	L	L	н	L	н	Н	L	L	L	L	L	Н
4-5	L	L	L	Н	L	L	н	Н	L	L	L	L	Н	L
6-7	L	L	L	Н	н	L	Н	Н	L	L	L	L	Н	Н
8-9	L	L	Н	L	L	L	Н	Н	L	L	L	Н	L	L
10-11	L	L	Н	L	Н	L	Н	Н	L	L	н	L	L	L
12-13	L	L	Н	Н	L	L	Н	Н	L	L	Н	L	L	Н
14-15	L	L	Н	Н	Н	L	Н	Н	L	L	Н	L	Н	L
16-17	L	Н	L	L	L	L	Н	Н	L	L	Н	L	Н	Н
18-19	L	Н	L	L	Н	L	н	Н	L	L	Н	Н	L	L
20-21	L	Н	L	Н	L	Ł	Н	Н	L	Н	L	L	L	L
22-23	L	Н	L	Н	Н	L	Н	Н	L	Н	L	L	L	Н
24-25	L	Н	Н	L	L	L	н	Н	L	Н	L	L	Н	L
26-27	L	Н	Н	L	Н	L	н	Н	L	н	L	L	Н	Н
28-29	L	Н	н	н	L	L	Н	Н	L	Н	L	Η,	L	L
30-31	L	Н	н	Н	Н	L	Н	Н	L	Н	н	L	L	L
32-33	н	L	L	L	L	L	Н	Н	L	Н	н	L	L	Н
34-35	Н	L	L	L	Н	L	н	Н	L	Н	Н	L	Н	L
36-37	н	L	L	Н	L	L	н	Н	L	Н	н	L	Н	Н
38-39	Н	L	L	Н	Н	L	н	Н	L	Н	Н	Н	L	L
40-41	Н	L	н	L	L	L	Н	Н	н	L	L	L	L	L
42-43	Н	L	Н	L	Н	L	Н	н	Н	L	L	L	L	Н
44-45	Н	L	Н	Н	L	L	Н	Н	Н	L	L	L	Н	Ł
46-47	Н	L	Н	Н	Н	L	Н	Н	Н	L	L	L	Н	Н
48-49	н	Н	L	L	L	L	н	Н	н	L	L	H	L	L
50-51	н	Н	L.	L	Н	L	Н	н	Н	L	Н	L	L	L
52-53	Н	Н	L	Н	L	L	н	Н	. н	L	Н	L	L	Н
54-55	Н	Н	L	Н	Н	L	Н	Н	Н	L	Н	L.	Н	L
56-57	Н	Н	Н	L	L	L	Н	Н	Н	L	Н	L	Н	Н
58-59	н	Н	Н	L	Н	L	Н	Н	Н	L	Н	н	L	L
60-61	Н	Н	Н	Н	L	L	Н	Н	Н	Н	L	L	L	L
62-63	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	L	L	L	Н
ALL	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	н	Н

ANY

absolute maximum ratings(Note 1) operating conditions

			MIN	MAX	UNITS
Supply Voltage	7V	Supply Voltage (VCC)			
Input Voltage	5.5V	DM54184, DM54185A	4 5	5.5	V
Output Voltage	5.5V	DM74184, DM74185A	4.75	5.25	V
Storage Temperature Range Lead Temperature (Soldering, 10 sec)	-65°C to +150°C 300°C	Temperature (T _A)			
Edd Tomporature (Cordoning, 10 sec)	300 0	DM54184, DM54185A	-55	+125	°C
		DM74184, DM74185A	0	70	°C

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Min	20			V
Logical "0" Input Voltage	V _{CC} = Min			0.8	V
Logical "1" Output Current	$V_{CC} = Max, V_O = 5.5V$			100	μΑ
Logical "0" Output Voltage	V _{CC} = Min, I _O = 12 mA			0.4	V
Logical "1" Input Current	V _{CC} = Max, V _I = 24V			40	μΑ
	V _{CC} = Max, V ₁ = 5 5V			1	mA
Logical "0" Input Current	$V_{CC} = Max, V_1 = 0.4V$			-1.6	mA
Supply Current	V _{CC} = Max		50	80	mA
Input Clamp Voltage	V _{CC} = Min, I ₁ = - 12 mA			-1,5	V
Propagation Delay to a Logical ''0'' from Address to Output, t _{pd0}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$ $C_L = 15 pF$		32	50	ns
Propagation Delay to a Logical "0" from Enable to Output, t _{pd0}	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$ $C_L = 15 \text{ pF}$		34	50	ns
Propagation Delay to a Logical "1" from Address to Output, t _{pd1}	$V_{CC} = 5.0V$ $T_{A} = 25^{\circ}C$ $C_{L} = 15 \text{ pF}$		28	50	ns
Propagation Delay to a Logical "1" from Enable to Output, t _{pd1}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$ $C_L = 15 \text{ pF}$		27	50	ns

Note 1. "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM54184, DM54185A and across the 0° C to 70° C range for the DM74184, DM74185A All typicals are given for $V_{CC} = 5.0V$ and $T_{A} = 25^{\circ}$ C



DM54187/DM74187 (SN54187/SN74187) 1024-bit read only memory

general description

The DM54187/DM74187 is a custom-programmed read-only memory organized as 256 four-bit words. Selection of the proper word is accomplished through the eight select inputs. Two overriding memory enable inputs are provided; and when one is taken to the logical "1" state, it will cause all four outputs to go to the logical "1" state.

features


36 ns typical delay from address to output

- 20 ns typical delay from enable to output
- Open collector outputs for expansion


applications

- Microprogramming
- Code conversions
- Look-up tables
- Use for any memory where content is fixed

logic diagram



connection diagram



absolute maximum ratings (Note 1)

 Supply Voltage
 7V

 Input Voltage
 5.5V

 Output Voltage
 5.5V

 Operating Temperature Range
 -55°C to +125°C

 $\begin{array}{ccc} DM74187 & 0^{\circ}C \text{ to } +70^{\circ}C \\ \text{Storage Temperature Range} & -65^{\circ}C \text{ to } +150^{\circ}C \\ \text{Lead Temperature (Soldering, 10 sec)} & 300^{\circ}C \\ \end{array}$

electrical characteristics (Note 2)

PARAMETER	PARAMETER CONDITIONS		IDITIONS	MAX	TYP	MAX	UNITS
Logical "1" Input Voltage		$V_{CC} = 4.5V$ $V_{CC} = 4.75V$		2.0			٧.
Logical "0" Input Voltage		$V_{CC} = 4.5V$ $V_{CC} = 4.75V$				0.8	٧
Logical "1" Output Current	DM54187 DM74187	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _O = 5.5V			40	μΑ 🚿
Logical "0" Output Voltage		$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	I _O = 16 mA			0.4	V
Logical "1" Input Current		$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 2.4V			40	μΑ
1		$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 5.5V			1	mA
Logical "0" Input Current		$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 0.4V			-1.0	mA
Supply Current (each device)		$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	All Inputs at GND.		75	110	mA
Input Clamp Voltage		$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	I _{IN} = -12 mA			-1.5	V
Propagation Delay to a Logic Enable to Output, t _{pd0}	al "0" from	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C _L = 30 pF		20	30	ns
Propagation Delay to a Logic Address to Output, t _{pd0}	al "0" from	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C _L = 30 pF		37	60	ns
Propagation Delay to a Logic Enable to Output, t _{pd1}	al "1" from	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C _L = 30 pF		20	30	ns
Propagation Delay to a Logic Address to Output, t _{pd1}	al "1" from	V _{CC} = 5 0V T _A = 25°C	C _L = 30 pF		36	60	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to +125°C temperature range for the DM54187 and across the 0° C to 70° C range for the DM74187. All typicals are given for V_{CC} = 5 0V and T_A = 25° C.

ordering instructions

Programming instructions for the DM54187 or DM74187 are solicited in the form of a sequenced deck of 32 standard 80-column data cards providing the information requested under data card format, accompanied by a properly sequenced listing of these cards, and the supplementary ordering data. Upon receipt of these items, a computer run will be made from the deck of cards which will produce a complete truth table of the requested part. This truth table, showing output conditions for each of the 256 words, will be forwarded to the purchaser as verification of the input data as interpreted by the computer-automated design (CAD) program. This single run also generates mask and test program data; therefore, verification of the truth table should be completed promptly.

Each card in the data deck prepared by the purchaser identifies the eight words specified and describes the conditions at the four outputs for each of the eight words. All addresses must have all outputs defined and columns designated as "blank" must not be punched. Cards should be punched according to the data card format shown.

supplementary ordering data

Submit the following information with the data cards:

- a) Customer's name and address
- b) Customer's purchase order number
- c) Customer's drawing number.

data card format

Column

- 1- 3 Punch a right-justified integer representing the binary input address (000-248) for the first set of outputs described on the card.
 - 4 Punch a "-" (Minus sign)
- 5- 7 Punch a right-justified integer representing the binary input address (007-255) for the last set of outputs described on the card.
- 8-9 Blank

- 10-13 Punch "H", "L", or "X" for bits four, three, two, and one (outputs Y4, Y3, Y2, and Y1 in that order) for the first set of outputs specified on the card. H = highlevel output, L = low-level output, X = output irrelevant.
 - 14 Blank
- 15-18 Punch "H", "L", or "X" for the second set of outputs.
 - 19 Blank
- 20-23 Punch "H", "L", or "X" for the third set of outputs.
 - 24 Blank
- 25-28 Punch "H", "L", or "X" for the fourth set of outputs.
 - 29 Blank
- 30-33 Punch "H", "L", or "X" for the fifth set of outputs.
 - 34 Blank
- 35-38 Punch "H", "L", or "X" for the sixth set of outputs.
 - 39 Blank
- 40-43 Punch "H", "L", or "X" for the seventh set of outputs.
 - 44 Blank
- 45-48 Punch "H", "L", or "X" for the eighth set of outputs.
 - 49 Blank
- 50-51 Punch a right-justified integer representing the current calendar day of the month.
 - 52 Blank
- 53-55 Punch an alphabetic abbreviation representing the current month.
 - 56 Blank
- 57-58 Punch the last two digits of the current year.
 - 59 Blank
- 60-61 Punch "DM"
- 62-66 Punch the National Semiconductor part number 54187 or 74187.
- 67-70 Blank




DM54190/DM74190(SN54190/SN74190) up/down decade counter

general description


The DM54190/DM74190 is a four-bit up/down decade counter capable of being preset to any number from 0 through 9. A single Clock line is provided and depending upon the logic level on the down/up control, proper direction of counting is achieved. The flip flops are triggered on the positive-going transition of the clock providing that the Enable input is low. A logical 1 at the Enable input inhibits counting. Level changes at the Enable input should be made only when the Clock input is high. Information can be asynchronously entered by putting the desired logic levels on the Data inputs and then taking the Load input low. This may be done independent of the state of the clock.

Two outputs have been made available to perform the cascading function: ripple clock and maximum/ minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows. The ripple clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow condition exists. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

logic and connection diagrams



Dual-In-Line and Flat Package



operating modes

DOWN/UP	ENABLE	LOAD	MODE
X	Х	L	Parallel Load
×	н	Н	No Change
L	L	Н	Count Up
н	L	Н	Count Down

H = high level, L = low level, X = irrelevant

absolute maximum ratings(Note 1) operating conditions MAX UNITS Supply Voltage Supply Voltage (V_{CC}) Input Voltage DM54190 45 5.5V 5.5 DM74190 4.75 5.25 ٧ Output Voltage 5.5V -65°C to +150°C Temperature (T_A) Storage Temperature Range Lead Temperature (Soldering, 10 sec) 300°C DM54190 -55 +125 DM74190 0 70

electrical characteristics (Note 2)

PARAMETER		ONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Min		2			V
Logical ';0'' Input Voltage	V _{CC} = Min				0.8	V
Logical "1" Output Voltage	V _{CC} = Min V _{IH} = 2V	I _{OUT} = -800 μA V _{1L} = 0 8V	2 4			\ \ \
Logical "0" Output Voltage	V _{CC} = Min V _{1H} = 2V	I _{OUT} = 16 mA V _{IL} = 0 8V			04	v
Logical "1" Input Current at Maximum Input Voltage	V _{CC} = Max	V _{IN} = 5 5V			1	mA
Logical "1" Input Current at Any Input Except Enable	V _{CC} = Max	V _{IN} = 2 4V			40	μА
Logical "1" Input Current at Enable	V _{CC} = Max	V _{IN} = 2 4V			120	μΑ
Logical "O" Input Current at Any Input Except Enable	V _{CC} = Max	V _{IN} = 0 4V			-16	mA
Logical "0" Input Current at Enable	V _{CC} = Max	V _{IN} = 0 4V			-48	mA
Output Short Circuit Current (Note 3)	V _{CC} = Max	V _{OUT} = 0V	-20 -18		-65	mA
Supply Current (each device)	V _{CC} = Max			66	105	mA
Input Clamp Voltage	V _{CC} = Min	I _{IN} = -12 mA			-1 5	V
Propagation Delay to a Logical "0" from Load to Outputs, t _{pd0}	V _{CC} = 5 0V T _A = 25°C	C_L = 50 pF, R_L = 400 Ω		24	50	ns
Propagation Delay to a Logical "0" from Data to Output, t _{pd0}	V _{CC} = 5 0V T _A = 25°C	$C_L = 50 \text{ pF}, R_L = 400\Omega$		26	50	ns
Propagation Delay to a Logical "0" from Clock to Ripple Clock, t _{odo}	V _{CC} = 5 0V T _A = 25°C	C _L = 50 pF, R _L = 400Ω		16	24	ns
Propagation Delay to a Logical "O" from Clock to Outputs, t _{pd0}	V _{CC} = 5 0V T _A = 25°C	$C_L = 50 \text{ pF}, R_L = 400\Omega$		22	36	ns
Propagation Delay to a Logical "O" from Clock to Max/Min, todo	V _{CC} = 5 0V T _A = 25°C·	C_L = 50 pF, R_L = 400 Ω		21	52	ns
Propagation Delay to a Logical "0" from Down/Up to Ripple Clock, t _{pd0}	V _{CC} = 5 0V T _A = 25°C	C_L = 50 pF, R_L = 400 Ω		21	45	nş
Propagation Delay to a Logical "0" from Down/Up to Max/Min, t _{pd0}	V _{CC} = 5 0V T _A = 25°C	C_L = 50 pF, R_L = 400 Ω		16	33	ns
Propagation Delay to a Logical "1" from Load to Outputs, t _{pd1}	V _{CC} = 5.0V T _A = 25°C	C_L = 50 pF, R_L = 400 Ω	, ,	22	33	ns
Propagation Delay to a Logical "1" from Data to Outputs, t _{pd1}	V _{CC} = 5 0V T _A = 25°C	C_L = 50 pF, R_L = 400 Ω	·	12	22	ns
Propagation Delay to a Logical "1" from Clock to Ripple Clock, t _{pd1}	V _{CC} = 5 0V T _A = 25°C	$C_L = 50 \text{ pF}, R_L = 400\Omega$		14	20	ns
Propagation Delay to a Logical "1" from Clock to Outputs, t _{pd1}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C_L = 50 pF, R_L = 400 Ω		19	24	ns
Propagation Delay to a Logical "1" from Clock to Max/Min, t _{pd1}	V _{CC} = 5 0V T _A = 25°C	$C_L = 50 \text{ pF}, R_L = 400\Omega$		23	42	ns
Propagation Delay to a Lgoical "1" from Down/Up to Ripple Clock, t _{pd1}	V _{CC} = 5 0V T _A = 25°C	C_L = 50 pF, R_L = 400 Ω		22	45	ns
Propagation Delay to a Logical "1" from Down/Up to Max/Min, t _{od1}	V _{CC} = 5 0V T _A = 25°C	C _L = 50 pF, R _L = 400Ω		_. 14	33	ns
Maximum Clock Frequency f _{MAX}	V _{CC} = 5.0V T _A = 25°C	C_L = 50 pF, R_L = 400 Ω		20	25	MHz
Input Clock Frequency foLock				0	20	MHz
Width of Input Pulse tw(CLOCK)				25		ns
Width of Load Input Pulse tw(LOAD)				. 35		ns
Data Setup Time, t _{SETUP}				20		ns
Data Hold Time, tHOLD				0	1	ns

Note 1 "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2. Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DM54190 and across the 0°C to 70°C range for the DM74190. All typicals are given for V_{CC} = 5.0V and T_A = 25°C.

Note 3: Only one output at a time should be shorted




DM54191/DM74191(SN54191/SN74191) up/down binary counter

general description


The DM54191/DM74191 is an up/down binary counter capable of being preset to any number from 0 through 15. A single Clock line is provided and depending upon the logic level on the down/up control, proper direction of counting is achieved. The flip flops are triggered on the positive-going transition of the clock providing that the Enable input is low. A logical 1 at the Enable input inhibits counting. Level changes at the Enable input should be made only when the Clock input is high. Information can be asynchronously entered by putting the desired logic levels on the Data inputs and then taking the Load input low. This may be done independent of the state of the clock.

Two outputs have been made available to perform the cascading function: ripple clock and maximum/ minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows. The ripple clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow condition exists. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

logic and connection diagrams



Dual-In-Line and Flat Package



operating modes

DOWN/UP	ENABLE	LOAD	MODE
×	Х	L	Parallel Load
×	H .	H	No Change
Н	:	H	Count Up Count Down

H = high level, L = low level, X = irrelevant

Pin (16) = V_{CC} Pin (8) = GND

absolute maximum ratings (Note 1) operating conditions MIN MAX UNITS Supply Voltage Input Voltage Supply Voltage (V_{CC}) 7V 5.5V DM54191 4.5 5.5 **Output Voltage** 5.5V DM74191 4.75 5.25 Temperature (T_A) Storage Temperature Range -65°C to +150°C °c °c Lead Temperature (Soldering, 10 sec) 300°C DM54191 -55 +125 DM74191 0 70

electrical characteristics (Note 2)

PARAMETER		ONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} Min		2	1		V
Logical "0" Input Voltage	V _{cc} = Min		1		0.8	V
Logical "1" Output Voltage	V _{CC} = Min V _{IH} = 2V	I _{OUT} = -800 μA V _{IL} = 0 8V	2 4			v
Logical "0" Output Voltage	V _{CC} = 2V V _{IH} = 2V	I _{OUT} = 16 mA V _{IL} = 0 8V			0 4	v
Logical "1" Input Current at Maximum Input Voltage	V _{CC} = Max	V _{IN} = 5 5V			1	mA
Logical "1" Input Current at Any Input Except Enable	V _{CC} = Max	V _{IN} = 2 4V			40	μΑ
Logical "1" Input Current at Enable	V _{CC} = Max	V _{IN} = 2 4V			120	μΑ
Logical "0" Input Current at Any Input Except Enable	V _{CC} = Max	V _{IN} = 0 4V			-16	mA
Logical "0" Input Current at Enable	V _{CC} = Max	V _{IN} = 0 4V	1	}	-48	mA
Output Short Circuit Current (Note 3)	V _{CC} = Max	V _{OUT} = 0V	-20 -18		-65	mA
Supply Current (each device)	V _{CC} = Max		1	ł	105	mA
Input Clamp Voltage	V _{CC} = Min	I _{IN} = -12 mA	1		-15	v
Propagation Delay to a Logical "0" from Load to Outputs, t _{pd0}	V _{CC} = 5 0V T _A = 25°C	C _L = 50 pF, R _L = 400Ω		24	50	ns
Propagation Delay to a Logical "0" from Data to Output, t _{pd0}	V _{CC} = 5 0V T _A = 25°C	$C_L = 50 \text{ pF}, R_L = 400\Omega$,	26	50	ns
Propagation Delay to a Logical "0" from Clock to Ripple Clock, t _{pd0}	V _{CC} = 5 0V T _A = 25°C	C _L = 50 pF, R _L = 40052		16	24	ns
Propagation Delay to a Logical "0" from Clock to Outputs, t _{pd0}	V _{CC} = 5 0V T _A = 25°C	C _L = 50 pF, R _L = 400Ω		22	36	ns
Propagation Delay to a Logical "0" from Clock to Max/Min, t _{pdp}	V _{CC} = 5 0V T _A = 25°C	$C_L = 50 \text{ pF}, R_L = 400\Omega$		21	52	ns
Propagation Delay to a Logical "0" from Down/Up to Ripple Clock, t _{pd0}	V _{CC} = 5 0V T _A = 25°C	C _L = 50 pF, R _L = 400Ω		21	45	ns
Propagation Delay to a Logical "0" from Down/Up to Max/Min, t _{pd0}	V _{CC} = 5 0V T _A = 25°C	C_L = 50 pF, R_L = 400 Ω		16	33	ns
Propagation Delay to a Logical "1" from Load to Outputs, t _{pd1}	V _{CC} = 5 0V T _A = 25°C	C_L = 50 pF, R_L = 400 Ω		22	33	ns
Propagation Delay to a Logical "1" from Data to Outputs, t _{bd1}	V _{CC} = 5 0V T _A = 25°C	C _L = 50 pF, R _L = 400Ω		12	22	ns
Propagation Delay to a Logical "1" from Clock to Ripple Clock, t _{pd1}	V _{CC} = 5 0V T _A = 25°C	C_L = 50 pF, R_L = 400 Ω		, 14	20	ns
Propagation Delay to a Logical "1" from Clock to Outputs, t _{pd1}	V _{CC} = 5 0V T _A = 25°C	C _L = 50 pF, R _L = 400Ω		19	24	ns
Propagation Delay to a Logical "1" from Clock to Max/Min, t _{pd1}	V _{CC} = 5 0V T _A = 25°C	$C_L = 50 \text{ pF}, R_L = 400\Omega$		23	42	ns
Propagation Delay to a Logical "1" from Down/Up to Ripple Clock, tpd1	V _{CC} = 5.0V T _A = 25°C	C_L = 50 pF, R_L = 400 Ω		22	45	ns
Propagation Delay to a Logical "1" from Down/Up to Max/Min, t _{pd1}	V _{CC} = 5 0V T _A = 25°C	$C_L = 50 \text{ pF}, R_L = 400\Omega$		14	33	ns
Maximum Clock Frequency f _{MAX}	V _{CC} = 5.0V T _A = 25°C	C_L = 50 pF, R_L = 400 Ω	20	25		MHz
Input Clock Frequency foLock	1		0		20	MHz
Width of Input Pulse tw(CLOCK)			25	1		ns
Width of Load Input Pulse tw(LOAD)			35			ns
Data Setup Time, t _{SETUP}	1		20	1		ns
Data Hold Time, t _{HOLD}	1		1 0			ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DM54191 and across the 0°C to 70°C range for the DM74191 All typicals are given for V_{CC} +50°V and TA - 25°C.

Note 3: Only one output at a time should be shorted

- ---



DM54198/DM74198(SN54198/SN74198) 8-bit shift register

general description

The DM54198/DM74198 is an eight-bit shift register capable of being operated in four modes: (1) Parallel-Load, (2) Shift-Right, (3) Shift-Left, (4) Clock Inhibit (do nothing).

With inputs S_0 and S_1 at logic "1" levels the data on the A through H inputs will be entered on the next clock pulse. Whether shifting left or right, clocking occurs on the rising edge of the clock pulse. During loading shifting is inhibited. Cascading is accomplished by connecting the Shift-Right and Shift-Left inputs to the outputs of

 $\mathbf{Q_H}$ of the preceeding register or $\mathbf{Q_A}$ of the following register respectively. Clocking is inhibited when both mode control inputs are low. The mode control inputs should be changed only when the clock input is high.

features


Shift Frequency

35 MHz


■ Power Dissipation

360 mW

logic and connection diagrams



Dual In-Line and Flat Package



truth table

INP	JTS	MODE
S ₁	s ₀	WIODE
L	L	Inhibit Clock
L	Н	Shift Right
Н	L	Shift Left
Н	н	Parallel Load

1

absolute maximum ratings (Note 1) operating conditions

			MIN	MAX	UNITS	
Supply Voltage	7V	Supply Voltage (V _{CC})				
Input Voltage	5 5V	DM54198	4 5	5.5	V	
Output Voltage	5 5 V	DM74198	4 75	5 25	V	
Storage Temperature Range	–65°C to +150°C	Temperature (TA)				
Lead Temperature (Soldering, 10 sec)	300° C	DM54198	-55	+125	°C	
		DM74198	0	70	°C	

electrical characteristics (Note 2)

PARAMETER	С	ONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Min		2			V
Logical "0" Input Voltage	V _{CC} = Min				08	V
Logical ''1'' Output Voltage		$I_{OUT} = -800 \mu\text{A}$ $V_{IL} = 0.8V$	2 4			٧
Logical ''0'' Output Voltage	V _{CC} = Min V _{IH} = 2V	I _{OUT} = 16 mA V _{IL} = 0 8V		i	0 4	V
Logical "1" Input Current	V _{CC} = Max	$V_{1N} = 2.4V$			40	μΑ
Input Current at Maximum Input Voltage	V _{CC} = Max	V _{IN} = 5 5V			1	mA
Logical "0" Input Current	V _{CC} = Max	V _{IN} = 0 4V	-16			mA
Output Short Circuit Current (Note 3)	V _{CC} = Max	V _O = 0V	-20 -18		-57	mA
Supply Current (each device)	V _{CC} = Max			72	104 116	mA
Input Clamp Voltage	V _{CC} = Mın	$I_{1N} = -12 \text{ mA}$	-15			٧
Propagation Delay to a Logical "0" from Clear to Output, t _{pd0}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C_L = 50 pF, R_L = 400 Ω			35	ns
Propagation Delay to a Logical "0" from Clock to Output, t _{pd0}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C_L = 50 pF, R_L = 400 Ω			30	ns
Propagation Delay to a Logical "1" from Clock to Output, t _{pd1}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C_L = 50 pF, R_L = 400 Ω			26	ns
Maximum Clock Frequency	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$		25	35		MHz
Minimum Clock and Clear Pulse Width	V _{CC} = 5.0V	$T_A = 25^{\circ}C, C_L = 50 \text{ pF}$	20			ns
Data Setup Time	V _{CC} = 5.0V	$T_A = 25^{\circ}C, C_L = 50 \text{ pF}$	20			ns
Mode Control Setup Time t _{SETUP}	. V _{CC} = 5.0V	$T_A = 25^{\circ}C, C_L = 50 \text{ pF}$	30			ns
Hold Time at Any Input, tHOLD	V _{CC} = 5 0V	$T_A = 25^{\circ}C, C_L = 50 \text{ pF}$	0			ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55°C to $+125^{\circ}\text{C}$ temperature range for the DM54198 and across the 0°C to $+70^{\circ}\text{C}$ range for the DM74198 All typicals are given for $V_{\text{CC}} = 5.0\text{V}$ and $T_{\text{A}} = 25^{\circ}\text{C}$

Note 3: Only one output at a time should be shorted.



DM54199/DM74199(SN54199/SN74199) 8-bit shift register

general description

The DM54199/DM74199 is an 8-bit shift register capable of being operated in three modes. (1) Parallel-Load, (2) Shift-Right, (3) Inhibit Clock.

Parallel load is accomplished by applying the eight bits of data and taking the Shift/Load control input low when the clock input is not inhibited. Data appears as the output after the positive transition of the next clock pulse. During loading shifting is inhibited. Shifting is accomplished synchronously when Shift/Load is high and the clock input is not inhibited. Serial data is entered at the $J\!\cdot\!\overline{K}$ inputs. In order to cascade devices, connect the Ω_H output of one stage to the $J\!\cdot\!\overline{K}$

inputs (tied together) of the following stage. Both Clock and Clock Inhibit are identical in function and may be used interchangeably to serve as clock or a clock inhibit inputs Holding either high inhibits clocking; but when one is held low, the other will clock the register. Therefore the clock inhibit input should be changed from low to high only while the clock input is high.

features


■ Shift Frequency

35 MHz


■ Power Dissipation

360 mW

logic and connection diagrams



Dual-In-Line and Flat Package



truth table

	J-K INPUTS							
	UTS t _n	OUTPUT t _{n+1}						
J	ĸ	QA						
L	Н	Q _{An}						
L	L	L						
Н	н	Н						
Н	L	Q _{An}						

H = high level, L = low level NOTE A t_n = bit time before clock pulse NOTE B. t_{n+1} = bit time after clock pulse

absolute maximum ratings (Note 1) operating conditions

			IVITIN	WAX	OMITS	
Supply Voltage	7V	Supply Voltage (VCC)				
Input Voltage	√5 5 V	DM54199	4 5	55	V	
Output Voltage	5 5V	DM74199	4 75	5 25	V	
Storage Temperature Range	-65°C to +150°C	Temperature (T _A)				
Lead Temperature (Soldering, 10 sec)	300°C	DM54199	-55	+125	°C	
		DM74199	0	70	°C	

electrical characteristics (Note 2)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Mın		2			٧
Logical "0" Input Voltage	V _{CC} = Min				0.8	V
Logical "1" Output Voltage	V _{CC} = Min V _{IH} = 2V	$I_{OUT} = -800 \mu\text{A}$ $V_{1L} = 0.8V$	2 4			٧
Logical "0" Output Voltage	V _{CC} = Min V _{IH} = 2V	$I_{OUT} = 16 \text{ mA}$ $V_{IL} = 0.8V$			0 4	٧
Logical "1" Input Current	V _{CC} = Max	V _{IN} = 2 4V			40	μΑ
Input Current at Maximum Input Voltage	V _{CC} = Max	V _{IN} = 5 5V			1	mA
Logical "0" Input Current	V _{CC} = Max	V _{IN} = 0.4V	-16			mA
Output Short Circuit Current (Note 3)	V _{CC} = Max	V _{IN} = 0V	-20 -18		-57	mA
Supply Current (each device)	V _{CC} = Max			72	104 116	mA
Input Clamp Voltage	V _{CC} = Min	$I_{IN} = -12 \text{ mA}$	-15			V
Propagation Delay to a Logical ''0'' from Clear to Output, t _{pd0}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C_L = 50 pF, R_L = 400 Ω			35	ns
Propagation Delay to a Logical ''0'' from Clock to Output, t _{pd0}	V _{CC} = 5.0V T _A = 25°C	C_L = 50 pF, R_L = 400 Ω			30	ns
Propagation Delay to a Logical "1" from Clock to Output, t _{pd1}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C_L = 50 pF, R_L = 400 Ω			26	ns
Maxımum Clock Frequency	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$		25	35		MHz
Mınımum Clock and Clear Pulse Width	V _{CC} = 5 0V	$T_A = 25^{\circ}C, C_L = 50 \text{ pF}$	20			ns
Data Setup Time	V _{CC} = 5 0V	$T_A = 25^{\circ}C, C_L = 50 \text{ pF}$	20			ns
Mode Control Setup Time t _{SETUP}	V _{CC} = 5.0V	$\dot{T}_A = 25^{\circ} C, C_L = 50 \text{ pF}$	30			ns
Hold Time at Any Input, tHOLD	V _{CC} = 5.0V	$T_A = 25^{\circ}C, C_L = 50 \text{ pF}$	0			ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM54199 and across the 0°C to $+70^{\circ}$ C range for the DM74199. All typicals are given for V_{CC} = 5.0V and T_{A} = 25°C

Note 3: Only one output at a time should be shorted.





DM7090/DM8090 quad inverter/dual 2-input NAND buffer

general description

The DM7090/DM8090 optimizes the flexibility of the 16-pin package by providing two 2-input NAND gates and four inverters in the same package. The electrical specifications are totally compatible with all Series 54/74 devices.

schematic and connection diagrams





TOP VIEW

absolute maximum ratings (Note 1) operating conditions

			MIN	MAX	UNITS
Supply Voltage	7 0V	Supply Voltage (VCC)			
Input Voltage	5 5V	DM7090	4.5	5 5	V
Output Voltage	5.5V	DM8090	4 75	5.25	V
Storage Temperature Range Lead Temperature (Soldering, 10 sec)	-65°C to +150°C 300°C	Temperature (T _A) DM7090	-55	+125	°C
-		DM8090	-55	70	°Č

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Min	20			V
Logical "0" Input Voltage	V _{CC} = Min			08	v
Logical "1" Output Voltage	$V_{CC} = Min, V_{IN} = 0.8V, I_{OUT} = -400 \mu A$	2 4			V
Logical "1" Output Current					
Logical "0" Output Voltage	V _{CC} = Min, V _{IN} = 2 0V, I _{OUT} = 16 mA			0 4	٧
Logical "1" Input Current	V _{CC} = Max, V _{IN} = 24V			40	μΑ
	V _{CC} = Max, V _{IN} = 5 5V			1	mA
Logical "0" Input Current	$V_{CC} = Max, V_{IN} = 0.4V$			-16	mA
Output Short Circuit Current (Note 3)	V _{CC} = Max, V _{OUT} = 0 DM7090 DM8090	-20 -18		-55	mA
Supply Current — Logical "1" (each device)	$V_{CC} = Max, V_{IN} = 0$			11	mA
Logical "0"	V _{CC} = Max, V _{IN} = 5 0V			31	mA
Input Clamp Voltage	V _{CC} = 5 0V, I _{IN} = -12 mA, T _A = 25°C		-10	-15	V
Propagation Delay to a Logical "0" from Inputs to Outputs, t _{pd0}	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$		9	15	ns
Propagation Delay to a Logical "1" from Inputs to Outputs, t _{pd1}	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$		13	25	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM7090 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM8090. All typicals are given for $V_{CC} = 5$ 0V and $T_{A} = 25^{\circ}C$

Note 3: Only one output at a time should be shorted


DM7091/DM8091 quad 2-input NAND buffer

general description


The DM7091/DM8091 provides four 2-input gates each with a fan-out of 30, in the same package.

The electrical specifications are totally compatible with all Series 54/74 devices.

schematic and connection diagrams



Dual-In-Line and Flat Package



1.

absolute maximum ratings

operating conditions

			MIN	MAX	UNITS
Supply Voltage	7 OV	Supply Voltage (VCC)			
Input Voltage	5 5 V	DM7091	4 5	5 5	V
Output Voltage	5 5 V	DM8091	4 75	5 25	V
Storage Temperature Range	-65°C to +150°C 300°C	Temperature (TA)			
Lead Temperature (Soldering, 10 sec)	300 C	DM7091	-55	+125	°C
		DM8091	0	70	°C

electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Mın	2	,		V
Logical "0" Input Voltage	V _{CC} = Min			0.8	V
Logical "1" Output Voltage	V _{CC} = M _I n, V _{IN} = 0 8V, I _{OUT} = -1 2 mA	2.4			V
Logical "0" Output Voltage	V _{CC} = Min, V _{IN} = 2 0V, I _{OUT} = 48 mA			0 4	V
Logical "1" Input Current	$V_{CC} = Max$, $V_{IN} = 2.4V$ $V_{CC} = Max$, $V_{IN} = 5.5V$			40 1	μA mA
Logical "0" Input Current	V_{CC} = Max, V_{IN} = 0.4 V			-1.6	mA
Output Short Circuit Current (Note 3)	V _{CC} = Max	-18		-70	mA
Supply Current – Logical "1"	$V_{CC} = Max$, $V_{IN} = 0$			15	mA
Logical ''0''	$V_{CC} = Max$, $V_{IN} = 5 \text{ OV}$			46	mA
Input Clamp Voltage	V_{CC} = 5.0V, T_A = 25°C, I_{IN} = -12 mA		-10	-15	V
Propagation Delay to a Logical "0" from Any Input to Output, t _{pd0}	$V_{CC} = 5.0V$ $T_{A} = 25^{\circ}C$		8	15	ns
Propagation Delay to a Logical "1" from Any Input to Output, t _{pd1}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$		13	22	ns

Note 1 "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2 Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C to $+125^{\circ}$ C temperature range for the DM7091 and across the 0° C to 70° C range for the DM8091. All typicals are given for V_{CC} = 5 0V and T_{A} = 25° C

Note 3 Only one output at a time should be shorted



DM7092/DM8092 dual 5-input NAND gate

general description


The DM7092/DM8092 is a dual 5-input NAND gate utilizing TTL (Transistor-Transistor Logic). The device fills a gap in the standard 54/74 series in that it replaces two single 8-input gates (with tied inputs) or an assembly of smaller gates. Also either of the two 5-input gates can be used as a smaller gate.

features

- Series 54/74 compatibility
- No longer necessitates use of SN5430/SN7430 (eight-input-gate) for the five-input function
- Specifications identical to standard SN54XX/ SN74XX gate

logic and connection diagram

Dual-In-Line and Flat Package



absolute maximum ratings (Note 1)

 Supply Voltage
 7V

 Input Voltage
 5.5V

 Output Voltage
 5.5V

 Operating Temperature Range
 -55°C to +125°C

 DM7092
 -55°C to +125°C

 DM8092
 0°C to +70°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics (Note 2)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM7092 DM8092	V _{CC} = 4 5V V _{CC} = 4 75V	2 0			V
Logical "0" Input Voltage	DM7092 DM8092	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$			08	, v
Logical "1" Output Voltage	DM7092 DM8092	$V_{CC} = 45V$ $V_{CC} = 475V$ $I_{OUT} = -400 \mu\text{A}, V_{IN} = 0.8V$	2 4			٧
Logical "0" Output Voltage	DM7092 DM8092	$V_{CC} = 45V$ $V_{CC} = 475V$ $I_{OUT} = 16 \text{ mA}, V_{IN} = 2.0V$			0 4	٧
Logical "1" Input Current	DM7092 DM8092	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 2.4V$			40	μΑ
	DM7092 DM8092	$V_{CC} = 55V \ V_{CC} = 525V \ V_{IN} = 55V$			1	mA
Logical "0" Input Current	DM7092 DM8092	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 0.4V$			-16	mA
Output Short Circuit Current (Note 3)	DM7092 DM8092	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{OUT} = 0V$	-20 -18		-55	mA
Supply Current — Logical "1" (Each Device)	DM7092 DM8092	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 0V$		1	18	mA
Logical "0"	DM7092 DM8092	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 5.0V$		3	5 1	mA
Input Clamp Voltage		$V_{CC} = 5 \text{ oV}, I_{IN} = -12 \text{ mA}, T_A = 25^{\circ}\text{C}$			-15	V
Propagation Delay to a Logical	"0", t _{pd0}	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}, C = 50 \text{ pF}$		8	15	ns
Propagation Delay to a Logical	"1", t _{pd1}	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}, C = 50 \text{ pF}$		13	25	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM7092 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM8092. All typicals are given for $V_{CC}=5.0V$ and $T_{A}=25^{\circ}C$.

Note 3: Only one output at a time should be shorted.



DM7093/DM8093TRI-STATE quad buffer DM7094/DM8094TRI-STATE quad buffer

general description

The DM7093/DM8093 and DM7094/DM8094 are quad 2-input buffers which accept normal TTL or DTL input levels and have outputs which provide either normal low-impedance TTL output characteristics or a high impedance state. One of the two inputs to each buffer is used as a control line to gate the output into the high impedance state. The other input simply passes the non-inverted data through the buffer. The DM7093/DM8093 and DM7094/DM8094 differ only in the activating logic state of the control input. The DM7093/DM8093 provides the high impedance state when a logical "1" is applied to the control input; the DM7094/DM8094 operates similarly with a logical "0".

features

- Series 54/74 TTL and 930 DTL Compatible
- Same Pin Breakout as SN5400/SN7400 TTL and 946 DTL


- Up to 128 Buffers can be Connected to a Common Bus-Line
- 12 ns Propagation Delay
- High Capacitive Drive Capability
- Independent Control of each Buffer

This unique TRI-STATE concept allows outputs to be tied together and then connected to a common bus line. Normal TTL outputs cannot be connected due to the low-impedance logical "1" output current which one device would have to sink from the other. If however on all but one of the connected devices both the upper and lower output transistors are turned off, then the one remaining device in the normal low impedance state will have to supply to or sink from the other devices only a small amount of leakage current. This is exactly what occurs on the DM7093/DM8093 and DM7094/DM8094.

(Continued on following pages)

logic and connection diagram

Dual-In-Line and Flat Package



* Inverted on DM7093/DM8093 only

truth tables

DM7093/DM8093

DATA	CONTROL	OUTPUT
1	0	1
0	0	0
X	1	Hı∙Z

X = Irrelevant

DM7094/DM8094

DATA	CONTROL	OUTPUT
1	1	1
0	1	0
×	0	Hı-Z

X = Irrelevant

absolute maximum ratings

Supply Voltage Input Voltage 7V 5 5V Output Voltage 5.5V Time that two bus-connected devices may be in

Indefinite

opposite low impedance states simultaneously (5% duty cycle)

Storage Temperature Range Operating Temperature Range DM7093, DM7094 DM8093, DM8094 Lead Temperature (Soldering, 10 sec) -65° C to $+150^{\circ}$ C $-55^{\circ}C$ to $+125^{\circ}C$

0°C to +70°C 300°C

electrical characteristics (Note 1)

PAR	AMETERS		CONDITIONS	MIN (NOTE 3)	TYP	MAX (NOTE 3)	UNITS
Input Clamp Voltage	DM7093/94	V _{CC} = 45V	T 05°0	1,,,,,,,,,,			
mps. Gramp vortage	DM8093/94	V _{CC} = 45V V _{CC} = 475V	$T_A = 25^{\circ}C$, $I_{1N} = -12 \text{ mA}$			-15	V
	DM7093/94	V _{CC} = 45V					
Logical "1" Input Voltage	DM8093/94	V _{CC} = 4 75V		2 0	1		V
	D147000/04	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			Ì		
Logical "0" Input Voltage	DM7093/94 DM8093/94	V _{CC} = 4 5V V _{CC} = 4 75V			l	9.0	V
		1			l		
Logical "1" Input Current	DM7093/94	V _{CC} = 55V V _{CC} = 525V	V _{IN} = 2 4V	l		40	μA
	DM8093/94	V _{CC} = 5 25V			1	,,,	, mc
Logical "1" Input Current	DM7093/94	V _{CC} = 55V V _{CC} = 525V	V - 5 EV				
Logical 1 input current	DM8093/94	V _{CC} = 5 25V	VIN = 9 5 V			1	mA
Logical "0" Input Current	DM7093/94	Vcc = 55V				-	
(Control Input Only)	DM8093/94	V _{CC} = 55V V _{CC} = 525V	V _{IN} = 0 4V		1	-16	mA
					İ	{	
Logical "0" Input Current	DM7093/94	V _{CC} = 55V	V _{CONTROL} = 2 0V (DM7093/80 0 8V (DM7094/80	93)		-40	μΑ
(Data Input Only)	DM8093/94	V _{CC} = 5 5V V _{CC} = 5 25V	$V_{IN} = 0.4V$ $V_{CONTROL} = 0.8V (DM7093/80)$	93)	}	-16	mA
			V _{IN} = 0.4V V _{CONTROL} = 0.8V (DM7093/80 2.0V (DM7094/80	94)		Ì	
	DM7093/94	Va. = 4 5V	L = -2 0 mΔ				
Logical "1" Output Voltage	DM8093/94	Vcc = 4.75V	I _o = -2 0 mA I _o = -5 2 mA	2 4		j	V
		1				1	
Logical "0" Output Voltage	DM7093/94 DM8093/94	V _{CC} = 45 V _{CC} = 475	I _o = 16 mA			04	v
	DIM8093/94						
Output Short Current	DM7093/94	V _{CC} = 5 5V V _{CC} = 5 25V	V_ = 0V	-30	-45	-70	mA
(Note 2)	DM8093/94	V _{CC} = 5 25V		-28	-45	-70	,,,,,
Supply Current	DM7093	V _{CC} = 55V			l		
Supply Current	DM8093	V _{CC} = 5 5V V _{CC} = 5 25V			}	54	mA
	DM7094	V _{CC} = 5 5V			1		
Supply Current	DM8094	V _{CC} = 5 25V		,]	62	mA
	DM7093/94	V _{CC} = 55V	V = 2	41/	ļ	40	
Output Disable Current	DM8093/94	V _{CC} = 5 25V	$\frac{V_o = 2}{V_o = 0}$	4V	 	-40	μA μA
			.,	1		1.0	μ
V _{CC} Clamp		V _{CC} = 0V I _o = 12 mA				15	٧
		1		Ì		1	
Ground Clamp		V _{cc} = 0V			ì	-15	V
		I _o = -12 mA				"	•
f	DM7093/8093	V _{CC} = 5 0V			12	23	ns
t _{pd1}	DM7094/8094	T _A = 25°C			12	23	ns
	DM7093/8093	V _{CC} = 5 0V			12	18	ns
t _{pd0}	DM7094/8094	T _A = 25°C			12	18	ns
		İ					
t _{1H}	DM7093/8093	V _{cc} = 5 0V			5	10	ns
***	DM7094/8094	T _A = 25°C			12	18	ns
	DM7093/8093	V _{CC} = 5 0V			14	24	ns
t ₀ н	DM7094/8094	T _A = 25°C			18	29	ns
	DM7093/8093	V _{CC} = 5 0V			14	21	ns
t _{H1}	DM7094/8094	T _A = 25°C			14	21	ns
	DM7002/0000				j	J	
t _{HO}	DM7093/8093 DM7094/8094	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$			13	25 25	ns ns
	DW/094/8094	1A = 25 C			L '3	L 25	ns

NOTE 1: Unless otherwise specified the min-max limits across the -55° C to $+125^{\circ}$ C temperature range for the DM7093 & DM7094 and across the 0° C to 70° C temperature range for the DM8093 & DM8094. All typicals are given for VCC = 5 0V and TA = 25° C

NOTE 2. Only one output at a time should be shorted

NOTE 3. MIN and MAX values refer to the absolute values

general description (cont.)

A typical system connection is shown in Figure 1 While true that in a TTL system open-collector gates could be used to perform the logic function of these TRI-STATE elements, neither waveform integrity nor optimum speed would be achieved. The low output impedance of the DM7093/DM8093 and DM7094/DM8094 provides good capacitance drive capability and rapid transition from the logical "0" to logical "1" level thus assuring both speed and waveform integrity.

It is possible to connect as many as 128 devices to a common bus-line and still have adequate drive capability to allow fan-out from the bus. The example shown in Figure 2 indicates how this guarantee can be made under worst-case conditions.

Another advantage of these buffers is that in the high impedance state their inputs do not present the normal loading to the driving device. This is significant when it is desirable to transmit in both

directions over a common line. Figure 3 illustrates such a system. Assume one device in group A is driving the bus-line; and the gates at B are receiving the signals. All outputs at C and D are gated into the high-impedance state. Normally the fanout from the driving gate at A would be calculated at 4-2 from B and 2 from D, plus additional slight loading from those outputs in the high impedance state. But since the logical "0" input current on D's inputs deliver only 40 μA when these devices are gated into the high impedance state, the loading is significantly reduced. It's true that the logical "1" fan-out remains the same (40 μ A times the number of inputs and high-impedance-state outputs). However since the logical "1" fan-out capability of these tri-state devices is 130 while the logical "0" fan-out capability is only 10, it is obvious that the logical "0" fan-out is the limiting item and that a significant increase in the number of inputs which can be tied to the bus-line can be achieved by reducing the number of ~1.6 mA logical "0" loads.




FIGURE 1




FIGURE 2




FIGURE 3



DM7095/DM8095,DM7097/DM8097 TRI-STATE® hex buffers DM7096/DM8096,DM7098/DM8098 TRI-STATE hex inverters

general description

Each of the devices described herein are used to convert standard TTL or DTL outputs to TRI-STATE outputs. The DM7095/DM8095 and the DM7097/DM8097 do so with no logic inversion; the DM7096/DM8096 and DM7098/DM8098 provide the logical opposite of the input signal. The DM7095/DM8095 and DM7096/DM8096 control all six devices from common inputs; the DM7097/DM8097 and DM7098/DM8098 control

four devices from one input and two from another input.


features

- Maximum package utilization
- Typical power dissipation
 DM7095/DM8095, DM7097/DM8097 325 mW
 DM7096/DM8096, DM7098/DM8098 295 mW
- Typical propagation delay


15 ns

connection diagrams (Dual-In-Line and Flat Packages)


DM7095/DM8095




DM7096/DM8096



DM7097/DM8097



DM7098/DM8098



truth tables

DM7095/DM8095

	DISABLE DIS ₁	INPUT DIS ₂	INPUT	ОИТРИТ
ı	0	0	0	0
	0	0	1	1
	0	1	X	H-z
	1	0	×	H-z
	1	1	×	H-z

DM7096/DM8096

DISABLE DIS ₁	INPUT DIS ₂	INPUT	ОИТРИТ
0	0	0	1
0	0	1	0
0	1	X	H-z
1	0	Х	H-z
1	1	Х	H-z

DM7097/DM8097

DISABLE DIS ₄	INPUT DIS ₂	INPUT	ОИТРИТ
0	0	0	0
0	0	1	1
l x	1	X	H-z*
1	x	X	H-z**

DM7098/DM8098

DISABLE DIS ₄	INPUT DIS ₂	INPUT	ОИТРИТ
0	0	0	1
0	0	1	0
×	1	х	H-z*
1	X	×	H-z**

^{*}Output 5-6 only

**Output 1-4 only

X = Irrelevant

absolute maximum ratings (Note 1) operating conditions

Supply Voltage	7V
Input Voltage	5.5 V
Output Voltage	5.5V
Storage Temperature Range	–65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C
Time that 2 bus-connected devices	
low-impedance states simultaneously	Indefinite

	MIN	MAX	UNITS
Supply Voltage (V _{CC})			
DM7095/6/7/8	4.5	5.5	V
DM8095/6/7/8	4.75	5.25	V
Temperature (TA)			
DM7095/6/7/8	-55	+125	°c
DM8095/6/7/8	0	70	°C

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Min T _A = 25°C	2 0			٧
Logical "0" Input Voltage	V _{CC} = Min			0.8	V
Logical "1" Output Voltage DM7095/6/7/8 DM8095/6/7/8	$V_{CC} = M_{IN}$ $I_{O} = -2.0 \text{ mA}$ $I_{O} = -5.2 \text{ mA}$	24			V
Logical "1" Output Current Logical "0" Output Voltage	V _{CC} = Min I _O = 32 mA			04	V
Third State Input Current	$V_{CC} = Max$ $V_{IN} = 0.5V$ $DIS = 2.0V$			-40	μΑ
Third State Output Current	$V_{CC} = Max V_O = 24V$ $V_O = 04V$			40 -40	μA μA
Logical "1" Input Current	$V_{CC} = Max$ $V_{IN} = 2.4V$ $V_{IN} = 5.5V$			40 1	μA mA
Logical "0" Input Current	$V_{CC} = Max$ $V_{IN} = 0.4V$ DIS = 0.4V			-16	mA
Output Short Circuit Current (Note 3)	V _{CC} = Max V _O = 0V	-40	-80	-115	mA
DM7095/7 Supply Current DM8095/7 (each device) DM7096/8	V _{CC} = Max		65	85	mA
DM8096/8			59	77	
Input Clamp Voltage	V _{CC} = Min I _{IN} = -12 mA			-15	V
Output V _{CC} Clamp Voltage	$V_{CC} = 0V$ $I_O = 12 \text{ mA}$			15	٧
Output Ground Clamp Voltage	$V_{CC} = 0V I_{O} = -12 \text{ mA}$			-15	٧
Propagation Delay to a DM7095/7 DM8095/7 Logical "0" from Data DM7096/8	$V_{CC} = 5 \text{ OV}$ $T_{A} = 25^{\circ} \text{C}$		14	22	ns
Input to Output, t _{pd0} DM8096/8			10	16	ns
Propagation Delay to a DM7095/7 Logical "1" from Data DM7096/8	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$		10	16	ns
Input to Output, t _{pd1} DM7096/8 DM8096/8			11	17	ns
Delay from Disable Input to High Impedance State (from Logical "1" Level), t _{1H}	$V_{CC} = 5 \text{ OV}$ $T_{A} = 25^{\circ}\text{C}$		6	11	ns
Delay from Disable Input to High Impedance State (from Logical "0" Level), t _{OH}	$V_{CC} = 5 \text{ OV}$ $T_{A} = 25^{\circ}\text{C}$		16	27	ns
Delay from Disable Input to Logical "1" Level (from High Impedance State), t _{H1}	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$		21	35	ns
Delay from Disable Input to Logical "0" Level (from High Impedance State), tho	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$		24	37	ns

Note 1 "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2. Unless otherwise specified min/max limits apply across the -55°C to $+125^{\circ}\text{C}$ temperature range for the DM7095/6/7/8 and across the 0°C to 70°C range for the DM8095/6/7/8 All typicals are given for $V_{CC} = 5$ 0V and $T_{A} = 25^{\circ}\text{C}$.

Note 3. Only one output at a time should be shorted



DM7121/DM8121 TRI-STATE eight channel digital multiplexer general description

The DM7121/DM8121 multiplexes digital signals from eight lines to one line. Two outputs provide either true or complement information. Three select lines determine which of the eight input lines are routed to the output. A strobe input is provided which when taken to the logical "1" state overrides all other inputs and places the outputs in a defined state.


This unique state turns off both upper and lower output transistors thus presenting a high impedance state and allowing numerous outputs to be connected to a common bus-line. Only one device at a time may be in the normal output state when connected in this manner. The logical "O" state on the strobe line was selected as the level which

places the device in the normal output state, because the logical "0" state is usually the unique state which occurs on such devices as the SN5442/SN7442 and SN54154/SN74154 decoders

features


- Performs parallel-to-serial conversion
- Pin compatible with SN54151/SN74151
- Strobe over-ride
- 15 ns typical propagation delay
- 150 mW typical power dissipation
- Outputs can be connected to a common bus-line

logic diagram



connection diagram

Dual-In-Line and Flat Package



truth table

	INPUTS										OUTPUTS		
С	В	Α	STROBE	D ₀	D ₁	D ₂	D ₃	D4	D ₅	D ₆	D ₇	Υ	W
Х	х	х	₁ 1	х	×	х	х	х	×	х	х	Hı Z	Hı Z
0	0	0	*50	0	×	×	х	х	×	×	×	0	1
0	0	0	0	1	×	х	х	×	х	х	×	1	0
0	0	1	0	×	0	×	х	×	×	х	×	0	1
0	0	1	0	х	1	×	х	×	×	х	×	1	0
0	1	0	0	х	×	0	х	×	×	×	×	0	1
0	1	0	0	х	×	1	х	×	×	x	×	1	0
0	1	1	0	х	х	x	0	×	×	х	х	0	1
0	1	1	0	х	×	×	1	×	×	×	×	1	0
1	0	0	0	х	×	×	х	0	×	x	×	0	1
1	0	0	0	х	×	×	х	1	×	×	×	1	0
1	0	1	0	×	×	×	х	×	0	×	×	0	1
1	0	1	0	х	×	×	×	×	1	×	×	1	0
1	1	0	0	×	×	×	×	×	×	0	×	0	1
1	1	0	0	×	×	×	х	×	×	1	×	1	0
1	1	1	0	×	×	×	х	×	×	×	0	0	1
1	1	1	0	×	×	×	х	×	×	×	1	1	0

absolute maximum ratings (Note 1)

 Supply Voltage
 7V

 Input Voltage
 5.5V

 Output Voltage
 5.5V

 Operating Temperature Range
 DM7121
 -55°C to +125°C

 DM8121
 0°C to 70°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics (Note 2)

PARAMETER		С	ONDITIONS	MIN	TYP	MAX	UNITS
Logical ''1'' Input Voltage	DM7121 DM8121	V _{CC} = 4 5V V _{CC} = 4 75V		2			V
Logical "0" Input Voltage	DM7121 DM8121	V _{CC} = 4 5V V _{CC} = 4 75V				0.8	V
Logical "1" Output Voltage	DM7121 DM8181	V _{CC} = 4 5V V _{CC} = 4 75V	$I_{OUT} = -2 \text{ mA}$ $I_{OUT} = -5.2 \text{ mA}$	2 4			V
Logical "0" Output Voltage	DM7121 DM8121	V _{CC} = 4 5V V _{CC} = 4 75V	I _{OUT} = 16 mA			0 4	V
Logical "1" Input Current	DM7121 DM8121	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 2 4V			40	μΑ
	DM7121 DM8121	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 5 5V			1	mA
Logical "0" Input Current	DM7121 DM8121	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 0 4V			-16	mA
Output Short Circuit Current (Note 3)	DM7121 DM8121	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$		-20 -18		-55 -55	mA
Supply Current	DM7121 DM8121	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$			31	51	mA
Input Clamp Voltage	DM7121 DM8121	$\frac{V_{CC} = 4.5V}{V_{CC} = 4.75V}$	$T_A = 25^{\circ}C$, $I_{1N} = -12 \text{ mA}$			-15	V
Output V _{CC} Clamp Voltage	DM7121 DM8121	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	$I_{O} = \pm 12 \text{ mA}, T_{A} = 25^{\circ}\text{C}$			V _{CC} + 1 5	٧
Output Ground Clamp Voltage	DM7121 DM8121		$I_{O} = -12 \text{ mA}, T_{A} = 25^{\circ}\text{C}$			-15	V
Third State Output Current	DM7121 DM8121	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _O = 2 4V or 0 4V	-40		40	μΑ
Propagation Delay Time to Logical "1" from A,B,C or D		V _{CC} = 5 0V, C	$_{L}$ = 15 pF, R $_{L}$ = 400 Ω		18	36	ns
Propagation Delay Time to Logical "0" from A,B,C or D		V _{CC} = 5 0V, C	$_{L}$ = 15 pF, R $_{L}$ = 400 Ω		21	33	ns
Propagation Delay Time to Logical ''1'' from Strobe		$V_{CC} = 5 \text{ oV, C}$	$_{L}$ = 15 pF, R $_{L}$ = 400 Ω		17	30	ns
Propagation Delay Time to Logical "0" from Strobe		V _{CC} = 5 0V, C	$_{L}$ = 15 pF, R $_{L}$ = 400 Ω		18	27	ns
Delay from Strobe to High Impo State (from Logical "1" Level)		$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$	to Y Output		4	8 8	ns
Delay from Strobe to High Impostate (from Logical "0" Level),		$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$	W Output to Y Output		15 14	30 28	ns
Delay from Strobe to Logical "' (from High Impedance State), t _i	1" Level	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$	W Output to Y Output		15 15	30 30	ns
Delay from Strobe to Logical "C (from High Impedance State), t _i		$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$	to Y Output		19 18	38 36	ns

Note 1 "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2. Unless otherwise specified min /max limits apply across the –55°C to ±125°C temperature range for the DM7121 and across the 0°C to 70°C range for the DM8121. All typicals are given for V_{CC} = 50 V and T_A = 25°C

Note 3 Only one output at a time should be shorted



DM7123/DM8123 TRI-STATE ® quad 2-input multiplexer

general description


The DM7123/DM8123 consists of four 2-input multiplexers with common input select logic and common output disable circuitry. It allows two groups of four bits each to be multiplexed to four parallel outputs. When the Enable input is at the logical "0" level the outputs are conventional TTL. However, when a logical "1" is applied, the outputs assume a high-impedance state. Both upper and lower output transistors are turned off and the resulting condition allows many devices to be connected to a common bus line without loading down or being loaded down by other devices on the line.

The DM7123/DM8123 is pin compatible and functionally compatible with the FSC 9322 and the SN54157/SN74157 except for the TRI-STATE capability.

features


- Typically 10 ns from data to output
- Power dissipation 200 mW typ
- TRI-STATE outputs
- Pin compatible with FSC 9322 and SN54157/ SN74157
- Diode clamped inputs

logic diagram



connection diagram

Dual-In-Line and Flat Package



truth table

ENABLE	SELECT	INP I ₀	UT I ₁	OUTPUT
1	Х	Х	Х	Hı-Z State
0	1	×	0	0
0	1	×	1	1
0	0	0	Х	0
0	0	1	X	1

1

absolute maximum ratings (Note 1)

Supply Voltage 7V
Input Voltage 5.5V
Output Voltage 5.5V
Operating Temperature Range

DM7123

Storage Temperature Range Lead Temperature (Soldering, 10 sec)

300°C

electrical characteristics (Note 2)

PARAMETER			CONDITIONS	MIN	TYP	MAX	UNITS	
Logical "1" Input Voltage	DM7123 DM8123	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$		2.0			V	
Logical "0" Input Voltage	DM7123 DM8123	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$.8	V	
Logical "1" Output Voltage	DM7123 DM8123	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	$I_{OUT} = -2.0 \text{ mA}, V_{IN} = .2V$ $I_{OUT} = -5.2 \text{ mA}, V_{IN} = .2V$	2.4			v	
Logical "0" Output Voltage		$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	I_{OUT} = 16 mA, V_{IN} = 8V			.4	V	
Third State Output Current		$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	$0.40 \le V_{OLH} \le 2.4V$ V_{IN} (Enable) = 2V	-40		40	μΑ	
Logical "1" Input Current	DM7123 DM8123	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 2 4V			40	μΑ	
		$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 5.5V			1	mA	
Logical "0" Input Current	DM7123 DM8123	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 0.4V		-1.0	-16	mA	
Output Short Circuit Current (Note 3)	DM7123 DM8123	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 4.5V	-30	-50	-70	mA	
Supply Current	DM7123 DM8123	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} (Enable) = 4 5V Other Inputs 0V		40	51	mA	
Input Clamp Voltage	DM7123 DM8123	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	I _{IN} = -12 mA		-10	-15	v	
Propagation Delay to a Logical Data to Output, t _{pd0}	"0" from	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$		5	11	18	ns	
Propagation Delay to a Logical Select to Z _A , t _{pd0}	"0" from	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$		8	17	24	ns	
Propagation Delay to a Logical Data to Output, t _{pd1}	"1" from	V _{CC} = 5.0V T _A = 25°C		4	8	15	ns	
Propagation Delay to a Logical Select to Z_A , t_{pd1}	"1" from	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$		5	15	23	ns	
Delay from Disable to High Imp State (from Logical "1" Level		$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$		4	7	11	ns	
Delay from Disable to High Imp State (from Logical "0" Level		V _{CC} = 5 0V T _A = 25°C		9	19	27	ns	
Delay from Disable to Logical ' (from High Impedance State),		V _{CC} = 5.0V T _A = 25°C		9	18	25	ns	
Delay from Disable to Logical ' (from High Impedance State),		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$		10	23	30	ns	

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DM7123 and across the 0°C to 70°C range for the DM8123. All typicals are given for $V_{CC}=5$ DV and $T_{A}=25$ °C

Note 3: Only one output at a time should be shorted



DM7130/DM8130 10-bit comparator DM7160/DM8160 6-bit comparator

general decription

The DM7130/DM8130 and DM7160/DM8160 comparators determine equality or non-equality between two binary words. The DM7130/DM8130 compares two ten-bit words while the DM7160/DM8160 compares two six-bit words. A strobe over-ride is provided on both devices which when taken to a logical "1" will force the output to a logical "1".

features


- Series 54/74 compatible
- 20 ns typical compare delay
- Typical power dissipation

DM7130/DM8130 DM7160/DM8160 240 mW 205 mW

Open collector outputs for expandability


logic and connection diagrams

Dual-In-Line and Flat Package



DM7130/DM8130

Dual-In-Line and Flat Package



DM7160/DM8160

truth table

CONDITION	STROBE S	z
A = B, A ≠ B	1	1
A = B	0	1
A≠B	0	0

For DM7130/DM8130:

$$(A) = A_9 \cdot \cdot \cdot \cdot \cdot A_0$$

$$(B) = B_9 \cdot \cdot \cdot \cdot \cdot B_0$$

$$Z = S + [X_0 \cdot X_1 \cdot X_2 \cdot X_3 \cdot X_4 \cdot X_5 \cdot X_6 \cdot X_7 \cdot X_8 \cdot X_9]$$

For DM7160/DM8160

$$(A) = A_5 \cdot \cdot \cdot \cdot A_0$$

 $(B) = B_5 \cdot \cdot \cdot \cdot B_0$

$$\begin{split} Z &= S + [\ X_0 \cdot X_1 \cdot X_2 \cdot X_3 \cdot X_4 \cdot X_5 \] \\ &\text{where} \\ & \ X_0 &= A_0 \ B_0 + \overline{A}_0 \ \overline{B}_0, \ X_1 = A_1 \ B_1 + \overline{A}_1 \ \overline{B}_1 \end{split}$$

absolute maximum ratings (Note 1)

 Supply Voltage
 7V

 Input Voltage
 5.5V

 Output Voltage
 5.5V

 Operating Temperature Range
 DM8130, DM8160
 0°C to 70°C

 DM7130, DM7160
 -55°C to +125°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics (Note 2)

PARAMETE	R	C	ONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM7130,DM7160 DM8130,DM8160	V _{CC} = 4 5V V _{CC} = 4 75V		2			V
Logical ''0'' Input Voltage	DM7130,DM7160 DM8130,DM8160	V _{CC} = 4 5V V _{CC} = 4 75V				08	v
Logical "1" Output Current	DM7130,DM7160 DM8130,DM8160	$V_{CC} = 5 5V$ $V_{CC} = 5 25V$	V _{OUT} = 5 5V			100	μΑ
Logical "0" Output Voltage	DM7130,DM7160 DM8130,DM8160	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	I _{OL} = 16 mA		0 2	0 4	V
Logical "1" Input Current	DM7130/DM7160 DM8130,DM8160	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 2 4V			40	μА
	DM7130,DM7160 DM8130,DM8160	$V_{CC} = 5 5V$ $V_{CC} = 5 25V$	V _{IN} = 5 5V			1	mA
Logical "0" Input Current	DM7130,DM7160 DM8130,DM8160	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 0 4V			-16	mA
Supply Current	DM7130,DM7160 DM8130,DM8160	V _{CC} = 5 5V V _{CC} = 5 25V			48	70	mA
	DM7130,DM7160 DM8130,DM8160	V _{CC} = 5 5V V _{CC} = 5 25V			41	60	mA
Input Clamp Voltage	DM7130,DM7160 DM8130,DM8160	V _{CC} = 4 5V V _{CC} = 4 75V	$I_{1N} = -12 \text{ mA}, T_A = 25^{\circ}\text{C}$			-1 5	v
$\label{eq:propagation} \textit{Propagation Delay to a Logical} \\ \textit{to Output, } t_{pdO}$	"0" from Strobe	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	See ac test circuit		20	30	ns
Propagation Delay to a Logical to Output, t _{pd1}	"1" from Strobe	V _{CC} = 5 0V T _A = 25°C	See ac test circuit		9	18	ns
Propagation Delay to a Logical to Output, t _{pd0}	"0" from Data	V _{CC} = 5 0V T _A = 25°C	See ac test circuit		27	40	ns
Propagation Delay to a Logical to Output, t_{pd1}	"1" from Data	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	See ac test circuit		15	25	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM7130 and DM7160 and across the 0°C to 70° C range for the DM8130 and DM8160 All typicals are given for V_{CC} = 5 0V and T_A = 25° C.



DM7131/DM8131, DM7136/DM8136 6-bit unified bus comparator general description

The DM7131/DM8131, DM7136/DM8136 compare two binary words of two-to-six-bits in length and indicates matching bit-for-bit of the two words. Inputs for one word are 54/74 seriescompatible TTL inputs, whereas those of the second word are high impedance receivers driven by a terminated data bus. These bus inputs include 1V typical hysteresis which provides 1.8V noise immunity. The DM7131/DM8131 has active pull up output and goes to the low state upon comparison. The DM7136/DM8136 has opencollector output which goes to high state upon comparison and is expandable to n bits by collector-ORing. Both devices have an output latch which is strobe controlled.


The transfer of information to the output occurs when the STROBE input goes from a logic "1"

to logic "0" state. Inputs may be changed while the STROBE is at the logic "1" level without affecting the state of output. These devices are useful as address comparators in computer systems utilizing unified data bus organization.


features

- Low bus input current $15 \mu A$ typ
- High bus input noise immunity
 1.8V typ
- High fan out
- Input clamping diodes
- Output compatible with TTL circuits
- Output latch provision

logic and connection diagrams



Dual-In-Line and Flat Package



operating conditions

	1		' MIN	TYP	MAX	UNITS
Supply Voltage	7V	Supply Voltage				
TTL and Strobe Input Voltage	5.5V	DM7131,DM7136	4.5	5	5.5	V
Fan Out	10	DM8131,DM8136	4 75	5	5.25	V
Storage Temperature Range	-65°C to +150°C	Temperature (T _A)				
	4	DM7131.DM7136	-55	+25	+125	°C
		DM8131 DM8136	0	+25	+70	°C

electrical characteristics (Operating Temperature Range – Unless Otherwise Specified)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Input "1" Voltage (Except Bus Inputs)	V _{CC} = Mın		20			V
Input "0" Voltage (Except Bus Inputs)	V _{CC} = Min				0 8	V
Bus Input "1" Threshold Voltage	DM7131,DM7136 DM8131,DM8136		1 65 1 80	2 25 2 25	2 65 2 50	v v
Bus Input "0" Threshold Voltage	DM7131,DM7136 DM8131,DM8136		0 97 1 05	13 13	1 63 1 55	V
Input Clamp Diode Voltage ~	$V_{CC} = Max, I_{1N} = -12 \text{ mA}$ $T_A = +25^{\circ}\text{C}$				-1 5	V
TTL Input "1" Current	$V_{CC} = Max, V_{IN} = 2.4V$ $V_{IN} = 5.5V$				40 1	μA mA
TTL Input "0" Current	V _{CC} = Max, V _{IN} = 0 4V				-16	mA
Strobe Input "1" Current	V _{CC} = Max, V _{IN} = 2 4V V _{IN} = 5 5V				80 2	μA mA
Strobe Input "0" Current	V _{CC} = Max, V _{IN} = 0 4V				-2 4	mA
Maximum Bus Input Current	$V_{CC} = Max$, $V_{IN} = 4V$ $V_{CC} = 0V$, $V_{IN} = 4V$			15 1	50 50	μΑ μΑ
Logic "0" Output Voltage	V _{CC} = Min, I _{OUT} = 16 mA				0 4	V
Logic "1" Output Voltage	V _{CC} = Min, t _{OUT} = -400 μA	DM7131 DM8131	2 4			V
Logic "1" Output Current	V _{CC} = Max, V _{OUT} = 5V	DM7136 DM8136			250	μΑ
Output Short Circuit Current	V _{CC} = Max, V _{OUT} = 0V	DM7131 DM8131	-20 -18		-55 -55	mA mA
Power Supply Current	V _{CC} = Max			50	74	mA
Propagation Delays TTL Input to Output, t _{pd1}	V _{CC} = 5V, T _A = 25°C			20		ns
TTL Input to Output, tpd0	V _{CC} = 5V, T _A = 25°C			20		ns
Bus Input to Output, t _{pd1}	V _{CC} = 5V, T _A = 25°C			30		ns
Bus Input to Output, t _{pd0}	V _{CC} = 5V, T _A = 25°C			30		ns
Strobe Input to Output, tpd1	V _{CC} = 5V, T _A = 25°C			20		ns
Strobe Input to Output, tpd0	$V_{CC} = 5V, T_A = 25^{\circ}C$			20		ns



DM7200/DM8200 4-bit comparator

general description

The DM7200/DM8200 is a monolithic TTL (Transistor-Transistor Logic) circuit which is used to compare the numerical values of two four-bit binary numbers. Outputs indicate (1) whether number A is greater than number B, (2) whether number B is greater than number A, or (3) whether the two numbers are equal. A strobe input overrides all other inputs and places the outputs in a definite state. The design chosen provides maximum speed with minimum circuit complexity. Numerical comparisons of words longer than four bits may be made by using additional DM7200/DM8200's only.

features

Series 54/74 Compatible

Typical Noise Immunity
 1V


■ Guaranteed Noise Immunity 400 mV

Typical Propagation Delay 20 nsTypical Power Dissipation 175 mW

applications

- Digital stepping-motor control applications
- Convergence applications
- Summing junction for digital servo systems

logic and connection diagram (Dual-In-Line and Flat Package)



logic table

		Output			
Number A ₄ A ₃ A	₂ A ₁	Number $B_4B_3B_2B_1$	Strobe	х	Υ
А	>	В	0	1	0
А	<	В	0	0	1
А	=	В	0	1	1
А		В	1	0	0

Supply Voltage Input Voltage

ŗ

Operating Temperature Range

DM7200

5.5V -55°C to +125°C

DM8200

 0° C to +70 $^{\circ}$ C -65 $^{\circ}$ C to +150 $^{\circ}$ C

Storage Temperature Range Lead Temperature (Soldering, 10 sec)

300°C

7V

electrical characteristics (Note 1)

PARAMETER		CON	DITIONS	MIN	TYP	MAX	UNIT
Logical ''1'' Input Voltage	DM7200 DM8200	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$		2.0			V
Logical ''0'' Input Voltage	DM7200 DM8200	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$.8	V
Logical "1" Output Voltage	DM7200 DM8200	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	Ι _{ΟυΤ} = -400 μΑ	2 4			V
Logical ''0'' Output Voltage	DM7200 DM8200	V _{CC} = 4.5V V _{CC} = 4.75V	I _{OUT} = 16 mA			.4	V
Logical "1" Input Current -	DM7200 DM8200	$V_{cc} = 5.5V$ $V_{cc} = 5.25V$	V _{IN} = 2.4V			80	μΑ
Logical ''0'' Input Current -	DM7200 DM8200	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 0.4V			-3.2	mA
Logical ''1'' Input Current -	DM7200 DM8200	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 5 5V			1	mA
Output Short Circuit Current (Note 2)	DM7200 DM8200	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$		-20 -18		-55 -55	mA
Supply Current -	DM7200 DM8200	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$			35	53	mA
Propagation Delay to a Logical ''1'' from Any Data Input to Output t _{pd 1}		V _{cc}	= 5.0V = 25°C		24	40	ns
Propagation Delay to a Logical ''O'' from Any Data Input to Output ^t pd o			= 5.0V = 25°C		17	30	ns
Propagation Delay to a Logical ''1'' from Strobe Input to Output t _{pd 1}			= 5.0V = 25°C		15	27	ns
Propagation Delay to a Logical ''0'' from Strobe Input to Output t _{pd} o			= 5 0V = 25°C		8	18	ns
Time Prior to Removal of Strobe that Data Inputs Must Be Stabilized; t _{SET UP}			= 5.0V = 25°C		0	10	ns
Time After Activation of Strobe that Data Inputs Must be Held, t _{HOLD}			= 5.0V = 25°C		-10	0	ns

Note 1: Unless otherwise specified, limits shown apply from -55° C to $+125^{\circ}$ C for the DM7200 and

 0°C to $+70^{\circ}\text{C}$ for the DM8200 Typical values apply to supply voltages of 5 0V

Note 2: Only one output should be shorted at a time



DM7210/DM8210 8-channel digital switch DM7211/DM8211 8-channel digital switch

general description

The DM7210/DM8210 and DM7211/DM8211 are digital bipolar integrated circuits employing TTL, used to multiplex eight INPUT channels to a single OUTPUT Depending upon the 3-bit binary number applied to the SELECT lines, the digital bit on the unique INPUT selected appears on the output

The DM7211/DM8211 provides a strobe input which when taken to a logical "1" level places the output in the logical "1" state

The circuit can also be used to convert parallel input information to serial output information. If


eight bits of parallel information are applied to the inputs, and if the binary numbers 000 through 111 are sequenced on the select lines, the output will provide a serial presentation of the input bits.

features


- TTL Circuitry
- Input Clamping Diodes
- 1 Volt Typical Noise Immunity
- 400 mV Guaranteed Noise Immunity
- Completely compatible with Series 54/74 circuits

connection diagrams

Dual-In-Line and Flat Packages



*A Logical 1 on the strobe input causes the output to go the Logical 1 state
A Logical 0 on the strobe input allows information to be routed through the device.



 Supply Voltage
 7V

 Input Voltage
 5.5V

 Fanout
 10

 Storage Temperature Range
 -65°C to +150°C

 Operating Temperature Range
 DM7210, DM7211
 -55°C to +125°C

 DM8210, DM8211
 0°C to +70°C

 Lead Temperature (soldering, 10 sec)
 300°C

electrical characteristics (Note 1)

PARAMETER		CONDITION	MIN	TYP	MAX	UNI.
Logical "1" Input Voltage	DM7210, DM7211	V _{CC} = 4 5V	20			V
Logical / Impat Voltage	DM8210, DM8211	V _{CC} = 4 75V				·
Logical "0" Input Voltage	DM7210, DM7211	V _{CC} = 4 5V			0.8	v
Logical o Input voltage	DM8210, DM8211	V _{CC} = 4 75V			0.0	ľ
Logical "1" Output Voltage	DM7210,DM7211	V _{CC} = 45V	24			V
Logical 1 Output Voltage	DM8210, DM8211	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$ $I_{OUT} = -400 \mu\text{A}$	24			v
Logical "0" Output Voltage	DM7210, DM7211	V _{CC} = 45V			0.4	v
Logical o Output Voltage	DM8210,DM8211	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$ $I_{OUT} = 16 \text{ mA}$			04	·
Logical "1" Input Current	DM7210,DM7211	Vcc = 55V			40	ш
(All Inputs)	DM8210,DM8211	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 2.4V$			40	μ,
Logical "1" Input Current	DM7210,DM7211	V _{CC} = 55V			1	m
(All Inputs)	DM8210,DM8211	$V_{CC} = 55V \ V_{IN} = 55V$			'	""
Logical "0" Input Current	DM7210,DM7211	V _{CC} = 55V		1.0	-16	m
(All Inputs)	DM8210,DM8211	$V_{CC} = 55V$ $V_{CC} = 525V$ $V_{IN} = 04V$		-10	-10	""
Input Clamp Diode	DM7210,DM7211	V _{CC} = 55V		1.0	-1.5	V
(All Inputs)	DM8210,DM8211	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $I_{IN} = -12 \text{ mA}, T_A = 25^{\circ}\text{C}$		-10	-1.5	V
Output Short Circuit Current	DM7210, DM7211	V _{CC} = 55V	-20		- 55	m
Output Short Circuit Current	DM8210, DM8211	$V_{CC} = 55V$ $V_{CC} = 525V$ $V_{OUT} = 0$	-18		- 33	"
Power Supply Current	DM7210,DM7211	V _{CC} = 5 5V		20	00	
(All Inputs GND)	DM8210, DM8211	V _{CC} = 5 25V		20	33	m
Propagation Delay to a Logic	al ''0''	V _{CC} = 5 0V, T _A = 25°C	10	21	20	
From Data Input to Output,	t _{pd0}	VCC - 50V, 1A - 25 C	10	2	30	ns
Propagation Delay to a Logic		V _{CC} = 5 0V. T _A = 25°C	10	19	27	ns
From Strobe Input to Outpu						
Propagation Delay to a Logic From Data Input to Output,		$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ} \text{C}$	10	23	32	ns
Propagation Delay to a Logic	-					
From Strobe Input to Output		$V_{CC} = 5 \text{ OV}, T_A = 25^{\circ} \text{C}$	10	21	30	ns
Data Selection Settling Time	From	V _{CC} = 5 0V, T _A = 25°C	1.5	2.	40	
0→1 Transition on A, B, C (t	1)	V _{CC} = 5 UV, I _A = 25 C	15	31	43	ns
Data Selection Settling Time		$V_{CC} = 5.0V, T_{\Delta} = 25^{\circ}C$	15	31	42	ns
$1\rightarrow 0$ Transition on A, B, C (t	50)	100 000, 1A 200	'	"	"	


Note 1 Unless otherwise specified the min-max limits apply across the –55°C to +125°C temperature range for the DM7210 and DM7211 and across the 0°C to 70°C temperature range for the DM8210 and DM8211 Typicals are given for V_{CC} = 5 0V and 25°C

logic table

SELEC	TION	INPUTS	STROBE			D	ATA	INPU1	ΓS			
С	В	Α	(DM 7211/DM8211 ONLY)	0	1	2	3	4	5	6	7	OUTPUT
0	0	0	0	0	Х	Х	Х	Х	Х	Х	Х	0
0	0	0	0	1	X	X	X	X	X	X	X	1
0	0	1	0	х	0	х	х	X	X	х	х	0
0	0	1	0	×	1	Х	Х	X	X	X	Х	1
0	1	0	0	×	х	0	х	х	х	х	х	0
0	1	0	0	Х	X	1	X	X	X	X	X	1
0	1	1	0	×	x	X	0	X	х	X	х	0
0	1	1	0	х	Х	X	1	X	X	X	X	1
1	0	0	0	×	х	х	х	0	х	х	х	0
1	0	0	0	×	X	×	X	1	X	X	X	1
1	0	1	0	x	×	X	×	X	0	х	X	0
1	0	1	0	×	X	X	X	X	1	X	X	~ 1
1	1	0	0	×	X	×	×	X	X	0	×	0
1	1	0	0	×	Х	X	X	X	X	1	X	1
1	1	1	0	x	Х	Х	Х	X	Х	×	0	0
1	1	1	0	x	Χ	Х	Χ	X	Х	×	1	1
×	×	Х	1	x	×	×	Х	х	×	Х	Х	1

X = "Don't Care" Condition

typical application





DM7214/DM8214 TRI-STATE dual 4:1 multiplexer general description

The DM7214/DM8214 is a TRI-STATE dual fourline to one-line multiplexer. The device acts as a double-pole four-throw switch. One data line is selected from each of two four-line inputs. Two SELECT lines determine which of the four inputs is chosen, however the same input of both four-line selections will be selected. TRI-STATE logic allows for the added feature that the outputs of the device can be tied to outputs of similar devices and connected to a common bus-line. Nominal TTL outputs cannot be connected due to the lowimpedance logical "1" output current which one device would have to sink from the other. If, however, on all but one of the connected devices both the upper and lower output transistors are turned off, then the one remaining device in the normal low-impedance state will have to supply to or sink from the other devices only a small amount of leakage current. This is exactly what occurs on the DM7214/DM8214 The STROBE input is used


to place the output in this unique high-impedance state


features

- Pin-for-pin compatible with SN54153/SN74153
- Organized for party-line systems
- Up to 128 devices can be connected to a common bus-line
- Propagation delay 20 ns typical
- Power dissipation 170 mW typical
- Input diode clamps
- Series 54/74 compatible


The DM7214 is characterized for operation over the full military temperature range of -55°C to +125°C, the DM8214 is characterized for operation from 0°C to 70°C.

logic and connection diagrams





Analogous to DP4T Switch



truth table

ADDRES	SINPUTS		ATA	INPU	ΓS	STROBE	OUTPUT
В	A	CO	C1	C2	C3	G	Y
×	×	×	Х	Х	×	1	Hı Z
0	0	0	Х	Х	×	0	0
0	0	1	X	X	×	0	1
0	1	×	0	X	×	0	0
0	1	Х	1	X	×	0	1
1	0	×	Х	0	х	0	0
1	0	×	Х	1	X	0	1
1	1	×	Х	Х	0	0	0
1	1	×	Х	X	1	0	1
V = DON'	TOARE						L

X = DON'T CARE

absolute maximum ratings (Note 1)

 V_{CC} 7V Input Voltage 5 5V Output Voltage 5.5V Time that two bus-connected devices may be in opposite low impedance states simultaneously (5% Duty Cycle) Indefinitely -65° C to $+150^{\circ}$ C Storage Temperature Range -55° C to $+125^{\circ}$ C Operating Temperature Range DM7214 0° C to $+70^{\circ}$ C DM8214 Lead Temperature (Soldering, 10 sec) 300°C

electrical characteristics (Note 2)

PARAMETER		CONDITIONS			TYP	MAX	UNITS
Input Diode Clamp Voltage		V _{CC} = 5 0V, I ₁ T _A = 2				-1.5	٧
Logical "1" Input Voltage	DM7214 DM8214	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$		2.0			V
Logical "0" Input Voltage	DM7214 DM8214	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$				0.8	V
Logical "1" Output Voltage	DM7214 DM8214	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	$I_{OUT} = -2.0 \text{ mA}$ $I_{OUT} = -5.2 \text{ mA}$	2 4	3.2		v
Logical "0" Output Voltage	DM7214 DM8214	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	I _{OUT} = 16 mA		0.2	0.4	V
Logical "1" Input Current	DM7214 DM8214	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 2.4V			40	μΑ
			$V_{IN} = 5.5V$		}	1.0	mA
Logical "0" Input Current	DM7214 DM8214	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	$V_{IN} = 0.4V$		ļ	-1.6	mA
Short-Circuit Output Current (Note 3)	DM7214 DM8214	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{OUT} = 0V	-20 -18		-55 -57	mA
Output Disable Current (Hi-Z Output State)	DM7214 DM8214	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	$\frac{V_{OUT} = 0.4V \text{ to } 2.4V}{V_{OUT} = 0.4V \text{ to } 2.4V}$			40 -40	μΑ
Supply Current	DM7214 DM8214	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	All inputs at GND		34 34	56 65	mA
Propagation Delay from Data to Output, t_{pd1} t_{pd0}		V _{CC} = 5 0V, T	$C_A = 25^{\circ} C, C_L = 50 pF$		15 12	23 18	ns
Propagation Delay from Address to Output, t _{pd1} t _{pd0}		V _{CC} = 5 0V, T	$_{A} = 25^{\circ} \text{C, C}_{L} = 50 \text{ pF}$		20 20	34 34	ns
Delay from Logical "1" to Hi-Z Output State, t _{1H}		V _{CC} = 5.0V, T	A = 25°C		5	10	ns
Delay from Logical "0" to Hi-Z Output State, t _{OH}		V _{CC} = 5.0V, T	A = 25°C		15	23	ns
Delay from Hi-Z to Logical "1" Output State, t _{H1}		V _{CC} = 5.0V, T	A = 25°C, C _L = 50 pF		12	18	ns
Delay from Hi-Z to Logical "0" Output State, t _{H0}		V _{CC} = 5.0V, T	$C_A = 25^{\circ} C, C_L = 50 \text{ pF}$		14	21	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM7214 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM8214 All typicals are given for V_{CC} = 5 0V and T_{A} = 25°C

Note 3: Only one output at a time should be shorted



DM7219/DM8219 TRI-STATE® 16-line to one-line multiplexer

general description

The DM7219/DM8219 multiplexes sixteen digital lines to one output. A four-bit code determines the particular one-of-sixteen inputs which is routed to the output. The data is inverted from input to output. A strobe over-ride places the output in the high-impedance state.

features

Typical propagation delay


10 ns

Typical power dissipation


225 mW

■ Series 54/74 compatible

logic and connection diagrams



Dual-In-Line and Flat Package



absolute maximum ratings (Note 1) operating conditions

			MIN	MAX	UNITS
Supply Voltage	7V	Supply Voltage (V _{CC})			
Input Voltage	5.5V	DM7219	4.5	5 5	V
Storage Temperature Range	-65°C to +150°C	DM8219	4.75	5.25	V
Lead Temperature (Soldering, 10 sec)	300°C	Temperature (TA)			
		DM7219	-55	+125	°C
		DM8219	0	70	°C

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Min	20			٧
Logical "0" Input Voltage	V _{cc} = Min			0.8	V
Logical "1" Output Voltage DM7219 DM8219	$V_{CC} = Min$ $I_{OUT} = -2.0 \text{ mA}$ $V_{IN(1)} = 2.0 \text{ V}$ $I_{OUT} = -5.2 \text{ mA}$ $V_{IN(0)} = 0.8 \text{V}$	24			V
Logical ''0'' Output Voltage	$V_{CC} = Min, V_{IN(1)} = 2V, V_{IN(0)} = 0.8V$ $I_{OUT} = +16 \text{ mA}$			0 4	V
Third State Output Current	V_{CC} = Max, V_{OUT} = 2.4V V_{OUT} = 0.4V			±40	μΑ
Logical ''1" Input Current	V _{CC} = Max, V _{IN} = 2 4V V _{IN} = 5 5V			40 1.0	μA mA
Logical "0" Input Current	V _{CC} = Max, V _{IN} = 0.4V			-16	mA
Output Short Circuit Current DM7219 DM8219	V _{CC} = Max, V _{OUT} = 0V	-30 -28		-100 -100	mA mA
Supply Current	V _{CC} = Max, V _{IN} = 4.5V			68	mA
Input Diode Clamp Voltage	V _{CC} = Min, I _{IN} = -12 mA T _A = 25°C			-15	٧
Propagation Delay to a Logical ''0'' from Data Select Inputs to Output, t _{pd0}	$V_{CC} = 5.0V$ $C_{L} = 50 \text{ pF}$ $T_{A} = 25^{\circ}\text{C}$ $R_{L} = 400\Omega$		22	33	ns
Propagation Delay to a Logical "1" from Data Select Inputs to Output,	V _{CC} = 5.0V T _A = 25°C		21	35	ns
Propagation Delay to a Logical ''0'' from Data Inputs to Output, t _{pd0}	V _{CC} = 5 0V T _A = 25°C		8.5	14	ns
Propagation Delay to a Logical "1" from Data Inputs to Output, t _{pd1}	V _{CC} = 5 0V T _A = 25°C		13	20	ns
Delay from Strobe to High Impedance State (from Logical "1" Level), t _{1H}	V _{CC} = 5 0V T _A = 25°C		50	10	ns
Delay from Strobe to High Impedance State (from Logical "0" Level), ^t он	V _{CC} = 5.0V T _A = 25°C		21	30	ns
Delay from Strobe to Logical "1" Level (from High Impedance State), t _{H1}	V _{CC} = 5 0V T _A = 25°C		15	23	ns
Delay from Strobe to Logical "0" Level (from High Impedance State), tho	V _{CC} = 5 0V T _A = 25°C		17	27	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2. Unless otherwise specified min/max limits apply across the –55°C to +125°C temperature range for the DM7219 and across the 0°C to 70°C range for the DM8219. All typicals are given for V_{CC} = 5.0V and T_A = 25°C

Note 3: Only one output at a time should be shorted.

truth table

										INPU	TS										OUTPUT
D	С	В	Α	STROBE	E ₀	E ₁	E ₂	E ₃	E ₄	E ₅	E ₆	E ₇	E ₈	E ₉	E ₁₀	E ₁₁	E ₁₂	E ₁₃	E ₁₄	E ₁₅	w
×	х	Х	Х	1	×	×	×	×	×	×	×	х	×	×	X	X	×	Х	×	×	Hı-Z
0	0	0	0	0	0	х	×	×	х	×	×	х	х	×	х	х	×	х	x	X	1
0	0	0	0	0	1	х	х	х	х	×	X	х	х	х	X	х	×	х	×	×	0
0	0	0	1	0	X	0	х	Х	х	x	х	х	Х	X	X	х	X	X	×	X	1
0	0	0	1	0	×	1	х	Х	X	×	Х	х	х	X	X	X	х	X	×	×	0
0	0	1	0	0	×	X	0	X	X	×	×	X	X	Х	X	Х	Х	Х	Х	х	1
0	0	1	0	0	×	×	1	×	×	×	×	×	×	X	X	X	Х	Х	X	X	0
0	0	1	1	0	Х	х	Х	0	X	Х	X	X	X	×	X	×	Х	Х	Х	X	1
0	0	1	1	0	Х	х	×	1	×	Х	×	×	X	×	Х	Х	Х	X	Х	×	0
0	1	0	0	0	х	х	×	×	0	Х	X	X	×	×	X	X	Х	X	X	X	1
0	1	0	0	0	X	×	X	×	1	Х	×	×	×	X	X	×	Х	Х	X	×	0
0	1	0	1	0	X	X	×	X	Х	0	Х	х	Х	×	×	×	X	Х	X	Х	1
0	1	0	1	0	×	×	X	×	X	1	×	×	×	X	×	X	Х	Х	Х	Х	0
0	1	1	0	0	Х	X	×	Х	X	Х	0	×	×	X	×	Х	X	Х	×	×	1
0	1	1	0	0	×	X	X	X	X	×	1	X	×	Х	×	Х	X	X	X	Х	0
0	1	1	1	0	X	X	X	Х	X	×	X	0	×	Х	×	Х	Х	Х	×	Х	1
0	1	1	1	0	X	Х	X	Х	X	×	×	1	×	×	X	Х	Х	Х	X	Х	0
1	0	0	0	0	Х	Х	X	Х	Х	×	Х	Х	0	×	×	X	Х	X	×	X	1
1	0	0	0	0	Х	Х	X	Х	Х	X	Х	Х	1	×	×	X	Х	X	X	X	0
1	0	0	1	0	X	×	Х	×	×	X	X	X	Х	0	Х	X	Х	X	Х	X	1
1	0	0	1	0	X	×	X	×	×	×	×	×	Х	1	Х	Х	Х	X	Х	Х	0
1	0	1	0	0	×	×	×	×	×	х	×	×	X	×	0	X	X	Х	Х	X	1
1	0	1	0	0	×	X	×	Х	×	Х	×	X	Х	х	1	X	Х	X	X	X	0
1	0	1	1	0	×	X	Х	Х	Х	×	Х	X	Х	×	Х	0	Х	Х	X	X	1
1	0	1	1	0	×	Х	X	Х	×	×	×	×	Х	Х	Х	1	Х	X	х	X	0
1	1	0	0	0	×	Х	×	Х	×	×	×	×	X	X	Х	X	0	Х	X	X	1
1	1	0	0	0	Х	Х	Х	Х	×	X	X	Х	X	Х	×	х	1	X	×	X	0
1	1	0	1	0	X	Х	X	Х	Х	X	X	Х	X	Х	Х	Х	X	0	×	X	1
1 !	1	0	1	0	×	X	X	X	X	×	X	×	X	X	X	X	X	1	X	X	0
1	1	1	0	0	X	×	X	X	X	X	X	Х	X	X	X	х	X	X	0	X	1
1	1	1	0	0	X	×	X	X	Х	X	X	X	×	X	X	×	X	X	1	X	0
1!	1	1	1	0	X	×	X	×	X	×	×	×	X	X	Х	X	X	X	X	0	1
L	1	1	1	0	×	×	×	×	×	×	×	×	×	X	×	×	×	×	×	1	0




DM7220/DM8220 parity generator and checker general description

The DM7220/DM8220 is a monolithic integrated circuit which can be used to both generate a parity bit and check for parity. Nine inputs and a single output are provided. When it is desired to generate a parity bit, eight of the nine inputs are connected to the eight data transmission lines. Depending upon whether odd parity or even parity is desired a logical 1 or a logical 0 is applied to the ninth


input. For a parity check, the output of the parity generator (sending end) is connected to the ninth input of the parity checker (receiver end). The resulting output of the parity checker will remain in one particular logic state unless a bit is "lost" during transmission.

The device is fully compatible with other Series 54/74 circuits.

schematic and connection diagrams




Dual-In-Line and Flat Package



 $X = A \oplus B \oplus C \oplus D \oplus E \oplus F \oplus G \oplus H \oplus \overline{P}$

typical application



If the control line is a logical "0" the parity generator will generate odd parity. The parity checker will acknowledge the presence of an odd number of "1"'s (odd parity) with a logical "0" on its output

If the control line is a logical "1" the parity generator will generate even parity. The parity checker will acknowledge the presence of an even number of "1"'s (even parity) with a logical "1" on its output

Supply Voltage
Input Voltage
Fan Out
Storage Temperature Range
Operating Temperature Range
DM7220
DM8220
Lead Temperature (Soldering, 10 sec.)

7V 5.5V 10 -65°C to +150°C -55°C to +125°C 0°C to +70°C 300°C

electrical characteristics (Note 1)

PARAMETER		CONI	DITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM7220 DM8220	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$		2.0			٧
Logical "0" Input Voltage	DM7220 DM8220	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$				0.8	٧
Logical "1" Output Voltage	DM7220 DM8220	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	I _{OUT} = -400 μA	2.4			٧
Logical "0" Output Voltage	DM7220 DM8220	V _{CC} = 4.5V V _{CC} = 4.75V	I _{OUT} = 16 mA			0.4	V
Logical "1" Input Current	DM7220 DM8220	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 2.4V			40	μΑ
Input Diode Clamp Voltage	DM7220 DM8220	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	I _{IN} = -12 mA T ₀ = 25°C		-1.1	. –1.5	V
Logical "1" Input Current	DM7220 DM8220	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 5.5V			1.0	mA
Logical "0" Input Current	DM7220 DM8220	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 0.4V		-1.0	-1.6	mA
Output Short Circuit Current	DM7220 DM8220	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	$V_{OUT} = 0V$	20 18		55	mA
Power Supply Current	DM7220 DM8220	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$			26	35	mA
Propagation Delay to Logical '' Inputs A, B, C, D, E, F, G,		V _{CC} = 5.0V C _O = 50 pF	T _A = 25°C F.O. = 10	15	36	58	ns
Propagation Delay to Logical '' Inputs A, B, C, D, E, F, G,		$V_{CC} = 5.0V$ $C_O = 50 pF$	$T_A = 25^{\circ}C$ F.O. = 10	11	32	52	ns
Propagation Delay to Logical '' Input P	1", t _{pd1}	$V_{CC} = 5.0V$ $C_O = 50 pF$	T _A = 25°C F.O. = 10	8	21	35	ns
Propagation Delay to Logical " Input P	0", t _{pd0}	$V_{CC} = 5.0V$ $C_O = 50 pF$	T _A = 25°C F.O. = 10	7	14	25	ns

Note 1: Unless otherwise specified the min-max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM7220 and across the 0°C to 70° C temperature range for the DM8220. All typicals are given for V_{CC} = 5.0V and T_{A} = 25°C.



DM7223/DM8223 1-line to 8-line demultiplexer


general description

The DM7223/DM8223 1-line to 8-line demultiplexer utilizes Series 54/74 compatible circuitry to demultiplex a data train to one of eight outputs. These eight outputs are capable of driving 10 standard TTL loads each. Three address lines

determine which output receives the data train. When the data input is a logical "0" only the addressed output will be a logical "0". When the data input is a logical "1", all outputs, and therefore the addressed output, will be logical "1's".

connection diagram

Dual-In-Line Package



*Do not make connection to Pins 10 or 11

TOP VIE


logic table

DATA	1	DDR NPU				(DUT	PUT	s		
	С	В	Α	0	1	2	3	4	5	6	7
0	0	0	0	0	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1
0	0	1	0	1	1	0	1	1	1	1	1
0	0	1	1	1	1	1	0	1	1	1	1
0	1	0	0	1	1	1	1	0	1	1	1
0	1	0	1	1	1	1	1	1	0	1	1
0	1	1	0	1	1	1	1	1	1	0	1
0	1	1	1	1	1	1	1	1	1	1	0
1	X	X	X	1	1	1	1	1	1	1	1

X = Don't Care

typical application

Digital Data Demultiplexer (1 Line to 64 Lines)



1

absolute maximum ratings (Note 1)

 Supply Voltage
 7V

 Input Voltage
 5.5V

 Fan Out
 10

Operating Temperature Range

Storage Temperature Range Lead Temperature (Soldering, 10 sec)

electrical characteristics (Note 2)

PARAMETER		CONDITION	S	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM7223 DM8223	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$		2 0			٧
Logical "0" Input Voltage	DM7223 DM8223	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$				0.8	٧
Logical "1" Output Voltage	DM7223 DM8223	V _{CC} = 4.5V V _{CC} = 4.75V	Ι _{ΟυΤ} = -400 μΑ	2.4			٧
Logical "0" Output Voltage	DM7223 DM8223	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	I _{OUT} = 16 mA			0 4	V
Logical "1" Input Current	DM7223 DM8223	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 2.4V			40	μΑ
	DM7223 DM8223	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 5 5V			1	mA
Logical "0" Input Current	DM7223 DM8223	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 0 4V		-10	-16	mA
Output Short Circuit Current (Note 3)	DM7223 DM8223	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{OUT} = 0V	-20 -18	-32	-55	mA
Supply Current	DM7223 DM8223	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$			28	41	mA
Input Clamp Voltage	DM7223 DM8223	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	I _{IN} = -12 mA		-10	-15	V
Propagation Delay to a Logical "	0''	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C _{OUT} = 50 pF, F.O. = 10	12	24	35	ns
Propagation Delay to a Logical "	1"	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	$C_{OUT} = 50 \text{ pF, F.O} = 10$	12	26	35	ns

300°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM7223 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM8223. All typicals are given for V_{CC} = 5 0V and T_{A} = 25°C.

Note 3: Only one output at a time should be shorted



DM7230/DM8230 TRI-STATE demultiplexer

general description


The DM7230/DM8230 demultiplexer is another device in National's TRI-STATE logic family.

Digital signals applied to two input lines can be routed to two-of-four output lines depending upon the logic on the Address inputs. Outputs can be directly connected to other similar outputs for use in bus-organized systems.


features

- Series 54/74 compatible
- 20 ns propagation delay
- Data complement capability
- Very low output impedance—high drive capability
- Separate input disable controls
- High-impedance output state which allows many outputs to be connected to a common bus-line.

logic and connection diagrams



Dual-In-Line and Flat Package



logic table

DATA A	COMP A	DATA B	COMP B	ADDR 2 ¹	ESS A	ADDF 2 ¹	ESS B	DIS A	DIS B	0UT 0	о ит 1	OUT 2	OUT 3
0	0	×	×	0	0	×	×	0	1	0	1	1	1
		X	X	0		X	_X_	0		77-		T-1	77
1	0	×	×	0	0	×	×	0	1	1	1	1	1
1	1	×	х	0	0	×	×	0	1	0	1	1	- 1
0	0	×	×	0	1	×	×	0	1	- 1	0	1	1
		×	X	0	1	×	X	0	1	1	1	1	1
	0	X	×	0	1	×	X	0	7 7	1	1	1	- 1
1	1	x	×	0	1	×	×	0	1	- 1	0	1	1
0	0	×	X	1	0	×	×	0	1	1	1	0	- 1
0	1	×	×	1	0	×	×	0	1	1	1	1	- 1
1	0	×	х	1	0	×	×	0	1 1	- 1	1	1	1
1	1	×	X	1	0	×	×	0	1 '	- 1	1	0	1
0	0	×	×	- 1	1	×	×	0	1	- 1	- 1	1 1	0
0	1	×	х	1	1	×	×	0	1	- 1	- 1	1 1	1
1	0	×	X	1	1	×	×	0	1	1	1	1	1
1	1	×	×	- 1	1	×	×	0	1	1	1	1	0
×	×	0	0	X	×	0	0	- 1	0	0	- 1	1	1
×	×	0	1	×	X	0	0	1	0	1	1	1	1
×	×	1	0	×	X	0	0	- 1	0	1	1	1	1
×	×	1	- 1	×	×	0	0	1	0	0	1	1 1	1
×	×	0	0	×	X	0	1	1	0	1	0	1	1
×	×	0	- 1	×	×	0	1	1	0	1	1	1	1
×	×	1	0	×	×	0	1	1	0	- 1	1	1	1
×	×	1	1	×	×	0	1	1	0	1	0	1	1
X	×	0	0	×	X	1	0	1	0	- 1	1	0	1
×	X	0	1	×	×	1	0	1	0	1	- 1	1	1
×	×	1	0	×	×	1	0	- 1	0	1	1	1	1
×	×	1	1	×	×	1	0	1	0	1	1	0	1
X	×	0	0	×	×	1	1	1	0	1	1	1 1	0
×	×	0	1	×	×	1	1	1	0	1 1	1	- 1	1 1
×	×	1	0	×	×	1	1	1 1	0	1	1	1	1 '
×	×	1	- 1	×	×	1	3	1	0	. 1	. 1	1	0
×	×	×	×	×	X	×	Х	1	1	Hi Z	Hı Z	Hı Z	Hı Z

 Supply Voltage
 7V

 Input Voltage
 5 5V

 Output Voltage
 5 5V

 Time that two bus-connected

devices may be in opposite low impedance states simultaneously (5% duty cycle) Storage Temperature Range Operating Temperature Range DM7230 DM8230

DM8230 Lead Temperature (Soldering, 10 sec) -65°C to +150°C -55°C to +125°C 0°C to +70°C 300°C

electrical characteristics (Note 1)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
Logical '1" Input Voltage	DM7230 DM8230	V _{CC} = 4 5V V _{CC} = 4 75V	2 0			٧
Logical '0" Input Voltage	DM7230	V _{CC} = 4.5V V _{CC} = 4.75V			0.8	v
Logical o input voltage	DM8230				0.0	
Logical '1" Output Voltage	DM7230 DM8230	V _{CC} = 4 5V, I _{OUT} = -2 mA V _{CC} = 4 75V, I _{OUT} = -5 2 mA	2 4	3 5		V
Logical "0" Output Voltage	DM7230 DM8230	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$ $I_{OUT} = 16 \text{ mA}$		0 2	0.4	V
Logical "0" Input Current	DM7230 DM8230	V_{CC} = 5.5V V_{IN} = 0.4V V_{CC} = 5.25V V_{IN} = 0.4V Disable inputs All other inputs		-2 0 -1 0	-3 2 -1 6	mA mA
Logical 1" Input Current	DM7230 DM8230	V_{CC} = 5.5V V_{CC} = 5.25V V_{IN} = 2.4V Disable inputs All other inputs			80 40	μΑ μΑ
Logical "1" Input Current	DM7230 DM8230	$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V} V_{IN} = 5.5V$			10	mA
Output Disable Current	DM7230 DM8230	$\frac{V_{CC} - 5.5V}{V_{CC} = 5.25V}$ $V_{O} = 2.4V$			40 -40	μ Α μ Α
Output Short Current (Note 2)	DM7230 DM8230	$V_{CC} = 5.5V V_{CC} = 5.25V V_O - 0.0V$	-30 -28		-70	mA
Supply Current	DM7230 DM8230	$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V} V_{IN} = 5.0V$		48	75	mA
Input Diode Clamp Voltage		$V_{CC} = 5 \text{ OV}, T_A = 25 \text{ C}$ $I_{1N} = -12 \text{ mA}$			-15	V
Output Diode Clamp Voltag	e .	V _{CC} = 5 0V, T _A = 25° C I _{OUT} = -12 mA I _{OUT} = +12 mA			-1 5 V _{CC} +1 5	V V
Propagation Delay to Logica from Data or Complement		V_{CC} = 5 0V, T_A = 25 C C_L = 50 pF Noninverting Inverting		13 20	24 36	ns ns
Propagation Delay to Logica from Data or Complement		$V_{CC} = 5 \text{ OV}$, $T_A = 25 \text{ C}$ $C_L = 50 \text{ pF}$ Noninverting or Inverting		18	26	ns
Propagation Delay to Logica Address Input, t _{pd1} (Note		V _{CC} - 5 0V, T _A - 25°C C _L = 50 pF		20	36	ns
Propagation Delay to Logica Address Input, t _{od0} (Note		V _{CC} = 5 0V, T _A = 25°C C _L = 50 pF		20	30	ns
Propagation Delay to Logica Disable Input, t _{pd1} (Note		V _{CC} - 5 0V, T _A = 25°C C _L = 50 pF		13	25	ns
Propagation Delay to Logica Disable Input, t _{pd0} (Note		$V_{CC} = 5 \text{ eV}, T_A = 25^{\circ} \text{C}$ $C_L = 50 \text{ pF}$		16	25	ns
Delay from Disable Input to Impedance State (Note 5)		V _{CC} - 5 0V, T _A = 25°C		7 15	14 27	ns ns
Delay from Disable Input to Impedance State (Note 5)		$V_{CC} = 5 \text{ OV}, T_A = 25^{\circ}\text{C}$ $C_L = 50 \text{ pF}$		15 18	23 27	ns ns

Indefinite

Note 1: Min/max values apply across the -55° C to $+125^{\circ}$ C temperature range for the DM7230 and across the 0° C to 70° C range for the DM8230 unless otherwise specified. Typicals are given for T_A = 25° C and V_{CC} = 5 0V

Note 2: Only one output at a time should be short circuited.

Note 3: The only conditions under which a tpd0 from the Address inputs can be observed is when an output goes from being nonselected to being selected and the information being routed to that output is a logical "0" If the information had been a logical "1," no change would have occurred and no measurement could have been made. Similarly, the only time a tpd1 from the Address inputs can be observed, is when an output goes from being selected to being nonselected and the information that had been routed to that output was a logical "0". If the information had been a logical "1," no change would have occurred and no measurement could have been made.

Note 4: Information in Note 3 concerning t_{pd0} and t_{pd1} from the address inputs are applicable here also

Note 5: All delays involving transitions to or from the High Impedance state are measured with respect to the Disable inputs For example, with A information at a logical "0" and Disable B at a logical "1" the selected output will go from a logical "0" to the High Impedance state some time, toH, after Disable A has gone from a logical "0" to a logical "1"

mode of operation

COMPLEMENT AND DATA INPUTS

When Complement A is a logical "1", Data A will appear inverted at the output. When Complement A is a logical "0", Data A will appear non-inverted at the output.

This function is accomplished on the chip through the use of a two-input exclusive-OR gate with Complement A and Data A as the two inputs. Therefore, the A information that is routed to the outputs is actually (Complement A \oplus Data A). That this is the case may be verified by examining the logic diagram.

The two inputs of this exclusive-OR gate have identical characteristics, allowing the functions of these two inputs to be reversed. Also the propagation delay from either input to the output will be the same. This is also true for the Complement B and Data B inputs.

ADDRESS INPUTS

The Address A inputs select to which of the four outputs A information will be routed. The same is true for the Address B inputs and B information. If A and B information are both routed to the same output simultaneously, that output will be a logical "0" if either the A or B information is a logical "0". All outputs which are not selected for

either A or B information will be in the logical "1" state.

DISABLE INPUTS

The Disable inputs are similar to higher order Address inputs in that when Disable A is a logical "1", A information is not routed to any output. All four outputs are nonselected for A information. The same is true for Disable B and B information The Disable inputs have the additional feature that when both Disable A and Disable B are a logical "1" all outputs go to the High Impedance state. When multiple outputs are connected to a bus line, only one device at a time can be in the normal low impedance state. All others should be gated into the high impedance state (Figure 1). The selected device therefore has the normal TTL low impedance output providing good capacitive drive capability and waveform integrity especially during the transition from the logical "0" to logical "1" state. The other outputs-in the high impedance state-take only a small amount of leakage current from the low impedance outputs. Since the logical "1" output current of the selected device is 13 times that of a conventional Series 54/74 device (5.2 mA vs $400 \mu A$), the output is easily able to supply that leakage current to as many as 127 other DM7230/DM8230's and still have available drive for the bus-line. (Figure 2)




Figure 1




Figure 2



DM7280/DM8280(S8280/N8280) presettable decade counter DM7281/DM8281 (S8281/N8281) presettable binary counter DM7288/DM8288 (S8288/N8288) presettable ÷ 12 counter

general description


The counters in this series are four-bit monolithic subsystems containing a divide-by-two counter with one clock input and a second counter with a second clock input. The two clock inputs and the other logic functions provided will implement a wide variety of counter and storage register functions.

features


■ Series 54/74 compatible

- Two clock inputs for additional flexibility
- Strobed parallel-entry capability
- Reset inputs common to all stages
- Typical toggle rates to 45 MHz
- Typical power dissipation of 130 mW
- Direct-coupled stages
- Available in cavity or molded DIP


connection diagrams (Dual-In-Line and Flat Packages)



DM7280/DM8280



DM7281/DM8281



DM7288/DM8288

Supply Voltage Input Voltage

Operating Temperature Range

DM7280, DM7281, DM7288 DM8280, DM8281, DM8288

Storage Temperature Range Lead Temperature (Soldering, 10 sec) 7V 5.5V

-55°C to +125°C 0°C to +70°C -65°C to +150°C 300°C

electrical characteristics (Notes 1, 2)

CHARACTERISTICS			MITS		TEMP	Vcc	DATA	DATA	RESET	CLOCK	CLOCK	OUTPUTS
CHARACTERISTICS	MIN	TYP	MAX	UNITS	TEIVIP	vcc	STROBE	INPUTS	uESEI	1	2	JUIPUIS
"1" Output Voltage ^{(3) (4)}	26			٧	0°C	4 75V	0 8V	2 0V	2 0V		Output A	-200 μA
	28	1	1	V	+25°C	5 0V	0 8V	2 0V	2 0V		Output A	-200 μA
(2) (6)	2 6		Ì	V	+75°C	4 75V	0 8 V	2 0V	2 0∨		Output A	-200 μA
"0" Output Voltage ^{(3) (5)}			04	V V	0°C +25°C	4 75V 5 0V	08V 08V	0 8 V 0 8 V	08V 08V		Output A Output A	6 4 mA 6 4 mA
		ļ	04	ľ	+75°C	4 75V	087	0.87	087		Output A	6 4 mA
"0" Input Current		ļ					Ì	·			`	
Data Strobe	-0 1	1	-16	mA	+25°C	5 25V	0 4 V					
Data Inputs	-0 1		-12	mA	+25°C	5 25V	İ	0 4 V				
Reset (DM8280, DM8281)	-0 1	l	-30	mA	+25°C	5 25V	1		0 4V			
Reset (DM8288) Clock ₁ (DM8280, DM8281)	-0 1 -0 1		-28 -32	mA	+25°C +25°C	5 25V 5 25V			0 4V	0 4 V		
Clock ₁ (DM8288)	-01	1	-32 -16	mA mA	+25°C	5 25V				0 4 V		
Clock ₂ (DM8280)	-01		-32	mA	+25°C	5 25V				040	0 4V	
Clock ₂ (DM8281, DM8288)	-0 1		-16	mA	+25°C	5 25V					0 4V	
"1" Input Current												
Data Strobe	1	l	25	μΑ	+75°C	5 0V	4 5V					
Data Input			25	μΑ	+75°C	5 0V		4 5V				
Reset (DM8280, DM8281)	1	1	75	μΑ	+75°C	5 0V	}		4 5V			
Reset (DM8288)			50	μΑ	+75°C	5 0V			4 5V	4514		
Clock ₁ Clock ₂	1	l	75 75	μA μA	+75°C +75°C	5 0V 5 0V				4 5V	4 5V	
-			/ 3	"	'," "	300					737	
Clock Mode T _{ON} Delay Bit A	l	ł	25		+25°C	5 OV						6 4 mA
Bit B, C, D		l	25	ns ns	+25°C	5 0 V	İ					64 mA
	1	ł	25	113	1200	301						
Clock Mode T _{OFF} Delay Bit A		1	25		+25°C	5 OV						6 4 mA
Bit B, C, D	l	l	25	ns ns	+25°C	5 0V						6 4 MA
	ļ			""	- 200	""					1	
Data/Strobe Ton Delay	1	1	25		+25°C	5 OV						C 4 4
Bit A, B, C, D			35	ns	+25 C	500						6 4 mA
Data/Strobe T _{OFF} Delay	ĺ	l		}			1					
Bit A, B, C, D			45	ns	+25°C	5 OV						6 4 mA
Toggle Rate	20	45		MHz	+25°C	5 O V						6 4 mA
		35		MHz	+25°C	5 OV						6 4 mA
Clock Mode Switching Test ⁽⁶⁾	ľ	ĺ	∞	ns	+25°C	5 0V				Pulse	Pulse	
Output Fall Time			50	nA	+25°C	4 75V						100 pF
Power Consumption		130	194	mW	+25°C	5 25V			0V	0V	0V	
Input Voltage Rating	ļ	1										
Data Strobe	5.5	[v	+25°C	5 OV	10 mA				1	
Data Inputs	55			v	+25°C	5 OV	1011114	10 mA				
Reset	5.5	[v	+25°C	5 0V			10 mA		1	
Output Short Circuit		Ì									1	
Current	-10		-60	mA	+25°C	5 OV	0V				0V	
Input Capacitance]		30	pF	+25°C	5 0V						
			"	"	1 .23 5	""						
Strobe Memory Holding Time with "1" to "0"]	17	35	ns	+25°C	5 OV		087	2 0V	2 0V	Output A	
Clock or Output		l ''	33	113	1230	""		""	200	200	Juipar	
Transition]											
With no "1" to "0"		17	35	ns	+25°C	5 OV		2 OV	2 0V	2 0V	Output A	
Clock or Output	1				l						1	
Transition	l											
Strobe Pulse Width	25			ns	+25°C	5 OV		087	2 0V	2 0V	Output A	
Reset Pulse Width	30	l		ns	+25°C	5 OV	2 OV	0.87		2 0V	Output A	

Note 1: All voltage and capacitance measurements are referenced to the ground terminal. Terminals that are not specifically referenced are left electrically open.

Note 2: Positive current flow is defined as the current into the referenced terminal.

Note 3: Measurements of each output and the associated data input apply independently.

Note 4: Output source current is supplied through a resistor to ground.

Note 5: Output sink current is supplied through a resistor to VCC.

Note 6: The unit will tolerate any fall time on the clock due to the DC design.

The DM7280/DM8280 counter operates as a divide-by-two and divide-by-five counter with no external connections. When the A output is connected to the Clock 2 input, it counts in the familiar BCD mode. The bi-quinary mode is obtained by connecting the D output to the Clock 1 input while applying the clock to the Clock 2 input. This produces a square-wave output at f/10 on the A output that is particularly useful in frequency synthesizers.

The DM7281/DM8281 is a 2,2,4,8 counter when operated with two clock inputs and no external connections. It is a 2,4,8,16 counter when the A output is connected to the Clock 2 input. Thus, it may be used as a divide-by-two, -eight, or -sixteen counter.

The DM7288/DM8288 consists of divide-by-two and divide-by-six counters. For divide-by-twelve operation, output A is connected to the Clock 2 input.

Counting is performed on the negative-going edge of the clock pulse in all three types. The divide-by-two stages may be toggled at up to 45 MHz, typical, approximately twice the maximum frequency of the Clock 2 input.

All three have parallel inputs which may be used to set the corresponding outputs to desired states. The parallel input logic levels are transferred to the outputs when the strobe line is placed at the logical "0" level. A "0" on the reset line will place all four outputs in the "0" state.

The register-storage function can be obtained by using the strobed parallel-entry capability. Data to be stored is entered by the method indicated above and retained on the outputs holding both clock inputs at logical "1" (V_{CC}) The register may be reloaded with a new parallel entry and strobe operation or cleared by the reset line.

1



DM74200(SN74200) TRI-STATE® 256-bit random access memory

DM8582 256-bit random access memory (open collector)

general description


The DM74200 and the DM8582 are 256 x 1 read/write random access. TTL memories which can be used in applications ranging from scratch-pad to main memories. Eight address inputs select the proper bit-location and a Write-Enable input determines whether the read mode or write mode is chosen. Three chip-enable inputs determine whether the output is in the conventional logical "1" or logical "0" state or whether it is gated into the off-state (DM8582) or the high-impedance state

DM74200. The off-state and high-impedance states are useful when connection is made to a common bus-line.

features

- 40 ns typical address access time, DM74200
- 50 ns typical address access time, DM8582
- 20 ns typical chip select access time
- <2 mW/bit typical power dissipation</p>

connection diagram



truth table

CE	WE	OPERATION	OUTPUT (DM8582)	OUTPUT (DM74200)
L	L	Write	Logical ''1'' (Open Collector)	High Z
L	н	Read	D (Complement of Stored Data)	D (Complement of Stored Data)
н	L	Do Nothing	Logical "1"	High Z
н	н	Do Nothing	Logical "1"	High Z

absolute maximum ratings (Note 1)

 Supply Voltage
 7V

 Input Voltage
 5.5V

 Output Voltage
 5.5V

 Operating Temperature Range
 DM74200, DM8582
 0°Cto+70°C

 Storage Temperature Range
 -65°C to +150°C
 100°C

 Lead Temperature (Soldering, 10 sec)
 300°C
 300°C

electrical characteristics

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM74200 DM8582	V _{CC} = 4.75V	20			٧
Logical "0" Input Voltage	DM74200 DM8582	V _{CC} = 4 75V			08	V
Logical ''1'' Output Voltage	DM74200	V _{CC} = 4 75V , I _{SOURCE} = 10 mA	2.4			٧
Logical "1" Output Current	DM8582	$V_{CC} = 5.25V$, $V_{OUT} = 5.5V$			50	μΑ
Logical ''0'' Output Voltage	DM74200 DM8582	V _{CC} = 4 75V , I _{SINK} = 24 mA			0 4	V
Third State Output Current	DM74200	$V_{CC} = 5.25V$, $V_{OUT} = 0.4V$ or 2.4V	-40		+40	μΑ
Logical "1" Input Current	DM74200 DM8582	$V_{CC} = 5.25V$ $V_{IN} = 2.4V$ $V_{IN} = 5.5V$			25 1 0	μA mA
Logical "0" Input Current	DM74200 DM8582	$V_{CC} = 5 \ 25V$, $V_{IN} = 0 \ 4V$			-10	mA
Output Short Circuit Current (Note 3)	DM74200	V _{CC} = 5.25V , V _{OUT} = 0V	-40		-80	mA
Supply Current	DM74200 DM8582	V _{CC} = 5 0V		99 96	130 125	mA mA
Input Clamp Voltage	DM74200 DM8582	$V_{CC} = 4.75V$, $I_{IN} = -12 \text{ mA}$			-1 5	٧
Output V _{CC} Clamp Voltage	DM74200	I _{OUT} = 12 mA			V _{CC} + 1.5	٧
Output Ground Clamp Voltage	DM74200	I _{OUT} = 12 mA			-1 5	٧
Address Access Time, t _{AA}	DM8582 DM74200	V _{CC} = 5.0V		50 40		ns ns
Chip Select Access Time, t _{ACS}				20		ns
Chip Select Recovery Time, t _{RC}	s	T _A = 25°C		20		ns
Write Enable Pulsewidth, t _{WP}		$R_L = 300\Omega$		25		ns
Sense Recovery Time, t _{SR}		C _L = 30 pF		40		ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the 0°C to 70°C range for the DM74200 and DM8582. All typicals are given for V_{CC} = 5 0V and T_A = 25°C



DM7520/DM8520 modulo-n divider general description

The DM7520/DM8520 combines TTL technology and MSI (Medium Scale Integration) design to provide a circuit equal in complexity to more than 50 gates.

Although extremely versatile in a number of digital applications, its primary usage will be realized in two areas.


1. MODULO-N DIVIDER

A single DM7520/DM8520 can be programmed

without external components to divide by any number from 2 to 15. Cascading of these dividers will provide division by any number from 2 to very large numbers.

2. SHIFT REGISTER

Since the basic organization of the logic is that of a serial shift register, the device may be used where four-bit parallel-in-serial out shifting is required.



connection diagram




table for division by n

	SETT		_	574
P ₁	P ₂	P ₃	P ₄	−BY
1	1	1	0	2 3
1	1	0	0 0 0	3
1	0	0	0	4
0	0	0	1	5
0	0	1	0	6
0	1	0	0	7
1	0	0	1	8
0	0	1	1	9
0	1	1	0	10
1	1	0	1	11
1	0	1	0	12
0	1	0	1	13
1	0	1	1	14
0	1	1	1	15

7V Supply Voltage 5.5V Input Voltage -55° C to $+125^{\circ}$ C Operating Temperature Range DM7520 DM8520 0° C to $+70^{\circ}$ C -65° C to $+150^{\circ}$ C Storage Temperature Range 300°C Lead Temperature (Soldering, 10 sec.)

electrical characteristics (Note 1)

PARAMETER		со	NDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM7520 DM8520	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$		2.0			>
Logical "0" Input Voltage	DM7520 DM8520	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$				0.8	V
Logical "1" Output Voltage	DM7520 DM8520	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	Ι _{Ουτ} = -400 μΑ	2.4			V
Logical "0" Output Voltage	DM7520 DM8520	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	I _{OUT} = 16 mA			0.4	V
Logical "0" Input Current (All inputs except pin 9)	DM7520 DM8520	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 0.4V			-1.6	mA
Logical "0" Input Current (Pin 9)	DM7520 DM8520	$V_{cc} = 5.5V$ $V_{cc} = 5.25V$	V _{IN} = 0.4V			-3.2	μΑ
Logical "1" Input Current	DM7520 DM8520	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 2.4V			40	μΑ
Logical "1" Input Current (Pin 9)	DM7520 DM8520	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 2.4V			80	μΑ
Logical "1" Input Current (All inputs except pin 9)	DM7520 DM8520	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 5.5V			1	mA
Output Short Circuit Current (Note 3)	DM7520 DM8520	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{OUT} = 0V (Note 2)	-20 -18		55	mA
Power Supply Current		V _{CC} = 5.0V	$T_A = 25^{\circ}C$		50		mA
Counting Frequency		V _{CC} = 5.0V	$T_A = 25^{\circ}C$	ĺ .	20		MHz

Note 1: Unless otherwise specified, limits shown apply across the -55°C to +125°C temperature range for the DM7520 and the 0°C to $+70^{\circ}\text{C}$ temperature range for the DM8520. Typical values apply to supply voltages of 5.0V

Note 2: Only one output should be shorted at a time.

Note 3: Serial and exclusive OR outputs.

theory of operation

The basic operation of the DM7520/DM8520 is derived from the fact that when several outputs of a shift register are EXCLUSIVE OR'ed and the result fed back to the register's input, a unique progression of stable states results on the outputs of the flip-flops. Depending upon which outputs are EXCLUSIVE OR'ed the number of different states can be varied. Even if optimum gating is provided the most states which can be obtained is 2ⁿ-1, where n is equal to the number of flip-flops in the register. The all-zero state is precluded; and, therefore, the maximum number of states is always one less than the theoretical maximum number. Since the DM7520/DM8520 contains four flip-flops, its maximum number of states is 15. Because the 1111 state occurs only once during a 15-state sequence, this state is detected; and its output becomes the output of the divider.

To obtain frequency division by numbers other than the maximum, it is necessary to cause the register to "jump" immediately from its initial 1111 to the state which it would normally reach in 16-m (m = desired frequency division) pulses. For example, to divide by eleven it would be necessary to jump to the fifth state and then simply allow the register to normally progress forward to its original state. The output of the divider is also used as a control pulse. Since the 1111 state is detected and since the "jump-state" information is of interest only at the time that this state is reached, the OUTPUT is used to gate the parallel inputs, through the SERIAL/PARALLEL input, so that it recognizes this "jump-state" information only at this time. Subsequently as the states change, the parallel input information is locked from the divider.

Should the divider ever be accidently set in the forbidden 0000 state, an output is provided to detect this state. If this output is in turn fed into the

EXTERNAL EX-OR input, a 1 will be forced into the register at the next clock pulse, thus clearing the unallowed state.

A PRESET input is provided which when taken to a logical "1" level overrides all other inputs and sets the register to the 1111 state.

To divide by numbers greater than 15, it is necessary to cascade DM7520/DM8520's. Both the OUTPUT and the 0000 DETECT output are capable of being connected directly to other like outputs thus providing the "WIRED-OR" configuration. These outputs should be connected to the similar outputs on other dividers for proper operation. All SERIAL/PARALLEL inputs should be connected to the common OUTPUT.

Other connections are shown. (Figure 1 indicates connections for 2 dividers or a maximum frequency division of 255. For division by higher numbers, a more complete discussion of the interconnection techniques will be given in the final data sheet.)

To divide by numbers between 16 and 255, the table in Figure 2 will apply.

Thus to summarize, the following connections should be made for operation of a single DM7520/DM8520.

Ex-Or Output to Serial Input 0000 Detect to External Ex-Or Input Output to Serial/Parallel Input Preset to Ground Ex-Or Control to Ground




FIGURE 1. Connection for 2 Divider or Maximum Frequency Division of 255

1				SET	TIN	3			- BY				SET	TING	i			- BY				SET	ring				- BY
0					L									-		_							_				
1						<u> </u>				<u> </u>				ــــــــــــــــــــــــــــــــــــــ					_				<u> </u>				
0																											75 74
1																											73
0	1	0	0	1	0	1	1		251	1	1	0	0	1	0	1	1	161	0	0	1	1	1	1	1	0	71
0																											70 69
0		0			0		1		248					1	0		1	158		0	0	0				1	68
0																											66
1																											65
1	1 س	0	0	ō	-0	0	0	0	243										0	0	1		ſ	0	0	0	63
0													-			-											62 61
1	0	1	1	1	0	C	0	0	240	1	0	1	1	1	0	1	1	150	1	0	0	0		1		1	60
O																			0	0	1	0	0	0	0	1	58
0																											57 56
0	0	0			1	0	1	1	235					0	1			145	1	0	0				0	0	55
0										-			-								-						54 53
0	0	0	0	0	0	0	1	1	232	. 1	1	_0	_1_	1		0.	ف	142	1	1	1	1	0	0	0	0	52
1	0	1	0	0	0	0	0	0	230		0	1	1	Ö		1	0	140	0	0	1					0	51 50
1																											49 48
1	1	1	0	0	1	0	0	0	227	1	1	1	0	0	1	1	0	137	- 1	1	0	0	0	1	1	1	47 46
0	1	0	1	1	0	0	1	0	225									+									45
0						-				1	0				1	0	0	134	0	0	0	1	1	0	0	0	44 43
0	0	0	0	1	0	1	1	0	222	- 1	0	1	0	0	1	1	1	132	0	1	0	0	0	1	1	0	42
1																											41 40
0		-													1												39 38
0	0	1	1	0	0	0	0	0	217	1	0	1	0	1	1	Ö	1	127	0	0	1	0	0	0	1	0	37
1																			-								36 35
1	1	-	1			1	0	0	214	1	0	0	1	0	1	o	1	124	- 1	0	1	0	0	1	0	0	34
0 0 0 1 1 1 1 0 0 1 0 210 1 1 1 0 0 1 0 0 1 0 1	1		1		1	0	1	1	212																		33 32
0 0 0 0 1 1 1 1 0 0 1 209 0 1 1 1 1 0 0 1 209 1 0 1 1 1 0 0 1 1 0 0 0 1 1 2 0 1 0 1 0																											31 30
1	0	0	0	1	1	1	0	1	209	0	1	1	1	0	1	0	0	119	Ö	1	1	0	0	1	0	1	29
1																											28 27
1										1				_					1						-		26
1																											25 24
0			1	0	1		0		203							-											23 22
1	0	1	1	1	1	0	1	0	201	1	1	0	1	1	1	1	1	111	1	1	1	1	0	1	1	0	21
0 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1																											20 19
1	0	1	0	0	1	1	1	1	198	0	0			1	0			108	0	1	0	1	1	1	1	0	18 17
1																											16
1																											15 14
0	1	1	1	0	0	0	1	0	193	Ö	0	0	1	1	0	0	1	103	1	0	1	0	1	0	1	0	13
0																											12 11
0 1 0 0 0 1 1 0 0 0 1 1 186 0 1 0 0 0 1 1 0 0 0 0 1 1 0 0 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0	0	0	0	1	1	1	0	0	190	1	1	0	0	0	0	1	1	100				1		1		1	10 9
1 1 0 1 0 0 0 0 1 186	0	- 1	Ō	0	0	1	1	1	188		0	1	1	0	0	0	Ó	98	- 1	0	0	0	1	1	0	1	8
0 1 1 0 1 0 0 0 1 85 1 0 1 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 0 1 0 0 1 1 1 0 0 0 0 1 0 0 0 1 1 1 0 0 0 0 1 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1		0																									7 6
1							0		185			1							1	1	1	1					5 4
0 0 1 0 0 1 1 0 0 1 1 1 181 0 0 0 1 0 1	1		0	1			1	0	183	1	0	1		1	0	0	1	93	1	1	1	1	1	1	0	0	3
1 0 0 1 0 0 1 1 1 1 180 0 0 0 1 1 0 1 0																			1	1	1	1	1	1	1	0	2
0 0 1 0 0 1 0 0 1 0 0 178 0 1 0 0 0 1 0 87 1 0 0 0 0 1 0 88 1 1 0 0 0 1 0 0 1 176 1 0 1 0 0 0 0 1 0 87 1 1 0 0 0 1 0 0 1 176 1 1 0 1 0 0 0 0 0 0 1 0 86 1 1 1 1 1 0 0 0 1 1 0 0 0 1 1 1 1 1 1	1	0	0	1	0	0	1	1	180	0	0	0	1	0	1	0	1	90									
1 1 0 0 1 0 0 1 176 0 1 0 1 0 0 0 1 86 1 1 1 1 0 0 1 0 0 1 175 1 0 1 0 1 0 0 0 85 1 1 1 1 1 0 0 1 1 0 1 175 1 0 1 0 1 0 0 84 1 0 1 1 1 1 0 0 1 1 1 0 0 1 173 1 1 1 1 0 1 0 1 0 83 0 1 0 1 1 1 0 0 1 1 1 1 0 0 172 1 1 1 1 0 1 0 1 82 1 1 0 1 0 1 1 1 1 0 1 1 1 1 0 1 0 1 81 1 1 0 1 0 1 0 1 1 1 1 0 1 0 1 1 1 1 1	0	0	1	0	0	1	0	0	178	0	1	0	0	0	1	0	1	88									
1 1 1 0 0 1 0 0 175 1 0 1 0 1 0 0 0 85 0 1 1 1 0 0 1 1 74 1 1 0 1 0 1 0 0 84 1 0 1 1 1 0 0 1 173 1 1 1 0 1 0 1 0 83 0 1 0 1 0 1 1 1 0 0 172 1 1 1 1 0 1 0 1 82 1 0 1 0 1 0 1 1 1 0 170 1 1 1 1 1 0 1 0																											
1 0 1 1 1 0 0 1 173 1 1 1 0 1 0 1 0 83 0 1 0 1 1 1 0 0 172 1 1 1 1 0 1 0 1 82 1 0 1 0 1 1 1 1 0 172 1 1 1 1 0 1 0 1 82 1 1 0 1 0 1 0 1 1 1 170 1 1 1 1 1 0 1 81 0 1 1 0 1 0 1 1 1 169 0 1 1 1 1 1 0 79 1 0 1 1 0 1 0 1 1 168 0 0 1 1 1 1 1 78			1	0		1	0	0	175	1	0	1		1	0	0		85									
1 0 1 0 1 1 1 0 171 1 1 1 1 1 0 1 0 81 1 1 0 1 0 1 1 1 1 170 1 1 1 1 1 0 1 80 0 1 1 0 1 0 1 1 168 0 0 1 1 1 1 1 1 78	1	0	1	1	1	0	0	1	173	1	1	1	0	1	0	1	0	83	1								
1 1 0 1 0 1 1 1 1 170 1 1 1 1 1 0 1 80 0 1 1 1 1 1 1 1 0 79 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1																								•			
1 0 1 1 0 1 0 1 168 0 0 1 1 1 1 1 1 78	1	1	0	1	0	1	1	1	170	1	1	1		1	1	0	1	80	١								
1 0 1 0 0 167 1 0 0 1 1 1 1 1 77	1	0	1	1	0	1	0	1	168	0	0	1	1	1	1	1	1	78	l								
0 1 1 0 1 1 0 1 166 1 1 0 0 1 1 1 0 76	1 0	1	0 1	0	1	0	1	0 1	167 166										1								

FIGURE 2. DM7520/DM8520 Shift Register Divider Input Coding Table (2 Package Combinations)



DM7551/DM8551 TRI-STATE quad D flip flop

general description

The DM7551/DM8551 is a TRI-STATE logic device which provides four D-type flip flops in one package which operate synchronously from a common clock.

features


- Series 54/74 compatible
- 23 ns typical propagation delay
- 250 mW typical power dissipation
- Outputs directly connectable for bus-line operation

- A "do-nothing" state accomplished without gating the clock
- Simple disable encoding


A unique three-state output allows the device to be used in bus-organized systems. The outputs can be directly wired to outputs of other DM7551/DM8551's without encountering the problems normally met with "collector-ORing" TTL circuits. This is accomplished by gating the normally low impedance logical "1" or logical "0" output into a high impedance state.

(Continued)

logic and connection diagrams



Dual-In-Line and Flat Package



truth table (Both Output Disables Low)

t _n		
DATA INPUT DISABLE	DATA INPUT	t _{n+1} OUTPUT
Logical "1" on 1 or both inputs	X	Qn
Logical "0" on both inputs	1	1
Logical "0" on both inputs	0	0

X = Don't Care

1

absolute maximum ratings (Note 1)

 Supply Voltage
 7V

 Input Voltage
 5 5V

 Output Voltage
 5 5V

 Storage Temperature Range
 -65°C to +150°C

 Operating Temperature Range
 DM7551
 -55°C to +125°C

 DM8551
 0°C to +70°C

 Lead Temperature (Soldering, 10 sec)
 300°C

Lead Temperature (Soldering, 10 sec) Time that two bus-connected devices may be in opposite low impedance states simultaneously

Indefinitely


electrical characteristics (Note 2)

PARAMETERS		CONI	MIN	TYP	MAX	UNITS	
Logical "1" Input Voltage	DM7551 DM8551	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$		2 0			٧
Logical "0" Input Voltage	DM7551 DM8551	V _{CC} = 4 5V V _{CC} = 4 75V				0 80	٧
Logical "1" Output Voltage	DM7551 DM8551	V _{CC} = 4 5V V _{CC} = 4 75V	$I_{OUT} = -2.0 \text{ mA}$ $I_{OUT} = -5.2 \text{ mA}$	2 4	33		٧ *
Logical ''0'' Output Voltage	DM7551 DM8551	V _{CC} = 4 5V V _{CC} = 4 75V	I _{OUT} = 16 mA		0 2	0 40	V
Logical "0" Input Current	DM7551 DM8551	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 0 40V		-10	-16	mA
Logical "1" Input Current	DM7551 DM8551	V _{CC} = 5 25V V _{CC} = 5 25V	$V_{IN} = 2.4V$ $V_{IN} = 5.5V$			40 1	μA mA
Output Current In High Impedance State	DM7551 DM8551	V _{CC} = 5 5V V _{CC} = 5 25V	$\frac{V_O = 2.4V}{V_O = 0.4V}$			40 -40	μA μA
Supply Current	DM7551 DM8551	V _{CC} = 5 5V V _{CC} = 5 25V			50	72	mA
Output Short Current (Note 3)	DM7551 DM8551	V _{CC} = 5 5V V _{CC} = 5 25V	V _{OUT} = 0 0V	-30		-70	mA
Maximum Clock Frequency		V _{CC} = 5 0V C _t = 50 pF	$T_A = 25^{\circ}C$	25	30		MHz
Propagation Delay from Clock to Logical "0", todo		V _{CC} = 5 0V C ₁ = 50 pF	$T_A = 25^{\circ}C$	11	20	28	ns
Propagation Delay from Clock to Logical "1", tpd1		V _{CC} = 5 0V C _L = 50 pF	$T_A = 25^{\circ}C$	11	16	25	ns
Input Data Setup Time, ts DAT	· A	V _{CC} = 5 0V	$T_{\Delta} = 25^{\circ}C$		3	10	ns
Input Data Hold Time, t _{H DAT}	A	V _{CC} = 5 0V	T _A = 25°C		4	10	ns
Input Disable Setup Time, t _{S D}	IS	V _{CC} = 5 0V	$T_A = 25^{\circ}C$		7	14	ns
Input Disable Hold Time, t _{H D}	IS	V _{CC} = 5 0V	$T_A = 25^{\circ}C$		-7		ns
Delay from "Output Disable" Impedance State (from Logica Level), t _{1H}		V _{CC} = 5 0V	$T_A = 25^{\circ}C$	3	5	30	ns
Delay from "Output Disable" Impedance State (from Logica Level), t _{OH}		V _{CC} = 5 0V	$T_A = 25^{\circ}C$	3	11	30	ns
Delay from "Output Disable" Logical "1" Level (from High Impedance State), t _{H1}	to	V _{CC} = 5 0V	$T_A = 25^{\circ}C$	7	16	30	ns
Delay from "Output Disable" Logical "O" Level (from High Impedance State), t _{HO}	to	V _{CC} = 5 0V	$T_A = 25^{\circ}C$	7	21	30	ns
Propagation Delay from Clear to Output, tpdR		V _{CC} = 5 0V	$T_A = 25^{\circ}C$		18	27	ns

Note 1: Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range", they are not meant to imply operating conditions

Note 2: Unless otherwise specified the min-max limits across the $-55\,^{\circ}$ C to $+125\,^{\circ}$ C temperature range for the DM7551 and across the $0\,^{\circ}$ C to $70\,^{\circ}$ C temperature range for the DM8551. All typicals are given for V_{CC} = 5 0V and T_{A} = $25\,^{\circ}$ C

Note 3: Only 1 output at a time should be shorted



general description (cont.)

The high impedance state occurs on all outputs of all devices except the four outputs of the one device selected (Figure 1). The result is that the selected device has a normal TTL low impedance output providing good capacitive drive capability and waveform integrity especially during the transition from a logical "0" to a logical "1". The other outputs are all in the "third-state" and take only a small amount of leakage current from the driving outputs. Since the logical "1" output current of the selected device is 13 times that of a normal Series 54/74 output (5.2 mA vs 400 μ A), the output is easily able to supply that leakage current to as many as 127 connected devices and still retain enough drive for a full Series 54/74 fan-out of 3 at the end of the bus line (Figure 2).

A two-input NOR gate facilitates selection of the driving device through the use of only two octal decoders for as many as 64 DM7551/DM8551's (Figure 3).

A problem inherent in conventional D-type flip flops is that it is impossible to code the data input in such a way as to cause the flip flop to remain in its present state when clocked. Because flexibility

is not as great as with a J-K flip flop (and its J=0, K=0 state), to keep a D-type flip flop in its present state it is usually necessary to gate the clock, which increases the danger of false-clocking. The DM7551/DM8551 contains a gated input disable which does not disrupt clocking, but rather recirculates information from the Q output to the D input. In this manner the flip flop does not change state and the possibility of false-clocking is eliminated.

The following logic levels control the device.

- Clocking occurs on the positive-going transition.
- Clearing is enabled by taking the input to a Logical "1" level
- Outputs are placed in the "third-state" if either of the two Output Disable inputs is taken to a Logical "1" level.
- The flip flops will remain in their previous state when clocked so long as either of the two Data Input Disable inputs is taken to a Logical "1" level.

The DM7551/DM8551 is completely compatible with other Series 54/74 devices.



DM7552/DM8552 TRI-STATE decade counter/latch DM7554/DM8554 TRI-STATE binary counter/latch

general description

The DM7552/DM8552 and DM7554/DM8554 are TTL TRI-STATE Synchronous Decode and Binary counter/latch circuits respectively. The circuits consist of a counter made up of four edge-triggered JK flip-flops.

features


- Series 54/74 compatible
- 330 mW typical power dissipation
- TRI-STATE outputs directly connectable for bus-line operation
- TRI-STATE outputs information may be latched

- 30 ns typical propagation delay
- Count mode and Terminal Count output are operable when the outputs are in the high impedance state or latch mode
- Blanking capability with the DM7552/DM8552
- Positive true logic

The circuits logically combine the function of counters for frequency division, latches to hold the counter's information, and output buffer gates which allow active TTL outputs as well as the high impedance (3rd) state for output multiplexing of data


connection diagram

Dual-In-Line and Flat Package



typical application

Multi-Stage Synchronous Counter with Visual Display



Counter stages can be cascaded as shown above to provide multiple stage BCD or binary synchronous counting by using the DM7552/DM8552 or the DM7554/DM8554 respectively. With a Terminal Count (TC) fan out of six the above scheme allows seven stages to operate at the maximum frequency equivalent to a two stage counter.

The characters displayed can be held with a low level on the strobe line while the counters can continue counting. The display can be updated by applying a positive pulse to the strobe line.

1

absolute maximum ratings (Note 1) operating conditions

			MIN	MAX	UNITS
Supply Voltage	7 OV	Supply Voltage (V _{CC})			
Input Voltage	5 5V	DM7552/54	4 5	55	V
Output Voltage	5.5V	DM8552/54	4 75	5 25	V
Storage Temperature Range	-65°C to +150°C	Temperature (TA)			
Lead Temperature (Soldering, 10 sec)	300°C	DM7552/54	-55	+125	°C
	œ.	DM8552/54	0	70	°C

electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage		20			V
Logical "0" Input Voltage				0 8	V
Logical "1" Output Voltage TC Output	I _{OUT} = -0 4 mA	2 4	3 3		V
Logical "1" Output Voltage (Other Outputs)	I _{OUT} = -2 mA (DM7552/54) I _{OUT} = -5 2 mA (DM8552/54)	2 4	3.3		V
Logical ''0'' Output Voltage	I _{OUT} = 16 mA		0 2	0 4	V
Third State Output Current	V _{OUT} = 0.4V to 2.4V			±40	μΑ
Logical "1" Input Current "CET"	V _{IN} = 2.4V V _{IN} = 5.5V			80 2	μA mA
"Other Inputs"	V _{IN} = 2.4V V _{IN} = 5.5V			40 1	μA mA
Logical "0" Input Current "CET"	V _{IN} = 0 4V		-2 0	-3 2	mA
"Other Inputs"	V _{IN} = 0 4V		-1.0	-1.6	mA
Output Short Circuit Current (Note 3) TC Output Other Outputs	V _{OUT} = 0V V _{OUT} = 0V	-20 -30		-55 -70	mA mA
Supply Current (each device) I _{CC} (max)			66	106	mA
Input Clamp Voltage	I _{IN} = -12 mA			-1.5	V
Output V _{CC} Clamp Voltage	V _{CC} = 0V I _{OUT} = 12 mA			15	V
Output Ground Clamp Voltage	V _{CC} = 0V I _{OUT} = -12 mA	İ		-15	V
Propagation Delay to a Logical ''0'' from Clock to Any Output, t _{pd0}	V _{CC} = 5.0V T _A = 25°C		23	45	ns
Propagation Delay to a Logical "1" from Clock to Any Output, t _{pd1}	V _{CC} = 5 0V T _A = 25°C		34	70	ns
Propagation Delay from TE to Output, t_{pd} (TE)	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$		26	50	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM7552/DM7554 and across the 0° C to 70° C range for the DM8552/DM8554. All typicals are given for $V_{CC} = 5.0V$ and $T_A = 25^{\circ}$ C Note 3: Only one output at a time should be shorted

electrical characteristics (cont.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Delay from Output Disable to High Impedance State (from Logical "1" Level), t _{1H}	V _{CC} = 5.0 T _A = 25°C		2 7	8	ns
Delay from Output Disable to High Impedance State (from Logical "0" Level), t _{OH}	V _{CC} = 5.0 T _A = 25°C		17	40	ns
Delay from Output Disable to Logical "1" Level (from High Impedance State), t _{H1}	V _{CC} = 5 0 T _A = 25°C		21	45	ns
Delay from Output Disable to Logical "O" Level (from High Impedance State), t _{HO}	$V_{CC} = 5.0$ $T_A = 25^{\circ}C$		25	50	ns
Maximum Clock Frequency	V _{CC} = 5.0 T _A = 25°C	15	23		MHz

mode of operation

When the Transfer Enable (TE) is at a logical "1" level the data transfer paths between the counter outputs and the output buffer gates are maintained. When the Transfer Enable (TE) is at a logical "0" level, the data transfer paths are inhibited, and the state of the output buffer gates are locked in by the latches. The counter and Terminal Count (TC) output remain operable during this time.

Asynchronous Clear (CL) resets the counter to 0000.

Asynchronous Preset (PRE) resets the counter to 1111.

The 1111 state may be used in the DM7552/ DM8552 for blanking out leading zeroes in visual displays. The next clock pulse will advance the DM7552/DM8552 to 0001 which denotes the first count of the blanked zero. The next clock pulse will advance the DM7554/DM8554 to 0000.

The Terminal Count (TC) output is active high when the counters are at terminal count and the CET is high. The Terminal Count logic equations

DM7552/DM8552 TC = CET \cdot A \cdot \overline{B} \cdot \overline{C} \cdot D DM7554/DM8554 TC = CET \cdot A \cdot B \cdot C \cdot D

The following logic levels control the device:

- The counter changes state on the positive-going transition of the clock.
- Clearing or Presetting is enabled by taking the respective input to a logical "1" level.
- To enable the count mode both CET and CEP inputs must be at a logical "1" level.
- To latch the outputs the Transfer Enable (TE) input must be taken to the logical "0" level.
- To place the TRI-STATE outputs into the "Third-State" either of the Output Disable (OD) inputs must be taken to the logical "1" level.

The clock input must be high during the high to low transition of CEP and/or CET for correct logic operation. The CEP and CET inputs may be used in a high speed look ahead technique (see application).

logic tables

FUNCTION TABLE

	INPUTS								OUT	PUTS	
OD1	OD2	CEP	CET	CLEAR	PRESET	TE	Α	В	С	D	TC
1	х	х	Х	х	Х	×	"High	Impe	dance	State"	
×	1	х	×	×	×	×	"High Impedance State"			*	
0	0	×	×	1	Х	1	0	0	0	0	0
0	0	×	х	0	1	1	1	1	1	1	٠
0	0	×	×	Х	Х	0	l	LA°	ГСН	1	
0	0	1	1	0	0	1		co	JNT		٠

^{*}Function of the count sequence


DM7552/DM8552

DM7554/DM8554 DECADE COUNT SEQUENCE BINARY COUNT SEQUENCE

	OUTPUTS					
COUNT	Α	В	c	D	TC	
0	0	0	0	0	0	
1	1	0	0	0	0	
2	0	1	0	0	0	
3	1	1	0	0	0	
4	0	0	1	0	0	
5	1	0	1	0	0	
6	0	1	1	0	0	
7	1	1	1	0	0	
8	0	0	0	1	0	
9	1	0	0	1	1	
**If Preset						
Applied						
Next	1	1	1	1	0	
Count	1	0	0	0	0	

^{*}The 1111 state may be used in conjunction will certain decoder/drivers i.e. DM5446, DM5447 and DM5448 for blanking leading zeroes

	OUTPUTS							
COUNT	Α	в	U	۵	TC			
0	0	0	0	0	0			
1	1	0	0	0	0			
2	0	1	0 0 0	0	0 0			
3	1	1	0	0	0			
4	0	0	1	0	0			
5	1	0	1	0	0			
6	0	1	1	0	0			
7	1	1.	1	0	0			
8	0	0	0	1	0			
9	1	0	0 0 0	1	0 0 0			
10	1	1	0	1	0			
11	1	1	0	1	0			
12	0	0	1	1	0 0 0			
13	1	0	1	1	0			
14	1 0 1 0	1	1	1	0			
15	1	-	-	1	1			





DM7553/DM8553 TRI-STATE® eight bit latch

general description

The DM7553/DM8553 provides eight latcheswhose inputs and outputs are accessed on the same leads. The fact that the outputs utilize TRI-STATE circuitry allows this to be done. While in the high-impedance state, the outputs and inputs are disabled and no information can be entered. When the outputs are active the gating associated with each latch prevents information from being entered. The outputs are disabled while information is entered.

In this manner eight bits of storage can be accomplished with parallel inputs and outputs in a 16-pin package.

features


- Series 54/74 compatible
- Typical power dissipation

330 mW


Typical propagation delay

25 ns

logic and connection diagrams



Dual-In-Line and Flat Package



truth table

CLEAR	ENABLE	READ	WRITE	I/O STATE
1	0	0	Х	Output = 0
×	х	1	1	Hı-z
X	1	X	Х	111-2
0	0	×	0	Write
0	0	0	1	Read

absolute maximum ratings (Note 1) operating conditions MIN MAX UNITS Supply Voltage Input Voltage 7V Supply Voltage (V_{CC}) DM7553 4.5 55 5.5V or 0.5V above V_{CC} DM8553 4 75 Output Voltage 5.25 -65° C to $+150^{\circ}$ C Storage Temperature Range Temperature (TA) Lead Temperature (Soldering, 10 sec) 300°C DM7553 +125 -55 DM8553 O 70

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Mın	2.0			V
Logical "0" Input Voltage	V _{CC} = Mın			0.8	v
Logical ''1'' Output Voltage, Output Enabled	$V_{CC} = Min, I_{OUT} = {-2.0 \text{ mA } (7553) \atop -5.2 \text{ mA } (8553)}$	2.4			v
Logical "0" Output Voltage, Output Enabled	V _{CC} = Min, I _{OUT} = 16 mA			0.4	V
Logical "1" Input Current, Input Enabled	$V_{CC} = Max, V_{IN} = 5.5V$			1.0	mA
	V _{IN} = 2.4V			40	μΑ
Logical "0" Input Current, Input Enabled	$V_{CC} = Max$, $V_{IN} = 0.4V$			-1.6	mA
TRI-STATE I/O Current with Inputs & Outputs Disabled	V _{I/O} = 2.4V or 0 4V			±40	μΑ
Output Short Circuit Current (Note 3)	V _{CC} = Max, 8553 7553	-28 -30		-70	mA
Supply Current			66	93	mA
Input/Output V _{CC} Clamp Voltage	V _{CC} = 0V, I _{OUT} = +12 mA			15	V
Input/Output Ground Clamp Voltage, Outputs Disabled	V _{CC} = 5V, I _{OUT} = -12 mA			-1.5	٧
TRI-STATE OUTPUT CHARACTERISTICS	3				
Delay from Output to High Impedance State (from Logical "1" Level), t _{1H}	V _{CC} = 5.0V, T _A = 25°C		7	12	ns
Delay from Output to High Impedance State (from Logical "0" Level), toH	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}$		20	30	ns
Delay from Output to Logical "1" Level (from High Impedance State), t _{H1}	$V_{CC} = 5.0V, T_A = 25^{\circ}C$		22	33	ns
Delay from Output to Logical "0" Level (from High Impedance State), t _{H0}	$V_{CC} = 5.0V, T_A = 25^{\circ}C$		25	38	ns
Delay from Clear Input to Output = Logical "0", tpdR			21	32	ns
Min Clear Pulse Width Required, t _{rpw}			10	15	ns
Data Setup Time, t _S	Data = 1		14	20	ns
	Data = 0		26	36	ns
Data Hold Time, t _h	Data = 1		-26	-15	ns
	Data = 0		-14	-8	ns
Min Write Pulse Width Required, twow			28	40	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM7553 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM8553. All typicals are given for $V_{CC} = 5.0V$ and $T_{A} = 25^{\circ}C$

Note 3: Only one output at a time should be shorted.



DM7560/DM8560(SN54192/SN74192) up/down decade counter


general description

The DM7560/DM8560 is a TTL, Series 54/74 compatible, up-down decade counter which is capable of being preset to any number from 0 through 9. A load input controls the asynchronous entry of these numbers, and sets all outputs to appropriate state.

Counting is performed through two clock lines-

one controlling the count in the up direction, and the other in the down direction. Two outputs, Borrow and Carry, are connected to the clock inputs of subsequent counters to provide for counting to numbers greater than 9. The counter is synchronous by itself, and "semi-synchronous" (two gate delays between stages) when cascaded.

logic diagram



absolute maximum ratings


electrical characteristics (Note 1)


PARAMETER		c	CONDITIONS	MIN	TYP	MAX	UNITS
Logical ''1'' Input Voltage	DM7560 DM8560	V _{CC} = 45V V _{CC} = 475V		20			٧
Logical ''0'' Input Voltage	DM7560 DM8560	$V_{CC} = 45V$ $V_{CC} = 475V$				08	V
Logical ''1'' Output Voltage	DM7560 DM8560	$V_{CC} = 45V$ $V_{CC} = 475V$	Ι _{ΟΟΤ} = -400 μΑ	2 4			٧
Logical ''0'' Output Voltage	DM7560 DM8560	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	I _{OUT} = 16 mA			0 4	٧
Logical "1" Input Current (All Inputs)	DM7560 DM8560	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 2 4V			40	μΑ
Logical "1" Input Current (All Inputs)	DM7560 DM8560	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 5 5V			1	mA
Logical "0" Input Current	DM7560 DM8560	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 0 4V			-1.6	mA
Output Short Circuit Current (Note 2)	DM7560 DM8560	$V_{CC} = 55V$ $V_{CC} = 525V$	V _{OUT} = 0	-20 -18		-55	mA
Supply Current	DM7560 DM8560	V _{CC} = 5 5V V _{CC} = 5 25V			50	89	mA
Propagation Delay to a Logical ''1'', t _{pd 1}	!	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	From Clock to Output From Clock to Carry/Borrow		27 22	38 30	ns ns
Propagation Delay to a		V _{CC} = 5 0V	From Clock to Output		37	47	ns
Logical "0", t _{pd 0}	!	$T_A = 25^{\circ}C$	From Clock to Carry/Borrow		18	30	ns
Maximum Clock Frequency		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$		20	30		MHz

Note 1: Specifications apply across -55° C to $+125^{\circ}$ C temperature range for the DM7560 and 0°C to 70°C for the DM8560 unless otherwise specified. Typicals are given for $V_{CC} = 5V$ and $T_A = 25^{\circ}$ C only.

Note 2: Only 1 output may be shorted at a time


logic waveforms






- NOTES 1 LOAD AND CLEAR INPUTS SHOULD NEVER BE ENABLED TOGETHER
 - 2 A, B, C AND D INPUTS ARE FREE TO CHANGE AFTER LOAD INPUT IS DISABLED
 3 WHEN COUNTING "UP", THE "DOWN" CLOCK MUST BE IN THE LOGICAL 1 STATE, AND CONVERSELY

cascading counters



connection diagram

Dual-In-Line and Flat Package





DM7563/DM8563(SN54193/SN74193) up/down binary counter


general description

The DM7563/DM8563 is a TTL, Series 54/74 compatible, up-down binary counter which is capable of being preset to any number from 0 through 15. A load input controls the asynchronous entry of these numbers, and sets all outputs to appropriate state.

Counting is performed through two clock lines-

one controlling the count in the up direction, and the other in the down direction. Two outputs, Borrow and Carry, are connected to the clock inputs of subsequent counters to provide for counting to numbers greater than 15. The counter is synchronous by itself, and "semi-synchronous" (two gate delays between stages) when cascaded.

logic diagram



absolute maximum ratings

 V_{CC}
 7 0V

 Input Voltage
 5 5V

 Operating Temperature Range
 DM7563
 -55°C to +125°C

 Storage Temperature Range
 -65°C to +150°C

 Fanout
 10

 Lead Temperature (Soldering, 10 sec)
 300°C


electrical characteristics (Note 1)

PARAMETER		ď	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM7563 DM8563	V _{CC} = 45V V _{CC} = 475V		2.0			V
Logical ''0'' Input Voltage	DM7563 DM8563	$V_{CC} = 45V$ $V_{CC} = 475V$				08	V
Logical "1" Output Voltage	DM7563 DM8563	$V_{CC} = 45V$ $V_{CC} = 475V$	I _{OUT} = -400 μA	2 4			V
Logical ''0'' Output Voltage	DM7563 DM8563	$V_{CC} = 45V$ $V_{CC} = 475V$	I _{OUT} = 16 mA			0 4	V
Logical ''1'' Input Current (All Inputs)	DM7563 DM8563	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 24V			40	μΑ
Logical "1" Input Current (All Inputs)	DM7563 DM8563	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 5 5V			1	mA
Logical "0" Input Current	DM7563 DM8563	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 0 4V			-1.6	mA
Output Short Circuit Current (Note 2)	DM7563 DM8563	$V_{CC} = 55V$ $V_{CC} = 525V$	V _{OUT} = 0	-20 -18		-55	mA
Supply Current	DM7563 DM8563	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$			50	89	mA
Propagation Delay to a Logical "1", t _{od 1}		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	From Clock to Output From Clock to Carry/Borrow		27	38	ns
Propagation Delay to a		$V_{CC} = 5.0V$	•		37	47	ns
Logical "0", t _{pd0}		$T_A = 25^{\circ}C$	From Clock to Output From Clock to Carry/Borrow		18	30	ns ns
Maximum Clock Frequency		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$			30		MHz

Note 1: Specifications apply across –55°C to +125°C temperature range for the DM7563 and 0°C to 70°C for the DM8563 unless otherwise specified. Typicals are given for V_{CC} = 5V and T_A = 25°C only


Note 2. Only 1 output may be shorted at a time

logic waveforms




- NOTES.
- LOAD AND CLEAR INPUTS SHOULD NEVER BE ENABLED TOGETHER
 A, B, C, and D INPUTS ARE FREE TO CHANGE AFTER LOAD INPUT IS
 DISABLED
 WHEN COUNTING "UP", THE "DOWN" CLOCK MUST BE IN THE LOGICAL I STATE, AND CONVERSELY

cascading counters



connection diagram






DM7570/DM8570 (SN54164/SN74164) 8-bit serial-in parallel-out shift register


general description

The DM7570/DM8570 utilizes Series 54/74 compatible TTL circuitry to provide an eight-bit serial-in parallel-out shift register designed to operate at frequencies of 20 MHz. Other features include gated serial inputs for strobe capability and a clear input which, when taken to a logical 0, asynchronously sets all flip flops to the logical 0 state

Because the flip flops are R-S instead of J-K, input information may be changed immediately prior to the triggering edge of the clock waveform. Logical 1 levels on SA and SB enter logical 1's into the shift register Clocking occurs on the positive-going edge of the clock pulse.

logic and connection diagrams





absolute maximum ratings

Supply Voltage Input Voltage

Fanout

Storage Temperature Range

Operating Temperature Range DM7570

DM8570

Lead Temperature (Soldering, 10 sec.)

7V 5.5V -65° C to $+150^{\circ}$ C -55°C to +125°C 0°C to +70°C 300°C

electrical characteristics (Note 1)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM7570	V _{CC} = 4 5V	20			v
, uall	DM7570	V _{CC} = 4 75V V _{CC} = 4 5V				
Logical "0" Input Voltage	DM8570	V _{CC} = 4 75V			08	\ \
Logical "1" Output Voltage	DM7570 DM8570	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$ $I_{OUT} = -200 \mu A$	2 4			v
Logical "0" Output Voltage	DM7570	V _{CC} = 4 5V V _{CC} = 4 75V I _{OUT} = 8 mA		}	0 4	v
Logical "1" Input Current (Except Clear Input)	DM7570	V _{CC} = 5 5V V _{CC} = 5 25V V _{IN} = 2 4V			40	μА
Logical "1" Input Current (Clear Input)	DM8570 DM7570 DM8570	$V_{CC} = 5.25V$ $V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 2.4V$			80	μА
Logical "1" Input Current	DM7570 DM8570	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 5.5V$			1	mA
Logical "0" Input Current (Except Clear Input)	DM7570 DM8570	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 0.4V$			-1 6	mA
Logical "0" Input Current (Clear Input)	DM7570 DM8570	$V_{CC} = 5.5V$ $V_{IN} = 0.4V$			-32	mA
Output Short Circuit Current (Note 2)	DM7570 DM8570	$V_{CC} = 5.5V$ $V_{OUT} = 0V$	-10 -9		-27 5	mA
Power Supply Current	DM7570 DM8570	V _{CC} = 5 5V V _{CC} = 5 25V		36	54	mA
Maximum Clock Frequency		V _{CC} = 5 0V, 25°C, 50% Duty Cycle	14	20		mHz
Propagation Delay to a Logical "0" from Clock to Output, t _{pd0}		V _{CC} = 5 0V, T _A = 25°C, C = 50 pF	10	28	40	ns
Propagation Delay to a Logical "1" from Clock to Output, t _{pd1}		V _{CC} = 5 0V, T _A = 25°C, C = 50 pF	10	28	40	ns
Propagation Delay to a Logical "0" from Clear to Output		V _{CC} = 5 0V, T _A = 25°C, C = 50 pF		34	50	ns
Minimum Clock Pulse Width		V _{CC} = 5 0V, T _A = 25°C, C = 50 pF		25	45	ns
Mınımum Clear Pulse Width		V _{CC} = 5 0V, T _A = 25°C, C = 50 pF		30	45	ns
Minimum Time that S _A S _B Data Must be Set-up Prior to Clock Pulse, t _{set-up}		V _{CC} = 5 0V, T _A = 25°C, C = 50 pF, Clock Pulse Width = 50 ns		15	30	ns
Minimum Time that S _A S _B Data Must be Held After Clock Pulse, t _{hold}		V _{CC} = 5 0V, T _A = 25°C, C = 50 pF, Clock Pulse Width = 50 ns		-15	0	ns

Note 1. Unless otherwise specified, limits shown apply from -55°C to $+125^{\circ}\text{C}$ for the DM7570 and 0°C to $+70^{\circ}\text{C}$ for the DM8570. Typical values apply to supply voltages of 50V and 25°C Note 2. Only one output should be shorted at a time



DM7573/DM8573 1024-bit field-programmable read only memory general description

The DM7573/DM8573 is a field-programmable read-only memory organized as 256 four-bit words. Selection of the proper word is accomplished through the eight select inputs. Two overriding memory enable inputs are provided; when either or both of the enable inputs are taken to a high state, all the outputs will be turned off. A logical "1" has been built into each bit location. A logical "0" can be programmed into any bit by selecting the proper word, disabling the chip, and applying a programming pulse to the proper output.

An additional feature of the DM7573/DM8573 is that its outputs can be tested in the logical "0" state without permanently programming the memory. In order to place all outputs in the logical "0"

state, a 9V level is applied to the most significant address input, Pin 15. This feature will allow a much more complete test to be made before a part is shipped, thus minimizing customer returns.

features


- Can be programmed in 1 sec (50% logical 1's, 50% logical O's)
- Pin compatible with SN54187/SN74187
- Can be programmed after being connected in a svstem
- Outputs can be fully tested before program-
- Typical power dissipation


400 mW

Propagation delay

60 ns

logic and connection diagrams





1-169

absolute maximum ratings(Note 1) operating conditions

			MIN	MAX	UNITS
Supply Voltage	7.0V	Supply Voltage (V _{CC})			
Input Voltage	5.5V (12V on Pins 13, 14)	DM7573	4 5	5.5	Volts
Output Voltage Storage Temperature Range	5.5V (25V for programming) -65°C to +150°C	DM8573	oltage (V _{CC}) 73 4 5 73 4.75 ure (T _A) 73 –55	5.25	Volts
Lead Temperature (Soldering,	10 sec) 300°C	Temperature (TA)			
		DM7573	-55	+125	°C
		DM8573	0	70	°c

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{cc} = Min	2.0			٧
Logical "0" Input Voltage	V _{cc} = Min			0.8	٧
Logical "1" Output Current	$V_{CC} = Max, V_O = 4.0V$			50	μΑ
Logical "0" Output Voltage	V _{CC} = Min, I _O = 16 mA			0.4	٧
Logical "1" Input Current	$V_{CC} = Max$, $V_{IN} = 2.4V$ $V_{CC} = Max$, $V_{IN} = 5.5V$			40 1	μA mA
Logical "0" Input Current	$V_{CC} = Max, V_{IN} = 0.4V$			-1	mA
Supply Current	V _{CC} = Max		82	110	mA
Input Clamp Voltage	V _{CC} = Min, I _{IN} = -12 mA			-1.5	V
Propagation Delay to a Logical "0" from Address to Output, t _{pd0}	V _{CC} = 5 0V T _A = 25°C		60		ns
Propagation Delay to a Logical "0" from Enable to Cutput, t _{pd0}	V _{CC} = 5.0V T _A = 25°C		28		ns
Propagation Delay to a Logical "1" from Address to Output, tpd1	V _{CC} = 5.0V T _A = 2.5°C		60		ns
Propagation Delay to a Logical "1" from Enable to Output, tpd1	V _{CC} = 5.0V T _A = 25°C		28		ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° to $+125^{\circ}C$ temperature range for the DM7573 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM8573. All typicals are given for $V_{CC} = 5.0V$ and $T_{A} = 25^{\circ}C$.

programming procedure


The DM7573/DM8573 is manufactured such that the outputs are high for all addresses. To program a logic zero (low output level), the following procedure should be followed:

- Apply a V_{CC} voltage of 5.0V and select the word to be programmed using address inputs A₇ - A₀.
- 2. Apply a high level (logic 1) to either or both of the ENABLE inputs (Pins 13 and 14).
- Apply a programming pulse to the output where a low level is desired. The voltage



Programming Pulse

- should be limited to 25V; the current should be limited to 70 mA. Apply the pulse as shown in the diagram. A reduction in current of approximately 15 mA indicates the bit is programmed.
- To verify that the bit has been programmed, apply a logic zero to both of the enable inputs and check for a low level on the programmed output.
- Advance to the next output and/or word, programming only one bit at a time.



Programming Connections


board programming

The DM7573/DM8573 possesses added flexibility in that it can be programmed *after* it has already been connected in a system. Whether soldered to a printed circuit board or socketed, if the procedure described below is followed the units may be programmed even though their outputs are connected.

As shown in the diagram the decoder used to select the appropriate package must be operated at voltage levels which are 6 volts higher than normal. The outputs of the decoder therefore range between about 6V for a logical "0" and 9V for a

logical "1". Because the decoder outputs are active-low, the ENABLE input of the device to be programmed is operated at 6V. The other ENABLE inputs reach 9V, normally a prohibited level, but in this case the circuit was designed to use the 9V to prevent the outputs from being programmed.

Although all common outputs receive the programming pulse, only the memory whose EN-ABLE input is at the 6V level is programmed.





DM7574/DM8574 TRI-STATE® 1024-bit field-programmable read only memory

general description

The DM7574/DM8574 is a field-programmable read-only memory organized as 256 four-bit words. Selection of the proper word is accomplished through the eight select inputs. Two over-riding memory enable inputs are provided; when either or both of the enable inputs are taken to a high state, all the outputs go to the high impedance state. A logical "1" has been built into each bit location. A logical "0" can be programmed into any bit by selecting the proper word, disabling the chip, and applying a programming pulse to the proper output.

An additional feature of the DM7574/DM8574 is that its outputs can be tested in the logical "0" state without permanently programming the mem-

ory. In order to place all outputs in the logical "0" state, a 9V level is applied to the most significant address input, Pin 15. This feature will allow a much more complete test to be made before a part is shipped, thus minimizing customer returns.

features


- Pin compatible with SN54187/SN74187
- Can be programmed after being connected in a system
- Outputs can be fully tested before programming
- Typical power dissipation


400 mW

Propagation delay

60 ns

logic and connection diagrams





absolute maximum ratings(Note 1) operating conditions

			MIN	MAX	UNITS
Supply Voltage	7 OV	Supply Voltage (V _{CC})			
	(12V on Pins 13, 14)	DM7574	4 5	5 5	Volts
Output Voltage 5 5V (25 Storage Temperature Range	V for programming) -65°C to +150°C	DM8574	4 75	5 25	Volts
Lead Temperature (Soldering, 10 sec)	300°C	Temperature (T _A)			
		DM7574	-55	+125	°C
		DM8574	0	70	°C

electrical characteristics(Note 2)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Logical "1" Input Voltage	V _{CC} = Min	20			V
	Logical "0" Input Voltage	V _{CC} = Min			0.8	V
	Logical ''1'' Output Voltage	$V_{CC} = Max, I_0 = -2.0 \text{ mA (DM7574)} -5.2 \text{ mA (DM8574)}$	2.4			V
	Logical ''0'' Output Voltage	V _{CC} = Min, I _O = 16 mA			0 4	V
	Logical "1" Input Current	V _{CC} = Max, V _{IN} = 2 4V V _{CC} = Max, V _{IN} = 5 5V			40 1	μA mA
	Logical "0" Input Current	$V_{CC} = Max, V_{IN} = 0.4V$			-1	mA
İ	Supply Current	V _{CC} = Max		82	110	mA
	Input Clamp Voltage	V _{CC} = Min, I _{IN} = -12 mA			-1.5	V
	Propagation Delay to a Logical "0" from Address to Output,	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$		60		ns
	Propagation Delay to a Logical "0" from Enable to Output, t _{pd0}	$V_{CC} = 5 \text{ 0V}$ $T_A = 25^{\circ}\text{C}$		28		ns
	Propagation Delay to a Logical $^{\prime\prime}1^{\prime\prime}$ from Address to Output, t_{pd1}	V _{CC} = 5.0V T _A = 25°C		60		ns
	Propagation Delay to a Logical "1" from Enable to Output, t _{pd1}	$V_{CC} = 5 \text{ oV}$ $T_A = 25^{\circ} \text{ C}$		28		ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed, Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation

Note 2: Unless otherwise specified min/max limits apply across the -55° to $+125^{\circ}$ C temperature range for the DM7574 and across the 0° C to 70° C range for the DM8574. All typicals are given for $V_{CC} = 5$ 0V and $T_{A} = 25^{\circ}$ C


programming procedure

The DM7574/DM8574 is manufactured such that the outputs are high for all addresses. To program a logic zero (low output level), the following procedure should be followed:

- 1. Apply a V_{CC} voltage of 5.0V and select the word to be programmed using address inputs $A_7 - A_0$.
- 2. Apply a high level (logic 1) to either or both of the ENABLE inputs (Pins 13 and 14).
- 3. Apply a programming pulse to the output where a low level is desired. The voltage
- should be limited to 25V; the current should be limited to 70 mA. Apply the pulse as shown in the diagram. A reduction in current of approximately 15 mA indicates the bit is programmed.
- 4. To verify that the bit has been programmed, apply a logic zero to both of the enable inputs and check for a low level on the programmed output.
- 5. Advance to the next output and/or word. programming only one bit at a time.



Programming Pulse



Programming Connections


board programming

The DM7574/DM8574 possesses added flexibility in that it can be programmed after it has already been connected in a system. Whether soldered to a printed circuit board or socketed, if the procedure described below is followed the units may be programmed even though their outputs are connected.

As shown in the diagram the decoder used to select the appropriate package must be operated at voltage levels which are 6 volts higher than normal. The outputs of the decoder therefore range between about 6V for a logical "0" and 9V for a

logical "1". Because the decoder outputs are active-low, the ENABLE input of the device to be programmed is operated at 6V. The other ENABLE inputs reach 9V, normally a prohibited level, but in this case the circuit was designed to use the 9V to prevent the outputs from being programmed.

Although all common outputs receive the programming pulse, only the memory whose EN-ABLE input is at the 6V level is programmed.





DM7575/DM8575, DM7576/DM8576 programmable logic array (PLA)

general description

The DM7575/DM8575 and DM7576/DM8576 are mask-programmable logic arrays designed for use in applications where random logic is required. The devices have fourteen data inputs and eight outputs. Each output provides a sum of product terms where each product term can contain any combination of 14 variables or their complements. The total number of product terms which can be provided is 96. Any product term which is repeated is counted only once. Since some functions are more easily represented in their inverted form, an option is provided to allow for either the true or complement of the function on each output. The products are particularly useful in providing control logic for digital systems. The DM7575/

DM8575 has a conventional totem-pole output whereas the DM7576/DM8576 is provided with a passive pullup output. This latter configuration is useful in expanding functions by connection of outputs of different packages.

features

- A 2¹⁴-by-8 (128k) bit memory would be needed to provide equivalent function
- Typical delay


90 ns


Typical power dissipation

550 mW

■ Series 54/74 compatible

logic and connection diagrams





Dual-In-Line Package

absolute maximum ratings (Note 1) operating conditions MIN MAX UNITS Supply Voltage (V_{CC}) DM7575, DM7576 Supply Voltage 7.0V 5.5 Input Voltage 5.5V 4.5 -65°C to +150°C Storage Temperature Range DM8575, DM8576 4.75 5.25 ٧ Lead Temperature (Soldering, 10 sec) 300°C Temperature (TA) °C DM7575, DM7576 -55 +125

DM8575, DM8576

Ó

70

°Ċ

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Min	2			V
Logical "0" Input Voltage	V _{CC} = Min			08	V
Logical ''1'' Output Voltage (DM7575/DM8575 Only)	$V_{CC} = M_{IR}$, $V_{IN(1)} = 2V$, $V_{IN(0)} = 0.8V$	2 4			v
Logical "1" Output Current (DM7576/DM8576 Only)	V _{CC} = Max, V _{OUT} = 5 5V			100	μΑ
Logical "0" Output Voltage	$V_{CC} = M_{IN}$, $V_{IN(1)} = 2V$, $V_{IN(0)} = 0.8V$			0 4	V
Logical "1" Input Current	$V_{CC} = Max, V_{IN} = 2.4V$ $V_{IN} = 5.5V$			40 1	μA mA
Logical "0" Input Current	V _{CC} = Max, V _{1N} = 0 4V			-1 0	mA
Output Short Circuit Current DM7575/76 (Note 3) DM8575/76	I V _{aa} = Max V _a = ΩV	-20/-1 75 -18/-1 65		-55/-3 5 -55/-3 3	mA
Supply Current	V _{CC} = Max		110	170	mA
Input Diode Clamp Voltage	$V_{CC} = M_{IN},$ $T_A = 25^{\circ}C$ $I_{IN} = -12 \text{ mA}$			-1 5	V
Propagation Delay to a Logical "0" from Data Inputs to Outputs, t _{pd0}	$V_{CC} = 5.0V,$ $T_A = 25^{\circ}C$ $C_L = 50 \text{ pF}, R_L = 400\Omega$		100		ns
Propagation Delay to a Logical "1" from Data Inputs to Outputs, t _{pd1}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$		80		ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM7575/76 and across the 0° C to 70° C range for the DM8575/76. All typicals are given for $V_{CC} = 5.0V$ and $T_{A} = 25^{\circ}$ C

Note 3: Only one output at a time should be shorted.

information needed to program the PLA

Information to program the PLA can be supplied in one of two formats

- 1 Punched 80-column cards
- 2 The applicable section of this data sheet (manual entry of information)

punched cards

CARD 1. (Used to determine whether outputs are presented in their true or inverted form. If this card is not used it is assumed that all eight outputs are true.)

Col. 1-6 DM7575 or DM8575 or DM7576 or DM8576

Col. 7-9 (Blank)

Col. 10-17. Output Data Outputs are F_8 (most significant) to F_1 (least significant) All eight outputs must be specified

A 'T' in an output location indicates that the

A 'C' in an output location indicates that the output is complemented (inverted)

Col. 18-39 (Blank)

Col. 40-75 This space is reserved for any unique letters/numbers desired by the customer (special part number, program number, etc.) However the exact combination of characters must appear on all cards, but only those cards, associated with that particular device

Col. 76-78 (Blank)

Col. 79-80 00

CARDS 2-97: Term Data Cards Used to specify the input and output conditions

Col. 1-6. DM7575 or DM8575 or DM7576 or DM8576

Col. 7-9 (Blank)

Col. 10-17 Output Connections Outputs are F_8 (most significant) to F_1 (least significant) This field describes the outputs on which the product term appears

A $^{\prime}+^{\prime}$ in one of the eight output locations indicates that the term described by the card is one of the $^{\prime\prime}OR^{\prime\prime}$ terms in that output.

A '(blank)' in one of the eight output locations indicates that the term described by the card is not one of the "OR" terms in that output

(Care should be exercised in punching this particular field, since in most cases, unless a product term is repeated, this field will appear as one '+' and seven blanks)

Col. 18 (Blank)

Col. 19 = (equal sign)

Col. 20: (Blank)

Col. 21-34: Input Data Inputs are I_{13} (most significant) to I_0 (least significant)

An 'H' in one of the fourteen locations indicates that input appears in the high state in the output term

An 'L' in one of the fourteen input locations indicates that input appears in the low state in the output term

An 'X' in one of the fourteen input locations indicates that input does not appear in the output term.

Col. 35-39 (Blank)

Col. 40-75 This space is reserved for any unique letter/number desired by the customer (special part number, program number, etc.) However the exact combination of characters must appear on all cards, but only those cards, associated with that particular device. The purpose of this section is to prevent mixing of cards.

Col. 76-78 (Blank)

Col. 79-80 Product Term Number 01 to 96 (All 96 cards need not be used) Zero in column 79 may be suppressed

manual entry

The matrix-blank shown in this data sheet can be used in lieu of punched cards to submit information for programming the PLA

INSTRUCTIONS

- 1 Circle the appropriate part number. In the event a catalog part is not being purchased, circle the closest catalog part number. If an electrical screen is required between the military and commercial devices, the military designation should be circled.
- 2 Customer should write the name of his company
- 3 Enter the total number of unique product terms found in all eight outputs Repeated terms count only once
- 4 Output Inverter Option Under the appropriate output designation specify a 'T' when the high (true) level is desired on the output for the given input conditions. Specify a 'C' if the complement is needed

5 Matrix

- a Input data This block is used to describe what comprises each of the 96 (maximum) product terms. In each row, opposite the appropriate Product Term number, information on the fourteen Input Data locations is entered. Information must be entered on all 14 inputs.
 - Enter an "H" under the appropriate input designation if that particular input appears in the product term as a high (true) level
 - Enter an "L" under the appropriate input designation if that particular input appears in the product term as a low (complemented) level
 - Enter an "X" under the appropriate input designation if that particular input does not appear in the product term

If less than 96 product terms are used leave all spaces for the unused terms blank

- Output Data This block is used to describe the outputs on which the product terms appear
 - Enter a '+' under the appropriate output designation if the product term is contained in that output's expression
 - Leave a location blank if the product term is not contained in that output's expression

truth table/order blank

- 1. PART NO. (DM7575, DM8575, DM7576, DM8576)
- 2. CUSTOMER IDENTIFICATION -
- 3. TOTAL NO. OF UNIQUE PRODUCT TERMS USED (Repeated Terms Count Only Once)
- 4. OUTPUT INVERTER OPTION

F ₈	F ₇	F ₆	F ₅	F_4	F ₃	F ₂	F ₁

5. MATRIX

PRODUCT							INP			4									JTPU					_
TERM	114	I ₁₃	112	111	I ₁₀	l ₉	18	17	16	15	14	13	12	11		F ₈	F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	L
11																								L
2															L									L
3																								L
4																								L
5																								L
6																								L
7																								
8																								l
9																								
10																								I
11																								l
12																								I
13																								I
14																								I
15																								Ī
16																								Γ
17																								Ī
18																								İ
19																								İ
20																								Ī
21																								T
22																								T
23																								t
24																								t
25																								t
26																								t
27																								t
28							<u> </u>			<u> </u>					_			-						t
29								_																t
30																								t
31											-	\vdash		_	\vdash	\vdash			_			-		t
32																								t
33															<u> </u>	T			<u> </u>					t
34															\vdash									t
35							<u> </u>								<u> </u>	\vdash								t
36							\vdash	<u> </u>				<u> </u>				 								t
37												 	-		<u> </u>	<u> </u>								t
38												-			\vdash						_			t
39							_				_	ļ	-	\vdash	<u> </u>		-							t
40									_			_		<u> </u>	 	 			-		-	-		t
41							 					<u> </u>		_							\neg			t
42			_			-	 	_		_		 		 	-			-	 					t

truth table/order blank (con't)

PRODUCT		INPUT DATA 114 113 112 111 110 19 18 17 16 15 14 13 12 11															DAT							
TERM	114	I ₁₃	I ₁₂	111	I ₁₀	Ιg	I ₈	17	16	I ₅	14	13	12	I ₁		F ₈	F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	
43																								T
44																								Γ
45								_																T
46									-															H
47																								H
48																								H
49																								T
50																								T
51																								H
52																<u> </u>								H
53																ļ								T
54										-														r
55										†			_						_					H
56																·								-
57												l	<u> </u>			\vdash								1
58													_	_		 		_						H
59								<u> </u>							\vdash	-								H
60					\vdash							<u> </u>			<u> </u>	 								\vdash
61			_							\vdash	<u> </u>			-	\vdash	 								-
62											<u> </u>			-	 	I								\vdash
63										 	_			-	<u> </u>	 	-							-
64					H						-			-		-								-
65			-					-		 	-			-	<u> </u>	-								-
66	_							-		-					 	 								-
67								\vdash		-		-			-	\vdash								H
68		-								-	-					-								-
69		-	_												<u> </u>									-
70						_		-	-	-					_	-		-	-			-		_
71						_		-	-							-		-						-
72		-								-	_				-					-				_
73		-	_			-			-						-							-	-	
74								_							-			-						_
75		_																-						_
76															_			-						_
77		-													_			-		-				
										-											-	-		
78								_		-					_		-							_
79																						-		
80										-					-					_				
81								-		-			_			_							-	
82		_																		_		_	_	
83																	_						_	
84			_							_										_				_
85																			\dashv	_				
86										_			_					_	\dashv	_		_	_	
87				-																			_	_
88					_														_				_	
89		_																						
90					_													_	_		_			
91																						_		
92																			_					_
93																								
94																					\perp			
95					I																			
96					T												T	_ 1	[[I		[



DM7590/DM8590(SN54165/SN74165) 8-bit parallel-in serial-out shift register

general description

The DM7590/DM8590 utilizes Series 54/74 compatible TTL circuitry to provide an eight-bit parallel-in serial-out shift register designed to operate at frequencies of 20 MHz. The device also features gating to inhibit clocking, parallel load control, and both Q and $\overline{\mathbf{Q}}$ outputs from the last flip flop for added flexibility.

characteristics

The Clock Inhibit input, when in the logical "1" state, will inhibit the Clock. It must be in the logical "0" state for clocking to occur.


There is no difference between the Clock input and the Clock Inhibit input. Their functions may be reversed if ease of layout results.

Clocking occurs on the positive-going transition of the Clock input.

Data on the D1 through D8 inputs will be entered on the negative-going transition of the Load input. This information is entered independent of the state of the Clock, Clock Inhibit, or Serial Input lines. Information on these parallel inputs may be changed while the Load line is enabled thus changing the information in the register.

The logic level applied to the Serial Input is entered into the first flip flop when the register is clocked.

logic and connection diagrams



Dual-In-Line and Flat Package

absolute maximum ratings

 Supply Voltage
 +7V

 Input Voltage
 +5.5V

 Fan Out
 10

 Storage Temperature Range
 -65°C to +150°C

 Operating Temperature Range
 DM7590
 -55°C to +125°C

 DM8590
 0°C to +70°C

electrical characteristics (Note 1)

PARAMETER		CONDITION	MIN	TYP	MAX	UNITS
Input Diode Clamp Voltage		$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}, I_{IN} = -12 \text{ mA}$			-15	v
Logical "1" Input Voltage	DM7590 DM8590	$V_{CC} = 45V$ $V_{CC} = 475V$	20			V
Logical "0" Input Voltage	DM7590 DM8590	V _{CC} = 4 5V V _{CC} = 4 75V			0.8	V
Logical "1" Output Voltage	DM7590 DM8590	$V_{CC} = 45V$ $V_{CC} = 475V$ $I_{OUT} = -400 \mu A$	2 4			v
Logical "0" Output Voltage	DM7590 DM8590	$V_{CC} = 45V$ $V_{CC} = 475V$ $I_{OUT} = 16 \text{ mA}$			0 4	V
Logical "1" Input Current (All Inputs Except Load Input)	DM7590 DM8590	$V_{CC} = 55V \ V_{IN} = 24V$			40	μΑ
Logical "1" Input Current (Load Input)	DM7590 DM8590	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 2.4V$			80	μΑ
Logical "1" Input Current	DM7590 DM8590	$V_{CC} = 55V V_{CC} = 525V $ $V_{IN} = 55V$			1	mA
Logical "0" Input Current (All Inputs Except Load Input)	DM7590 DM8590	$V_{CC} = 55V \ V_{IN} = 04V$			-16	mA
Logical "0" Input Current (Load Input)	DM7590 DM8590	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 0.4V$			-3 2	mA
Output Short Circuit Current	DM7590 DM8590	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{OUT} = 0V$	-20 -18		-55	mA
Power Supply Current	DM7590 DM8590	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$		40	63	mA
Propagation Delay to a Logical "0" from Clock to Q or \overline{Q} , t_{pd0}		$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ} \text{C}$		35	50	ns
Propagation Delay to a Logical "1" from Clock to Q or \overline{Q} , $t_{pd,1}$		V _{CC} = 5 0V, T _A = 25°C		26	40	ns
Propagation Delay to a Logical "0" from D_8 to Q or \overline{Q} , $t_{pd0(D8)}$		V _{CC} = 5 0V, T _A = 25°C		36	50	ns
Propagation Delay to a Logical "1" from D_8 to Q or \overline{Q} , $t_{pd1(D8)}$		$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ} \text{C}$		25	40	ns
Propagation Delay to a Logical "0" from Load to Q or \overline{Q} , $t_{pd0(load)}$		$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ} \text{C}$		42	60	ns
Propagation Delay to a Logical "1" from Load to Q or \overline{Q} , $t_{pd1(load)}$		$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ} \text{C}$		34	50	ns
Minimum Time That Serial Input Data Must Be Set Up Prior to Clock Pulse,		V _{CC} = 5 0V, T _A = 25°C		23	40	ns
t _{set up} (clock) Minimum Time That Serial Input Data Must Be Held after Clock Pulse,		V _{CC} = 5 0V, T _A = 25°C			0	ns
thold (clock) Minimum Time That D ₁ – D ₈ Input Data Must Be Set Up Prior to Load Pulse Termination, t _{set up} (load)		V _{CC} = 5 0V, T _A = 25°C	~	10	25	ns
Minimum Time That D ₁ —D ₈ Input Data Must Be Held after to Load Pulse Termination, t _{hold (load)}		V _{CC} = 5 0V, T _A = 25°C			5	ns
Minimum Clock Pulse Width		V _{CC} = 5 0V, T _A = 25°C		25	35	ns
Minimum Load Pulse Width		V _{CC} = 5 0V, T _A = 25°C		24	35	ns
Maximum Shift Frequency		V _{CC} = 5 0V, T _A = 25°C, 40%-60% Duty Cycle	14	20		MHz

Note 1: Unless otherwise specified, limits shown apply from -55° C to $+125^{\circ}$ C for the DM7590 and 0° C to $+70^{\circ}$ C for the DM8590. Typical values apply to supply voltages of 5.0V



DM7595/DM8595 4096-bit bipolar ROM DM7695/DM8695 4096-bit bipolar ROM


general description


The DM7595/DM8595 and DM7695/DM8695 are 4096-bit bipolar mask-programmable ROMs organized as 512 eight-bit words. Nine address inputs select the desired one-of-512 words. Four enable lines are used to either enable or disable the circuit. The two devices differ in the enable logic. Truth tables and logic diagrams for each device are shown below. Open collector outputs allow for expansion to greater number of words.

features

- Series 54/74 specification compatibility
- Pin compatible with monolithic memories 5240/6240
- Typical address time 90 ns
- Open collector output


logic and connection diagrams






logic diagrams and truth tables for enable circuitry

DM7595/DM8595



DM7695/DM8695



DM7595/DM8595

Ē,	Ē2	\bar{E}_3	Ē4	OUTPUT
0	0	0	0	Read Stored Data
1	Х	Х	х	Logical "1"
×	1	х	Х	Logical "1"
X	Х	1	Х	Logical "1"
х	Х	Х	1	Logical "1"

X = Don't Care ENABLE = $\vec{E}_1 \cdot \vec{E}_2 \cdot \vec{E}_3 \cdot \vec{E}_4$

DM7695/DM8695

	Ē1	\overline{E}_2	E3	E4	OUTPUT
	х	Х	1	1	Read Stored Data
	0	0	X	х	Read Stored Data
ı	х	1	X.	0	Disable
	1	х	0	х	Disable

X = Don't Care $ENABLE = \overline{E}_1 \cdot \overline{E}_2 + E_3 \cdot E_4$

absolute maximum ra	atings (Note 1)	operating cond				
			MIN	MAX	UNITS	
Supply Voltage	7V	Supply Voltage (V _{CC})				
Input Voltage	5 5V	DM7595, DM7695	4 5	55	V	
Output Voltage	5 5V	DM8595, DM8695	4 75	5 25	V	
Storage Temperature Range	–65°C to +150°C	Temperature (T _A)				
Lead Temperature (Soldering, 10 sec)	300° C	DM7595, DM7695	55	+125	°C	
		DM8595, DM8695	0	70	°C	

electrical characteristics (Note 2)

PARAMETER	С	ONDITIONS	MIN	TYP	MAX	UNITS
Logical ''1'' Input Voltage	V _{CC} - Min		2			V
Logical "0" Input Voltage	V _{CC} = Min				0.8	V
Logical ''1'' Output Current	V _{CC} = Max	V _{OUT} 55V			50	μΑ
Logical "0" Output Voltage	V _{CC} - Min	I _{OL} - 12 mA			0 4	V
Logical "1" Input Current	V _{CC} = Max	V _{IN} = 2 4V			40	μΑ
	V _{CC} = Max	V _{IN} = 5 5V			1	mA
Logical ''0'' Input Current	V _{CC} = Max	V _{IN} = 0 4V			-10	mA
Supply Current (each device)	V _{CC} = Max	Chip Enabled		103	158	mA
Input Clamp Voltage	V _{CC} = Min	$I_{1N} = -12 \text{ mA}$	-15			V
Propagation Delay to a Logical ''0'' from Enable to Output, t _{pd0}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C _L 30 pF		30		ns
Propagation Delay to a Logical ''0'' from Address to Output, t _{pd0}	V _{CC} = 5 0V T _A = 25°C	C _L = 30 pF		100		ns
Propagation Delay to a Logical ''1'' from Enable to Output, t _{pd1}	V _{CC} = 5 0V T _A = 25°C	C _L = 30 pF		30		ns
Propagation Delay to a Logical ''1'' from Address to Output, t _{pd1}	V _{CC} = 5 0V T _A = 25°C	C _L - 30 pF		80		ns

Note 1 "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2. Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM7595 and DM8695 and across the 0° C to 70° C range for the DM8595 and DM8695. All typicals are given for $V_{CC} = 5.0$ V and $T_A = 25^{\circ}$ C.

80-column card program data format

Col. 1-3: 3 Character ID code any 3 Alpha-Numeric characters. Must be the same on all cards associated with a particular pattern, but different for the ID code used on other patterns. The purpose of this code is to prevent mixing of cards

Col. 4: (Blank)

Col. 5-12: Word Data. Order is 08 (most significant) to 01 (least significant). Note 1. Characters — For TTL high level are: H or 1. Characters — For TTL low are L or 0. "Don't Care" is X.

Col. 13: (Blank)

Col. 14-21: Word Data — same format as 5-12

Col. 22: (Blank)

Col. 23-30: Word Data

Col. 31: (Blank)

Col. 32-39: Word Data

Col. 40: (Blank)

Col. 41-48: Word Data

Col. 49: (Blank)

Col. 50-57: Word Data

Col. 58: (Blank)

Col. 59-66: Word Data

Col. 67: (Blank)

Col. 68-75: Word Data

Col. 76-78: (Blank)

Col. 79-80: Card sequence number 1 to 64

Leading zeros may be punched or suppressed.

(Note 2)

NOTE 1. The words are listed in sequence beginning on the first card with the word associated with address 0 and ending on the last card with the word associated with address 512, if all 4096-bits are programmed. Address input Ag is the most significant, A₀, the least significant

NOTE 2. Card sequence numbers reference a specific group of 8 words, i.e.,

Card 01: Word address 0 to 7

Card 02. Word address 8 to 15

Card 03 Word address 16 to 23

Card 64 Word address 504 to 511



DM7596/DM8596 TRI-STATE 4096-bit bipolar ROM DM7696/DM8696 TRI-STATE 4096-bit bipolar ROM


general description

The DM7596/DM8596 and DM7696/DM8696 are 4096-bit bipolar mask-programmable ROMs organized as 512 eight-bit words. Nine address inputs select the desired one-of-512 words. Four enable lines are used to either enable or disable the circuit. The two devices differ in the enable logic. Truth tables and logic diagrams for each device are shown below. TRI-STATE outputs allow for expansion to greater numbers of words without sacrifice in speed as would be evidenced by opencollector outputs.


features

- Series 54/74 specification compatibility
- Pin compatible with monolithic memories 5240/6240
- Typical address time 90 ns
- TRI-STATE outputs

logic and connection diagrams




Dual-In-Line Package



logic diagrams and truth tables for enable circuitry

DM7596/DM8596



DM7696/DM8696



DM7596/DM8596

Ē1	Ë2	Ē3	Ē4	OUTPUT
0	0	0	0	Read Stored Data
1	×	×	×	Hı - Z
X.	1	Х	×	Hı - Z
×	Х	1	×	Hı - Z
Х	Х	Х	1	H1 - Z

X = Don't Care $ENABLE = \overline{E}_1 \cdot \overline{E}_2 \cdot \overline{E}_3 \cdot \overline{E}_4$

DM7696/DM8696

Ē ₁	Ē ₂	Е3	E ₄	OUTPUT
х	х	1	1	Read Stored Data
0	0	X	Х	Read Stored Data
х	1	х	0	Hı - Z
1	×	0	х	Hı – Z

X = Don't Care $ENABLE = \overline{E}_1 \quad \overline{E}_2 + E_3 \cdot E_4$

absolute maximum ratings (Note 1) operating conditions

			MIN	MAX	UNITS
Supply Voltage	7V	Supply Voltage (VCC)			
Input Voltage	5 5V	DM7596, DM7696	4 5	5 5	V
Output Voltage	5 5 V	DM8596, DM8696	4 75	5 25	V
Storage Temperature Range	–65°C to +150°C	Temperature (T _A)			
Lead Temperature (Soldering, 10 sec)	300° C	DM7596, DM7696	-55	+125	°C
		DM8596, DM8696	0	70	°C

electrical characteristics (Note 2)

PARAMETER	С	ONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Mın		2			V
Logical "0" Input Voltage	V _{CC} = Min				0 8	V
Logical ''1'' Output Voltage DM7596/DM7696 DM8596/DM8696	V _{CC} = Min	$\frac{I_{OUT} = -2 \text{ 0 mA}}{I_{OUT} = -5 \text{ 2 mA}}$	2 4			V
Logical ''0'' Output Voltage	V _{CC} = Min	I _{OL} = 12 mA			0 4	V
Third State Output Current	V _{CC} = Max	$V_O = 0.4V$ or $2.4V$	Ì		±40	μΑ
Logical "1" Input Current	V _{CC} - Max	$V_{IN} = 2.4V$			40	μΑ
	V _{CC} - Max	V _{IN} = 5 5V			1	μΑ
Logical "0" Input Current	V _{CC} = Max	$V_{IN} = 0.4V$			-10	mA
Output Short Circuit Current (Note 3)	V _{CC} = Max	$V_{OUT} = 0V$	-30		70	mA
Supply Current (each device)	V _{CC} = Max	Chip Disabled		106	158	mA ,
Input Clamp Voltage	V _{CC} = Min	$V_{IN} = -12 \text{ mA}$	-1 5			V
Propagation Delay to a Logical "O" from	V _{CC} = 5 0V T _A = 25°C	$R_L = 400\Omega$		100		ns
Address to Output, t _{pd0} Propagation Delay to a Logical ''1'' from Address to Output, t _{pd1}	V _{CC} = 5 0V			70		ns
Delay from Enable to High Impedance State (from Logical ''1'' Level), t _{1H}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$			10		ns
Delay from Enable to High Impedance State (from Logical "0" Level), t _{0H}	V _{CC} = 5 0V T _A = 25°C			15		ns
Delay from Enable to Logical "1" Level (from High Impedance State), t _{H1}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C _L = 50 pF		25		ns
Delay from Enable to Logical ''0'' Level (from High Impedance State), t _{H0}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C _L = 50 pF		30		ns

Note 1 "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2 Unless otherwise specified min/max limits apply across the $^-55^{\circ}$ C to $^+125^{\circ}$ C temperature range for the DM7596 and DM7696 and across the 0 c to 70 C range for the DM8596 and DM8696. All typicals are given for 1 C and 1 C and 1 C and 2 C are 1 C and 1 C and 1 C are 1 C.

80-column card program data format

Col. 1-3: 3 Character ID code any 3 Alpha-Numeric characters. Must be the same on all cards associated with a particular pattern, but different for the ID code used on other patterns. The purpose of this code is to prevent mixing of cards.

Col. 4: (Blank)

Col. 5-12: Word Data. Order is 08 (most significant) to 01 (least significant). Note 1. Characters — For TTL high level are: H or 1 Characters — For TTL low are L or 0. "Don't Care" is X.

Col. 13: (Blank)

Col. 14-21: Word Data — same format as 5-12.

Col. 22: (Blank)

Col. 23-30: Word Data

Col. 31: (Blank)

Col. 32-39: Word Data

Col. 40: (Blank)

Col. 41-48: Word Data

Col. 49: (Blank)

Col. 50-57: Word Data

Col. 58: (Blank)

Col. 59-66: Word Data

Col. 67: (Blank)

Col. 68-75: Word Data

Col. 76-78: (Blank)

Col. 79-80: Card sequence number. 1 to 64. Leading zeros may be punched or suppressed.

(Note 2)

NOTE 1. The words are listed in sequence beginning on the first card with the word associated with address 0 and ending on the last card with the word associated with address 512, if all 4096-bits are programmed. Address input A_8 is the most significant, A_0 , the least significant.

NOTE 2. Card sequence numbers reference a specific group of 8 words, i.e.;

Card 01 Word address 0 to 7 Card 02 Word address 8 to 15 Card 03 Word address 16 to 23

Card 64. Word address 504 to 511



DM7597/DM8597 TRI-STATE[®]1024-bit read only memory

general description


The DM7597/DM8597 is a custom-programmed read-only memory organized as 256 four-bit words. Selection of the proper word is accomplished through the eight select inputs. Two overriding memory enable inputs are provided, which when mask-programmed in one of three options described will cause all four outputs to either read the normal memory contents or go to the "high impedance" state. In this state both the upper and lower output transistors are turned off. The outputs may therefore be paralleled to increase word

capacity; since in the high-impedance state they present only a minimal load to the active output.

features


- Pin compatible with SN54187/SN74187
- 35 ns typical delay from address to output
- Can be expanded to 32,768 4-bit words by simple paralleling of outputs
- Programmable memory enable inputs

logic diagram



connection diagram

Dual-In-Line Package



truth table

TABLE of Programmable Memory Enable Options

OPTION	ME1	ME2	OUTPUTS							
1	0	0	Normal							
	1	×	HIGH Impedance							
	×	1	HIGH Impedance							
2	1	1	Normal							
	0	×	HIGH Impedance							
	×	0	HIGH Impedance							
3	1 ,	0	Normal							
	х	1	HIGH Impedance							
	0	Х	HIGH Impedance							
34 1 4										

X = don't care

absolute maximum ratings (Note 1)

 Supply Voltage
 7V

 Input Voltage
 5.5V

 Output Voltage
 5.5V

 Operating Temperature Range
 DM7597
 -55°C to +125°C

 DM8597
 0°C to +70°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics (Note 2)

PARAMETER		С	ONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM7597 DM8597	V _{CC} = 4 5V V _{CC} = 4 75V		2 0			V
Logical "0" Input Voltage	DM7597 DM8597	V _{CC} = 4 5V V _{CC} = 4 75V				08	V
Logical "1" Output Voltage	DM7597 DM8597	V _{CC} = 4 5V V _{CC} = 4 75V	$I_O = -2 \text{ mA}$ $I_O = -5 2 \text{ mA}$	2 4			V
Logical "0" Output Voltage	DM7597 DM8597	V _{CC} = 4 5V V _{CC} = 4 75V	I _O = 16 mA	ł		0 4	V
Third State Output Current	DM7597 DM8597	V _{CC} = 5 5V V _{CC} = 5 25V	$V_O = 2 4V$ $V_O = 0 4V$			40 -40	μΑ μΑ
Logical "1" Input Current	DM7597 DM8597	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 2.4V			40	μΑ
	DM7597 DM8597	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 55V			10	mA
Logical "0" Input Current	DM7597 DM8597	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 0 4V			-1 0	mA
Output Short Circuit Current (Note 3)	DM7597 DM8597	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _O = 0 0V	-20		-70	mA
Supply Current	DM7597 DM8597	V _{CC} = 5 5V V _{CC} = 5 25V	All Inputs at GND		75	110	mA
Input Clamp Voltage	DM7597 DM8597	V _{CC} = 45V V _{CC} = 475V	I _{IN} = -12 mA			-15	٧
Propagation Delay to a Logical Address to Output, t _{pd0}	"0" from	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$			39	60	ns
Propagation Delay to a Logical Address to Output, t _{pd1}	"1" from	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$			31	60	ns
Delay from Enable to High Imp State (from Logical "1" Level)		V _{CC} = 5 0V T _A = 25°C			30		ns
	Delay from Enable to High Impedance State (from Logical "O" Level), t _{OH}				10		ns
	Delay from Enable to Logical "1" Level (from High Impedance State), t _{H1}				30		ns
Delay from Enable to Logical ' (from High Impedance State), 1		V _{CC} = 5 0V T _A = 25°C			30		ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the –55°C to +125°C temperature range for the DM7597 and across the 0°C to 70°C range for the DM8597. All typicals are given for V_{CC} = 5.0V and T_A = 25°C

Note 3: Only one output at a time should be shorted.

ordering instructions

Programming instructions for the DM7597 or DM8597 are solicited in the form of a sequenced deck of 32 standard 80-column data cards providing the information requested under data card format, accompanied by a properly sequenced listing of these cards, and the supplementary ordering data. Upon receipt of these items, a computer run will be made from the deck of cards which will produce a complete truth table of the requested part. This truth table, showing output conditions for each of the 256 words, will be forwarded to the purchaser as verification of the input data as interpreted by the computer-automated design (CAD) program. This single run also generates mask and test program data, therefore, verification of the truth table should be completed promptly.

Each card in the data deck prepared by the purchaser identifies the eight words specified and describes the conditions at the four outputs for each of the eight words. All addresses must have all outputs defined and columns designated as "blank" must not be punched. Cards should be punched according to the data card format shown.

supplementary ordering data

Submit the following information with the data cards:

- a) Customer's name and address
- b) Customer's purchase order number
- c) Customer's drawing number.

data card format

Column

- 1- 3 Punch a right-justified integer representing the binary input address (000-248) for the first set of outputs described on the card.
 - 4 Punch a "-" (Minus sign)
- 5- 7 Punch a right-justified integer representing the binary input address (007-255) for the last set of outputs described on the card.
- 8-9 Blank

- 10-13 Punch "H", "L", or "X" for bits four, three, two, and one (outputs Y4, Y3, Y2, and Y1 in that order) for the first set of outputs specified on the card. H = high-level output, L = low-level output, X = output irrelevant.
 - 14 Blank
- 15-18 Punch "H", "L", or "X" for the second set of outputs.
 - 19 Blank
- 20-23 Punch "H", "L", or "X" for the third set of outputs.
 - 24 Blank
- 25-28 Punch "H", "L", or "X" for the fourth set of outputs.
 - 29 Blank
- 30-33 Punch "H", "L", or "X" for the fifth set of outputs.
 - 34 Blan
- 35-38 Punch "H", "L", or "X" for the sixth set of outputs.
 - 39 Blank
- 40-43 Punch "H", "L", or "X" for the seventh set of outputs.
 - 44 Blank
- 45-48 Punch "H", "L", or "X" for the eighth set of outputs.
 - 49 Blank
- 50-51 Punch a right-justified integer representing the current calendar day of the month.
 - 52 Blank
- 53-55 Punch an alphabetic abbreviation representing the current month.
 - 56 Blank
- 57-58 Punch the last two digits of the current year.
 - 59 Blank
- 60-61 Punch "DM"
- 62-65 Punch 7597 or 8597
- 66-70 Blank
- 71 Punch 1, 2, or 3 for memory enable option desired (assumed 1 if not punched)



DM7598/DM8598 TRI-STATE 256-bit read only memory

general description

The DM7598/DM8598 is a customer programmed 256-bit read-only memory organized as 32 8-bit words. A five-bit input code selects the appropriate word which then appears on the eight outputs. An enable input overrides the select inputs and blanks all outputs.

Although the DM7598/DM8598 can have its outputs tied together for word-expansion, the outputs are not open-collector, but rather the familiar totempole output with the capability of being placed in a "third-state". This unique three state concept allows outputs to be tied together and then connected to a common bus line. Normal TTL outputs cannot be connected due to the low-impedance logical "1" output current which one device would have to sink from the other. If however, on all but one of the connected devices both the upper and lower output transistors are turned off, then the one remaining device in the normal low impedance state will have to supply to or sink from the other devices only a small amount of leakage current. This is exactly what occurs on the DM7598/ DM8598.

A typical system connection demonstrating expansion to greater numbers of words is shown in Figure 1. While it is true that in a TTL system opencollector gates could be used to perform the logic function of these three-state elements, neither waveform integrity nor optimum speed would be achieved. The low output impedance of the DM7598/DM8598 provides good capacitance drive capability and rapid transition from the logical "0" to logical "1" level thus assuring both speed and waveform integrity.


It is possible to connect as many as 128 DM8598s to a common bus line and still have adequate drive capability to allow fan out from the bus. The example shown in Figure 2 indicates how this guarantee can be made under worst-case conditions.

Figure 3 indicates how multiple packages can be used to increase word length.

features

- Pin compatible with SN5488/SN7488
- Organized as 32 8-bit words
- Full internal decoding
- 30 ns typical access time
- 350 mW typical power dissipation
- Input clamp diodes
- Designed for bus-organized systems
- Strobe override

logic and connection diagrams



Dual-In-Line Package ME OUTPUTS TOP VIEW

absolute maximum ratings (Note 1)

 Supply Voltage
 7V

 Input Voltage
 5 5V

 Output Voltage
 5 5V

 Operating Temperature Range
 DM7598
 -55°C to +125°C

 DM8598
 0°C to +70°C
 55°C to +150°C

 Storage Temperature Range
 -65°C to +150°C
 300°C

 Lead Temperature (Soldering, 10 sec)
 300°C
 300°C

electrical characteristics (Note 2)

PARAMETER	CONI	MIN	TYP	MAX	UNITS		
Logical "1" Input Voltage	DM7598 DM8598	$V_{CC} = 4 \frac{5V}{75V}$		20			V
Logical "0" Input Voltage	DM 7598 DM 8598	V _{CC} = 4 5V V _{CC} = 4 75V				0.8	V
Logical "1" Output Voltage	DM 7598	V _{CC} = 4 5V	$I_O = -2 \text{ mA}$ $I_O = -5 2 \text{ mA}$	24			V
Logical "0" Output Voltage	DM7598 DM8598	V _{CC} = 4 5V	I _O = +12 mA			0 4	V
Third State Output Current	DM 7598 DM 8598	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _O = 24V V _O = 04V			±40 ±40	μΑ μΑ
Logical "1" Input Current	5		.0		·		,
Address Inputs	DM7598 DM8598	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 24V			40	μΑ
Enable Input	DM 7598 DM 8598	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 24V			80	μΑ
Any Input	DM7598 DM8598	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 5 5V			1	mA
Logical "0" Input Current							
Address Inputs	DM 7598 DM 8598	V _{CC} = 5 5V V _{CC} = 5 25V	$V_{IN} = 0.4V$			-16	mA
Enable Input	DM 7598 DM 8598	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 0 4V			-3 2	mA
Output Short Circuit Current (Note 3)	DM7598 DM8598	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _O = 0V	-20		-70	mA
Supply Current	DM7598 DM8598	V _{CC} = 5 5V V _{CC} = 5 25V	Inputs Grounded		70	99	mA
Input Clamp Voltage	DM7598 DM8598	V _{CC} = 4 5V V _{CC} = 4 75V	I _{IN} = -12 mA			-15	V
Output V _{CC} Clamp Voltage	DM7598 DM8598	V _{CC} = 5 5V V _{CC} = 5 25V	I _O = +12 mA			V _{CC} +1 5	V
Output Ground Clamp Voltage	utput Ground Clamp Voltage DM7598 DM8598		I _O = -12 mA			-15	V
Propagation Delay to a Logical ''0 Address to Output, t _{pd0}	Propagation Delay to a Logical "0" from Address to Output, t _{pd0}				29	50	ns
Propagation Delay to a Logical ''1 Address to Output, t _{pd1}	Propagation Delay to a Logical "1" from Address to Output, t _{pd1}				33	50	ns
	Delay from Enable to High Impedance State (from Logical "1" Level),t _{1H}				13	20	ns
	Delay from Enable to High Impedance State (from Logical "0" Level), t _{OH}				24	36	ns
	Delay from Enable to Logical "1" Level (from High Impedance State), t _{H1}				16	25	ns
, ,	Delay from Enable to Logical ''0'' Level (from High Impedance State), t _{H0}				26	40	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM7598 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM8598. All typicals are given for $V_{CC} = 5~0V$ and $T_{A} = 25^{\circ}C$

Note 3: Only one output at a time should be shorted.

typical applications




FIGURE 1. Expansion to Larger Word Capacity




FIGURE 2.




FIGURE 3.

DM7598AA TRUTH TABLE

A special pattern has been generated for the DM7598/DM8598. The AA pattern provides a sine table. The 5-bit input code linearly divides 90° into 32 equal segments. Each 8-bit output is therefore the sine of the angle applied.

EXAMPLE Input 11010 means 26/32 of 90° , or about 73° The corresponding output 11110100 indicates (1/2 + 1/4 + 1/8 + 1/16 + 1/64) or about 95, which is close to the sine of 73° Rounding-off has not been employed, since without rounding-off it is possible to extend the accuracy with additional ROMs

The truth table is shown

INPUTS					OUTPUTS									
WORD	BINARY SELECT					ENABLE								
	E	D	С	В	Α	ME	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	1	0	0	0	0	0	1	1	0	0
2	0	0	0	1	0	0	0	0	0	1	1	0	0	1
3	0	0	0	1	1	0	0	0	1	0	0	1	0	1
4	0	0	1	0	0	0	0	0	1	1	0	0	0	1
5	0	0	1	0	1	0	0	0	1	1	1	1	1	0
6	0	0	1	1	0	Ó	0	1	0	0	1	0	1	0
7	0	0	1	1	1	0	0	1	0	1	0	1	1	0
8	0	1	0	0	0	0	0	1	1	0	0	0	0	1
9	0	1	0	0	1	0	0	1	1	0	1	1	0	1
10	0	1	0	1	0	0	0	1	1	1	1	0	0	0
11	0	1	0	1	1	0	1	0	0	0	0	0	1	1
12	0	1	1	0	0	0	1	0	0	0	1	1	1	0
13	0	1	1	0	1	0	1	0	0	1	1	0	0	0
14	0	1	1	1	0	0	1	0	1	0	0	0	1	0
15	0	1	1	1	1	0	1	0	1	0	1	0	1	1
16	1	0	0	0	0	0	1	0	1	1	0	1	0	1
17	1	0	0	0	1	0	1	0	1	1	1	1	0	1
18	1	0	0	1	0	0	1	1	0	0	0	1	0	1
19	1	0	0	1	1	0	1	1	0	0	1	1	0	1
20	1	0	1	0	0	0	1	1	0	1	0	1	0	0
21	1	0	1	0	1	0	1	1	0	1	1	0	1	1
22	1	0	1	1	0	0	1	1	11	0	0	0	0	1
23	1	0	1	1	1	0	1	1	1	0	0	1	1	1
24	1	1	0	0	0	0	1	1	1	0	1	1	0	0
25	1	1	0	0	1	0	1	1	1	1	0	0	0	1
26	1	1	0	1	0	0	1	1	1	1	0	1	0	0
27	1	1	0	1	1	0	1	1	1	1	1	0	0	0
28	1	1	1	0	0	0	1	1	1	1	1	0	1	1
29	1	1	1	0	1	0	1	1	1	1	1	1	0	1
30	1	1	1	1	0	0	1	1	1	1	1	1	1.	0
31	1	1	1	1	1	0	1	1	1	1	1	1	1	1
All	Х	Х	Х	Х	Χ	1	Hı-Z	Hı-Z	Hı-Z	Hı-Z	Hı∙Z	Hı-Z	Hı-Z	Hı-Z

X = Don't Care

TRUTH TABLE / ORDER BLANK

The output levels are not shown on the truth table since the customer specifies the output condition he desires at each of the eight outputs for each of the 32 words (256 bits). The customer does this by filling out the Truth Table on this data sheet, and sending it in with his purchase order.

			I	NPUT	s					OUT	PUTS			
WORD		BINA	RY SEI	LECT		ENABLE								
	E	D	С	В	Α	ME	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1
0	0	0	0	0	0	0								
1	0	0	0	0	1	0								
2	0	0	0	1	0	0								
3	0	0	0	1	1	0	<u> </u>							
4	0	0	1	0	0	0								
5	0	0	1	0	1	0								
6	0	0	1	1	0	0								
7	0	0	1	1	1	0								
8	0	1	0	0	0	0								
9	0	1	0	0	1	0								
10	0	1	0	1	0	0								
11	0	1	0	1	1	0								
12	0	1	1	0	0	0								
13	0	1	1	0	1	0								
14	0	1	1	1	0	0								
15	0	1	1	1	1	0								
16	1	0	0	0	0	0								
17	1	0	0	0	1	0								
18	1	0	0	1	0	0								
19	1	0	0	1	1	0								
20	1	0	1	0	0	0								
21	1	0	1	0	1	0								
22	1	0	1	1	0	0								
23	1	0	1	1	1	0	l		<u>L</u>					
24	1	1	0	0	0	0								
25	1	1	0	0	1	0								
26	1	1	0	1	0	0								
27	1	1	0	1	1	0								
28	1	1	1	0	0	0								
29	1	1	1	0	1	0								
30	1	1	1	1	0	0								
31	1	1	1	1	1	0								
All	Х	Х	Х	Х	Х	1	Hı-Z	Hı-Z	Hı-Z	Hı-Z	Hı-Z	Hı-Z	Hı-Z	Hı-Z

X = Don't Care Notice This sheet must be completed and seconder can be entered	gned by an authorized representative of the customer	s company before an
To be used by Nàtional only	Authorized Representative	Date
Part Number S O Number Date Received	Company	
Date Neceived	Desired Part	□ DM8598



DM7599/DM8599 TRI-STATE® 64-bit random access read/write memory

general description

The DM7599/DM8599 is a fully decoded 64-bit RAM organized as 16 4-bit words. The memory is addressed by applying a binary number to the four Address inputs. After addressing, information may be either written into or read from the memory. To write, both the Memory Enable and the Write Enable inputs must be in the logical "0" state. Information applied to the four Write inputs will then be written into the addressed location. To read information from the memory the Memory Enable input must be in the logical "0" state and the Write Enable input in the logical "1" state. Information will be read as the complement of what was written into the memory. When the Memory Enable input is in the logical "1" state, the outputs will go to the high-impedance state. This allows up to 128 memories to be connected to a common bus-line without the use of pull-up

resistors. All memories except one are gated into the high-impedance while the one selected memory exhibits the normally totem-pole low impedance output characteristics of TTL.

features

- Series 54/74 compatible
- Same pin-out as SN5489/SN7489
- Organized as 16 4-bit words
- Expandable to 2048 4-bit words without additional resistors (DM8599 only)

Typical access from chip enable


20 ns


Typical access time

28 ns


Typical power dissipation

400 mW





connection diagram



truth table

MEMORY ENABLE	WRITE ENABLE	OPERATION	OUTPUTS
0	0	Write	Hı-Z State
0	1	Read	Complement of Data Stored in Memory
1	×	Hold	Hı-Z'State

absolute maximum ratings (Note 1)

Supply Voltage Input Voltage Output Voltage Time that two bus-connected devices may be in

opposite low impedance states simultaneously

7V Storage Temperature Range 5 5V Operating Temperature Range 5 5V DM7599

Indefinite

DM8599 Lead Temperature (Soldering, 10 sec) -65°C to $+150^{\circ}\text{C}$

-55°C to +125°C 0°C to +70°C 300°C

electrical characteristics (Note 2)

PARAMETER		CONDI	TIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM7599 DM8599	V _{CC} = 4 5V V _{CC} = 4 75V		2 0			V
Logical "0" Input Voltage	DM7599 DM8599	V _{CC} = 4 5V V _{CC} = 4 75V				08	٧
Logical "1" Output Voltage	DM7599 DM8599	V _{CC} = 4 5V V _{CC} = 4 75V	I _O = -2 mA I _O = -5 2 mA	2 4 2 4			V V
Logical "0" Output Voltage	DM7599 DM8599	V _{CC} = 4 5V V _{CC} = 4 75V	I _O = 12 mA			0 4	٧
Third State Output Current	DM7599 DM8599	V _{CC} = 5 5V V _{CC} = 5 25V	$V_O = 0.4V$ $V_O = 2.4V$			±40 ±40	μА
Logical "1" Input Current	DM7599 DM8599	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 2 4V			40	μΑ
	DM7599 DM8599	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 5 5V			1	mA
Logical "0" Input Current	DM7599 DM8599	V _{CC} = 5 5V V _{CC} = 5 25V	V _{1N} = 0 4V			-16	mA
Output Short Circuit Current (Note 3)	DM7599 DM8599	V _{CC} = 5 5V V _{CC} = 5 25V		-30		-70	mA
Supply Current	DM7599 DM8599	V _{CC} = 5 5V V _{CC} = 5 25V	All Inputs at GND		80	120	mA
Input Clamp Voltage	DM7599 DM8599	V _{CC} = 4 5V V _{CC} = 4 75V	I _{IN} = -12 mA			-15	V
Propagation Delay to a Logical "O Address to Output, t _{pd0}	" from	V _{CC} = 5 0V T _A = 25°C			28	45	ns
Propagation Delay to a Logical "1 Address to Output, t _{pd1}	" from	V _{CC} = 5 0V T _A = 25°C			27	45	ns
Delay from Memory Enable to Hig Impedance State (from Logical "1 Level), t _{1H}		V _{CC} = 5 0V T _A = 25°C			12	20	ns
Delay from Memory Enable to Hig Impedance State (from Logical "O Level), t _{OH}		V _{CC} = 5 0V T _A = 25°C			21	30	ns
Delay from Memory Enable to Logical "1" Level (from High Impedance State), t _{H1}		V _{CC} = 5 0V T _A = 25°C			14	20	ns
Delay from Memory Enable to Logical "0" Level (from High Impedance State), t _{H0}		V _{CC} = 5 0V T _A = 25°C	,		19	30	ns
Write Enable Pulsewidth, twp				40	23		ns
Setup Time, Data				0	-15		ns
Hold Time, Data				0	-14		ns
Setup Time Address				0	-17		ns
Hold Time, Address				5	-7		ns
Sense Recovery Time					42	60	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2 Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DM7599 and across the 0°C to 70°C range for the DM8599. All typicals are given for V $_{CC}$ = 5 0V and T $_{A}$ = 25°C

Note 3 Only one output at a time should be shorted



DM7800/DM8800 dual voltage translator

general description

The DM7800/DM8800 are dual voltage translators designed for interfacing between conventional TTL or DTL voltage levels and those levels associated with high impedance junction or MOS FET-type devices The design allows the user a wide latitude in his selection of power supply voltages, thus providing custom control of the output swing. The translator is especially useful in analog switching; and since low power dissipation occurs in the "off" state, minimum system power is required.


features

- 31 volt (max) output swing
- 1 mW power dissipation in normal state
- Standard 5V power supply
- Temperature range: DM7800

DM7800 DM8800 -55°C to +125°C 0°C to +70°C

■ Compatible with all MOS devices

schematic and connection diagrams









typical applications

4-Channel Analog Switch



Bipolar to MOS Interfacing



V_{CC} Supply Voltage 7.0V V₂ Supply Voltage -30V V₃ Supply Voltage +30V V₃-V₂ Voltage Differential 40V Input Voltage 5.5V $-65^{\circ}C$ to $+150^{\circ}C$ Storage Temperature Range Operating Temperature Range -55°C to +125°C DM7800 0°C to 70°C DM8800 Lead Temperature (Soldering, 10 sec) 300°C

electrical characteristics (Note 1)

PARAMETER		CONDITIONS	MIN	TYP (Note 4)	MAX	UNITS
Logical "1" Input Voltage	DM7800 DM8800	V _{CC} = 4.5V V _{CC} = 4.75V	2.0			٧
Logical "0" Input Voltage	DM7800 DM8800	V _{CC} = 4.5V V _{CC} = 4.75V			0.8	٧
Logical "1" Input Current	DM7800 DM8800	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 2.4V$			5	μΑ
Logical "1" Input Current	DM7800 DM8800	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 5.5V$			1	mA
Logical "0" Input Current	DM7800 DM8800	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 0.4V$		-0.2	-0.4	mA
Output Leakage Current (Note 2)	DM7800 DM8800	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 0.8V \text{ (Note 5)}$			10	μΑ
Output Collector Resistor		T _A = 25°C	11.5	16.0	20.0	kΩ
Logical "0" Output Voltage	DM7800 DM8800	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$ $V_{IN} = 2.0V$ (Note 5)			V ₂ + 2.0	٧
Power Supply Current Logical "0" (Note 3) (Each Gate)	DM7800 DM8800	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 4.5V$		0.85	1.6	mA
Power Supply Current Logical "1" (Note 3) (Each Gate)	DM7800 DM8800	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$ $V_{IN} = 0V$		0.22	0.41	mA
Transition Time to Logical "0" Ou	tput	$T_A = 25^{\circ}C$ $C = 15 pF (Note 6)$	25	70	125	ns
Transition Time to Logical "1" Ou	tput	T _A = 25°C C = 15 pF (Note 7)	25	62	125	ns

Note 1: Min/max limits apply across the guaranteed temperature range of -55° C to $+125^{\circ}$ C for the DM7800 and 0° C to $+70^{\circ}$ C for the DM8800 unless otherwise specified.

Note 2: Current measured is drawn from V₃ supply

Note 3: Current measured is drawn from V_{CC} supply.

Note 4: All typical values are measured at T_A = 25°C with V_{CC} = 5.0V, V_2 = -22V, V_3 = +8V.

Note 5: Specification applies for all allowable values of V_2 and V_3 .

Note 6: Measured from 1.5V on input to 50% level on output.

Note 7: Measured from 1.5V on input to logic "0" voltage, plus 1V.

theory of operation

The two input diodes perform the AND function on TTL or DTL input voltage levels. When at least one input voltage is a logical "0", current from $V_{\rm CC}$ (nominally 5.0V) passes through R_1 and out the input(s) which is at the low voltage. Other than small leakage currents, this current drawn from $V_{\rm CC}$ through the 20 $k\Omega$ resistor is the only source of power dissipation in the logical "1" output state.

When both inputs are at logical "1" levels, current passes through R_1 and diverts to transistor Q_1 , turning it on and thus pulling current through R_2 . Current is then supplied to the PNP transistor, Q_2 . The voltage losses caused by current through Q_1 , D_3 , and Q_2 necessitate that node P reach a voltage sufficient to overcome these losses before current begins to flow. To achieve this voltage at node P, the inputs must be raised to a voltage level which is one diode potential lower than node P. Since these levels are exactly the same as those experienced with conventional TTL and DTL, the interfacing with these types of circuits is achieved.

Transistor \mathbf{Q}_2 provides "constant current switching" to the output due to the common base connection of \mathbf{Q}_2 . When at least one input is at the logical "0" level, no current is delivered to \mathbf{Q}_2 ; so that its collector supplies essentially zero current to the output stage. But when both inputs are raised to a logical "1" level current is supplied to \mathbf{Q}_2 .


Since this current is relatively constant, the collector of Ω_2 acts as a constant current source for the output stage. Logic inversion is performed since logical "1" input voltages cause current to be supplied to Ω_2 and to Ω_3 And when Ω_3 turns on the output voltage drops to the logical "0" level

The reason for the PNP current source, Q_2 , is so that the output stage can be driven from a high impedance. This allows voltage V_2 to be adjusted in accordance with the application. Negative voltages to -25V can be applied to V_2 Since the output will neither source nor sink large amounts of current, the output voltage range is almost exclusively dependent upon the values selected for V_2 and V_3 .

Maximum leakage current through the output transistor Q_3 is specified at 10 μA under worst-case voltage between V_2 and V_3 . This will result in a logical "1" output voltage which is 0.2V below V_3 . Likewise the clamping action of diodes D_4 , D_5 , and D_6 , prevents the logical "0" output voltage from falling lower than 2V above V_2 , thus establishing the output voltage swing at typically 2 volts less than the voltage separation between V_2 and V_3 .

selecting power supply voltage

The graph shows the boundary conditions which must be used for proper operation of the unit. The range of operation for power supply V_2 is shown on the X axis. It must be between –25V and –8V. The allowable range for power supply V_3 is governed by supply V_2 . With a value chosen for V_2 , V_3 may be selected as any value along a vertical line passing through the V_2 value and terminated by the boundaries of the operating region. A voltage difference between power supplies of at least 5V should be maintained for adequate signal swing.





DM7806/DM8806 high speed MOS to TTL level converter


general description

The DM7806/DM8806 is a high speed MOS to TTL level converter. This circuit acts as an interface level converter between MOS & TTL logic devices. It consists of two 1-input converters with common strobe input to inhibit "O" entry when strobe is high. It allows parallel entry when strobe is low and the internal latch is preset by the common preset input. TRI-STATE® output logic is implemented in this circuit to facilitate high speed time sharing of decoder-drivers, fast random-access (or sequential) memory arrays, etc.


features

- Very low output impedance high drive capability
- High impedance output state which allows many outputs to be connected to a common bus line
- Average power dissipation 110 mW per converter

logic and connection diagrams



Dual-In-Line and Flat Package



truth table

IN A OR B	ST	Р	D	Q _A OR Q _B
0	1	1	0	1
1	1	1	0	1
0	0	1	0	0
1	0	1	0	1
X	Х	Х	1	Hı-Z

absolute maximum ratings (Note 1) operating conditions

			MIN	MAX	UNITS
Supply Voltage Input Voltage Output Voltage	7V 5 5V 5.5V	Supply Voltage (V _{CC}) DM7806 DM8806	4 5 4 75	5 5 5 25	V V
Storage Temperature Range Lead Temperature (Soldering, 10 sec)	-65°C to 150°C 300°C	Temperature (T _A) DM7806 DM8806	-55 0	+125 70	°C °C

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Current Pin 6, 9	V _{CC} = Min	500			μΑ
Logical "0" Input Current Pin 6, 9	V _{CC} = Min			200	μΑ
Logical "1" Input Voltage	V _{CC} = Min	20			V
Logical "0" Input Voltage	V _{CC} = Min			8	V
Logical "1" Output Voltage	V _{CC} = Min, I _{OUT} = -1 5 mA	2 4			V
Logical ''0'' Output Voltage	V _{CC} = Min, I _{OUT} = 16 mA			0 4	V
Third State Output Current	$V_{CC} = Max$, $V_O = 2 4V$ $V_{CC} = Max$, $V_O = 0 4V$			40 40	μΑ μΑ
Logical "1" Input Current	$V_{CC} = Max$, $V_{IN} = 2 4V$ $V_{CC} = Max$, $V_{IN} = 5 5V$			40 1	μA mA
Logical "0" Input Current	$V_{CC} = Max, V_{IN} = 0.4V$			-16	mA
Supply Current	V _{CC} = Max, V _{IN(DISABLE)} = 2V, Other Inputs = 0	v		40	mA
Input Clamp Voltage	$V_{CC} = M_{IR}$, $I_{IN} = -12 \text{ mA}$			-15	v
Output Short Circuit Current (Note 3)	$V_{CC} = Max, V_O = 0V$ DM78			-70 -70	mA mA
Propagation Delay to a Logical ''0'' from STROBE to Output, t _{ds}	$V_{CC} = 5 \text{ OV}$ (See Figure 1) $T_A = 25^{\circ}\text{C}$		17	25	ns
Propagation Delay to a Logical "1" from Preset to Output, t _{dp}	$V_{CC} = 5 \text{ oV}$ (See Figure 1) $T_A = 25^{\circ}\text{C}$		22	32	ns
Delay from Disable Input to High Impedance State (from Logical ',1'' Level), t _{1H}	$V_{CC} = 5 \text{ OV}$ (See Figure 2) $T_A = 25^{\circ}\text{C}$		7	11	ns
Delay from Disable Input to High Impedance State (from Logical ''0'' Level), t _{OH}	$V_{CC} = 5 \text{ OV}$ (See Figure 3) $T_A = 25^{\circ}\text{C}$		17	25	ns
Delay from Disable Input to Logical "1" Level (from High Impedance State), t _{H1}	$V_{CC} = 5 \text{ OV}$ (See Figure 2) $T_A = 25^{\circ}\text{C}$		9	14	លទ
Delay from Disable Input to Logical "0" Level (from High Impedance State), t _{H0}	$V_{CC} = 5 \text{ OV}$ (See Figure 3) $T_A = 25^{\circ}\text{C}$		13 5	16	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM7806 and across the 0° C to 70° C range for the DM8806. All typicals are given for $V_{CC} = 5.0V$, $T_{A} = 25^{\circ}$ C.

Note 3° Only one output at a time should be shorted




DM7810/DM8810 quad 2-input TTL-MOS interface gate DM7811/DM8811 quad 2-input TTL-MOS interface gate DM7812/DM8812 TTL-MOS hex inverter


general description


These Series 54/74 compatible gates are high output voltage versions of the DM5401/DM7401 (SN5401/SN7401), DM5403/DM7403 (SN5403/SN7403), and DM5405/DM7405 (SN5405/SN7405). Their open-collector outputs may be "pulled-up" to +14 volts in the logical "1" state thus providing guaranteed interface between TTL and MOS logic levels.


In addition the devices may be used in applications where it is desirable to drive low current relays or lamps that require up to 14 volts.

schematic and connection diagrams









operating conditions


			MIN	MAX	UNITS
Vcc	7V	Supply Voltage (V _{CC})			
Input Voltage	5 5 V	DM78XX	4 75	5 25	V
Output Voltage	14V	DM88XX	4 75	5 25	V
Storage Temperature Range	-65°C to +150°C	Temperature (T _A)			
Lead TEmperature (Soldering, 10 sec)	300°C	DM78XX	-55	+125	°C
		DM88XX	0	70	°C

electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Diode Clamp Voltage	V _{CC} = 5 0V, T _A = 25°C I _{IN} = -12 mA			-15	٧
Logical "1" Input Voltage	V _{CC} = Min	2 0			V
Logical "0" Input Voltage	V _{CC} = Min			0 8	V
Logical "1" Output Current	$ \begin{vmatrix} V_{CC} = M_{IN} & V_{IN} = 0.8V \\ V_{OUT} = 10V & V_{IN} = 0.0V \end{vmatrix} $			250 40	μΑ μΑ
Logical "1" Output Breakdown Voltage	$V_{CC} = Min, V_{IN} = 0V$ $I_{OUT} = 1 \text{ mA}$	14			V
Logical "0" Output Voltage	$V_{CC} = Min, V_{IN} = 2.0V$ $I_{OUT} = 16 \text{ mA}$			0 4	V
Logical "1" Input Current	$V_{CC} = Max$, $V_{IN} = 2.4V$			40	μΑ
Logical "1" Input Current	V _{CC} = Max, V _{IN} = 5 5V			1	mA
Logical "0" Input Current	$V_{CC} = Max$, $V_{IN} = 0.4V$			-1 6	mA
Supply Current — Logical "0" (Each Gate)	$V_{CC} = Max, V_{IN} = 5 \text{ OV}$		3.0	5.1	mA
Supply Current — Logical "1" (Each Gate)	$V_{CC} = Max, V_{IN} = 0V$		1.0	1.8	mA
Propagation Delay Time to a Logical "0", t _{pd0}	$V_{CC} = 5 \text{ 0V}, T_A = 25^{\circ}\text{C}$ $C_{OUT} = 15 \text{ pF}, R_L = 1 \text{k}$	4	12	18	ns
Propagation Delay Time to a Logical "1", t _{pd1}	$V_{CC} = 5.0V, T_A = 25^{\circ}C$ $C_{OUT} = 15 \text{ pF}, R_L = 1 \text{k}$	18	29	45	ns

Note 1: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM78XX and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM88XX. All typicals are given for $V_{CC} = 5$ 0V and $T_{A} = 25^{\circ}C$

typical applications






DM7819/DM8819 quad 2-input TTL-MOS AND gate

general description


The DM7819 is the high output voltage version of the SN5409. Its open-collector outputs may be "pulled-up" to +14 volts in the logical "1" state

thus providing guaranteed interface between TTL and MOS logic levels.

schematic and connection diagrams



Dual-In-Line and Flat Package



absolute maximum ratings (Note 1) operating conditions

			MIN	MAX	UNITS
Supply Voltage	7 OV	Supply Voltage (VCC)		•	
Input Voltage	5 5 V	DM7819	4 5	5 5	V
Output Voltage	5 5 V	DM8819	4 75	5 25	V
Storage Temperature Range	-65°C to +125°C	Temperature (TA)			
Lead Temperature (Soldering, 10 sec)	300°C	DM7819	-55	+125	°c
		DM8819	0	70	°c

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Min	2 0			V
Logical "0" Input Voltage	V _{CC} = Min			0 8	v
Logical "1" Output Current	V _{CC} = M _{IN} , V _{IN} = 2 0V, V _{OUT} = 10V V _{CC} = M _{IN} , V _{IN} = 4 5V, V _{OUT} = 14V			40 0 1 0	μA mA
Logical "0" Output Voltage	$V_{CC} = Min, V_{IN} = 0.8V, I_{OUT} = 16 \text{ mA}$			0 4	v
Logical "1" Input Current	$V_{CC} = Max$, $V_{IN} = 2.4V$ $V_{IN} = 5.5V$			40 0 1 0	μA mA
Logical "0" Input Current	$V_{CC} = Max$, $V_{IN} = 0.4V$			-1.6	mA
Supply Current — Logical "1" Logical "0"	$V_{CC} = Max$, $V_{IN} = 5V$ $V_{CC} = Max$, $V_{IN} = 0V$		11 0 20 0	21 0 33 0	mA mA
Input Clamp Voltage	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}, I_{IN} = -12 \text{ mA}$			-1.5	V•
Propagation Delay to a Logical "0" t _{pd0} DM7819 DM8819	$V_{CC} = 5 \text{ oV}$ $T_A = 25^{\circ}\text{C}$		16 0	24 0	ns
Propagation Delay to a Logical "1" t _{pd1} <u>DM7819</u> <u>DM8819</u>	V _{CC} = 5 0V T _A = 25°C		16 0	32 0	ns

Note 1 "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2 Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM7819 and across the 0° C to 70° C range for the DM8819. All typicals are given for V_{CC} = 5 0V and T_A = 25° C



DM7820/DM8820 dual line receiver

general description

The DM7820, specified from -55°C to 125°C, and the DM8820, specified from 0°C to 70°C, are digital line receivers with two completely independent units fabricated on a single silicon chip. Intended for use with digital systems connected by twisted pair lines, they have a differential input designed to reject large common mode signals while responding to small differential signals. The output is directly compatible with RTL, DTL or TTL integrated circuits.


features

- Operation from a single +5V logic supply
- Input voltage range of ±15V


- Each channel can be strobed independently
- High input resistance
- Fan out of two with either DTL or TTL integrated circuits

The response time can be controlled with an external capacitor to eliminate noise spikes, and the output state is determined for open inputs. Termination resistors for the twisted pair line are also included in the circuit. Both the DM7820 and the DM8820 are specified, worst case, over their full operating temperature range, for $\pm 10\text{-percent}$ supply voltage variations and over the entire input voltage range.

schematic and connection diagrams



typical application



 Supply Voltage
 8.0 V

 Input Voltage
 ±20 V

 Differential Input Voltage
 ±20 V

 Strobe Voltage
 8.0 V

 Output Sink Current
 25 mA

 Power Dissipation (Note 1)
 600 mW

Operating Temperature Range DM7820

DM8820

Storage Temperature Range Lead Temperature (Soldering, 60 sec) -55°C to +125°C 0°C to +70°C

0°C to +70°C -65°C to +150°C 300°C

electrical characteristics (Notes 2 & 3)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Threshold Voltage	$V_{IN} = 0$ -15V $\leq V_{IN} \leq 15V$	-0.5 -1.0	0 0	0.5 1.0	v v
High Output Level	$I_{OUT} \leq 0.2 mA$	2.5		5.5	V
Low Output Level	$I_{\rm sink} \leq 3.5~{ m mA}$	0		0.4	V
Inverting Input Resistance		3.6	5.0		kΩ
Non-inverting Input Resistance		1.8	2.5		kΩ
Line Termination Resistance	T _A = 25°C	120	170	250	Ω
Response Time	$C_{delay} = 0$ $C_{delay} = 100 pF$		40 150		ns ns
Strobe Current	V _{strobe} = 0.4V V _{strobe} = 5.5V		1.0	1.4 5.0	mA μA
Power Supply Current	$V_{IN} = 15V$ $V_{IN} = 0$ $V_{IN} = -15V$		3.2 5.8 8.3	6.0 10.2 15.0	mA mA mA
Non-inverting Input Current	$V_{IN} = 15V$ $V_{IN} = 0$ $V_{IN} = -15V$	-1.6 -9.8	5.0 -1.0 -7.0	7.0	mA mA mA
Inverting Input Current	$V_{IN} = 15V$ $V_{IN} = 0$ $V_{IN} = -15V$	-4.2	3.0 0 -3.0	4.2 -0.5	mA mA mA

Note 1. For operating at elevated temperatures, the device must be derated based on a thermal resistance of 100°C/W and a maximum junction temperature of 160°C for the DM7820 or 105°C for the DM8820

Note 2. These specifications apply for 4 5V \leq V $_{CC} \leq$ 5 5V, $-15V \leq$ V $_{CM} \leq$ 15V and $-55^{\circ}C \leq$ T $_{A} \leq$ 125°C for the DM7820 or 0°C \leq T $_{A} \leq$ 70°C for the DM8820 unless otherwise specified typical values given are for V $_{CC} =$ 5 0V, T $_{A} =$ 25°C and V $_{CM} =$ 0 unless stated differently

Note 3. The specifications and curves given are for one side only. Therefore, the total package dissipation and supply currents will be double the values given when both receivers are operated under identical conditions.



DM7820A/DM8820A dual line receiver

general description

The DM7820A and the DM8820A are improved performance digital line receivers with two completely independent units fabricated on a single silicon chip. Intended for use with digital systems connected by twisted pair lines, they have a differential input designed to reject large common mode signals while responding to small differential signals. The output is directly compatible with RTL, DTL or TTL integrated circuits.


features

- Operation from a single +5V logic supply
- Input voltage range of ±15V
- Strobe low forces output to "1" state
- High input resistance


- Fanout of ten with either DTL or TTL integrated circuits
- Outputs can be wire OR'ed, 3 (max)
- Series 54/74 compatible

The response time can be controlled with an external capacitor to reject input noise spikes. The output state is a logic ''1'' for both inputs open. Termination resistors for the twisted pair line are also included in the circuit. Both the DM7820A and the DM8820A are specified, worst case, over their full operating temperature range (–55°C to 125°C and 0°C to 70°C respectively), over the entire input voltage range, for $\pm 10\%$ supply voltage variations.

schematic and connection diagrams




Dual-In-Line and Flat Packages




typical applications

Differential Line Driver and Receiver



*Optional to control response time

Single Ended (EIA-RS232C) Receiver with Hysteresis



 Supply Voltage
 8.0V

 Common-Mode Voltage
 ±20V

 Differential Input Voltage
 ±20V

 Strobe Voltage
 8.0V

 Output Sink Current
 50 mA

 Power Dissipation (Note 1)
 600 mW

Operating Temperature Range

 DM7820A
 -55°C to 125°C

 DM8820A
 0°C to 70°C

 Storage Temperature Range
 -65°C to 150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics (Notes 2, 3 & 4)

PARAMETER		ÇONDIT		MIN	TYP	MAX	UNITS
PANAMETER	V _{CM}	OUTPUT	OTHER	IVITIA	111	IVIAA	UNITS
Differential Threshold Voltage	-3V < V _{CM} < +3V	-400 μA	V _{OUT} ≥ 2 5V		+0 06	+05	v
_	-15V < V _{CM} < +15V	-400 μA	V _{OUT} ≥ 2 5V		+0 06	+10	l v
	$-3V \le V_{CM} \le +3V$	+16 mA	V _{OUT} ≤ 0 4V		-0.08	-05	V
	$-15V \le V_{CM} \le +15V$	+16 mA	$V_{OUT} \le 0.4V$		-0.08	-1.0	٧
Inverting Input Resistance	$-15V \le V_{CM} \le +15V$			36	5		kΩ
Non-Inverting Input Resistance	$-15V \le V_{CM} \le +15V$			18	25		kΩ
Line Termination Resistance			T _A = 25°C	120	170	250	Ω
Inverting Input Current	+15V				+3 0	+42	mA
	0V				0	-05	mΑ
	-15V				-30	-4 2	mA
Non-Inverting Input Current	+15V				+5 0	+70	mA
	0V				-10	-16	mΑ
	-15V				-70	-98	mA
Power Supply Current	+15V	Logic "0"	V _{DIFF} = -1V		+39	+6 0	mA
	0V	Logic "0"	V _{DIFF} = -0 5V		+6 5	+10 2	mA
	-15V	Logic "0"	V _{DIFF} = -1V		+9 2	+14 0	mA
Logical "1" Output Voltage		-400 μA	V _{DIFF} = +1V	25	40	5 5	٧
Logical "0" Output Voltage		+16 mA	V _{DIFF} = -1V	0	0 22	0.4	٧
Logical "1" Strobe Input Voltage		+16 mA	$V_{OUT} \le 0$ 4V, $V_{DIFF} = -3V$	2 1			٧
Logical "0" Strobe Input Voltage		-400 μA	$V_{OUT} \ge 25V$, $V_{DIFF} = -3V$			09	٧
Logical "1" Strobe Input Current			V _{STROBE} = 5 5V, V _{DIFF} = +3V		0 01	5.0	μΑ
Logical "0" Strobe Input Current			V _{STROBE} = 0V, V _{DIFF} = -3V		-10	-14	mA
Output Short Circuit Current		0∨	V _{CC} = 5 5V, V _{STROBE} = 0V	-2 8	-4 5	-6 7	mA
Propagation Delays (see waveforms)			0 -				
Differential Input to "0" Output			$V_{CC} = 5V$, $T_A = 25^{\circ}C$		30	45	ns
Differential Input to "1" Output			$V_{CC} = 5V, T_A = 25^{\circ}C$		24	40	ns
Strobe Input to "0" Output			$V_{CC} = 5V, T_A = 25^{\circ}C$		16	25	ns
Strobe Input to "1" Output			$V_{CC} = 5V$, $T_A = 25^{\circ}C$		18	30	ns

Note 1: For operating at elevated temperatures, the device must be derated based on a thermal resistance of 100°C/W and a maximum junction temperature of 160°C for the DM7820A, or 150°C/W and 115°C maximum junction temperature for the DM8820A

Note 2: These specifications apply for 4 5V \leq VCC \leq 5 5V, $-15V \leq$ VCM \leq 15V and $-55^{\circ}C \leq$ TA \leq 125°C for the DM7820A or 0°C \leq TA \leq 70°C for the DM8820A unless otherwise specified. Typical values given are for VCC = 5 0V, TA = 25°C and VCM = 0V unless stated differently

Note 3: The specifications and curves given are for one side only. Therefore, the total package dissipation and supply currents will be double the values given when both receivers are operated under identical conditions.

Note 4: Min and max limits apply to absolute values.



DM7822/DM8822 dual line receiver

general description


The DM7822/DM8822 is a dual inverting line receiver which meets the requirements of EIA specification RS232 Revision B. The device contains both receivers on a single monolithic silicon chip. The receivers share common power supply and ground connections, otherwise their operation is fully independent.

In addition to meeting the requirements of RS232, the DM7822/DM8822 also has independent strobe

inputs which allow the receiver to be placed in the high state independent of the information being received at the input.

The output of the DM7822/DM8822 is completely compatible with five volt DTL and TTL logic families.

connection diagram




** Make no connection to these pins.

STROBE

**For operation requiring "Mark Hold" with the input open connect 470\Omega resistors from each of these pins to ground

OUTPUT

typical connection



*For Mark Hold R1 = 470 Ω , otherwise connect pin 3 to ground

Supply Voltage 8 0V Input Voltage ±30V Strobe Voltage 8 0V Output Sink Current 25 mA Power Dissipation (Note 1) 600 mW $-55^{\circ}C$ to $+125^{\circ}C$ Operating Temperature Range DM7822 0°C to 70°C DM8822 Storage Temperature Range -65° C to $+150^{\circ}$ C 300°C Lead Temperature (Soldering, 10 sec)

electrical characteristics (Note 2)

PARAMETER	PARAGRAPH IN RS-232	CONDITIONS	MIN	ТҮР	MAX	UNITS
Negative Input Threshold Voltage	4.8 (8)	$V_{OUT} \ge 2.5V$	-2 0			V
Positive Input Threshold Voltage (Note 3)		$V_{OUT} \le 0.4V$			2 0	V
Input Resistance	4 5 and 4 8 (5)	!	3 0	50	7 0	kΩ
Input Current		$V_{1N} = 25V$ $V_{1N} = 0V$ $V_{1N} = -25V$	3.57 -8.33	5 0 -5	8 33 -3 57	mA mA mA
Open Circuit Input Voltage	4.5 and 4.8 (4)	$V_{IN} = -25V$	-0.33	.03	0 5	V
Logical "1" Output Voltage		I _{OUT} ≤ -0.2 mA	2 5			V
Logical "0" Output Voltage		I _{OUT} = 3 5 mA			0 4	V
Strobe Current		V _{STROBE} = 0V V _{STROBE} = 5.5V		1 0 -5 0 μA	1 4 -1 0 mA	mA
Power Supply Current (Both Receivers)		$-25V \le V_{1N} \le 25V$			24 0	mA
Response Time, $\mathbf{t_1}$ or $\mathbf{t_2}$		$T_A = 25^{\circ}C$ $V_{CC} = 5 \text{ OV}$ Input Ramp Rate $\leq 10 \text{ ns}$		65	125	ns

Note 1. For operating at elevated temperatures, the device must be derated in accordance with the "Maximum Power Dissipation" curve

Note 2. Min/Max limits apply across the guaranteed temperature range of -55°C to $+125^{\circ}\text{C}$ for the DM7822 and 0°C to 70°C for the DM8822 unless otherwise specified Likewise the limits apply across the guaranteed V_{CC} range of 45V to 55V for the DM7822 and 475V to 525V for the DM8822 unless otherwise specified Typical values are given for V_{CC} = 50V and T_{A} = 25°C

Note 3. Since the EIA RS-232 specification requires the threshold to be between ~3V and +3V, the immunity limits shown here guarantee 1 volt additional noise immunity



DM7830/DM8830 dual differential line driver

general description

The DM7830/DM8830 is a dual differential line driver that also performs the dual four-input NAND or dual four-input AND function.


TTL (Transistor-Transistor-Logic) multiple emitter inputs allow this line driver to interface with standard TTL or DTL systems. The differential outputs are balanced and are designed to drive long lengths of coaxial cable, strip line, or twisted pair transmission lines with characteristic impedances of 50Ω to 500Ω . The differential feature of the output eliminates troublesome ground-loop errors


normally associated with single-wire transmissions.

features

- Single 5 volt power supply
- Diode protected outputs for termination of positive and negative voltage transients
- Diode protected inputs to prevent line ringing
- High Speed
- Short Circuit Protection


schematic* and connection diagrams





*2 per package

typical application



electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage		2.0			٧
Logical "0" Input Voltage				0.8	V
Logical "1" Output Voltage	$V_{IN} = 0.8V I_{OUT} = -0.8 \text{ mA}$	2.4			V
Logical "1"Output Voltage	V _{IN} = 0.8V I _{OUT} = 40 mA	1.8	3.3		V
Logical "0" Output Voltage	V _{IN} = 2.0V I _{OUT} = +32 mA		0.2	0.4	V
Logical "0" Output Voltage	V _{IN} = 2.0V I _{OUT} = +40 mA		0.22	0.5	V
Logical "1" Input Current	V _{IN} = +2.4V			120	μΑ
Logical "1" Input Current	V _{IN} = 5.5V			2	mA
Logical "0" Input Current	V _{IN} = 0.4V			4.8	mA
Output Short Circuit Current	V _{CC} = 5.0V	Note 2 40	100	Note 2 120	mA
Supply Current	V _{IN} = 5.0V (Each Driver)		11	18	mA
Propagation Delay AND Gate tpd1	$T_A = 25^{\circ}C$		8	12	ns
t _{pd0}	$V_{CC} = 5.0V$		11	18	ns
Propagation Delay NAND Gate tpd 1	$C_L = 15 pF$		8	12	ns
t _{pd0}	J See Figure 1		5	8	ns
Differential Delay t ₁	\int Load, 100 Ω and 5000 pF		12	16	ns
Differential Delay t ₂	See Figure 2	-	12	16	ns

Note 1: Specifications apply for DM7830 –55°C \leq T_A \leq +125°C, V_{CC} = +5V ±10%, DM8830 0°C \leq T_A \leq 70°C, V_{CC} = +5V ±5% unless otherwise stated Typical values given are for T_A = 25°C, V_{CC} = 5 0V.

Note 2: Applies for T_A = +125°C only



DM7831/DM8831,DM7832/DM8832 TRI-STATE line drivers

general description

Through simple logic control, the DM7831/DM8831, DM7832/DM8832 can be used as either a quad single-ended line driver or a dual differential line driver. They are specifically designed for party line (bus-organized) systems. The DM7832/DM8832 does not have the V_{CC} clamp diodes found on the DM7831/DM8831.

The DM7831 & DM7832 are specified for operation over the -55° C to $+125^{\circ}$ C military temperature range. The DM8831 & DM8832 are specified for operation over the 0° C to $+70^{\circ}$ C temperature range.

features

- Series 54/74 compatible
- 17 ns propagation delay
- Very low output impedance—high drive capability
- 40 mA sink and source currents
- Gating control to allow either single-ended or differential operation

 High impedance output state which allows many outputs to be connected to a common bus line

mode of operation

To operate as a quad single-ended line driver apply logical "0"s to the Output Disable pins (to keep

the outputs in the normal low impedance mode) and apply logical. "0" s to both Differential/ Single-ended Mode Control inputs. All four channels will then operate independently and no signal inversion will occur between inputs and outputs.


To operate as a dual differential line driver apply logical "0"s to the Output Disable pins and apply at least one logical "1" to the Differential/Single-ended Mode Control inputs. The inputs to the A channels should be connected together and the inputs to the B channels should be connected to in this mode the signals applied to the resulting inputs will pass non-inverted on the $\rm A_2$ and $\rm B_2$ outputs and inverted on the $\rm A_1$ and $\rm B_1$ outputs.

When operating in a bus-organized system with outputs tied directly to outputs of other

(Continued)

connection and logic diagram

Dual-In-Line and Flat Package



truth-table (Shown for A Channels Only)

"A" OUTPU	T DISABLE	SINGLE	ENTIAL/ -ENDED ONTROL	INPUT A ₁	OUTPUT A ₁	INPUT A ₂	OUTPUT A ₂
0	0	0	0	Logical "1" or Logical "0"	Same as Input A ₁	Logical "1" or Logical "0"	Same as Input A ₂
0	0	X 1	1 X	Logical "1" or Logical "0"	Opposite of Input A ₁	Logical "1" or Logical "0"	Same as Input A ₂
1 X	X 1	×	x	×	High impedance state	×	High impedance state

electrical characteristics (Note 1)

PARAMETER	₹	(CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM7831,DM7832 DM8831,DM8832	$V_{CC} = 45V$ $V_{CC} = 475V$		20			V
	DM7831,DM7832 DM8831,DM8832					08	V
I Logical I Quitout Voltage .	DM7831,DM7832 DM8831,DM8832	V _{CC} = 45V V _{CC} = 475V	$I_0 = -40 \text{ mA}$ $I_0 = -2 \text{ mA}$ $I_0 = -40 \text{ mA}$ $I_0 = -52 \text{ mA}$	18 24 18 24	2 3 2 7 2 5 2 9		V V V
	DM7831,DM7832 DM8831,DM8832		I ₀ = 40 mA I ₀ = 32 mA I ₀ = 40 mA I ₀ = 32 mA		0 29 0 29	0 50 40 0 50 40	V V V
	DM7831,DM7832 DM8831,DM8832					1 40	mΑ μΑ
Logical "0" Input Current	DM7831,DM7832 DM8831,DM8832	$V_{CC} = 55V$ $V_{CC} = 525V$	V _{IN} = 04V		-10	-16	mA
Output Disable Current	DM7831,DM7832 DM8831,DM8832	$V_{CC} = 55V$ $V_{CC} = 525V$	V ₀ = 2 4V or 0 4V	-40		40	μΑ
	DM7831,DM7832 DM8831,DM8832			-40 (Note 2)	-100	–120 (Note 2)	mA
	DM7831,DM7832 DM8831,DM8832				65	90	mA
Input Diode Clamp Voltage		V _{CC} = 5 0V, I _{IN} = -12 mA				-15	V
Output Diode Clamp Voltage	DM7831,DM7832 DM8831,DM8832	I _{OUT} = -12 m I _{OUT} = +12 m	$A_{V_{CC}} = 5 \text{ OV}, T_A = 25^{\circ} \text{C}$ $A_{V_{CC}} = 5 \text{ OV}, T_A = 25^{\circ} \text{C}$			-15 V _{cc} +15	V V
Propagation Delay to a Logical from Inputs A ₁ , A ₂ , B ₁ , B ₂ Diftial Single-ended Mode Control Outputs, t _{pd0}	"O" feren-	V _{CC} = 5 0V,			13	25	ns
Propagation Delay to a Logical from Inputs A ₁ , A ₂ , B ₁ , B ₂ Dift tial Single-ended Mode Control Outputs, t _{pd1}	feren-	V _{CC} = 5 0V,	T _A = 25°C		13	25	ns
Delay from Disable Inputs to Hi Impedance State (from Logical Level), t _{1 H}		V _{CC} = 5 0V,	$T_A = 25^{\circ}C$		6	12	ns
Delay from Disable Inputs to Hi Impedance State (from Logical Level), t _{OH}		V _{CC} = 5 0V,	$T_A = 25^{\circ}C$		14	22	ns
Propagation Delay from Disable to Logical "1" Level (from High Impedance State), t _{H 1}		V _{CC} = 5,0V,	$T_A = 25^{\circ}C$		14	22	ns
Propagation Delay from Disable to Logical "0" Level (from High Impedance State), t _{HO}		V _{CC} = 5 0V,	T _A = 25°C		18	27	ns

Note 1: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM7831, DM7832 and across the 0° C to 70° C temperature range for the DM8831, DM8832. All typicals are given for $V_{CC} = 5$ OV and $T_{A} = 25^{\circ}$ C


Note 2. Applies for $T_A = 125^{\circ}C$ only Only one output should be shorted at a time


mode of operation (cont.)

DM7831/DM8831's, DM7832/DM8832's (Figure 1), all devices except one must be placed in the "high impedance" state. This is accomplished by ensuring that a logical "1" is applied to at least one of the Output Disable pins of each device which is to be in the "high impedance" state A NOR gate was purposely chosen for this function since it is possible with only two DM5442/DM7442, BCD-to-decimal decoders, to decode as many as 100 DM7831/DM8831's, DM7832/DM8832's (Figure 2).

The unique device whose Disable inputs receive two logical "0" levels assumes the normal low

impedance output state, providing good capacitive drive capability and waveform integrity especially during the transition from the logical "0" to logical "1" state. The other outputs—in the high impedance state—take only a small amount of leakage current from the low impedance outputs Since the logical "1" output current from the selected device is 100 times that of a conventional Series 54/74 device (40 mA vs. 400 $\mu{\rm A}$), the output is easily able to supply that leakage current for several hundred other DM7831/DM8831's, DM7832/DM8832's and still have available drive for the bus line (Figure 3).





FOR DRIVING OTHER TTL INPUTS ONE OF FOUR OUTPUTS D D M M 8 8 8 8 3 3 1 2 SELECTED AS DRIVING DEVICE 40 m 4 ММ GATED INTO 8 8 8 8 3 3 1 2 HI IMPEDANCE STATE 40 μA LEAKAGE PER CONN D D M M 8 8 GATED INTO HI IMPEDANCE 8 8 3 2 STATE 40 u A

Figure 3



DM7836/DM8836 quad NOR unified bus receiver


general description

The DM7836/DM8836 are quad 2-input receivers designed for use in bus organized data transmission systems interconnected by terminated 120 Ω impedance lines. The external termination is intended to be 180Ω resistor from the bus to the +5V logic supply together with a 390 Ω resistor from the bus to ground. The design employs a built-in input hysteresis providing substantial noise immunity. Low input current allows up to 27 driver/ receiver pairs to utilize a common bus. This receiver has been specifically configured to replace the SP380 gate pin-for-pin to provide the distinct advantages of the DM7837 receiver design in existing systems.


features

- Plug-in replacement for SP380 gate
- Low input current $\mbox{``with normal V_{CC} or}$ $V_{CC} = 0V (15 \mu A typ)$
- Built-in input hysteresis (1V typ)
- High noise immunity (2V typ)
- Temperature-insensitive input thresholds track bus logic levels
- DTL/TTL compatible output
- Matched, optimized noise immunity for "1" and "0" levels
- High speed (18 ns typ)

typical application



connection diagram



1-217

absolute maximum ratings (Note 1)

Supply Voltage 7.0V 5.5V Input Voltage Power Dissipation 600 mW Operating temperature range: DM7836 -55°C to +125°C DM8836 0° C to $+70^{\circ}$ C Storage Temperature Range -65° C to $+150^{\circ}$ C Lead Temperature (Soldering, 10 sec) 300°C

electrical characteristics

The following apply for V $_L \le$ V $_{CC} \le$ V $_{H}$, T $_L \le$ T $_{A} \le$ T $_{H}$, unless otherwise specified (Note 2)

PARAMETER	INPUT	OUTPUT	COMMENTS	MIN	TYP	MAX	UNIT
High Level Input Threshold							
DM7836	V _{TH}	16 mA	Output < 0 4V	1.65	2 25	2.65	V
DM8836	V _{TH}	16 mA	Output < 0 4V	1 80	2.25	2 50	٧
Low Level Input Threshold							
DM7836	V _{TH}	-400 μA	Output > 2 4V	0 97	1 30	1.63	V
DM8836	V _{TH}	-400 μA	Output > 2 4V	1.05	1 30	1.55	V
Maximum Input Current	4V		V _{CC} = V _H		15	50	μΑ
Maximum Input Current	4V		V _{CC} = 0V		1	50	μΑ
Logic "1" Output Voltage	0 5V	-400 μA		2 4			V
Logic "0" Output Voltage	4V	16 mA			0 25	0.4	V
Output Short Circuit Current	0 5V	ov	V _{CC} = V _H	-18		- 55	mA
Power Supply Current	4V		Per Package		25	40	mA
Input Clamp Diode Voltage	-12 mA		$T_A = 25^{\circ}C$	}	-1	-15	V
The following apply for $V_{CC} = 5V$, , T _A = 25°C ur	less otherwise spe	cified	I			
Propagation Delays					l		
Input to Logic "1" Output	1		Note 3	1	20	30	ns
Input to Logic "0" Output			Note 4		18	30	ns

Note 1: Voltage values are with respect to network ground terminal. Positive current is defined as current into the reference pin.

Note 2: For DM7836: V_L = 4.5V, V_H = 5.5V, T_L = -55°C, T_H = +125°C.
For DM8836. V_L = 4.75V, V_H = 5.25V, T_L = 0°C, T_H = +70°C.

Note 3: Fan-out of 10 load, C_{LOAD} = 15 pF total, measured from V_{IN} = 1.3V to V_{OUT} = 1.5V, V_{IN} = 0V to 3V pulse.

Note 4: Fan-out of 10 load, C_{LOAD} = 15 pF total, measured from V_{IN} = 2.3V to V_{OUT} = 1.5V, V_{IN} = 0V to 3V pulse.



DM7837/DM8837 hex unified bus receiver


general description

The DM7837/DM8837 are high speed receivers designed for use in bus organized data transmission systems interconnected by terminated 120Ω impedance lines. The external termination is intended to be 180Ω resistor from the bus to the $\pm 5V$ logic supply together with a 390Ω resistor from the bus to ground. The receiver design employs a built-in input hysteresis providing substantial noise immunity. Low input current allows up to 27 driver/receiver pairs to utilize a common bus. Disable inputs provide time discrimination. Disable inputs and receiver outputs are DTL/TTL compatible.

features


- Low receiver input current for normal V_{CC} or V_{CC} = 0V (15 µA typ)
- Six separate receivers per package
- Built-in receiver input hysteresis (1V typ)
- High receiver noise immunity (2V typ)
- Temperature insensitive receiver input thresholds track bus logic levels
- DTL/TTL compatible disable and output
- Molded or cavity dual-in-line or flat package
- High speed

typical application



connection diagram

Dual-In-Line and Flat Package



TOP VIEW

1-219

absolute maximum ratings (Note 1)

Supply Voltage 7V Input Voltage 5.5V Power Dissipation 600 mW Operating Temperature Range DM7837 -55°C to +125°C DM8837 0°C to +70°C -65°C to +150°C Storage Temperature Range 300°C Lead Temperature (Soldering, 10 sec)

electrical characteristics

The following apply for $V_L \leq V_{CC} \leq V_H$, $T_L \leq T_A \leq T_H$, unless otherwise specified (Note 2)

PARAMETER	RECEIVER INPUT	DISABLE INPUT	ОИТРИТ	COMMENTS	MIN	TYP	MAX	UNIT
High Level Receiver Threshold DM7837	V _{TH}	0 8V	16 mA	Output < 0 4V	1 65	2 25	2 65	V
High Level Receiver Threshold DM8837	V _{TH}	0 8V	16 mA	Output < 0 4V	1 80	2 25	2 50	V
Low Level Receiver Threshold DM7837	V _{TH}	0 8V	~400 mA	Output > 2 4V	0 97	1 30	1 63	
Low Level Receiver Threshold DM8837	V _{TH}	0 8V	-400 mA	Output > 2 4V	1 05	1 30	1 55	V
Maximum Receiver Input Current	4V			V _{CC} = V _H		15 0	50 0	μΑ
Maximum Receiver Input Current	4V			V _{cc} = 0V		10	50 0	μΑ
Logic "1" Input Voltage Disable	0 5V	V _{IN}	16 mA	Output < 0 4V	20			V
Logic "0" Input Voltage Disable	0 5V	VIN	-400 μA	Output > 2 4V			08	V
Logic "1" Output Voltage	0 5V	0 8V	-400 μA		2 4			v
Logic "0" Output Voltage	4V	0.87	16 mA			0 25	0 4	v
Logic "1" Input Current Disable		2 4V					80 0	μΑ
Logic "1" Input Current: Disable		5 5V					2.0	mA
Logic "0" Input Current Disable	4V	0 4V					-3 2	mA
Output Short Circuit Current	0 5V	0V	0V	V _{CC} = V _H	-18 0		-55 0	mA
Power Supply Current	4V -	0∨		Per Package		45 0	60.0	mA
Input Clamp Diode	-12 mA	-12 mA		T _A = 25°C		-10	-15	v
The following apply for V _{CC} = 5V, T _A = 25°	°C unless otherwi	se specified						
Propagation Delays Receiver Input to Logic "1" Output		ov		Note 3		20	30	ns
Receiver Input to Logic "0" Output		0V		Note 4		18	30	ns
Disable Input to Logic "1" Output	0V			Note 5		9	15	ns
Disable Input to Logic "0" Output	0V	İ		Note 5		4	10	ns

Note 1: Voltage values are with respect to network ground terminal. Positive current is defined as current into the referenced pin.

Note 2: For DM7837: $V_L = 4.5V$, $V_H = 5.5V$, $T_L = -55^{\circ}C$, $T_H = +125^{\circ}C$ For DM8837: $V_L = 4.75V$, $V_H = 5.25V$, $T_L = 0^{\circ}C$, $T_H = +70^{\circ}C$

Note 3: Fan-out of 10 load, $C_{LOAD} = 15$ pF total. Measured from $V_{IN} = 1.3V$ to $V_{OUT} = 1.5V$, $V_{IN} = 0V$ to 3V pulse. Note 4: Fan-out of 10 load, $C_{LOAD} = 15$ pF total. Measured from $V_{IN} = 2.3V$ to $V_{OUT} = 1.5V$, $V_{IN} = 0V$ to 3V pulse. Note 5: Fan-out of 10 load, $C_{LOAD} = 15$ pF total. Measured from $V_{IN} = 1.5V$ to $V_{OUT} = 1.5V$, $V_{IN} = 0V$ to 3V pulse.



DM7838/DM8838 quad unified bus transceiver general description

The DM7838/DM8838 are quad high speed drivers/ receivers designed for use in bus organized data transmission systems interconnected by terminated 120 Ω impedance lines. The external termination is intended to be a 180Ω resistor from the bus to the +5V logic supply together with a 390Ω resistor from the bus to ground. The bus can be terminated at one or both ends. Low bus pin current allows up to 27 driver/receiver pairs to utilize a common bus. The bus loading is unchanged when $V_{cc} = 0V$. The receivers incorporate hysteresis to greatly enhance bus noise immunity. One


two-input NOR gate is included to disable all

features

- 4 totally separate driver/receiver pairs per package
- 1V typical receiver input hysteresis
- Receiver hysteresis independent of receiver output load
- Guaranteed minimum bus noise immunity of 1.3V, 2V typ.
- Temperature-insensitive receiver thresholds track bus logic levels
- 20μA typical bus terminal current with normal V_{cc} or with V_{cc} = 0V
- Open collector driver output allows wire-OR connection
- High speed
- Series 74 TTL compatible driver and disable inputs and receiver outputs


typical application

drivers in a package simultaneously



connection diagram

Dual In-Line and Flat Package



1-221

Supply Voltage Input and Output Voltage Power Dissipation

5 5 V 600 mW Operating Temperature Range DM7838 DM8838 Storage Temperature Range

-55°C to +125°C 0°C to +70°C -65°C to +150°C 300°C

Lead Temperature (Soldering, 10 sec)

electrical characteristics DM7838/DM8838 The following apply for V $_{L} \le$ V $_{CC} \le$ V $_{H}$, T $_{L} \le$ T $_{A} \le$ T $_{H}$ unless otherwise specified (Note 2).

PARAMETER	DISABLE INPUT	DRIVER INPUT	BUS PIN	RECEIVER OUTPUT	COMMENTS	MIN	TYP	MAX	TINU
Logic "1" Input Voltage Disable	V _{IN}	2V	4V		Bus < 100 μA	20			٧
Logic "0" Input Voltage Disable	V _{IN}	2V	50 mA		Bus < 0 7V			08	٧
Logic "1" Input Voltage. Driver	0.8V	V _{IN}	50 mA		Bus < 0 7V	20			٧
Logic "0" Input Voltage Driver	0 8V	V _{IN}	4V		Bus < 100 μA			08	٧
High Level Receiver Threshold DM7838		0.87	V _{TH}	16 mA	Receiver output	1 65	2 25	2 65	٧
High Level Receiver Threshold DM8838		0.87	V _{TH}	16 mA	Receiver output < 0 4V	1 80	2 25	2 50	٧
Low Level Receiver Threshold. DM7838		0 8V	V _{TH}	-400 μΑ	Receiver output > 2 4V	0 97	1 30	1 63	٧
Low Level Receiver Threshold DM8838		0 8V	V _{TH}	-400 μA	Receiver output > 2 4V	1 05	1 30	1 55	٧
Logic "1" Input Current Disable and Driver	5 5V	5 5V						1	mA
Logic "1" Input Current. Disable and Driver	2 4 V	2 4V						40	μΑ
Logic "O" Input Current Disable and Driver	04V	0 4V						-16	mA
Maximum Bus Current	0 8V	0.87	4V		V _{CC} = V _H		20	100	μΑ
Maximum Bus Current	0 8V	0 8V	4V		V _{cc} = 0V		2	100	μΑ
Low Level Bus Voltage	0.87	2V	50 mA				0 4	07	٧
Logic "1" Output Voltage Receiver	0 8V	0 8V	0 5V	-400 μΑ		2 4			٧
Logic "0" Output Voltage Receiver	0 8V	0 8V	4V	16 mA			0 25	0.4	٧
Output Short Circuit Current. Receiver	0.8V	0.8V	0 5V	0V	V _{CC} = V _H	-18		-55	mA
Supply Current	0V	2V			Per Package		50	70	mA
Input Diode Clamp Voltage	-12 mA	-12 mA	-12 mA		T _A = 25°C		-1	-15	٧
The following apply for V _C	c = 5V, T _A = :	I 25°C unless oth I	I erwise specif	l fied I					
Propagation Delays Disable to Bus "1"					Note 3		19	30	ns
Disable to Bus "0"		1	1		Note 3	1	15	23	ns
Driver Input to Bus "1"	·				Note 3		17	25	ns
Driver Input to Bus "0"	·				Note 3		9	15	ns
Bus to Logic "1" Receiver Output					Note 4		20	30	ns
Bus to Logic "0" Receiver Output					Note 5		18	30	ns

Note 1 Voltage values are with respect to network ground terminal Positive current is defined as current into the referenced pın

For DM7838 V_L = 4 5V, V_H = 5 5V, T_L = -55°C, T_H = 125°C For DM8838 V_L = 4 75V, V_H = 5 25, T_L = 0°C, T_H = 70°C Note 2:

Note 3: 91 Ω from bus pin to V_{CC} and 200Ω from bus pin to ground, C_{LOAD} = 15 pF total Measured from V_{IN} = 15V to V_{BUS} = 15V, V_{IN} = 0V to 3V pulse Note 4 Fan-out of 10 load, C_{LOAD} = 15 pF total Measured from V_{IN} = 13V to V_{OUT} = 15V, V_{IN} = 0V to 3V pulse

Note 5 Fan-out of 10 load, C_{LOAD} = 15 pF total Measured from V_{IN} = 2 3V to V_{OUT} = 1 5V, V_{IN} = 0V to 3V pulse



DM7875A/DM8875A and DM7875B/DM8875B TRI-STATE® 4-bit multipliers

general description

The DM7875A/DM8875A & DM7875B/DM8875B are two integrated circuits which together will multiply two four-bit binary numbers. Since the largest number that can be obtained by multiplying two four-bit numbers is 225 (15 x 15), the eight output pins (four from each package) are sufficient to produce this number. Both multiplier and multiplicand are connected to the eight input pins of each package

A gated two-input strobe control is provided. When either of the two inputs is taken to the logical "1" state, the outputs will all be placed in the high impedance state. In this state both the upper and lower output transistors are turned off, providing a high output impedance. This allows multiple devices to be connected to a common bus line, and

since only one multiplier-pair at a time is allowed to be in the conventional low-impedance state, the advantages of TTL outputs can be combined with a bus structured system.

The DM7875A/DM8875A provides the most significant four bits and the DM7875B/DM8875B the least significant four bits.

features


- 36 ns typical propagation delay
- 375 mW typical power dissipation (each package)
- Series 54/74 compatible
- Outputs directly connectable to a common hus line

connection diagram

Dual-In-Line Package DM7875A/DM8875A DM7875B/DM8875B

TOP VIEW

typical application



absolute maximum ratings (Note 1)

 Supply Voltage
 7V

 Input Voltage
 5.5V

 Output Voltage
 5.5V

 Operating Temperature Range
 DM7875A, DM7875B
 -55°C to +125°C

 DM8875A, DM8875B
 0°C to +70°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics (Note 2)

PARAMET	ER		CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM7875A, DM7875B DM8875A, DM8875B	V _{CC} = 4 5V V _{CC} = 4 75V		2 0			٧
Logical "0" Input Voltage	DM7875A/DM7875B DM8875A, DM8875B	V _{CC} = 4 5V V _{CC} = 4 75V				08	٧
Logical "1" Output Voltage	DM7875A, DM7875B DM8875A, DM8875B	$V_{CC} = 45V, I_{O} = -20$ $V_{CC} = 475V, I_{O} = -52$	mA 2 mA	2 4			٧
Logical "0" Output Voltage	DM7875A, DM7875B DM8875A, DM8875B	$V_{CC} = 45V$ $V_{CC} = 475V$ $I_{O} = 1$	6 mA			0 4	٧
Third State Output Current	DM7875A, DM7875B DM8875A, DM8875B	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	$V_O = 2 4V$ $V_O = 0 4V$			40 -40	μΑ μΑ
Logical "1" Input Current	DM7875A, DM7875B DM8875A, DM8875B	$\frac{V_{CC} = 55V}{V_{CC} = 525V}$ $V_{IN} =$	2 4V			40	μΑ
	DM7875A, DM7875B DM8875A, DM8875B		5 5V			1	mA
Logical "0" Input Current	DM7875A, DM7875B DM8875A, DM8875B	$\frac{V_{CC} = 55V}{V_{CC} = 525V}$ $V_{IN} =$	0 4V			-12	mA
Output Short Circuit Current (Note 3)	DM7875A, DM7875B DM8875A, DM8875B	$\frac{V_{CC} = 55V}{V_{CC} = 525V}$ $V_{O} = 0$) 0V	-20		-70	mA
Supply Current (each device)	DM7875A, DM7875B DM8875A, DM8875B	$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V} \text{All In}$	outs at GND		75	110	mA
Input Clamp Voltage	DM7875A, DM7875B DM8875A, DM8875B	$\frac{V_{CC} = 4.5}{V_{CC} = 4.25}$ $I_{IN} = -$	12 mA			-15	٧
Output V _{CC} Clamp Voltage	DM7875A, DM7875B DM8875A, DM8875B	$\frac{V_{CC} = 55V}{V_{CC} = 525V}$ I _O = 1	2 mA			V _{cc} +15	٧
Output Ground Clamp Voltage	DM7875A, DM7875B DM8875A, DM8875B	$\frac{V_{CC} = 55V}{V_{CC} = 525V}$ $I_{O} = -$	12 mA			-15	٧
Propagation Delay to a Logical to Outputs, t _{pd0}	"0" from X, Y Inputs	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$			39	60	ns
Propagation Delay to a Logical to Outputs, t _{pd1}	"1" from X, Y Inputs	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$			31	60	ns
Delay from Strobe to High Imp Logical "1" Level), t _{1 H}	edance State (from	V _{CC} = 5 0V T _A = 25°C			30		ns
Delay from Strobe to High Imp Logical "0" Level), t _{0 H}	edance State (from	V _{CC} = 5 0V T _A = 25°C			10		ns
Delay from Strobe to Logical '' Impedance State), t _{H1}	1" Level (from High	V _{CC} = 5 0V T _A = 25°C			30		ns
Delay from Strobe to Logical "(Impedance State), t _{H0}	0'' Level (from High	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$			30		ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to +125°C temperature range for the DM7875A, DM7875B and across the 0°C to 70°C range for the DM8875A, DM8875B All typicals are given for VCC = 5 0V and TA = 25°C

Note 3: Only one output at a time should be shorted

72

Series 54/74

DM7880/DM8880 high voltage 7-segment decoder/driver (for driving Sperry and Panaplex II[™] displays)

general description

The DM7880/DM8880 is custom designed to decode four lines of BCD and drive a gas-filled seven-segment display tube.

Each output constitutes a switchable, adjustable current sink which provides constant current to the tube segment, even with high tube anode supply tolerance or fluctuation. These current sinks have a voltage compliance from 3V to at least 80V; typically the output current varies 1% for output voltage changes of 3 to 50V. Each current sink is ratioed to the b-output current as required for even illumination of all segments.

Output currents may be varied over the 0.2 to 1.5 mA range for driving various tube types or multiplex operation. The output current is adjusted by connecting an external program resistor ($R_{\rm D}$) from $V_{\rm CC}$ to the Program input in accor-


dance with the programming curve. The circuit design provides a one-to-one correlation between program input current and b-segment output current.


The Blanking Input provides unconditional blanking of any output display, while the Ripple Blanking pins allow simple leading or trailing-zero blanking.

features

- Current sink outputs
- Adjustable output current 0.2 to 1.5 mA
- High output breakdown voltage 110V typ
- Suitable for multiplex operation
- Blanking and Ripple Blanking provisions
- Low fan-in and low power

logic and connection diagrams





absolute maximum rat	ings	operating co	ndition	ıs	
0			MIN	MAX	UNITS
Vcc	7V	Supply Voltage (VCC)			
Input Voltage (Except BI)	6 V	DM7880	4.5	5.5	V
Input Voltage (BI)	Vcc	DM8880	4 75	5.25	V
Segment Output Voltage	80 V	Temperature (T _A)			
Power Dissipation (Note 1)	600 mW	DM7880	-55	+125	°C
Transient Segment Output Current (Note 2)	50 mA	DM8880	-55	+70	°C
Storage Temperature Range	–65°C to 150°C	DIVIDEDO	J	.,0	C
Lead Temperature (Soldering, 10 sec)	300°C				

electrical characteristics (Note 3)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logic "1" Input Voltage	V _{CC} = Min	2 0			V
Logic "0" Input Voltage	V _{CC} = Min			0.8	V
Logic "1" Output Voltage (RBO)	V _{CC} = Mιn, I _{OUT} = -200 μA	2 4	3 7		V
Logic ''0'' Output Voltage (RBO)	V _{CC} = Min, I _{OUT} = 8 mA		0.13	0.4	V
Logic "1" Input Current (Except BI)	$V_{CC} = Max$, $V_{IN} = 2.4V$ $V_{CC} = Max$, $V_{IN} = 5.5V$		2 4	15 400	μA μA
Logic "0" Input Current (Except BI)	V _{CC} = Max, V _{IN} = 0 4V		-300	-600	μΑ
Logic "0" Input Current (BI)	V _{CC} = Max, V _{IN} = 0 4V		-1 2	-20	mA
Power Supply Current	$V_{CC} = Max, R_P = 2.2k$ All Inputs = $0V$		27	43	mA
Input Diode Clamp Voltage	$V_{CC} = Max$, $T_A = 25^{\circ}C$ $I_{IN} = -12 \text{ mA}$		-0 9	-15	V
Segrnent Outputs Outputs a, f, g ON Current Ratio	All Outputs = 50V Output b Curr. = Ref	0.84	0.93	1.02	
Output c ON Current Ratio	All Outputs = 50V, Output b Curr = Ref.	1.12	1.25	1.38	
Output d ON Current Ratio	All Outputs = 50V Output b Curr = Ref.	0.90	1 00	1.10	
Output e ON Current Ratio	All Outputs = 50V Output b Curr = Ref.	0.99	1 10	1.21	
Output b ON Current	$V_{CC} = 5V, V_{OUT} b = 50V$ $T_A = 25^{\circ}C, R_P = 18.1k$	0 18	0 20	0.22	mA
	$V_{CC} = 5V, V_{OUT} b = 50V$ $T_{\Delta} = 25^{\circ}C, R_{P} = 7.03k$	0 45	0 50	0.55	mA
	$V_{CC} = 5V, V_{OUT} b = 50V$ $T_A = 25^{\circ}C, R_P = 340k$	0.90	1 00	1 10	mA
	$V_{CC} = 5V, V_{OUT} b = 50V$ $T_A = 25^{\circ}C, R_P = 220k$	1 35	1.50	1 65	mA
Output Saturation Voltage	$V_{CC} = Min, R_P = 1k\pm 5\%$ $I_{OUT} b = 2 mA (Note 4)$		0.8	25	٧
Output Leakage Current	V _{OUT} = 75V, BI = 0V		.003	3	μΑ
Output Breakdown Voltage	I _{OUT} = 250 μA, BI = 0V	80	110		٧
Propagation Delays BCD Input to Segment Output BI to Segment Output	V _{CC} = 5V, T _A = 25°C V _{CC} = 5V, T _A = 25°C		0.4 0.4	10 10	μs μs
RBI to Segment Output RBI to RBO	$V_{CC} = 5V, T_A = 25^{\circ}C$ $V_{CC} = 5V, T_A = 25^{\circ}C$		0.7 0.4	10 10	μs μs


Note 1 Maximum junction temperature for DM7880 is 150°C whereas that for DM8880 is 130°C For operating at elevated temperatures the device must be derated based on a thermal resistance of 85°C/W Θ_{JA} for DM7880 and 150°C/W Θ_{JA} for DM8880


Note 2. In all applications transient segment output current must be limited to 50 mA. This may be accomplished in DC applications by connecting a 22k resistor from the anode-supply filter capacitor to the display anode, or by current limiting the anode driver in multiplex applications.


Note 3. Min/max limits apply across the guaranteed operating temperature range of -55° C to 125° C for DM7880 and 0° C to 70° C for DM8880, unless otherwise specified Typicals are for $V_{CC} = 5V$, $T_A = 25^{\circ}$ C. Positive current is defined as current into the referenced pin

Note 4 For saturation mode the segment output currents are externally limited and ratioed


typical performance characteristics







typical application



truth table

DECIMAL OR FUNCTION	RBI	D	С	В	А	BI/RBO	а	b	С	d	е	f	g	DISPLAY
0	1	0	0	0	0	1	0	0	0	0	0	0	1	17
1	X	0	0	0	1	1	1	0	0	1	1	1	1	
2	×	0	0	1	0	1	0	0	1	0	0	1	0	<i>_</i>
3	×	0	0	1	1	1	0	0	0	0	1	1	0	<u> </u>
4	×	0	1	0	0	1	1	0	0	1	1	0	0	<i>I</i> _/
5	×	0	1	0	1	1	0	1	0	0	1	0	0	5
6	×	0	1	1	0	1	0	1	0	0	0	0	0	<i> </i> =;
7	Х	0	1	1	1	1	0	0	0	1	1	1	1	7
8	×	1	0	0	0	1	0	0	0	0	0	0	0	\exists
9	×	1	0	0	1	1	0	0	0	0	1	0	0	믘
10	×	1	0	1	0	1	0	0	0	1	0	0	0	
11	Х	1	0	1	1	1	1	1	0	0	0	0	0	\vdash
12	X	1	1	0	0	1	0	1	1	0	0	0	1	
13	Х	1	1	0	1	1	1	0	0	0	0	1	0	⊣
14	х	1	1	1	0	1	0	1	1	0	0	0	0	Ë
15	Х	1	1	1	1	1	0	1	1	1	0	0	0	
ВІ	x	x	х	x	X	0	1	1	1	1	1	1	1	
RBI	0	0	0	0	0	0	1	1	1	1	1	1	1	

$$e/\frac{\frac{1}{g}}{\frac{1}{d}}/c$$
 SEGMENT IDENTIFICATION



DM8884A high voltage cathode decoder/driver (for driving Sperry and Panaplex II[™] displays) general description

The DM8884A is designed to decode four lines of BCD input and drive seven-segment digits of gasfilled readout displays. Two separate inputs are provided for driving the decimal point and comma cathodes.


All outputs consist of switchable and programable current sinks which provide constant current to the tube cathodes, even with high tube anode supply tolerance. Output currents may be varied over the 0.2 to 1.2 mA range for multiplex operation. The output current is adjusted by connecting an external program resistor (R_P) from V_{CC} to the


program input in accordance with the programming curve.

features

- Usable with AC or DC input coupling
- Current sink outputs
- High output breakdown voltage
- Low input load current
- Intended for multiplex operation.
- Input pullups increase noise immunity

logic and connection diagrams





 Vcc
 7V

 Input Voltage (Note 1)
 V_{CC}

 Segment Output Voltage
 80V

 Power Dissipation (Note 2)
 600 mW

 Transient Segment Output Current (Note 3)
 50 mA

 Operating Temperature Range
 0°C to +70°C

 Storage Temperature Range
 -65°C to +150°C

 $\textbf{electrical characteristics} \quad \text{(0°C} \leq \text{T}_{\text{A}} \leq \text{70°C} - \text{U nless otherwise noted), V}_{\text{CC}} = 5\text{V} \pm 5\%$

PARAMETER	CONDITIONS	MIN	MAX	UNITS
Logic ''1'' Input Voltage	V _{CC} = 4 75V	2 0		V
Logic ''0'' Input Voltage	V _{CC} = 4 75V		10	V
Logic "1" Input Current	V _{CC} = 5 25V, V _{IN} = 2 4V		15	μΑ
Positive Input Clamp Voltage	V _{CC} = 4 75, I _{IN} = 1 mA	50 -		V
Logic "0" Input Current	$V_{CC} = 5 \ 25V, \ V_{IN} = 0 \ 4V$		-250	μΑ
Power Supply Current	V _{CC} =525V, R _P =28k,		40	mA
	All Inputs = 5V			
Negative Input Clamp Voltage	$V_{CC} = 5V$, $I_{1N} = -12$ mA, $T_A = 25^{\circ}C$		-15	V
Segment Outputs				
All Outputs ON Current Ratio	All Outputs = 50V	09	11	
	Output b Current = Ref			
Output b ON Current	$V_{CC} = 5V$, $V_{OUT} b = 50V$,	0.40	0.00	
	$T_A = 25^{\circ}C, R_P = 18.1k$	0 18 0 45	0 22 0 55	mA mA
	$R_P = 7.03k$ $R_P = 3.40k$	0 90	1 10	mA
	$R_{\rm P} = 2.80 k$	1 08	1 32	mA
Output Leakage Current	V _{OUT} = 75V		5	μΑ
Output Breakdown Voltage	Ι _{ΟΙΙΤ} = 250 μΑ	80		V
	-001			·
Propagation Delay. Any Input to Segment Output	$V_{CC} = 5V, T_A = 25^{\circ}C$		10	μs

Note 1 This limit can be higher for a current limiting voltage source

Note 2 The maximum junction temperature is 140°C For operation at elevated temperatures, the device must be derated based on a thermal resistance of 140°C/W θ JA


Note 3: In all applications transient segment output current must be limited to 50 mA. This may be accomplished in DC applications by connecting a 2 2k resistor from the anode-supply filter capacitor to the display anode, or by current limiting the anode driver in multiplex applications

truth table

FUNCTION	D PT	COMMA	D	С	В	А	a	b	с	d	e	f	9	DISPLAY
0	1	1	0	0	0	0	0	0	0	0	0	0	1	
1	- 1	1	0	0	0	1	1	0	0	1	1	1	1	1
2	1	1	0	0	1	0	0	0	1	0	0	1	0	,=
3	1	1	0	0	1	1	0	0	0	0	1	1	0	7
4	1	1	0	1	0	0	1	0	0	1	1	0	0	734
5	1	1	0	1	0	1	0	1	0	0	1	0	0	5
6	1	1	0	1	1	0	0	1	0	0	0	0	0	5
7	- 1	1	0	1	1	1	0	0	0	1	1	1	1	
8	1	1	1	0	0	0	0	0	0	0	0	0	0	8
9	1	1	1	0	0	1	0	0	0	0	1	0	0	9
10	1	1	1	0	1	0	1	1	0	0	0	1	1	-
11	1	1	1	0	1	1	1	1	e	0	0	1	0	-
12	1	1	1	1	0	0	0	0	1	1	1	0	0	15
13	1	1	1	1	0	1	0	1	1	0	0	0	0	E
14	1	1	1	1	1	0	1	1	1	1	1	1	0	-
15	1	1	1	1	1	1	1	1	1	1	1	1	1	
*D PT	0	1	х	x	x	х	х	×	х	х	×	х	x	
*Comma	0	0	X	х	x	х	х	x	х	х	x	x	х	9



typical application



*Decimal point and comma can be displayed with or without any numera

typical performance characteristics (see DM7880 data sheet)



Series 54/74

DM8885 MOS to high voltage cathode buffer

general discription

The DM8885 interfaces MOS calculator or counterlatch-decoder-driver circuits directly to sevensegment high-voltage gas-filled displays. The six inputs A, B, D, E, F, G are decoded to drive the seven segments of the tube.

Each output constitutes a switchable, adjustable current source which provides constant current to the tube segment, even with high tube anode supply tolerance or fluctuation. These current sources have a voltage compliance from 3V to at least 80V. Each current source is ratioed to the b-output current as required for even illumination of all segments. Output currents may be varied over the 0.2 to 1.5 mA range for driving various tube types or


multiplex operation. The output current is adjusted by connecting a program resistor (R_P) from V_{CC} to the program input.

features

- Current source outputs
- Adjustable output currents 0.2 to 1.5 mA
- High output breakdown voltage 80V min
- Suitable for multiplex operation
- Low fan-in and low power
- Blanking via program input
- Also drives overrange, polarity, decimal point cathodes

connection diagram

Dual-In-Line Package



truth tables


	Α	В	D	E	F	G	DISPLAY
	1	1	1	1	1	0	
į	0	1	0	0	0	0	/
	1	1	1	1	0	1	2
	1	1	1	0	0	1	3
ĺ	0	1	0	0	1	1	4
	1	0	1	0	1	1	5
į	1	0	1	1	1	1	5
į	1	1	0	0	0	0	7
į	1	1	1	1	1	1	\exists
	1	1	1	0	1	1	9
i	0	0	1	1	1	1	<i>b</i>
	1	1	0	0	1	1	9
	1	1	0	1	1	1	· A
	0	1	0	1	1	1	H
-	0	1	1	1	1	0	Ш
	0	0	0	0	0	1	心而子听临了思明点中年关之后
	0	0	0	0	0	0	


INPUT*	OUTPUT*
0	1 (OFF)
1	0 (ON)

*Positive Logic



typical applications





Push-Pull MOS Output

absolute maximum ratings

 V_{CC} 7V Input Voltage 6V Segment Output Voltage 80V Power Dissipation (Note 1) 600 mW Transient Segment Output Current (Note 2) 50 mA 0° C to $+70^{\circ}$ C Operating Temperature Range $-65^{\circ}C$ to $+150^{\circ}C$ Storage Temperature Range 300°C Lead Temperature (Soldering, 10 sec)

electrical characteristics (Note 3)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Logic "1" Input Voltage	V _{CC} = 4 75V	2 0			V
	Logic "0" Input Voltage	V _{CC} = 4 75V			0 8	٧
	Logic "1" Input Current	V _{CC} = 5 25V, V _{IN} = 2 4V V _{CC} = 5 25V, V _{IN} = 5 5V		2	15 400	μΑ μΑ
,	Logic "0" Input Current	V _{CC} = 5 25V, V _{IN} = 0 4V		-300	-600	μA
	Power Supply Current	V _{CC} = 5 25V, All Inputs = 0V, R _P = 2 2k		22	31	mA
	Input Diode Clamp Voltage	$V_{CC} = 5V$, $I_{IN} = -12$ mA, $T_A = 25^{\circ}$ C		-09	-15	٧
	Segment Outputs					
	Outputs a, f, g On Current Ratio	All Outputs = 50V, Output b Curr = Ref	0 84	0 93	1 02	
	Output c On Current Ratio	All Outputs = 50V, Output b Curr = Ref	1 12	1 25	1 38	
	Output d On Current Ratio	All Outputs = 50V, Output b Curr = Ref	0 90	1 00	1 10	
ĺ	Output e On Current Ratio	All Outputs = 50V, Output b Curr = Ref	0 99	1 10	1 21	
	Output b On Current	V _{CC} = 5V, V _{OUT} b = 50V, T _A = 25°C, R _P = 18 1k	0 18	0 20	0 22	mA
		V_{CC} = 5V, $V_{O\cup T}$ b = 50V, T_A = 25°C, R_P = 7 03k	0 45	0 50	0 55	mA
Ì		$V_{CC} = 5V$, V_{OUT} b = 50V, $T_A = 25^{\circ}$ C, $R_P = 3$ 40k	0 90	1 00	1 10	mA
		V_{CC} = 5V, V_{OUT} b = 50V, T_A = 25°C, R_P = 2 20k	1 35	1 50	1 65	mA
	Output Saturation Voltage	V_{CC} = 4 75V, $I_{OUT}b$ = 2 mA, R_P = 1k ± 5% (Note 4)		0.8	2 5	V
	Output Leakage Current	V_{OUT} = 75V, V_{IN} = 0 8V, $R_P \ge 1k$		0 003	3	μΑ
		$V_{OUT} = 75V$, $V_{PROG} = 0.4V$		0 003	3	μΑ
	Output Breakdown Voltage	I _{OUT} = 250 μA, V _{IN} = 0 8V	80	110		٧
	Propagation Delays					
	Input to Segment Output	V _{CC} = 5V, T _A = 25°C		0 4	10	μs

Note 1: Maximum junction temperature is 130°C. For operating at elevated temperatures, the device must be derated based on a thermal resistance of 150°C/W θ JA.

Note 2: In all applications transient segment output current must be limited to 50 mA. This may be accomplished in DC applications by connecting a 2 2k resistor from the anode-supply filter capacitor to the display anode, or by current limiting the anode driver in multiplex applications.

Note 3: Min/max limits apply across the guaranteed operating temperature range of 0° C to $+70^{\circ}$ C, unless otherwise specified Typicals are for $V_{CC} = 5V$, $T_A = 25^{\circ}$ C. Positive current is defined as current into the referenced pin

Note 4: For saturation mode the segment output currents are externally limited and ratioed

typical performance characteristics (see DM7880 data sheet)





Series 54H/74H

REFERENCE

The following table references all Physical Dimension Drawings, Waveforms, and Test Circuits for the devices in this section. For Order Numbers, see below.* Refer to the alpha-numerical index at the front of this catalog for complete device title and function. Packages (pages I thru VI) are in the back of the catalog.

DATA SH	1EEIS					PACK	AGES							VE-		ST
Devices	D-	Molded	DIP (N)	Cavit	y DIF	D)(J)	Flat	Pack	(F)(W)	Meta	l Can	(G)(H)	FO	RMS	CIRC	UITS
Devices	Pg.	Fig.	Pg.	Fig.	Pg.	Туре	Fig.	Pg.	Туре	Fig.	Pg.	Type	Fig.	Pg.	Fıg.	Pg.
DM54H00	2-1	3	H	11	IV	J								2-9		2-7
DM74H00	2-1	3	П	11	IV	J	l						1	2-9		2-7
DM54H01	2-1	3	П	11	IV	J				į				2-9	l	2-7
DM74H01	2-1	3	H	11	IV	J							1	2-9	1	2-7
DM54H04	2-1	3	П	11	IV	J							1	2-9		2-7
DM74H04	2-1	3	H	11	IV	J				l			1	2-9		2-7
DM54H05	2-1	3	11	11	IV	J								2-9		2-7
DM74H05	2-1	3	Ш	11	IV	J							1	2-9		2-7
DM54H08	2-1	3	П	11	IV	J				1				2-9		2-7
DM74H08	2-1	3	II	11	IV	J				i			l	2-9		2-7
DM54H10	2-1	3	11	11	iv	Ĵ				1			1	2-9		2-7
DM74H10	2-1	3	11	11	iv	J							1	2-9		2-7
DM54H11	2-1	3	11	11	iV	J							l	2-9		2-7
DM74H11	2-1	3	11	11	IV	j								2-9		2-7
DM74H11	2-1	3	II	11	IV	J	1			1				2.9		2-7
DM34H20	2-1	3	II	11	IV	J							1	2-9		2-7
DM74H20 DM54H21	2-1	3	II	11	IV					1				2-9		2-7
	2-1	3				J	1			1				2-9		2-7
DM74H21		1	11	11	IV	J				1			ł	2-9		2-7
DM54H22	2-1	3	II	11	IV	J							İ	2-9		2-7
DM74H22	2-1	3	H	11	IV	J				1			Į	2.9		2-7
DM54H30	2-1	3	II	11	IV	J				1			l	2-9		2-7
DM74H30	2-1	3	П	11	IV	J				1			1	2.9	l	2.7
DM54H40	2-1	3	П	11	IV	J							1	2-9		2-7
DM74H40	2.1	3	11	11	IV	J							1	2-9		2-7
DM54H50	2-6	3	П	11	IV	J				1						
DM74H50	2-6	3	П	11	IV	J							1	2-9		2-7 2-7
DM54H51	2-6	3	11	11	IV	J							1	2-9	1	2-7
DM74H51	2-6	3	11	11	IV	J				1			1	2-9	1	
DM54H52	2-6	3	П	11	IV	J				1			1	2-9	l	2-7
DM74H52	2.6	3	11	11	IV	J	1						1	2-9	1	2-7
DM54H53	2-6	3	11	11	IV	J				İ			1	2-9	l	2-7
DM74H53	2-6	3	Н	11	IV	J	l			1				2-9	1	2-7
DM54H54	2-6	3	11	11	IV	J				ł			}	2-9	l	2-7
DM74H54	2-6	3	11	11	IV	J				i			1	2-9	1	2-7
DM54H55	2-6	3	11	11	IV	J								2-9	1	2-7
DM74H55	2-6	3	П	11	IV	J							1	2-9	l	2-7
DM54H60	2-6	3	П	11	IV	J				Ì				2-9		2-7
DM74H60	2-6	3	H	11	IV	J							1	2-9		2-7
DM54H61	2-6	3	П	11	IV	J								2-9		2-7
DM74H61	2-6	3	H	11	IV	J				İ			1	2-9	ł	2-7
DM54H62	2-6	3	П	11	IV	J							1	2-9		2-7
DM74H62	2-6	3	11	11	IV	J								2-9		2-7
DM54H71	2-6	3	11	11	IV	J				1				2-9	1	2-7
DM74H71	2-6	3	H	11	IV	J								2-9		2-7
DM54H72	2-6	3	11	11	IV	J	1							2-9		2-7
DM74H72	2-6	3	П	11	IV	J								2-9 ,		2-7
DM54H73	2-6	3	II	11	IV	J	1			1			1	2-9		2-7
DM74H73	2-6	3	11	11	IV	j				1			l	2-9		2-7
DM54H74	2-6	3	ii	11	iV	Ĵ				1			1	2-9		2-7
DM74H74	2-6	3	11	11	iv	J							1	2-9		2-7
DM54H76	2-6	5	 []	12	iV	Ĵ							1	2-9		2-7
DM74H76	2-6	5	11	12	iv	J				1				2-9		2-7
DM54H78	2-6	3	H	11	iV	J								2-9		2-7
DM74H78	2-6	3	ii	111	iV	J	l			1			1	2-9	l	2-7

^{*}Order Numbers: use Device No. suffixed with package letter, i.e. DM54H00J.





Series 54H/74H


Series DM54H/DM74H

general description


The Series 54H/74H extends the breadth of the Series 54/74 Family by adding a product line which is approximately twice as fast as the basic series. The products are completely miscible

within a system, and it is generally considered good engineering to optimize a design by utilizing the Series 54H/74H only where needed for higher speed.


connection diagrams Dual-In-Line Package Only (Con't on Page 2-6)




DM54H00/DM74H00 quad 2-input NAND gate



DM54H05/DM74H05 hex inverter (open collector)




DM54H11/DM74H11 triple 3-input AND gate




DM54H22/DM74H22 dual 4-input NAND gate


al 4-input NAND gate (open collector)




DM54H01/DM74H01 quad 2-input NAND gate (open collector)



DM54H08/DM74H08 quad 2-input AND gate




DM54H20/DM74H20 dual 4-input NAND gate




DM54H30/DM74H30

8-input NAND gate




DM54H04/DM74H04


hex inverter



DM54H10/DM74H10 triple 3-input NAND gate



DM54H21/DM74H21 dual 4-input AND gate



DM54H40/DM74H40 dual 4-input NAND buffer

2-1

absolute maximum ratings operating conditions MAX UNITS Supply Voltage Input Voltage 7V Supply Voltage DM54HXX 5.5V 4.5 5.5 Operating Temperature Range 4.75 5.25 DM74HXX ٧ Series 54H -55°C to +125°C Temperature Series 74H 0°C to +70°C °C DM54HXX -55 125 -65°C to +150°C Storage Temperature Range °C DM74HXX 70 Lead Temperature (Soldering, 10 sec) 300°C

electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Input Diode Clamp Voltage	V _{CC} = 5 0V, T _A = 25°C, I _{IN} = -12 mA			-15	V
Logical "1" Input Voltage	V _{CC} = Min	20			l v
Logical "0" Input Voltage	V _{CC} = Mın			08	V
Logical "1" Output Voltage All Devices, Except DM54H40/DM74H40 and Open Collector Circuits DM54H40/DM74H40	$V_{CC} = M_{IN}, I_{O} = -500 \mu\text{A}, V_{IN} = 2 0\text{V or } 0 8\text{V}$ $V_{CC} = M_{IN}, I_{O} = -15 \text{mA}, V_{IN} = 2 0\text{V or } 0 8\text{V}$	24			v v
Logical "0" Output Voltage All Devices, Except DM54H40/DM74H40 DM54H40/DM74H40	V _{CC} = Min, I _O 20 mA, V _{IN} = 2 0V or 0 8V V _{CC} = Min, I _O = 60 mA, V _{IN} = 2 0V or 0 8V			0 4 0 4	V V
Logical "1" Output Current All Open Collector Circuits Except DM54H60,DM54H62 DM74H60,DM74H62 DM54H61/DM74H61	V _{CC} - Min, V _{OUT} = 5 5V, V _{IN} = 2 0V or 0 8V @ -55°C @ 0°C V _{OUT} = 2 2V			250 320 570 50	μΑ μΑ μΑ
Output Short Circuit Current (Note 1) All Circuits Except DM54H40/DM74H40 and Open Collector Circuits DM54H40/DM74H40	V _{CC} = Max, V _{OUT} = 0V	-40 -40		-100 -125	mA mA
Supply Current	V _{CC} Max				
DM54H00/DM74H00 Logical "0" Logical "1"			26 10	40 16 8	mA mA
DM54H01/DM74H01 Logical "0" Logical "1"			26 6 8	40 10	mA mA
DM54H04/DM74H04 Logical "0" Logical "1"			40 16	58 26	mA mA
DM54H05/DM74H05 Logical "0" Logical "1"			40 16	58 26	mA mA
DM54H08/DM74H08 Logical "0" Logical "1"			42 28	64 40	mA mA
DM54H10/DM74H10 Logical "0" Logical "1"			19 5 7 5	30 12 6	mA mA
DM54H20/DM74H20 Logical "0" Logical "1"			13 5.0	20 8 4	mA mA
DM54H21/DM74H21 Logical "0" Logical "1"			20 12	32 20	mA mA
DM54H22/DM74H22 Logical "0"			13	20	mA

Note 1: Not more than one output shorted at a time, duration of short-circuit test not to exceed 1 second, and all typical values are at V_{CC} = 5V, T_A = 25°C

electrical characteristics (con't)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
DM54H30/DM74H30 Logical "0" Logical "1"			65 25	10 4 2	mA mA
DM54H40/DM74H40 Logical ''0'' Logical ''1''			25 10 4	40 16	mA mA
DM54H50/DM74H50 DM54H51/DM74H51 Logical "0" Logical "1"			15 2 8 2	24 12 8	mA mA
DM54H52/DM74H52 Logical "0" Logical "1"			15 2 20	24 31	mA mA
DM54H53/DM74H53 DM54H54/DM74H54 Logical "0" Logical "1"			94 71	14 11	mA mA
DM54H55/DM74H55 Logical ''0'' Logical ''1''			75 45	12 6 4	mA mA
DM54H60/DM74H60 On Level Current Off Level Current	,		19 30	3 5 4 5	mA mA
DM54H61/DM74H61 On Level Current Off Level Current			11 50	16 7 0	mA mA
DM54H62/DM74H62 On Level Current Off Level Current			38 60	7 0 9 0	mA mA
DM54H71/DM74H71			19	30	mA
DM54H72/DM74H72			16	25	mA
DM54H73/DM74H73			32	50	mA
DM54H74/DM74H74			30	50	mA
DM54H76/DM74H76			32	50	mA
DM54H78/DM74H78			32	50	mA

switching characteristics $\rm T_A$ = 25°C, $\rm V_{CC}$ = 5V, N = 10, C = 25 pF, $\rm R_L$ = 280 Ω

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
DM54H00/DM74H00					
t _{pd0}		1	62	10	ns
t _{pd1}			59	10	ns
DM54H01/DM74H01		1			
t _{pd0}			7 5	12	ns
t _{pd1}			10	15	ns
DM54H04/DM74H04					
t _{pd0}		1	65	10	ns
t _{pd1}			60	10	ns
DM54H05/DM74H05					
t _{pd0}			7.5	12	ns
t _{pd1}			10	15	ns
DM54H08/DM74H08					
t _{pd0}			88	12	ns
t _{pd1}		1	76	12	ns

switching characteristics (con't)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNI
DM54H10/DM74H10					
t _{pd0}			63	10	ns
t _{pd1}			59	10	ns
DM54H11/DM74H11		1			
t _{pd0}			8.8	12	ns
t _{pd1}			76	12	ns
DM54H20/DM74H20					
t _{pd0}			70	10	ns
^t pd1			60	10	ns
DM54H21/DM74H21					
t _{pd0}			88	12	ns
t _{pd1}			7 6	12	ns
DM54H22/DM74H22			7.5		
t _{pd0}			75	12	ns
t _{pd1}			10	15	ns
DM54H30/DM74H30				1.0	
t _{pd0}		1	89	12	ns
^t pd1			68	10	ns
DM54H40/DM74H40					
t _{pd0}			65	12	ns
t _{pd1}			8 5	12	ns
DM54H50/DM74H50			62	11	
t _{pd0}			68	11	ns ns
				''	113
DM54H51/DM74H51			6.2	11	ns
t _{pd} 0 t _{pd1}			68	11	ns ns
¹ pd1 DM54H52/DM74H52				''	113
			92	15	ns
^t pd0 ^t pd1			106	15	ns
DM54H53/DM74H53					
t _{pd0}			6.2	11	ns
t _{pd1}			7.0	11	ns
DM54H54/DM74H54					
t _{pd0}			6.2	11	ns
t _{pd1}			70	11	ns
DM54H55/DM74H55					
t _{pd} 0			6.5	11	ns
t _{pd1}			7 0	11	ns
DM54H60/DM74H60		ļ			
(Thru Expandable Gates)		1	1		
t _{pd} 0			7.4		ns
t _{pd1}			11 4		ns
DM54H61/DM74H61					
(Thru Expandable Gates)					
t _{pd0}			98		ns
t _{pd1}			148		ns
DM54H62/DM74H62			1		
(Thru Expandable Gates)					
t _{pd0}			7.4	1	ns
t _{pd1}			11.4		ns
DM54H71/DM74H71					
t _{pd} 0(CLOCK)			22	27	ns
t _{pd1} (CLOCK)			14	21	ns
t _{pd} 0(PRESET)			12 6 0	13	ns
t _{pd1} (PRESET)		l	1 00	1 13	ns

switching characteristics (con't)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Maximum Clock Frequency		25	30		ns
DM54H72/DM74H72 DM54H73/DM74H73 DM54H76/DM74H76 DM54H78/DM74H78					
tpd0(CLOCK) tpd1(CLOCK) tpd0(CLEARPRESET) tpd1(CLEARPRESET) Maximum Clock Frequency		25	22 14 12 6 0 30	27 21 24 13	ns ns ns ns
DM54H74/DM74H74		25	30		115
tpd0(CLOCK) tpd1(CLOCK) tpd1(CLOCK) tpd0(CLEAR,PRESET) tpd1(CLEAR,PRESET)			13 85	20 15 30 20	ns ns ns ns
Maximum Clock Frequency		35	43		ns


loading table

DEVICES	WEIGHTED LOADS
DM54H00/DM74H00	1
DM54H01/DM74H01	1
DM54H04/DM74H04	1
DM54H05/DM74H05	1
DM54H08/DM74H08	1
DM54H10/DM74H10	1
DM54H11/DM74H11	1
DM54H20/DM74H20	1
DM54H21/DM74H21	1
DM54H22/DM74H22	1
DM54H30/DM74H30	1
DM54H40/DM74H40	2
DM54H50/DM74H50	1
DM54H51/DM74H51	i
DM54H52/DM74H52	i
DM54H53/DM74H53	1
DM54H54/DM74H54	i
DM54H55/DM74H55	i
DM54H60/DM74H60	, i
DM54H61/DM74H60	' i
DM54H61/DM74H61	1
DM54H62/DM74H62	1
All Inputs Except	'
Preset and Clock	
Preset and Clock	1
	3
Clock DM54H72/DM74H72	2
All Inputs Except	
Preset and Clear	1
Preset, Clear	2
DM54H73/DM74H73	
J, K, and Clock	1
Clear	2
DM54H74/DM74H74	
D	1
Preset and Clock	2
Clear	3
DM54H76/DM74H76	
J, K, and Clock	1
Preset and Clear	2
DM54H78/DM74H78	1
J and K	1
Preset and Clock	2
Clear	4


¹ Load = 50 μ A @ 2 4V Logical ''1'' Input Current = 2 mA @ 0 4V Logical ''0'' Input Current

⁽All inputs are guaranteed 1 mA @ 5 5V for Logical "1" breakdown test)


connection diagrams (con't)




DM54H50/DM74H50 expandable dual 2-wide 2-input AND-OR-INVERT gate




DM54H51/DM74H51 dual 2-wide 2-input AND-OR-INVERT gate




DM54H52/DM74H52 expandable 2-2-2-3-input AND-OR gate




DM54H53/DM74H53 expandable 2-2-2-3-input AND-OR-INVERT gate




DM54H54/DM74H54 4-wide 2-input AND-OR-INVERT gate




DM54H55/DM74H55 expandable 2-wide 4-input AND-OR-INVERT gate




DM54H60/DM74H60 dual 4-input expander



DM54H61/DM74H61 triple 3-input expander




DM54H62/DM74H62 3-2-2-3-input expander




DM54H71/DM74H71


J-K flip flop with AND-OR inputs




DM54H72/DM74H72 J-K master-slave flip flop




DM54H73/DM74H73 dual J-K flip flop with separate clocks



DM54H74/DM74H74 dual D edge-triggered flip flop




DM54H76/DM74H76 dual J-K master-slave flip flop



DM54H78/DM74H78 dual J-K flip flop with preset and clear inputs


ac test circuits



NOTE A. Clock input pulse has the following characteristics $s_{\rm WCLOCK}$ = 20 ns, PRR = 1 MHz. NOTE B. 0 jumpit (pulse A) has the following characteristics $t_{\rm SETU,P}$ = 10 ns, $t_{\rm W}$ = 60 ns, PRR is 50% of clock PRR D input (pulse B) has the following characteristics: $t_{\rm HOLD}$ = 0 ns, $t_{\rm W}$ = 50 ns, PRR is 50% of clock PRR D input (pulse B) has the following characteristics: $t_{\rm HOLD}$ = 0 ns, $t_{\rm W}$ = 50 ns, PRR is 50% of clock PRR


Switching Characteristics, Clock and Synchronous Inputs

(High Level Data)



NOTE A. Clock input pulse has the following characteristics $t_W=20$ ns, PRR = 1 MHz. NOTE B. D. input (pulse A) has the following characteristics $t_{\rm SETUP}=15$ ns, $t_W=80$ ns, PRR = 1 MHz and PRR is 50% of the clock PRR D input (pulse 8) has the following characteristics $t_{\rm HOLD}=0$ ns, $t_W=60$ ns, and PRR is 50% of clock PRR NOTE C. $C_{\rm L}$ includes probe and $p_{\rm L}$ apparatiance

Switching Characteristics, Clock and Synchronous Inputs (Low-Level Data)




NOTE A Clear or Preset inputs are dominate regardless of clock

NOTE A Clear of Preset inputs are dominate regardless of clock of JK inputs NOTE B. Clear or Preset input pulse characteristics $V_{(N(1))} = 3V$, $V_{(N(0))} = 0V$, $V_{(1)} = V_{(1)} = V_{(2)} = V_{(2)} = V_{(3)}$

TEST OUTPUT NOTE C C_L includes jig capacitance

Flip Flop Preset/Clear Propagation Delay Times




NOTE A Clear and Preset input dominate clock or D inputs NOTE B Clear or Preset inpulse characteristics $t_{W(CLEAR)} = t_{W(PRESET)} = 25$ ns, PRR = 1 MHz NOTE C C_L includes probe and μg capacitance

Asynchronous Inputs Switching Characteristics

ac test circuits (con't) GATE BEING TESTED NOTE A The pulse generate has the following characteristics $V_{or11}=3V,\ V_{or10}=0V,\ t_1=t_0=7$ ns, PRR = 1 MHz, duty cycle = 50%, and $Z_{out}\approx50\Omega$ LOAD CIRCUIT FOR DARLINGTON OUTPUTS ns, PRR = 1 MHz, duty cycle = 50%, and Z_{out} = 5012 NOTE B Input conditions are established for each gate as follows (1) Input pulse is applied to one input and 24 Vi 1) Input pulse is applied to one input and 24 Vi 1) Input pulse is applied to one input and 24 Vi 1) Input pulse is applied to one input and 24 Vi 1) Input pulse is applied to one input and 24 Vi 1) Input and is input and input an OUTPUT DM/AH4U gate Input pulse is applied to one input of one AND section, and 2.4V is applied to all unused inputs of that AND section of the DMS4H50/ DM74H50, DMS4H52/DM73H51, DMS4H52/ DM74H52, DMS4H52/DM73H53, DMS4H54/ DM74H54, or DMS4H55/DM73H55 gate All inputs of all unused AND sections are grounded LOAD CIRCUIT FOR OPEN COLLECTOR OUTPUTS NOTE A $V_{IN(1)}=3V$, $V_{IN(0)}=0V$, $I_0=t_1=7$ ns, duty cycle = 50%, PRR = 1 MHz, $Z_{OUT}\approx50\Omega$ NOTE B C_L includes jig capacitance NOTE C. All gates are inverting except the DM54H11/ DM74H11, DM54H21/DM74H21, and DM54H52/ DM74H52 only NOTE D C_L includes probe and jig capacitance DM54H52/DM74H52 Loading For Gates DM54H52/DM74H52 NOTE A. When testing t_{pol0} and t_{pol1} (all types), the clock input pulse characteristics are V_{IN111} = 3V, V_{IN101} = 0V, t_1 = t_0 = 7 ins, $t_{polCLOCK}$) = 20 ns, and PRR = 1 MHz NOTE B. All J and K inputs are at 2 4V NOTE C. When testing f_{CLOCK} the clock input characteristics are $V_{IN(0)}$ = 3V, $V_{IN(0)}$ = 0V, t_1 = t_0 = 3 ns, $t_{p|CLOCK|}$ = 10 ns, PRR = 40 MHz. All J and K inputs are at 2.4V NOTE D. C_L includes probe and μ_0 capacitance Flip Flop Propagation Delay Times truth tables tn t_{n+1} a J K 0 0 Q_N 0 1 0 1 0 1 1 1 $\bar{\mathbf{Q}}_{N}$ all J-K flip flops

NOTE A $V_{NN(1)}$ = 3V, $V_{NN(0)}$ = 0V, V_0 = 1, = 7 ns, duty cycle = 50%, PRR = 1 MHz NOTE B C_L includes probe and lig capacitance NOTE C_L includes μ_0 capacitance DM54H50, DM54H53, DM54H55


switching time waveforms



NOTE A Clock input pulse has the following characteristics $t_{w(CLOCK)} = 20$ ns, PRR = 1 MHz NOTE B D input (pulse A) has the following characteristics $t_{SCLO} = 10$ ns, $t_w = 60$ ns, PRR is 50% of clock PRR 0 input (pulse B) has the following characteristics $t_{HOLO} = 0$ ns $t_w = 60$ ns, PRR is 50% of clock PRR

NOTE C C_L includes probe and jig capacitance


Switching Characteristics, Clock and Synchronous Inputs (High Level Data)



NOTE A. Clock input pulse has the following characteristics: $t_w = 20$ ns, PRR = 1 MHz. NOTE B. D input (pulse A) has the following characteristics: $t_{\rm SETLIP} = 15$ ns, $t_{\rm w} = 60$ ns, PRR = 1 MHz. and PRR is 50% to the clock PRR is 0, input (pulse B) has the following characteristics: $t_{\rm HOLO} = 0$ ns, $t_{\rm w} = 60$ ns, and PRR is 50% of clock PRR NOTE C. (includes probe and jue capacitance


Switching Characteristics, Clock and Synchronous Inputs (Low Level Data)

switching time waveforms (con't)




NOTE A Clear or Preset inputs are dominate regardless of clock or JK inputs NOTE 8. Clear or Preset input pulse characteristics: $V_{(N(1))} = 3V$, $V_{(N(0))} = 0V$, $t_1 = t_0 = 7$ ms, $t_{(p)CLEAR)} = t_{(p)PRESET)} = 16$ m., PRR = 1 MHz NOTE C. (includes ing capacitance

Flip Flop Preset/Clear Propagation Delay Times




Asynchronous Inputs Switching Characteristics




DM54H52/DM74H52

switching time waveforms (con't)




NOTE A $V_{IN(1)}$ = 3V, $V_{IN(0)}$ = 6V, t_1 = t_0 = 7 ns, PRR = 1 MHz, duty cycle = 50%, Z_{OUT} = 50% NOTE B C_L includes probe and p_0 capacitance, R_L = 280½ on all gates except DM54H40 where R_L = 93½ NOTE C C_L = 25 pF on all devices NOTE D C_R = 1 3 pF typical for expanders

DM54H52/DM74H52 Propagation Delays



Flip Flop Propagation Delay Times



NOTE A $V_{IN(1)}=3V$, $V_{IN(0)}=9V$, $t_0=t_1=7$ ns, duty cycle = 50%, PRR = 1 MHz NOTE B C_L includes probe and μ_B capacitance NOTE C C_R includes μ_B capacitance

DM54H50, DM54H53, DM54H55



Series 54L/74L

REFERENCE

The following table references all Physical Dimension Drawings for the devices in this section. For Order Numbers, see below.* Refer to the alpha-numerical index at the front of this catalog for complete device title and function $\mbox{Packages}$ (pages I thru VI) are in the back of the catalog

DATA SHE	ETS					PACK	AGES							WAVE- TEST		
D	P	Molded	DIP (N)	Cavit	ty DIP	(D)(J)	Flat	Pack	(F)(W)	Meta	l Can	(G)(H)	FO	RMS	CIRC	CUITS
Devices	Pg	Fıg	Pg.	Fig.	Pg	Туре	Fig.	Pg.	Туре	Fig	Pg	Туре	Fig	Pg	Fig	Pg
DM54L00	3-3	3	11	11	IV	J	15	IV	F							
DM74L00	3.3	3	11	11	IV	J	15	IV	F	1					1	
DM54L01	33	ţ					15	IV	F							
DM74L01	3.3						15	IV	F						1	
DM54L02	33	3	11	11	IV	J	15	IV	F							
DM74L02	3-3	3	П	11	IV	J	15	IV	F	l					1	
DM54L03	33	3	11	11	IV	Ĵ	"								1	
DM74L03	33	3	11	11	IV	J										
DM54L04	33	3	ii.	11	IV	J	15	IV	F						1	
DM74L04	3.3	3	II	11	IV	Ĵ	15	IV	F.						1	
DM54L10	3.3	3	11	11	IV	J	15	IV	F	ĺ						
DM74L10	3-3	3	H	11	IV	J	15	IV	F							
DM54L20	3.3	3	11	11	IV		1		F							
	l	ı	11	l .		J	15	IV		ĺ		!			1	
DM74L20	3 3	3		11	IV	J	15	IV	F						1	
DM54L30	3.3	3	H	11	17	J	15	IV	F						1	
DM74L30	3-3	3	Ш	11	IV	J	15	IV	F							
DM54L42A	3-31	5	11	9	Ш	J	16	V	F	1					1	
DM74L42A	3-31	5	11	9	HI	J	16	V	F							
DM54L51	3-7	3	П	11	IV	J	15	IV	F						İ	
DM74L51	3-7	3	11	11	IV	J	15	IV	F						1	
DM54L54	3-7	3	П	11	IV	J	15	IV	F						l	
DM74L54	3 7	3	H	11	IV	J	15	IV	F						ł	
DM54L55	3-7	3	11	11	IV	J	15	IV	F						l	
DM74L55	3-7	3	H	11	IV	J	15	IV	F						1	
DM54L71	3-10	3	11	11	IV	J	15	IV	F	1					l	
DM74L71	3-10	3	11	11	IV	J	15	IV	F							
DM54L72	3 10	3	11	11	IV	J	15	IV	F							
DM74L72	3-10	3	11	11	IV	J	15	IV	F						ļ	
DM54L73	3-10	3	П	11	IV	J	15	IV	F						l	
DM74L73	3-10	3	Н	11	IV	J	15	IV	F						1	
DM54L74	3-10	3	П	11	IV	J	15	IV	F						l	
DM74L74	3-10	3	II	11	IV	Ĵ	15	IV	F						ļ	
DM54L78	3-10	3	II	11	IV	J	15	IV	F						l	
DM74L78	3-10	3	11	11	ΙV	J	15	IV	F							
DM54L85	3-34	5	H	9	Ш	J	16	V	F						İ	
DM74L85	3-34	5	II	9	Ш	J	16	V	F							
DM54L86	3-34	3	H	11	IV	-		IV	F				}		l	
DM74L86	3-22	3	11	11	IV	J	15 15	IV	F						1	
				1											1	
DM54L90	3-37	3	П	11	IV	J	15	IV	F						1	
DM74L90	3-37	3	П	11	IV	J	15	IV	F	1					1	
DM54L91	3-40	3	II	11	IV	J	15	IV	F							
DM74L91	3-40	3	II	11	IV	J	15	IV	F						1	
DM54L93	3-42	3	H	11	IV	J	15	IV	F							
DM74L93	3-42	3	H	11	IV	J	15	IV	F						1	
DM54L95	3-25	3	II	11	IV	J	15	IV	F						1	
DM74L95	3-25	3	П	11	IV	J	15	IV	F						1	
DM54L98	3-45	5	H	12	IV	J	16	V	F	1					l	
DM74L98	3-45	5	П	12	IV	J	16	V	F						1	
DM54L154A	3-47	7	Ш	10	Ш	D	17	V	F							
DM74L154A	3-47	7	Ш	10	Ш	D	17	V	F	1						
DM54L165A	3-49	5	11	12	IV	J	16	V	F						1	
DM74L165A	3-49	5	H	12	IV	J	16	V	F						ł	
DM54L192	3-52	5	H	12	iV	J	16	V	F							
DM74L192	3-52	5	11	12	IV	J	16	V	F	1			1		1	

^{*}Order Numbers. use Device No suffixed with package letter, i.e DM54L00F

DATA SHE	ETS					PACK	AGES							VE-		ST
Devices	Pq	Molded	DIP (N)	Cavi	ty DII	P (D)(J)	Flat	Pack	(F)(W)	Met	al Can	(G)(H)	FO	RMS	CIRC	CUITS
Devices	rg	Fig	Pg	Fig	Pg	Type	Fig	Pg	Туре	Fig	Pg	Type	Fıg.	Pg.	Fig	Pg.
DM54L193	3-52	5	П	12	IV	J	16	V	F							
DM74L193	3-52	5	П	12	IV	J	16	V	F	l						
DM71L22	3-59	5	П	12	IV	J	16	V	F							
DM81L22	3-59	5	П	12	IV	J	16	V	F							
DM71L23	3-59	5	11	12	IV	J	16	V	F							
DM81L23	3.59	5	П	12	IV	J	16	V	F							
DM75L11	3-63	5	11	9	Ш	D	16	V	F							
DM85L11	3-63	5	11	9	Ш	D	16	V	F						l	
DM75L12	3-66	5	H	12	IV	J	16	V	F							
DM85L12	3-66	5	11	12	IV	J	16	V	F						1	
DM75L51	3-69	5	H	12	IV	J	16	V	F							
DM85L51	3-69	5	П	12	IV	J	16	V	F							
DM75L52	3-74	5	11	12	IV	J	16	V	F							
DM85L52	3-74	5	H	12	IV	J	16	V	F							
DM75L54	3-74	5	11	12	IV	J	16	V	F							
DM85L54	3.74	5	П	12	IV	J	16	V	F							
DM76L70	3-25	3	11	11	IV	J	15	IV	F							
DM86L70	3-25	3	П	11	IV	J	15	IV	F							
DM76L75	3-80	5	11	12	IV	J	16	V	F						1	
DM86L75	3-80	5	П	12	IV	J	16	V	F						1	
DM76L76	3-80	5	П	12	IV	J	16	V	F							
DM86L76	3-80	5	П	12	IV	J	16	V	F							
DM76L93	3-42	3	П	11	IV	J	15	IV	F							
DM86L93	3-42	3	П	11	IV	J	15	IV	F							
DM78L12	3-82	3	H	11	IV	J	15	IV	F							
DM88L12	3-82	3	П	11	IV	J	15	IV	F				1			



Series 54L/74L

LOW POWER TRANSISTOR-TRANSISTOR LOGIC

general description

The Series 54L/74L family is designed for applications requiring very low power dissipation. Typically a system can be built with a factor-often power saving over the conventional TTL integrated circuits, such as Series 54/74. Gates typically draw 0.2 mA from a 5 volt supply thus dissipating 1 mW. Flip flops pull about 1.0 mA and therefore dissipate about 5 mW. Speed however is not proportionately sacrificed. Flip flops can typically be clocked at 11 MHz. Gate delays are typically 25 ns.

The Series is manufactured with TTL circuitry and employs low impedance Darlington outputs which maintain output voltage waveform integrity when capacitively loaded. The Darlington outputs also allow greater guaranteed logical "1" fan out (20) in case it is desirable to connect unused inputs to used inputs.

National's Low Power Series is also guaranteed to drive two standard TTL unit loads from 0° C to 70° C.

features

- Low power dissipation—typically 1 mW/gate, 5 mW/flip flop.
- Relatively high speed

Typical gate propagation delay time of 25 ns. Typical flip flop toggle frequency at 11 MHz. Typical MSI shift register toggle frequency at 12 to 14 MHz.

- High dc noise margin—typically 1 volt at $T_A = 25^{\circ}C$.
- Low impedance Darlington outputs provide low ac noise susceptibility.

■ Fan Out

10 Series 54L loads in logical "0" state 20 Series 54L loads in logical "1" state

2 Series 74 loads (74L only)

1 Series 54 load and 2 Series 54L loads

1 Series 54H load.

■ TTL and DTL compatible.

Device types specified in the data sheet include:

NAND, NOR GATES

DM54L00/DM74L00 (SN54L00/SN74L00) Quad 2-Input NAND Gate

DM54L01/DM74L01 (SN54L01/SN74L01)

Quad 2-Input NAND Gate, Open Collector

DM54L02/DM74L02 (SN54L02/SN74L02) Quad

2-Input NOR Gate
DM54L03/DM74L03 (SN54L03/SN74L03) Quad
2-Input NAND Gate, Open Collector

DM54L04/DM74L04 (SN54L04/SN74L04)
Hex Inverter

DM54L10/DM74L10 (SN54L10/SN74L10) Triple 3-Input NAND Gate

DM54L20/DM74L20 (SN54L20/SN74L20)
Dual 4-Input NAND Gate

DM54L30/DM74L30 (SN54L30/SN74L30) Eight-Input NAND Gate

AND-OR-INVERT GATES

DM54L51/DM74L51 (SN54L51/SN74L51)
Dual 2-wide AND-OR-INVERT Gate
DM54L54/DM74L54 (SN54L54/SN74L54)
Four-wide 3-2-2-3-Input AND-OR-INVERT
Gate

DM54L55/DM74L55 (SN54L55/SN74L55)
Two-wide 4-Input AND-OR-INVERT Gate

table of contents

General Description	3-1
Absolute Maximum Ratings	3-2
Guaranteed Operating Conditions	3-2
NAND, NOR Gates	3-3
AND-OR-INVERT Gates	3-7
Flip Flops	3-10
EXCLUSIVE-OR Gates	3-22
Shift Registers	3-25



general description (cont.)

FLIP FLOPS

DM54L71/DM74L71 (SN54L71/SN74L71) R-S Flip Flop

These R-S flip-flops use master-slave construction so the slave is stable when the clock is held either high or low. Clock disable at data inputs results in hold times of 0 ns, and also clock-controlled data entry.

DM54L72/DM74L72 (SN54L72/SN74L72) J-K Flip Flop

These J-K flip-flops use master-slave construction so the slave is stable when the clock is held either high or low. Clock disable at data inputs results in hold times of 0 ns, and also clock-controlled data entry.

DM54L73/DM74L73 (SN54L73/SN74L73) Dual J-K Flip Flop

Operation is the same as the DM54L72/DM74L72 except that only single J and K inputs are available.

DM54L74/DM74L74 (SN54L74/SN74L74)
Dual D Flip Flop

These monolithic, low-power, dual, edge-triggered flip flops utilize TTL circuitry to perform D-type flip flop logic Each flip flop has individual clear and preset inputs, and complementary Q and \overline{Q} outputs

Information at D-input is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D-input signal has no effect on the state of the output.

absolute maximum ratings

 Power Supply Voltage
 8 0V

 Input Voltage
 5 5V

 Fan Out Logic "1"
 20

 Logic "0"
 10

 Storage Temperature Range
 -65°C to 150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

guaranteed operating conditions

Power Supply Voltage DM54LXX, DM7XLXX DM74LXX, DM8XLXX

4 5V to 5 5V 4.75V to 5.25V

Operating Temperature DM54LXX, DM7XLXX DM74LXX, DM8XLXX

-55°C to 125°C 0°C to 70°C

DM54L78/DM74L78 (SN54L78/SN74L78) Dual J-K Flip Flop

Operation is the same as the DM54L73/DM74L73 except that common CLEAR and CLOCK inputs feed both flip flops. This frees two pins which are used for separate PRESET inputs.

EXCLUSIVE-OR GATES

DM54L86/DM74L86 (SN54L86/SN74L86)
Quad EXCLUSIVE-OR Gate

The DM54L86/DM74L86 (SN54L86/SN74L86) quad EXCLUSIVE-OR circuit performs as a half-adder: the output is a logical "1" only when the inputs are at different logical states.

SHIFT REGISTERS

DM54L95/DM74L95 (SN54L95/SN74L95)
Four-bit Parallel-in Parallel-out Shift Register

Parallel or serial operation is selected by the MODE input, which also enables one of the two clock inputs Parallel information must be clocked-in allowing shift-left operation by connecting each output to the left-adjacent parallel input.

DM76L70/DM86L70 Eight-Bit Serial-In Parallel-Out Shift Register


The DM76L70/DM86L70 utilizes Series 54L/74L compatible TTL circuitry to provide an eight-bit serial-in parallel-out shift register. Other features include gated serial inputs for strobe capability and a clear input which, when taken to a logical "0", asynchronously sets all flip flops to the logical "0" state.

Because the flip flops are R-S instead of J-K, input information may be changed immediately prior to the triggering edge of the clock waveform Logical "1" levels on SA and SB enter logical "1's" into the shift register Clocking occurs on the positive-going edge of the clock pulse.


NAND, NOR GATES

DM54L00/DM74L00, DM54L01/DM74L01, DM54L02/DM74L02, DM54L03/DM74L03, DM54L04/DM74L04, DM54L10/DM74L10, DM54L20/DM74L20, DM54L30/DM74L30


schematic diagrams




DM54L00/DM74L00, DM54L10/DM74L10 DM54L20/DM74L20, DM54L30/DM74L30



DM54L01/DM74L01 DM54L03/DM74L03




DM54L02/DM74L02




DM54L04/DM74L04

dual-in-line package connection diagrams




SUMMARY

dual-in-line package connection diagrams (cont.)



NAND, NOR GATES

flat package connection diagrams



NAND, NOR GATES

dc electrical characteristics

SYMBOL	PARAMETER	CONDITIONS	TEST FIGURE	MIN	TYP (NOTE 1)	MAX	UNITS
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = MIN	1	2	13		V
V1N(0)	Logical "0" Input Voltage	V _{CC} = MIN	2		13	0.7	V
V _{OUT(1)}	Logical "1" Output Voltage (Except DM54L01/DM74L01, DM54L03/DM74L03)	V_{CC} = MIN, I_{OUT} = -200 μ A, V_{IN} = 0.7V, Other Inputs = 2V	2	24	28		v
	Output Current DM54L01/DM74L03	$V_{IN} = 0 \ 3V, V_{CC} = MIN, V_{OUT} = 5 \ 5V$	6A			50	μΑ
I _{OUT(1)}	DM54L01/DM54L03	V _{IN} = 0 6V, V _{CC} = MIN, V _{OUT} = 5 5V	6A			200	μΑ
	DM74L01/DM74L03	V _{IN} = 0 7V, V _{CC} = MIN, V _{OUT} = 5 5V	6A			200	μА
V _{OUT(0)}	Logical ''0'' Output Voltage	V _{CC} = MIN, I _{OUT} = 2 mA, V _{IN} (All Inputs) = 2V	1		0 15	03	v
V _{OUT(0)}	Logical "0" Output Voltage (Series 74L Only)	V _{CC} = MIN, I _{OUT} = 3 2 mA, V _{IN} (All Inputs) = 2V	1			0 4	v
L _{IN(1)}	Logical "1" Input Current	V _{CC} = MAX, V _{IN} = 2 4V, Other Inputs = 0V	4		<1	10	μΑ
		V _{CC} = MAX, V _{IN} = 5 5V	4			100	μΑ
I _{IN(0)}	Logical "0" Input Current	V _{CC} = MAX, V _{IN} = 0 3V, Other Inputs = 4 5V	3		-120	-180	μΑ
los	Logical "1" Output Short Circuit Current (Except DM54L01/DM74L01, DM54L03/DM74L03)	V _{CC} = MAX, V _{IN} = 0V, V _{OUT} = 0V	5	-3	-8	-15	mA
I _{CC(1)}	Logical "1" State Power Supply Current (Per Gate) (Except DM54L02/DM74L02) (Note 2)	V _{CC} = MAX, V _{IN} (All Inputs) = 0V, I _{OUT} = 0	6		120	200	μΑ
I _{CC(0)}	Logical "0" State Power Supply Current (Per Gate) (Except DM54L02/DM74L02) (Note 3)	V _{CC} = MAX, V _{IN} (All Inputs) = 5V, I _{OUT} = 0	6		330	510	μΑ

Note 1: All typicals at T $_{A}$ = 25°C Note 2. For the DM54L02/DM74L02, I $_{CC\{1\}}$ = 400 μ A Max Note 3: For the DM54L02/DM74L02, I $_{CC\{0\}}$ = 600 μ A Max

ac electrical characteristics

SYMBOL	PARAMETER	CONDITIONS	TEST FIGURE	MIN	TYP	MAX	UNI
[†] pd0	Propagation Delay to a Logical '0' (Except DM54L01/DM74L01 DM54L03/DM74L03) DM54L30/DM74L30	$V_{CC} = 5V, C_{L} = 50 \text{ pF},$ $T_{A} = 25^{\circ}\text{C}$	7		30 60	60 100	n:
t _{pd1}	Propagation Delay to a Logical "1" (Except DM54L01/DM74L01 DM54L03/DM74L03)	V _{CC} = 5V, C _L = 50 pF, T _A = 25°C	7		25	60	n
t _{pd0}	Propagation Delay to a Logical "O" DM54L01/DM74L01 DM54L03/DM74L03	V _{CC} = 5V, R _L = 4k, C _L = 15 pF, T _A = 25°C	(7)		25	60	n:
t _{pd1}	Propagation Delay to a Logical "1" DM54L01/DM74L01 DM54L03/DM74L03	V _{CC} = 5V, R _L = 4k, C _L = 15 pF, T _A = 25°C	(7)		40	90	n

NAND, NOR GATES

DM54L03/DM74L03 open collector application data

The DM54L03/DM74L03 is an open-collector LP TTL gate, that when supplied with a proper load resistor R₁, can be paralleled with other similar LP TTL gates to perform the wire-AND function, and simultaneously, will drive from one to six loads When only one gate is wire-AND connected, this gate can be used to drive eight LP TTL gates. To meet these conditions, an appropriate load resistor value must be determined for the desired circuit configuration. A maximum resistor value must be determined so that sufficient load currents (to LP TTL Gate Loads) and Off Currents (To wire-AND connections) will be available during a logical "1" level at output. Also, a minimum resistor value must be determined which will ensure that currents from the loads will not cause the output voltage to rise above the logical "0" level.

To meet both conditions (logical $^{\prime\prime}0^{\prime\prime}$ and logical $^{\prime\prime}1^{\prime\prime}),$ the value of R $_L$ is determined by:

$$R_{L} = \frac{V_{RL}}{I_{RL}} \tag{1}$$

Where:

 V_{RL} = Voltage Drop (volts) I_{RL} = Current (amps)

The following equations will be useful in determining the value of R_L (Max) and R_L (Min):

$$R_{L} (Max) = \frac{V_{CC} - V_{out}(1)}{N \cdot I_{out}(1) + M \cdot I_{in}(1)}$$
 (2)


$$R_{L} (Min) = \frac{V_{CC} - V_{out}(0)}{I_{out}(0) - M I_{in}(0)}$$
 (3)


N = number of gates wire-AND connected M = number of LP TTL loads


DM54L03/DM74L03 open collector application data

The maximum loads connected (M) under any wire-OR configuration (N) is shown respectively by the intersection of the R_1 (Min) and R_1 (Max)

curves For instance, for N = 2 and M = 5 the maximum loads connected is six









Logical "O" Circuit Condition

Logical "1" Circuit Condition


dc test circuits




Note All inputs are tested simultaneously Figure 1



Note Each input is tested separately Figure 2





Note Each input is tested separately Figure 3




AND-OR-INVERT GATES

dual-in-line package connection diagrams








DM54L54/DM74L54



flat package connection diagrams







DM54L51/DM74L51

DM54L54/DM74L54

DM54L55/DM74L55

dc electrical characteristics

SYMBOL	PARAMETER	CONDITIONS (Note 1)	TEST FIGURE	MIN	TYP (Note 2)	MAX	UNITS
V _{IN(1)}	Logical 1 Input Voltage	V _{CC} = MIN	8	2	13		v
V1N(0)	Logical '0 Input Voltage	V _{CC} = MIN	9		13	0.7	v
Voutin	Logical 1 Output Voltage	V _{CC} - MIN I _{QUT} = -200 µA V _{IN} = 0 7V (Each input Tested Separately)	9	24	28		
V _{OUT(0)}	Logical '0 Output Voltage	V _{CC} = MIN I _{OUT} = 2 mA, V _{IN} (All Inputs On One Section) = 2 0V, Other Inputs - 0V	8		0 15	03	v
V _{OUTIO}	Logical 0 Output Voltage (Series 74L Only)	V _{CC} MIN, I _{OUT} 32 mA	1			04	v
1 .	Logical 1 Input Current	V _{CC} = MAX, V _{IN} = 2 4V, Other Inputs = 0V	11		<1	10	μА
I _{INC11}	Logical 1 Input current	V _{CC} = MAX V _{IN} = 5 5V, Other Inputs = 0V	11			100	μΑ
INIO	Logical 'O Input Current	V _{CC} = MAX V _{IN} = 0 3V, Other Inputs = 4 5V	10		-120	-180	μΑ
los	Logical 1 Output Short Circuit Current	V _{CC} - MAX, V _{IN} (All Inputs) = 0V, V _{OUT} = 0V	12	-3	-8	-15	mA
i	Logical 1 State	V _{CC} = MAX, DM54L51/DM74L51	13		240	400	μΑ
lccm	Power Supply Current	V _{IN} (All Inputs) = 0V, DM54L54/DM74L54	13		480	800	μA
	(Per Gate)	I _{OUT} = 0 DM54L55/DM74L55	13		240	400	μΑ
1	Logical "O State Power Supply Current	V _{CC} = MAX, DM54L51/DM74L51 V _{IN} (All Inputs) = 5V, DM54L54/DM74L54	13 13	ł	390 600	650 990	μ Α μ Α
100(0)	(Per Gate)	I _{OUT} = 0 DM54L55/DM74L55	13		390	650	μA
ı	I			l		1	

Note 1: Each input "AND" section tested separately


Note 2: All typicals at T_A = 25°C


ac electrical characteristics


SYMBOL	PARAMETER	TEST CONDITIONS	TEST FIGURE	MIN	TYP	MAX	UNITS
1001	Propagation Delay to a Logical 1	V _{CC} 5V C _L 50 pF T _A 25 C	14		40	90	ns
t _{p#0}	Propagation Delay to a Logical 'O	V _{CC} 5V C _L - 50 pF T _A 25 C	14		30	60	ns

AND-OR-INVERT GATES

dc test circuits










Note Each AND section is tested separately Figure 8

Note Each set of inputs is tested separately Figure 9

Note Each input is tested separately Figure 10








Note Each input is tested separately
Figure 11

Note Each gate is tested separately Figure 12

Note All gates are tested simultaneously
Figure 13

ac test circuits and waveforms (cont.)




Note CL includes probe and jig capacitance

Figure 14


FLIP FLOPS DM54L71/DM74L71, DM54L72/DM74L72, DM54L73/DM74L73, DM54L74/DM74L74, DM54L78/DM74L78

schematic diagrams



Note Dotted connections refer to DM54L72/DM74L72 only


DM54L71/DM74L71, DM54L72/DM74L72




Note Dotted connections refer to DM54L78/DM74L78 only

DM54L73/DM74L73, DM54L78/DM74L78


schematic diagrams (cont.)





dual-in-line package connection diagrams





flat package connection diagrams











dc electrical characteristics

				1		TEST FIGU	RF		Г	I		
SYMBOL	PARAMETER	CONDITIO	ONS	DM54L71/ DM74L71	DM54L72/		DM54L74/		MIN	TYP (Note 1)	MAX	UNITS
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = MIN		15, 16	20, 21	25, 26	31, 32	25, 26	2	13		v
V _{IN(0)}	Logical "0" Input Voltage	V _{cc} = MIN		15, 16	20, 21	25, 26	31, 32	25, 26		13	07	V
V _{IN(0)CP}	Logical "0" Input Voltage at Clock	V _{CC} = MIN		15, 16	20, 21	25, 26	31, 32	25, 26		12	06	v
V _{OUT(1)}	Logical "1" Output Voltage	V _{CC} = MIN, I _{OUT} ≈ -200 μ	ıA	15	20	25	31	25	24	28		v
V _{OUT(0)}	Logical "0" Output Voltage	V _{CC} = MIN, I _{OUT} = 2 mA		16	21	26	32	26		0 15	03	v
V _{OUT(0)}	Logical "0" Output Voltage (Series 74L Only)	V _{CC} = MIN, I _{OUT} = 3.2 mA V _{IN} (All Inputs) = 2V	Α,	16	21	26	32	26			0 4	v
I _{IN(1)} RSJKD	Logical "1" Input Current at R,S,J,K, or Data	V _{CC} = MAX, V _{IN} = 24V V _{CC} = MAX, V _{IN} = 55V		18 18	23 23	28 28	34 34	28 28		<1	10 100	μΑ μΑ
I _{IN(1)P}	Logical "1" Input Current at Preser	V _{CC} = MAX, V _{IN} = 2 4V V _{CC} = MAX, V _{IN} = 5 5V		18 18	23 23	_	34	28		<2	20 200	μA μA
I _{IN(1)C}	Logical "1" Input Current at Clear	V _{CC} = MAX, V _{IN} = 24V	DM54L71/DM74L71 DM54L72/DM74L72 DM54L73/DM74L73	18	23	28	-	-		<2	20	μΑ
			DM54L74/DM74L74	-	_	-	34	_		<3	30	μΑ
			DM54L78/DM74L78	-		-	-	28		<4	40	μΑ
		V _{CC} = MAX, V _{IN} = 5 5V	DM54L71/DM74L71 DM54L72/DM74L72 DM54L73/DM74L73	18	23	28	-	-			200	μΑ
			DM54L74/DM74L74	-	-	-	34	_			300	μΑ
			DM54L78/DM74L78	-	-	-	-	28			400	μΑ
I _{IN(1)CP}	Logical "1" Input Current at Clock	V _{CC} = MAX, V _{IN} = 24V	DM54L71/DM74L71 DM54L72/DM74L72 DM54L73/DM74L73	18	23	28	-	-	0	-50	-200	μΑ
			DM54L74/DM74L74	-	-	-	34			<2	20	μΑ
			DM54L78/DM74L78	-	-	-	-	28	0	-100	-400	μΑ
		V _{CC} = MAX, V _{IN} = 55V	DM54L71/DM74L71 DM54L72/DM74L72 DM54L73/DM74L73 DM54L74/DM74L74	18	23	28	34	sales			200	μΑ
			DM54L78/DM74L78	-	-	-	-	28			400	μΑ
I _{IN(0)RSJK} D	Logical "0" Input Current at R,S,J,K or Data	V _{CC} = MAX, V _{IN} = 03V		17	22	28	33	27		-120	-180	μΑ
I _{IN(O)P}	Logical "0" Input Current at Preset	V _{CC} = MAX, V _{IN} = 0 3V	DM54L71/DM74L71 DM54L72/DM74L72 DM54L78/DM74L78	17	22	-		27		-240	-360	μΑ
			DM54L74/DM74L74	-	-	-	33	-		-120	-180	μΑ
I _{IN(OIC}	Logical "0" Input Current at Clear	V _{CC} = MAX, V _{IN} = 0 3V	DM54L71/DM74L71 DM54L72/DM74L72 DM54L73/DM74L73 DM54L74/DM74L74	17	22	27	33	-		-240	-360	μА
			DM54L78/DM74L78	_		-	-	27		-480	-720	μΑ
I _{IN(0)CP}	Logical "0" Input Current at Clock	V _{CC} = MAX, V _{IN} = 0 3V	L71, 72, 73 74 L78	_	-	-	-	-			360 720	μΑ μΑ
los	Short Circuit Output Current	V _{CC} = MAX		19	24	29	35	30	-3	-9	-15	mΑ
lcc	Power Supply Current (per F/F)	V _{CC} = MAX, V _{IN} CLOCK :	= 0V	18	23	28	34	28			1 44	mA


Note 1: All typicals at T_A = 25°C, V_{CC} = 5V

switching characteristics

		l				TEST FIGUR	₹E		1	TYP		
SYMBOL	PARAMETER	CONDITIONS		DM54L71/ DM74L71	DM54L72/ DM74L72	DM54L72/ DM54L73/ DM74L72 DM74L73		DM54L78/ DM74L78	MIN	(Note 1)	MAX	UNIT
F _{CLOCK}	Maximum Clock Frequency	$C_L = 50 \text{ pF}, R_L = 4 \text{ K}\Omega,$ $V_{CC} = 5V \text{ All F/F}$		36	36	36	38	36	6	11		MHz
t _{pd0} clock	Propagation Delay to a Logical "0" From Clock		DM54L71/DM74L71 DM54L72/DM74L72 DM54L73/DM74L73 DM54L78/DM74L78	36	36	36	-	36	10	60	150	ns
			DM54L74/DM74L74	-	-	-	38	-	25	75	120	ns
t _{pd1 CLOCK}	Propagation Delay to a Logical "1" From Clock	C _L = 50 pF, R _L = 4 KΩ, V _{CC} = 5V	DM54L71/DM74L71 DM54L72/DM74L72 DM54L73/DM74L73 DM54L78/DM74L78	36	36	36		36	10	30	75	ns
			DM54L74/DM74L74	-	-		38	-	15	40	90	ns
[†] pd1 CLEAR PRESET	Propagation Delay to a Logical "1" From Clear		DM54L71/DM74L71 DM54L72/DM74L72 DM54L73/DM74L73 DM54L78/DM74L78	37	37	37		37		30	75	ns
			DM54L74/DM74L74	-	-	-	37	-		25	60	ns
t _{pd0} clear preset	Propagation Delay to a Logical "0" From Preset	C _L = 50 pF, R _L = 4 KΩ, V _{CC} = 5V V _{IN CLOCK} = 2 4 or 0V	DM54L71/DM74L71 DM54L72/DM74L72 DM54L73/DM74L73 DM54L78/DM74L78	37	37	37	-	37		70	150	ns
			DM54L74/DM74L74	-	-	-	37	-		60	120	ns
t _{pW}	Minimum Clock Pulse Width	C _L = 50 pF, R _L = 4 KΩ, V _{CC} = 5V	DM54L71/DM74L71 DM54L72/DM74L72 DM54L73/DM74L73 DM54L78/DM74L78	36	36	36	-	36	100	65		ns
			DM54L74/DM74L74	-		-	38	-	75	40		ns
t _p w clear preset	Minimum Clear or Preset Pulse Width	C _L = 50 pF, R _L = 4 KΩ, V _{CC} = 5V	DM54L71/DM74L71 DM54L72/DM74L72 DM54L73/DM74L73 DM54L78/DM74L78	37	37	37	_	37	100	60		ns
			DM54L74/DM74L74	-	-	-	37	-	75	40		ns
	Data Setup Time	C _L = 50 pF, R _L = 4 KΩ, V _{CC} = 5V	DM54L71/DM74L71	36	-	-	-	-	100			ns
t _{SETUP}	Data Setup Time	V _{cc} = 5V	DM54L72/DM74L72 DM54L73/DM74L73 DM54L78/DM74L78	-	36	36	-	36	2	t _{pw} cloc	 	ns
			DM54L74/DM74L74	-	-	-	38	-	30	15		ns
[†] HOLD	Data Hold Time	C _L - 50 pF, R _L = 4 KΩ, V _{CC} = 5V	DM54L71/DM74L71 DM54L72/DM74L72 DM54L73/DM74L73 DM54L78/DM74L78	36	36	36	-	36	0			ns
		Logical "1" Logical "0"	DM54L74/DM74L74 DM54L74/DM74L74	-	-	-	38 38	-		10 5	15 10	ns ns

Note 1: Switching parameter limits, switching parameter typicals, and electrical parameter typicals are given for $V_{CC} = 5V$ at $T_A = 25^{\circ}C$ only

dc test circuits



Note Each input is tested separately

TEST TABLE

	INPUTS							
PRESET	CLEAR	CLOCK	s	R	Q	ā		
L	Н	×	×	×	н	L	l	
н	L	×	×	×	L	Н	l	
L	L	×	×	×	H1	н*	ı	
н	н	, r	L	L	Q _O	$\bar{\alpha}_{o}$	١	
н	н	л.	Н	L	Н	L	l	
н	н	_ л.	L	Н	L	Н	l	
н	н	Λ.	н	Н	INDETER	RMINATE		


Positive logic. $R = R_1 \cdot R_2 \cdot R_3$ $S = S_1 \cdot S_2 \cdot S_3$

Figure 15

Note: H = high level (steady state), L = low level (steady state), X = irrelevant.

- The high level pulse; data inputs should be held constant while clock is high, data is transferred to output on the falling edge of the pulse
- \uparrow = transition from low to high level, \downarrow = transition from high to low level
- Q_0 = the level of Q before the indicated input conditions were established
- TOGGLE. Each output changes to the complement of its previous level on each active transition (pulse) of the clock.
- *This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

dc test circuits (cont.)




TEST TABLE **

FLIP FLOPS

	INPUTS									
PRESET	CLEAR	CLOCK	s	R	α	ā				
L	н	Х	х	Х	н	L				
н	L	×	X	×	L	Н				
L	L	×	х	х	н*	н*				
н	н	л	L	L	Q_{O}	$\bar{\alpha}_o$				
н	н	Λ.	Н	L	Н	L				
н	н	v	L	н	L	н				
н	н	T.	Н	н	INDETER	RMINATE				


Positive logic $R = R_1 \cdot R_2 \cdot R_3$ $S = S_1 \cdot S_2 \cdot S_3$

Figure 16



	TEST TABLE
Apply V _{in} (Test I _{in(0)})	Apply 45 V
Clock	Preset, R1, R2, R3, S1, S2, and S3
Clock	Clear, R1, R2, R3, S1, S2, and S3
Preset	R1, R2, R3, S1, S2, and S3
Clear	R1, R2, R3, S1, S2, and S3
RI	Preset, Clock, R2, and R3
R2	Preset, Clock, R1, and R3
R3	Preset, Clock, R1, and R2
S1	Clear, Clock, S2, and S3
S2	Clear, Clock, S1, and S3
S3	Clear, Clock, S1, and S2

Figure 17




Note Each output is tested separately

	TEST TABLE
Apply V _{in} (Test I _{m(1)})	Ground
Clock	Preset, Clear, R1, R2, R3, S1, S2, and S3
Preset	Clock, R1, R2, and R3
Clear	Clock, S1, S2, and S3
R1	Clock, Preset, R2, and R3
R2	Clock, Preset, R1, and R3
R3	Clock, Preset, R1, and R2
S1	Clock, Clear, S2, and S3
S2	Clock, Clear, S1, and S3
S3	Clock, Clear, S1, and S2

Figure 18


^{**}See page 3-14 for notes.

dc test circuits (cont.)



Note Each output is tested separately

Figure 19




Note Each input is tested separately

TEST TABLE **

	OUTPUTS					
PRESET	CLEAR	сьоск	J	к	Q	ā
L	н	×	×	×	н	L
н	L	×	×	×	L	н
L	L	×	×	×	н•	н•
н	н	л	L	L	a_o	āο
н	н	л	н	L	н	L
н	н	л.	L	н	L	н
н	н	л	н	н	TOG	GLE

Positive logic. $J = J_1 \cdot J_2 \cdot J_3$; $K_1 \cdot K_2 \cdot K_3$

Figure 20



TEST TABLE **


INPUTS					OUTPUTS	
PRESET	CLEAR	сьоск	J	к	Q	ā
L	н	Х	×	×	н	L
н	L	X	×	×	L	н
L	L	×	×	×	H*	н•
н	н	JL.	L	L	Q _O	Ωo
Н	н	л	н	L	н	L
н	н	л	L	н	L	н
Н	Н	л	Н	н	TOG	GLE

Positive logic $J = J_1 \cdot J_2 \cdot J_3$, $K_1 \cdot K_2 \cdot K_3$

Figure 21

^{**}See page 3-14 for notes

dc test circuits (cont.)




Note Each input is tested separately

TEST TABLE
Ground


(Test I _{In(1)})	Ground	
Clock	Preset, Clear, J1, J2, J3, K1, K2, and K3	
Preset	Clock, K1, K2, and K3	
Clear	Clock, J1, J2, and J3	
J1	Clock, Clear, J2, and J3	
J2	Clock, Clear, J1, and J3	
J3	Clock, Clear, J1, and J2	
K1	Clock, Preset, K2, and K3	
K2	Clock, Preset, K1, and K3	
К3	Clock, Preset, K1, and K2	

Figure 22



TEST TABLE					
Apply V _{in} (Test I _{in(0)})	Apply Momentary GND, then 4.5V	Apply 4.5V			
Clock	Preset	J1, J2, J3, K1, K2, and K3			
Clock	Clear	J1, J2, J3, K1, K2, and K3			
Preset	None	J1, J2, J3, K1, K2, and K3			
Clear	None	J1, J2, J3, K1, K2, and K3			
J1	Clear	Clock, J2, and J3			
J2	Clear	Clock, J1, and J3			
J3	Clear	Clock, J1, and J2			
K1	Preset	Clock, K2, and K3			
K2	Preset	Clock, K1, and K3			
К3	Preset	Clock, K1, and K2			


Figure 23



Note Each output is tested separately

Figure 24

dc test circuits (cont.)



Notes 1 Each flip flop is tested separately

- 2 Each output is tested separately
- 3 Preset is applicable for DM54L78/DM74L78 circuits only


TEST TABLE **

INPUTS				OUTPUTS		
CLEAR	CLOCK	J	К	Q	ā	
L	×	Х	×	L	н	
н	л	L	L	O _O	\bar{a}_{o}	
Н	л	н	L	н	L	
Н	л	L	н	L	н	
н	Л	Н	Н	TOGGLE		

'73, 'H73, 'L73 TEST TABLE **

	INPUTS					OUTPUTS	
PRESET	PRESET CLEAR CLOCK J K						
L	н	×	Х	×	Н	L	
Н	L	X	×	×	L	н	
L	L	×	×	×	н'	н.	
Н	н	л	L	L	ο₀	\bar{a}_o	
Н	н	л	н	L	Н	L	
н	н	, r	L	Н	L	н	
н	н	Λ.	Н	Н	TOGGLE		

Figure 25



Notes. 1 Each flip flop is tested separately

- 2 Each output is tested separately
- 3 Preset is applicable for DM54L78/DM74L78 circuits only

TEST TABLE **

INPUTS				OUTPUTS		
CLEAR CLOCK J K				α α		
L	Х	Х	×	L	н	
н	л	L	L	a_0	\bar{a}_o	
н	л	н	L	н	L	
н	v	L	н	L	н	
Н	Ţ	н	Н	TOGGLE		

'73, 'H73, 'L73 TEST TABLE *

		OUTPUTS					
	PRESET	CLEAR	CLOCK	J	К	Q	ā
ĺ	L	н	X	×	х	Н	L
	Н	L	×	×	×	L	н
	L	L	X	× .	X	н*	н*
	Н	н	J.	L	L	Q_0	$\bar{\alpha}_{o}$
	Н	Н	л	н	L '	Н	L
	Н	н	л	L	н	L	н
	Н	н	л	н	н	TOG	GLE


Figure 26

^{**}See page 3-14 for notes

3

FLIP FLOPS

dc test circuits (cont.)




TEST TABLE

Apply V _{in} (Test I _{in(0)})	Apply Momentary GND	Apply 4 5 V
Clock	Clear (See Note 2)	J and K
Clear	None	Clock and J
Preset	None (See Note 5)	Clock and K
J	Q (See Note 3)	Clock and Clear
К	Q (See Note 3)	Clock and Clear

- Notes 1 Each flip flop is tested separately
 - 2 Apply momentary ground, then 4 5V
 - 3 After application of momentary ground, Q and $\overline{\mathbf{Q}}$ are left floating
 - 4 Preset is applicable for DM54L78/DM74L78 circuits only

Figure 27



TEST	TΑ	BLE


Apply V _{in} (Test I _{in(1)})	Ground	Apply Momentary GND, then 4 5 V		
Clock	Clear, J, and K	None		
Clear	Clock and J	None		
Preset (See Note 1)	Clock and K	None		
J (See Note 1)	Clock and Clear	Preset		
K (See Note 3)	Clock and Preset	Clear		

- Notes 1 Preset is applicable for DM54L78/DM74L78 circuits only
 - 2 ICC is measured (simultaneously for both flip flops) for the following conditions
 - a J = K = Clock = Clear = Gnd for DM54L78/DM74L78, Preset = 4 5V
 - b For DM54L73/DM74L73 J = Clear = 4 5V, K = Gnd , and apply momentary 4 5V, then Gnd, to Clock For DM54L78/DM74L78 J = K = Clock = Preset = Gnd and Clear = 4 5V

Average per flip flop = $\frac{I_{CC} \text{ total}}{2}$

3 Each flip flop is tested separately for I_{In(1)}

Figure 28



- Notes 1 Each flip flop is tested separately
 - 2 Test circuit shows setup for testing \overline{Q} When testing Q , open all inputs and ground \overline{Q}

Note Each flip flop is tested separately

Figure 30



	Γ	PRESET		
V ₁₀ O	TEST PER TRUTH TABLE			
		CLEAR CLEAR	Vout(1)	

Notes 1 Each flip flop is tested separately

2 Each output is tested separately


**See page 3-14 for notes

Figure 31

TEST TARLE *

	IEST TABLE **								
	INPU	rs		OUT	PUTS				
PRESET	CLEAR	СГОСК	D	Q	ā				
L	н	×	Х	Н	L				
Н	L	×	×	L	Н				
L	L	×	×	н*	н*				
Н	н	1	н	н	L				
н	н	1	L	L	Н				
Н	н	L	Х	Q ₀	$\bar{\mathbf{Q}}_{0}$				

dc test circuits (cont.)




Notes 1 Each flip flop is tested separately

2 Each output is tested separately

TEST TABLE **

INPUTS				OUT	PUTS
PRESET	CLEAR	CLOCK	D	Q	ā
L	н	×	Х	н	L
н	L	×	×	L	н
L	Ł	х	×) н*	н*
н	н	1	н	н	L
Н	н	1	L	L	н
н	н	L	Х	Q_0	$\bar{\alpha}_{o}$

Figure 32



Notes 1 Each flip flop is tested separately

2 Each input is tested separately

TEST TABLE APPLY VI APPLY 4.5V APPLY GND (TEST IIL) Clock Clear Preset and D Preset None Clear, Clock, and D Clear Clock and D Preset D Clear and Clock Preset

TEST TABLE

APPLY GND

(See Note 3)

Clock and D D and Clock

(See Note 3)

Preset Clear

Clock

Clear

APPLY 4 5V

Clear and D

Clear and D

Preset and clock

Preset

Preset

APPLY V

(TEST I_{1H})


Preset

Clear

Clear

D

Figure 33




Notes 1 Each flip flop is tested separately

2 Each input is tested separately

3 GND is momentarily applied to clock, then 4 5V

4 $\,$ I_{CC} is measured with D, clock, and preset at GND, then with D, clock and clear at GND

Figure 34




Note Each output is tested separately

Figure 35


^{**}See page 3-14 for notes

ac test circuits and waveforms



- Notes 1 Clock input characteristics t_1 = t_0 = 15 ns, $t_p \ge 200$ ns, and PRR = 500 kHz When testing f_{clock} , use 50% duty cycle
 - 2 CL includes probe and jig capacitance
 - 3 DM54L73/DM74L73 and DM54L78/DM74L78, J = K = 2 4V
 - 4 Load is applied to both outputs


Figure 36




- Notes 1 Clear or preset inputs dominate regardless of the state of clock or logic inputs
 - 2 Clear or preset input pulse characteristics $t_{p(clear)} = I_{p(preset)} \ge 100 \text{ ns}$, and PRR = 500 kHz
 - 3 See applicable circuit type for actual synchronous and asynchronous input configuration
 - 4 CL includes probe and jig capacitance
 - 5 Load is applied to both outputs


Figure 37

ac test circuits and waveforms (cont.)



125°C	TA	VT
25°C 1 3V 0°C 1 4V		0 9V
0°C 14V		1 1V
		1 3V
-55°C 1 6V		1 4 V
	-55°C	1 6V






- Notes 1 Clock input pulse has the following characteristics $t_{p(clock)} \ge 200 \text{ ns}$ and PRR = 500 kHz. When testing t_{clock} , use 50% duty cycle to the following characteristics.
 - 2 D input (pulse A and C) have the following characteristics t_{setup} = 30 ns, t_p = 100 ns and PRR is 50% of the clock PRR D input (pulse B) has the following characteristics t_{hold} = 15 ns, t_p = 80 ns and PRR is 50% of the clock PRR
 - D input (pulse D) has the following characteristics $t_{hold} = 10 \text{ ns}$, $t_p = 80 \text{ ns}$ and PRR is 50% of the clock PRR
 - 3 $\,$ C $_{\mbox{\scriptsize L}}$ includes probe and jig capacitance

Figure 38

EXCLUSIVE-OR GATES (DM54L86/DM74L86) schematic diagram




DM54L86/DM74L86

DM54L86/DM74L86


EXCLUSIVE-OR GATES

dual-in-line package connection diagram

flat package connection diagram



DM54L86/DM74L86



DM54L86/DM74L86

dc electrical characteristics

SYMBOL	PARAMETER	TEST FIGURE	CONDITIONS (Note 1)	MIN	TYP (Note 2)	MAX	UNITS
V _{IN(1)}	Input Voltage Required to Ensure Logical "1" at Any Input Terminal	39	V _{CC} = MIN	2	1 3		٧
V _{IN(0)}	Input Voltage Required to Ensure Logical "0" at Any Input Terminal	39	V _{CC} = MIN		13	0 7	٧
V _{OUT(1)}	Logical "1" Output Voltage	39	$V_{CC} = MIN, V_{IN(1)} = 2V, V_{IN(0)} = 0.7V, I_{LOAD} = -200 \mu A$	24	28		٧
V _{OUT(0)}	Logical "0" Output Voltage	40	$V_{CC} = MIN, V_{IN(1)} = 2V,$ $V_{IN(0)} = 0.7V, I_{OUT} = 2mA$		0 15	03	٧
V _{OUT(0)}	Logical "0" Output Voltage (Series 74L Only)	1	$V_{CC} = MIN, I_{SINK} = 32 \text{ mA}$ $V_{IN} \text{ (All Inputs)} = 2V$		0 2	0 4	٧
I _{IN(1)}	Logical "1" Level Input Current (Each Input)	41	$V_{CC} = MAX, V_{IN} = 2.4V$ $V_{CC} = MAX, V_{IN} = 5.5V$		<2	20 200	μA μA
I _{IN(0)}	Logical "0" Level Input Current (Each Input)	42	V _{CC} = MAX, V _{IN} = 0 3V		-0 22	-0 36	mA
Ios	Short Circuit Output Current	43	$V_{CC} = MAX, V_{IN(1)} = 45V,$ $V_{IN(0)} = 0$	-3	-9	-15	mA
I _{CC(0)}	Supply Current (Per Gate)	44	V _{CC} = MAX			1 67	mA
I _{CC(1)}	Supply Current (Per Gate)	43	$V_{CC} = MAX, V_{IN(1)} = 45V, V_{IN(0)} = 0$			1 10	mA

Note 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type


0

EXCLUSIVE-OR GATES switching characteristics

SYMBOL	PARAMETER	TEST FIGURE	CONDITIONS	MIN	TYP (Note 1)	MAX	UNITS
t _{pd0}	Propagation Delay Time to Logical "0" Level (Other Input Low)	45	$C_L = 50 \text{ pF, R}_L = 4 \text{ k}\Omega$	٠.	21	60	ns
^t pd1	Propagation Delay Time to Logical "1" Level (Other Input Low)	45	C _L = 50 pF, R _L = 4 kΩ		37	60	ns
t _{pd0}	Propagation Delay Time to Logical "0" Level (Other Input High)	45	$C_L = 50 \text{ pF, R}_L = 4 \text{ k}\Omega$		35	60	ns
t _{pd1}	Propagation Delay Time to Logical "1" Level (Other Input High)	45	$C_L = 50 \text{ pF}, R_L = 4 \text{ k}\Omega$		25	60	· ns


Note 1: Switching parameter limits, switching parameter typicals, and electrical parameter typicals are given for $V_{CC} = 5V$ at $T_A = 25^{\circ}C$ only.

dc test circuits



Note Each input is tested separately

Note Logical "0" and logical conditions are tested Figure 40



Note Each input is tested separately Figure 41


Figure 39



Note Each input is tested separately

Figure 42

1 Each gate is tested separately







Note Logical "0" and logical "1" input conditions are tested

Figure 44

ac test circuits and waveforms






-	'pd0	1
iaure	45	


TA	V _T
125°C 70°C 25°C 0°C -55°C	0 9V 1 1V 1 3V 1 4V 1 6V

(DM54L95/DM74L95)


connection diagram dual-in-line package



flat package connection diagram



logic diagram



TRUTH TABLE

Mode	Sern	Inp An	Inp Bn	Inp C _n	Inp D _n	An+1	Bn + 1	Cn+1	Dn+1
1		1	1	1	1	1	1	1	1
1		0	0	0	0	0	0	0	0
0	1					1	An	Bn	Cn
0	0					0	An	Bn	Cn

DM54L95/DM74L95

SHIFT REGISTERS

electrical characteristics (DM54L95/DM74L95)

SYMBOL	PARAMETER	CONDITIONS		TEST FIGURE	MIN	ТҮР	MAX	UNITS
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = MIN		46, 48	20			٧
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = MIN		47, 49			0.7	
$V_{OUT(1)}$	Logical "1" Output Voltage	V _{CC} = MIN	$I_{OUT} = -200 \mu\text{A}$	46, 48	2 4	3.1		
V _{OUT(0)}	Logical "0" Output Voltage	V _{CC} = MIN	I _{OUT} = +2 mA	47, 49		0.13	0.3	V
$V_{OUT(0)}$	Logical "0" Output Voltage	V _{CC} = MIN	$I_{OUT} = 3.2 \text{ mA}$	47, 49		0 2	0.4	V
I _{IN(0)}	Logical "O" Input Current (Except Mode)	V _{CC} = MAX	$V_{IN} = 0.3V$	50		-0 1	-0.18	mA
I _{IN(0)}	Logical "0" Input Current (Mode Only)	V _{CC} = MAX	$V_{IN} = 0.3V$	50		-0 2	-0 36	mA
I _{IN(1)}	Logical "1" Input Current (Except Mode)	V _{CC} = MAX	$V_{IN} = 24V$ $V_{IN} = 55V$	51			10 100	μA μA
I _{IN(1)}	Logical "1" Input Current (Mode Only)	V _{CC} = MAX	$V_{IN} = 2.4V$ $V_{IN} = 5.5V$	51			20 200	μA μA
los	Short-Circuit Output Current	V _{CC} = MAX	$V_{OUT} = 0V$	52	-3	-9	-15	mA
Icc	Supply Current	V _{CC} = MAX		53		48	80	mΑ

switching characteristics (DM54L95/DM74L95) (Note 1)

SYMBOL	PARAMETER	CONDITIONS	TEST FIGURE	MIN	ТҮР	MAX	UNITS
f _{MAX}	Maximum Shift Frequency	V _{CC} = 5 0V C _L = 50 pF	54	60	14		MHz
t _p w(clock)	Clock Pulse Width	V _{CC} = 5 0V C _L = 50 pF	54	90	44		ns
t _{pd(1)}	Propagation Delay to a Logical "1" A, B, C, or D	V _{CC} = 5 0V C _L = 50 pF	54	15	42	90	ns
t _{pd} (0)	Propagation Delay to a Logical ''O'' A, B, C, or D	V _{CC} = 5 0V C _L = 50 pF	54	15	48	90	ns
t ₁	Mode Control Logical "0" Setup Time With Respect to CP1	V _{CC} = 5 0 V C _L = 50 pF	55	120	55		ns
t ₂	Mode Control Logical "1" Setup Time With Respect to CP2	V _{CC} = 5 0V C _L = 50 pF	56	100	45		ns
t ₃	Mode Control Logical "O" Setup Time With Respect to CP2	$V_{CC} = 5.0V$ $C_L = 50 pF$ (Note 2)	56	0	-43		ns
t ₄	Mode Control Logical "1" Setup Time With Respect to CP1	$V_{CC} = 5.0V$ $C_L = 50 pF$ (Note 2)	55	0	-50		ns
t ₅	Logical "1" Setup Time at Serial, A, B, C, or D Inputs	V _{CC} = 5 0V C _L = 50 pF	54	50	20		ns
t ₆	Logical ''0'' Setup Time at Serial, A, B, C, or D Inputs	$V_{CC} = 5.0V$ $C_L = 50 pF$	54	50	13		ns
t ₇	Logical ''1'' Hold Time at Serial, A, B, C, or D Inputs	$V_{CC} = 5.0V$ $C_L = 50 pF$ (Note 2)	54	0	-14		ns
t ₈	Logical ''0'' Hold Time at Serial, A, B, C, or D Inputs	$V_{CC} = 5.0V$ $C_L = 50 \text{ pF}$ (Note 2)	54	0	-20		ns

Note 1: Switching parameter limits, switching parameter typicals, and electrical parameter typicals are given for $V_{CC} = 5V$ at $T_A = 25^{\circ}C$ only

Note 2: Negative hold time values indicate that data can be released prior to the time the clock reaches its 1.3V level

SHIFT REGISTERS

dc test circuits (DM54L95/DM74L95)




Figure 46




Figure 47





Figure 48



TEST TABLE





Figure 50



TEST	APPLY 4 5V	APPLY GND
MODE CONTROL	CLOCK 2	NONE
SERIAL INPUT	NONE	MODE CONTROL
A INPUT	MODE CONTROL	NONE
B INPUT	MODE CONTROL	NONE
C INPUT	MODE CONTROL	NONE
D INPUT	MODE CONTROL	NONE
CLOCK 1	NONE	MODE CONTROL
CLOCK 2	MODE CONTROL	NONE


TEST TABLE

TEST	APPLY 4 5V	APPLY GND		
MODE CONTROL	NONE	CLOCK 2		
SERIAL INPUT	MODE CONTROL	NONE		
A INPUT	NONE	MODE CONTROL		
B INPUT	NONE	MODE CONTROL		
C INPUT	NONE	MODE CONTROL		
D INPUT	NONE	MODE CONTROL		
CLOCK 1	MODE CONTROL	NONE		
CLOCK 2	NONE	MODE CONTROL		


Figure 51

SHIFT REGISTERS

dc test circuits (cont.) (DM54L95/DM74L95)



ac test circuits and waveforms (DM54L95/DM74L95)



Notes 1 The pulse generators have the following characteristics t_1 = 10 ns to 12 ns, t_0 = 10 ns to 12 ns, and $Z_{out} \approx 50\Omega$ For pulse generator A $t_p > 150$ ns and PRR = 500 kHz. For pulse generator B $t_p = 10$ ns and PRR = 1 MHz When testing fmax, vary PRR

- 2 Voltage values are with respect to network ground terminal
- 3 CL includes probe and jig capacitance






Figure 54




(DM76L70/DM86L70) SHIFT REGISTERS


dual-in-line package connection diagram



flat package connection diagram



logic diagrams



DM76L70/DM86L70

electrical characteristics (DM76L70/DM86L70) (Note 1)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = MIN	2.0	1.3		V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = MAX		1.3	0.7	V
V _{OUT(1)}	Logical ''1'' Output Voltage	$V_{CC} = MIN, I_{OUT} = -200 \mu A$	2.4	2.8		V
V _{OUT(0)}	Logical "0" Output Voltage	V _{CC} = MIN, I _{OUT} = 2 mA			0.3	V
V _{OUT(0)}	Logical ''0'' Output Voltage (Series 74L Only)	V _{CC} = MIN, I _{OUT} = 3.2 mA		<1	0.4	٧
I _{IN(1)}	Logical "1" Input Current (Except Clear Input)	V _{CC} = MAX, V _{IN} = 24V		<2	10	μΑ
I _{IN(1)}	Logical "1" Input Current (Clear Input)	$V_{CC} = MAX, V_{IN} = 2.4V$			20	μΑ
l _{IN(1)}	Logical "1" Input Current (Except Clear Input)	V _{CC} = MAX, V _{IN} = 5.5V			100	μΑ
I _{IN(1)}	Logical "1" Input Current (Clear Input)	V _{CC} = MAX, V _{IN} = 5.5V			200	μΑ
I _{IN(1)}	Logical "0" Input Current (Except Clear Input)	$V_{CC} = MAX, V_{IN} = 0.3V$		-120	-180	μΑ
I _{IN(0)}	Logical "0" Input Current (Clear Input)	$V_{CC} = MAX, V_{IN} = 0.3V$		-240	-360	μΑ
los	Output Short Circuit Current (Note 2)	V _{CC} = MAX, V _{OUT} = 0V	-3	-9	-15	mA
Icc	Power Supply Current	V _{CC} = MAX		6	9	mA

Note 1: Switching parameter limits, switching parameter typicals, and electrical parameter typicals are given for $V_{CC} = 5V$ at $T_A = 25^{\circ}C$ only


Note 2: Only one output should be shorted at a time.

SHIFT REGISTERS switching characteristics (DM76L70/DM86L70)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
f _{MIN}	Minimum Clock Frequency	V _{CC} = 5 0V, 50% Duty Cycle	6	12		MHz
t _{pd0}	Propagation Delay to a Logical ''0'' From Clock to Output	V _{CC} = 5 0V, C _L = 50 pF		70	120	ns
t _{pd1}	Propagation Delay to a Logical "1" From Clock to Output	V _{CC} = 5.0V, C _L = 50 pF		40	90	ns
t _{pd0}	Propagation Delay to a Logical ''0'' From Clear to Output	V _{CC} = 5.0V, C _L = 50 pF		90	160	ns
tpw(clock)	Minimum Clock Pulse Width	$V_{CC} = 5 \text{ OV}, C_L = 50 \text{ pF}$	40	25		ns
tpw(CLEAR)	Minimum Clear Pulse Width	$V_{CC} = 5.0V, C_{L} = 50 pF$	40	25		ns
t _{SET-UP}	Minimum Time That $S_A\cdot S_B$ Data Must be Set-up Prior to Clock Pulse, $t_{set\ up}$	V _{CC} = 5 0V, C _L = 50 pF		35	60	ns
t _{HOLD}	Minimum Time That $S_A \cdot S_B$ Data Must be Held After Clock Pulse, t_{hold}	V _{CC} = 5 0V, C _L = 50 pF	-10	-35		ns
t _{CR}	Clear Recovery Time*	$V_{CC} = 5.0V, T_A = 25^{\circ}C,$ $C_L = 50 pF$		80	120	ns

^{*}Time required after removal of clear signal for clocking to occur.

switching waveforms (DM76L70/DM86L70)



Notes. 1. Clock may be at either a Logical "1" or a Logical "0" while clearing.

- 2 Negative hold time values indicate S_A S_B information may be released prior to the time the clock pulse reaches its 1 3V level
- 3 Clear and Clock Waveforms' t_r = t_f = 15 ns (10%–90%, 90%–10% transition) f = 1 MHz




Figure 56

^{**}Negative hold times indicate that data may be released prior to time clock reaches its 1.3V level.



DM54L42A/DM74L42A (SN54L42A/SN74L42A) low power BCD to decimal decoder


general description

The DM54L42A/DM74L42A one-of-ten decoder produces a low-power TTL logical "0" for the decimal output corresponding to a BCD input value from zero to nine, and a logical "1" for the other nine outputs. When a BCD input greater than nine is presented, all outputs are logical "1". Conventional low-power TTL output gates assure excellent low-power speeds and fan-out.


features

- Series 54L/74L compatible
- 15 mW typical power dissipation
- 50 ns typical propagation delay

logic and connection diagrams



Dual-In-Line Package & Flat Package



truth table

	INF	UT	3				C	UTI	PUT:	s	OUTPUTS					
D	¢	В	Α	0	1	2	3	4	5	6	7	8	9			
0	0	0	0	0	1	1	1	1	1	1	1	1	1			
0	0	0	1	1	0	1	1	1	1	1	1	1	1			
0	0	1	0	1	1	0	1	1	1	1	1	1	1			
0	0	1	1	1	1	1	0	1	1	1	1	1	1			
0	1	0	0	1	1	1	1	0	1	1	1	1	1			
0	1	0	1	1	1	1	1	1	0	1	1	1	1			
0	1	1	0	1	1	1	1	1	1	0	1	1	1			
0	1	1	1	1	1	1	1	3	1	1	0	1	1			
1	0	0	0	1	1	1	1	1	1	1	1	0	1			
1	0	0	1	1	1	1	1	1	1	1	1	1	0			
1	0	1	0	1	1	1	1	1	1	1	1	1	1			
1	0	1	1	1	1	1	1	1	1	1	1	1	1			
1	1	0	0	1	1	1	1	1	1	1	1	1	1			
1	1	0	1	1	1	1	1	1	1	1	1	1	1			
1	1	1	0	1	1	1	1	1	1	1	1	1	1			
1	1	1	1	1	1	1	1	1	1	1	1	1	1			

3

absolute maximum ratings (Note 1)

Supply Voltage +8V Input Voltage +5.5V Output Voltage +5.5V -55°C to +125°C Operating Temperature Range DM54L42A $0^{\circ}C$ to $+70^{\circ}C$ DM74L42A

Storage Temperature Range Lead Temperature (Soldering, 10 sec)

electrical characteristics (Note 2)

PARAMETER		CO	NDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM54L42A DM74L42A			2.0	1.3		v
Logical "0" Input Voltage		$V_{CC} = 4.5V$ $V_{CC} = 4.75V$			1.3	0.7	V
Logical "1" Output Voltage		$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	$I_{OUT} = -200 \mu\text{A}$	2.4	2.8		٧
Logical "O" Output Voltage		$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	$I_{OUT} = 2 \text{ mA}$ $I_{OUT} = 3.2 \text{ mA}$		0.15 0.20	0.30 0.40	V V
Logical "1" Input Current	DM54L42A DM74L42A	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 2.4V		<1	10	μΑ
		$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 5.5V		<1	100	μΑ
Logical "0" Input Current	DM54L42A DM74L42A	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 0.3V		-0.10	-0.18	mA
Output Short Circuit Current (Note 3)	DM54L42A DM74L42A	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{OUT} = 0V	-3.0	-9.0	-15.0	mA
Supply Current I _{CC} max		$V_{CC} = 5.5V$ $V_{CC} = 5.25V$			3.0	5.3	mA
Propagation Delay to a Logical "0" from Any BCD Input to A Output, t _{pd0}		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	$R_L = 4 \text{ k}\Omega$, $C_L = 50 \text{ pF}$	35	70	140	ns
Propagation Delay to a Logical "1" from Any BCD Input to A Output, t _{pd1}		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	$R_L = 4 \text{ k}\Omega$, $C_L = 50 \text{ pF}$	15	35	70	ns

-65°C to +150°C


+300°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DM54L42A and across the 0° C to 70° C range for the DM74L42A All typicals are given for V_{CC} = 5 0V and T_{A} = 25°C.


Note 3: Only one output at a time should be shorted

switching times



The truth table generator has the following characteristics: $V_{OUT(1)} > 2.4V$, $V_{OUT(0)} < 0.4V$, t_{c} and $t_{c} < 15$ ns, and PRR = 1 MHz input 8, C, and D transitions occur simultaneously with or prior to input A transitions


Note 2 C_L includes probe and jig capacitance Note 3 All diodes are 1N3064 or equivalent





Note 5 This waveform represents the 0 output when A goes from (i.e.) "1" to "0" with B=C=D="0"

3-32

dc test circuits









DM54L85/DM74L85 (SN54L85/SN74L85) 4-bit magnitude comparator

general description


The DM54L85/DM74L85 low power TTL 4-bit magnitude comparator is compatible with most TTL and DTL families. This comparator compares two 4-bit words and determines their relative magnitude with the result being indicated by a high level at the A>B, A<B, or A=B output. The DM54L85/DM74L85 may be connected in cascade to compare words of greater length. The A>B, A<B, and A=B outputs of a stage handling less significant bits are connected to the corresponding inputs of the next stage handling more significant bits. The stage handling the least significant bits

must have a low-level voltage applied to A>B and A<B inputs and a high-level voltage applied to the A=B input.

features

- Power dissipation typically 20 mW
- 55 ns typical propagation delay time
- TTL and DTL compatible
- May be cascaded to compare words of greater length

logic and connection diagrams



absolute maximum ratings (Note 1)

 Supply Voltage
 8.0V

 Input Voltage
 5.5V

 Output Voltage
 5.5V

 Operating Temperature Range DM54L85
 -55°C to 125°C

 DM74L85
 0°C to 70°C

 Storage Temperature Range
 -65°C to 150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics

PARAMETER			CONDITIONS	MIN	TYP	MAX	UNITS .
Logical "1" Input Voltage	DM54L85 DM74L85	V _{CC} = 4 5V V _{CC} = 4 75V		2 2	13 13		v v
Logical "0" Input Voltage	DM54L85 DM74L85	V _{CC} = 4 5V V _{CC} = 4 75V			13 13	0 7 0 7	v v
Logical "1" Output Voltage	DM54L85 DM74L85	V _{CC} = 4 5V V _{CC} = 4 75V	$I_{OUT} = -200 \mu A$ $V_{IN} = 0.7V$, Other Inputs = 2V	2 4 2 4	2 8 2 8		v v
Logical "0" Output Voltage	DM54L85 DM74L85	V _{CC} = 4 5V V _{CC} = 4 75V	I_{OUT} = 2 mA V_{IN} (All Inputs) = 0 7V I_{OUT} = 3 2 mA V_{IN} (All Inputs) = 0 7V		0 15 0 2	03 04	v v
Logical "1" Input Current	DM54L85 DM74L85	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 2.4V (Comparing Inputs) V _{IN} = 5 5V (Comparing Inputs)		<3 <30	300 300	μΑ μΑ
	DM54L85 DM74L85	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 2 4V (Cascading Inputs) V _{IN} = 5 5V (Cascading Inputs)		<1 <10	10 100	μΑ μΑ
Logical "0" Input Current	DM54L85 DM74L85	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 0 3V (Comparing Inputs) Other Inputs = 0V		-360 -360	-540 -540	μ Α μ Α
	DM54L85 DM74L85	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 0 3V (Cascading Inputs) Other Inputs = 4 5V		-120 -120	-180 -180	μΑ μΑ
Output Short Circuit Current	DM54L85 DM74L85	V _{CC} = 5 5V V _{CC} = 5 25V	$V_{OUT} = 0V$, V_{IN} (Comparing Inputs) = $0V$ V_{IN} (Cascading Inputs) = $4.5V$	-3 -3	-8 -8	-15 -15	mA mA
Supply Current – Logical "1"	DM54L85 DM74L85	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 4 5V			6,6 6 6	mA mA
Logical "0"	DM54L85 DM74L85	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 0V			70 70	mA mA
Propagation Delay to a Logical Any Comparing Input to Outpu		V _{CC} = 5V, T _A =	25°C		55	90	ns
Propagation Delay to a Logical Any Comparing Input to Outpu		V _{CC} = 5V, T _A =	25°C		70	115	ns
Propagation Delay to a Logical Any Cascading Input to Output		V _{CC} = 5V, T _A =	25°C		40	65	ns
Propagation Delay to a Logical Any Cascading Input to Output		V _{CC} = 5V, T _A =	25°C		55	100	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $\pm 125^{\circ}C$ temperature range for the DM54L85 and across the $0^{\circ}C$ to $\pm 70^{\circ}C$ range for the DM74L85. All typicals are given for $\pm V_{CC} = 5.0$ V and $\pm T_{A} = 25^{\circ}C$

ac test circuit and switching waveforms





FIGURE 1 Propagation Times from Comparing Inputs



ac test circuit and switching waveforms (con't)




FIGURE 2. Propagation Times from Cascading Inputs



DM54L90/DM74L90(SN54L90/SN74L90) low power decade counter

general description

The DM54L90/DM74L90 is a low power decade counter which can be reset to zero or preset to the 9 state. Internal logic has been kept to a minimum by using an R-S flip flop on the D bit and J-K flip flops on the A, B and C bits. A separate flip flop on the A bit enables the user to operate the device as a divide-by-five or divide-by-ten frequency divider In addition the A flip flop can be used for a basic divide-by-two section. All outputs are standard low power T²L Darlington configurations capable of fanning out to 2 standard T²L unit loads over the


commercial temperature range and 10 54L/74L loads in the low state. In addition these devices can fanout to 20 54L/74L loads in the high state.


features

ac test circuit

- 20 mW typical power dissipation
- 11 MHz typical clock frequency
- Same pin-out as standard SN5490/SN7490

logic and connection diagrams





truth tables

BCD Count Sequence (See Note 1)

COUNT		OUT	PUT	
COUNT	0	0	В	4
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

be present

Reset Count (See Note 2)

	RESET	INPUTS		OUTPUT
R ₀₍₁₎	R ₀₍₂₎	R ₉₍₁₎	R ₉₍₂₎	DCBA
1	1	0	Х	0 0 0 0
1	1	X	0	0 0 0 0
Х	X	1	1	1 0 0 1
X	0	X	0	COUNT
0	×	0	·X	COUNT
0	Х	X	0	COUNT
×	0	0	×	COUNT

Note 1 Output A connected to input BD for BCD count Note 2 X indicates that either a logical 1 or a logical 0 may

absolute maximum ratings (Note 1)

 Supply Voltage
 +8 0V

 Input Voltage
 +5 5V

 Output Voltage
 +5 5V

 Operating Temperature Range DM54L90
 -55°C to +125°C

 DM74L90
 0°C to 70°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics (Note 2)


PARAMETER		(CONDITIONS	MIN	TYP.	MAX	UNITS
Logical "1" Input Voltage	DM54L90 DM74L90	V _{CC} = 4 5V V _{CC} = 4 75V	,	2 0	1 3		٧
Logical "0" Input Voltage	DM54L90 DM74L90	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	A _{IN} & BD _{IN} Other Inputs		1.2 1 3	06 07	V
Logical "1" Output Voltage	DM54L90 DM74L90	V _{CC} = 4 5V V _{CC} = 4 75V	I _{OUT} = -200 μA	2 4	28		٧
Logical "0" Output Voltage	DM54L90 DM74L90	V _{CC} = 4 5V V _{CC} = 4 75V	I _{OUT} = +2 mA I _{OUT} = +3 2 mA		0 15 0 20	0 30 0 40	V V
Logical "1" Input Current	DM54L90 DM74L90	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	$\begin{cases} V_{IN} = 2 \text{ 4V Reset Inputs} \\ V_{IN} = 5 \text{ 5V Reset Inputs} \end{cases}$			10 100	μΑ μΑ
	DM54L90 DM74L90	V _{CC} = 5 5V V _{CC} = 5 25V	$\begin{cases} V_{1N} = 24V A_{1N} \\ V_{1N} = 55V A_{1N} \end{cases}$			20 200	μΑ μΑ
	DM54L90 DM74L90	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$				40 400	μΑ μΑ
Logical ''0'' Input Current	DM54L90 DM74L90	$V_{CC} = 55V$ $V_{CC} = 525V$	$V_{IN} = 0.3V$, Reset Inputs			-0 18	mA
	DM54L90 DM74L90	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 0 3V, A _{IN}			-0 36	mA
	DM54L90 DM74L90	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 0 3V, BD _{IN}			-0 72	mA
Output Short Circuit Current (Note 3)	DM54L90 DM74L90	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{OUT} = 0V	-3	-9	-15	mA
I _{CC} Max	DM54L90 DM74L90	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$				5 5	mA
Propagation Delay to a Logic A_{IN} to D_{OUT} , t_{pd0}	al "0" from	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C _L = 50 pF, R _L = 4 kΩ	95	190	300	ns
Propagation Delay to a Logic A_{IN} to D_{OUT} , t_{pd1}	al "1" from	V _{CC} = 5 0V T _A = 25°C	$C_L = 50 \text{ pF}, R_L = 4 \text{ k}\Omega$	90	175	300	ns
Maximum Clock Frequency		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C_L = 50 pF, R_L = 4 k Ω	6	11		MHz
Clock Pulse Width		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	$C_L = 50 \text{ pF}, R_L = 4 \text{ k}\Omega$	90		1	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55°C to $+125^{\circ}\text{C}$ temperature range for the DM54L90, and across the 0°C to 70°C range for the DM74L90. All typicals are given for V_{CC} = 5 0V and T_{A} = 25°C.


Note 3: Only one output at a time should be shorted


parameter measurement information






Note 1 Each output is tested in the logical "0" state






- Note 1 Each input is tested separately Note 2 When testing $R_{O(1)}$ or $R_{O(2)}$ or $R_{O(2)}$ or $R_{O(2)}$ or $R_{O(2)}$ or $R_{O(1)}$ o



switching time waveforms





DM54L91/DM74L91(SN54L91/SN74L91) 8-bit shift register

general description

The DM54L91/DM74L91 is a serial-in, serial-out, 8-bit shift register which utilizes low-power transistor-transistor logic (TTL) circuits. The shift register, composed of eight R-S master-slave flip-flops, includes input gating and a clock driver. The register is capable of storing and transferring data at typical clock rates of 8 MHz. Power dissipation is typically 17.5 milliwatts, and full fan-out of 10 is

available from the outputs.

The register will shift information to the output on the positive transition of the clock.

features

- SN54L/74L Series compatible
- Fully compatible with edge-triggering flip-flops

logic and connection diagrams

Flat Package

G G B GND A FP NC

14 13 12 11 10 8 8

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC

A GND A FP NC


A GND A FP NC

A GND A FP NC


A GND A FP NC

A GND A FP NC

A GND A FP NC



dc test circuit



absolute maximum ratings (Note 1)

			MIN	MAX	UNITS
Supply Voltage	8 0V	Supply Voltage (V _{CC})			
Input Voltage	5 5V	DM54L91	4 5	5 5	V
Output Voltage	5 5V	DM74L91	4 75	5 25	V
Storage Temperature Range	–65 $^{\circ}$ C to 150 $^{\circ}$ C	Temperature (T _A) DM54L91	-55	+125	°c
Lead Temperature (Soldering, 10 sec)	300°C	DM74L91	0	70	°C

electrical characteristics (Note 2)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage		2	13		v
Logical "0" Input Voltage			13	0.7	v
Logical "1" Output Voltage	V _{CC} = Min, 1 _{OUT} = -200 μA	2 4	28		V
Logical "0" Output Voltage	$V_{CC} = M_{IR}, I_{OUT} = 2 \text{ mA} \text{(DM54L91)}$ $V_{CC} = M_{IR}, I_{OUT} = 3 2 \text{ mA} \text{(DM74L91)}$		0 15 0 2	0 3 0 4	v v
Logical "1" Input Current	V _{CC} = Max, Other Inputs = 0V, V _{IN} = 2 4V		<1	10	μΑ
	V _{IN} = 5 5V		<10	100	μΑ
Logical "0" Input Current	V _{CC} = Max, Other Inputs = 4 5V, V _{IN} = 0 3V		-110	-180	μΑ
Output Short Circuit Current (Note 3)	V _{CC} = Max, V _{OUT} = 0V	-3	-8	-15	mA
Supply Current I _{CC} (Max)	V _{CC} = Max, V _{IN} = 5V		3 5	66	mA
f _{MAX} (maximum input clock frequency)	V _{CC} = 5 0V T _A = 25°C	4	8		MHz
Propagation Delay to a Logical "0" from Clock to Output, t _{pd0}	V _{CC} = 5 0V T _A = 25°C		65	130	ns
Propagation Delay to a Logical "1" from Clock to Output, t _{pd1}	V _{CC} = 5 0V T _A = 25°C		40	80	ns
Minimum Width of Logical "0" Level Clock Pulse, tp0(clock)	V _{CC} = 5 0V T _A = 25°C	120	60		ns
Minimum Width of Logical "1" Level Clock Pulse, $t_{p1(clock)}$	V _{CC} = 5 0V T _A = 25°C	120	60		ns
Input Setup Time, t _{setup}	V _{CC} = 5 0V T _A = 25°C	120			ns
Input Hold Time, t _{hold}	V _{CC} = 5 0V T _A = 25°C	0			ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DM54L91, and across the 0°C to 70°C range for the DM74L91. All typicals are given for V_{CC} = 5.0V and T_A = 25°C.

Note 3: Only one output at a time should be shorted

switching time waveforms



Note 1 The generator has the following characteristics: $V_{IN(0)} < 0.3 V$, $V_{IN(1)} > 2.4 V$, $t_1 = t_0 = 15$ ns, $t_{pol(CLOCK)} = 500$ ns, PRR = 1 MHz, and $Z_{OUT} = 50\Omega$? Note 2 C_L includes probe and jig capacitance

Note 3 Each output is tested separately

Note 5 All diodes are 1N3064 or equivalent

Note 6 f_{MAX} use 50% duty cycle



DM54L93/DM74L93(SN54L93/SN74L93) and DM76L93/DM86L93 ripple binary counters

general description

The DM54L93/DM74L93 and DM76L93/DM86L93 ripple binary counters enable a systems designer to have some flexibility in his design. The DM76L93/DM86L93 has the same pin out as the standard SN5493/SN7493, but the same power specifications as the SN54L93/SN74L93 low-power counter. Both counters can be used to divide-by-2, 8, or 16.


Two reset inputs are provided to allow for initializing the counters. Resetting occurs asynchronously when both reset inputs are high. Darlington outputs provide for a fanout capability of two

standard TTL unit loads over the commercial temperature range and 10 54L/74L loads in the low state. In addition these devices can fan out to 20 54L/74L loads in the high state.


features

- Series 54L/74L compatible
- 15 MHz typical clock frequency
- 18 mW typical power dissipation


logic and connection diagrams




Dual-In-Line Package DM54L93/DM74L93



Flat Package DM54L93/DM74L93



Dual-In-Line Package DM76L93/DM86L93



Flat Package DM76L93/DM86L93

absolute maximum ratings (Note 1)

Supply Voltage	+8.0V
Input Voltage	+5.5V
Output Voltage	+5.5V
Operating Temperature Range DM54L93,DM76L93	-55° C to $+125^{\circ}$ C
DM74L93,DM86L93	
Storage Temperature Range	-65° C to $+150^{\circ}$ C
Lead Temperature (Soldering, 10 sec)	300°C

electrical characteristics(Note 2)


PARAMET	ER	C	ONDITIONS	MIN	TYP	MAX	UNITS	
Logical "1" Input Voltage	DM54L93, DM76L93 DM74L93, DM86L93	V _{CC} = 4 5V V _{CC} = 4 75V		2 0	13		V	
Logical "0" Input Voltage	DM54L93, DM76L93 DM74L93, DM86L93	V _{CC} = 4 5V V _{CC} = 4 75V	A _{IN} & B _{IN} Reset Inputs		1 2 1 3	0 6 0 7	v v	
Logical "1" Output Voltage	DM54L93, DM76L93 DM74L93, DM86L93	V _{CC} = 4 5V V _{CC} = 4 75V	$I_{OUT} = -200 \mu\text{A}$	2 4	28		v	
Logical "0" Output Voltage	DM54L93, DM76L93 DM74L93, DM86L93	V _{CC} = 4 5V V _{CC} = 4 75V	I _{OUT} = 2 mA I _{OUT} = 3 2 mA		0 15 0 20	03 04	v v	
Logical "1" Input Current	DM54L93, DM76L93 DM74L93, DM86L93	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 2 4V Reset Inputs V _{IN} = 5 5V Reset Inputs			10 100	μA μA	
	DM54L93, DM76L93 DM74L93, DM86L93	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 24V A _{IN} & B _{IN} V _{IN} = 55V A _{IN} & B _{IN}			20 200	μA μA	
Logical "0" Input Current	DM54L93, DM76L93 DM74L93, DM86L93	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 0 3V, R ₀₁ & R ₀₂			-0 18	mA	
	DM54L93, DM76L93 DM74L93, DM86L93	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 0 3V, A _{IN} & B _{IN}			-0 36	mA	
Output Short Circuit Current (Note 3)	DM54L93, DM76L93 DM74L93, DM86L93	V _{CC} = 5 5V V _{CC} = 5 25V	V _{OUT} = 0V	-3	-9	-15	mA	
I _{CC} max	DM54L93, DM76L93 DM74L93, DM86L93	V _{CC} = 5 5V V _{CC} = 5 25V				5 50	mA	
Propagation Delay to a Logical D_{OUT} , t_{pd0}	"0" from A_{IN} to	V _{CC} = 5 0V T _A = 25°C	$C_L = 50 \text{ pF}, R_L = 4 \text{ k}\Omega$		230	400	ns	
Propagation Delay to a Logical D_{OUT} , t_{pd1}	"1" from A _{IN} to	V _{CC} = 5 0V T _A = 25°C	$C_L = 50 pF$, $R_L = 4 k\Omega$		210	400	ns	
Maximum Clock Frequency		V _{CC} = 5 0V T _A = 25°C	C_L = 50 pF, R_L = 4 k Ω	6	15		MHz	
Mınımum Clock Pulse Width		V _{CC} = 5 0V T _A = 25°C	$C_L = 50 pF, R_L = 4 k\Omega$		60	100	ns	

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation


Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DM54L93, DM76L93 and across the 0°C to 70°C range for the DM74L93,DM86L93. All typicals are given for V_{CC} = 5 0V and $T_A = 25^{\circ}C$

Note 3: Only one output at a time should be shorted


ac test circuit



switching time waveforms





parameter measurement information



Note 1 Each output is tested in the logical "O" state


Each output is tested in the logical "1" state





- Each input is tested separately When testing $R_{0(1)}$ ground $R_{0(2)}$ When testing $R_{0(2)}$ ground $R_{0(1)}$ When testing I_{CC} all inputs and outputs are open

 $\begin{array}{lll} \mbox{Note 1} & \mbox{Each input is tested separately} \\ \mbox{Note 2} & \mbox{When testing $R_{0(1)}$ apply 4 5V to $R_{0(1)}$} \\ \mbox{Note 3} & \mbox{When testing $R_{0(2)}$ apply 4 5V to $R_{0(1)}$} \end{array}$



Note 1 Each output is tested in the logical "1" state

truth table

(See Notes 1 and 2)

COUNT		OUT	PUT	
COOK	D	С	В	Α
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

- NOTES
- Output A connected to input B
 To reset all outputs to logical "0" both R₀(1) and R₀(2) inputs must be at a logical "1"
 Either (or both) reset inputs R₀(1) and R₀(2) must be at a logical "0" to count



DM54L98/DM74L98(SN54L98/SN74L98)

4-bit data selector/storage register

general description


The DM54L98/DM74L98 4-bit data selector/storage register is composed of four R-S flip flops with associated gating arranged to allow entry of data from one of two four-bit words. When the Word Select input is at the logical "0" level, word 1 is presented to the flip flop inputs. Conversely a logical "1" level allows word 2 to be selected. The selected word is entered into the flip flops during

the negative-going transition of the clock.

features


- 30 mW typical power dissipation
- 12 MHz typical clock frequency
- Fan-out to two standard 74 Series loads

block diagram




connection diagrams

Dual-In-Line Package



Flat Package



3

absolute maximum ratings

 Supply Voltage
 8.0V

 Input Voltage
 5.5V

 Output Voltage
 5.5V

 Operating Temperature Range DM54L98
 -55°C to +125°C

 DM74L98
 0°C to +70°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM54L98 V _{CC} = 4 5V DM74L98 V _{CC} = 4 75V	20	13		٧
Logical "0" Input Voltage	DM54L98 V _{CC} = 4 5V DM74L98 V _{CC} = 4 75V		13	07	٧
Logical "1" Output Voltage	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 4	2.8		V
Logical "0" Output Voltage	DM54L98 V _{CC} = 4.5V I _{OUT} = 2 mA, All Data Inputs = 0 7V		0.15	03 04	V V
Logical "1" Input Current	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			10	μΑ
	$\frac{\text{DM54L98} \text{V}_{\text{CC}} = 5.5\text{V}}{\text{DM74L98} \text{V}_{\text{CC}} = 5.25\text{V}} \text{V}_{\text{IN}} = 5.5\text{V}}{\text{V}_{\text{IN}} = 5.5\text{V}}, \text{ Any Input}$			100	μΑ
Logical "0" Input Current	$\frac{\text{DM54L98} \text{V}_{\text{CC}} = 5.5\text{V}}{\text{DM74L98} \text{V}_{\text{CC}} = 5.25\text{V}} \text{V}_{\text{IN}} = 0.3\text{V} \\ \text{V}_{\text{IN}} = 0.3\text{V}, \text{ Any Input}$			-0 18	mA
Output Short Circuit Current (Note 3)	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	-3	-9	-15	mA
Supply Current I _{CC} Max	$\begin{array}{ccc} DM54L98 & V_{CC} = 5.5V \\ \hline DM74L98 & V_{CC} = 5.25V \\ \end{array}$		6.0	80	mA
Propagation Delay to a Logical "0" from Clock to Any Out, t _{pd0}	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$		65	100	ns
Propagation Delay to a Logical "1" from Clock to Any Out, t _{pd1}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$		40	80	ns
Maximum Clock Frequency	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	6	12		MHz
Minimum Pulse Width on Clock	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	100	65		ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM54L98 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM74L98. All typicals are given for $V_{CC}=5.0V$ and $T_{A}=25^{\circ}C$.

Note 3: Only one output at a time should be shorted



DM54L154A/DM74L154A(SN54L154A/SN74L154A) low power 4-line to 16-line decoder/demultiplexer

general description

The DM54L154A/DM74L154A is a one of sixteen decoder utilizing a true Series 54L/74L technology providing a full factor-of-ten power saving over conventional Series 54/74. The device is provided with two control inputs, both of which must be in the logical "0" state for normal operation. If either control input is in the logical "1" state, all 16 outputs will go to the logical "1" state

To use the product as a demultiplexer, one of the control inputs serves as the data input terminal,


while the other control input must be maintained in the logical "0" state. The information will then be transmitted to the selected output, as determined by the 4-line input address.

features

- 20 mW typical power dissipation
- 55 ns typical propagation delay
- Pin compatible with SN54154/SN74154

connection diagram

Dual-In-Line Package




truth table

		INPL	ITS										OU	TPU	rs						
G1	G2	D	С	В	Α	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
L	L	L	L	L	Ĺ	L	н	н	Н	Н	Н	Н	Н	Н	Н	н	Н	н	Н	н	н
L	L	L	L	L	H	н	L.	н	н	н	н	н	н	н	н	н	н	н	н	н	Н
L	L	L	L	н	L	н	н	L	н	Н	Н	н	н	н	н	Н	н	н	Η.	н	Н
L	L	L	L	Н	Н	н	Н	н	L	н	н	н	Н	н	Н	н	Н	н	н	н	Н
L.	L	L	Н	L	L	н	Н	Н	н	L	Н	Н	Н	н	н	Н	Н	Н	Н	н	Н
L	L	L	н	L	Н	н	Н	Н	н	Н	L	н	н	Н	Н	Н	Н	н	н	н	Н
L	L	L	н	Н	L	н	Н	н	Н	н	Н	L	Н	н	Н	н	Н	н	н	н	Н
L	L	L	Н	Н	Н	н	Н	н	Н	Н	н	Н	L	н	Н	н	Н	н	н	н	Н
L	L	н	L	Ł	L	н	н	н	н	Н	н	H	н	L	Н	Н	н	н	н	н	Н
L	L	н	L	L	н	н	Н	н	Н	н	н	Н	н	н	L	Н	н	Н	н	H	Н
L	L.	н	L	Н	L	н	Н	н	Н	Н	Н	н	Н	н	н	L	н	н	н	Н	Н
L	L	н	Ł	н	H	н	Н	н	Н	Н	Н	Н	Н	н	Н	н	L	н	н	н	Н
L	L	н	Н	L	L	н	Н	н	H	н	Н	н	н	н	Н	н	н	L	н	н	Н
L	L	н	Н	L	н	н	н	Н	Н	н	Н	н	н	н	Н	Н	Н	н	L	н	Н
L	L	н	Н	н	L	н	н	н	Н	н	н	Н	н	н	н	н	н	н	н	L	Н
L	L	н	Н	н	н	Н	н	н	Н	н	н	н	н	н	Н	Н	н	н	Н	н	L
L	н	x	Х	Х	х	н	н	Н	Н	н	Н	н	н	н	н	Н	Н	н	н	н	н
н	L	×	х	х	х	н	Н	н	н	н	Н	Н	н	н	н	н	н	н	н	н	Н
Н	н	х	х	Х	х	н	Н	н	н	н	Н	н	Н	н	н	н	н	н	н	н	н

H = high, L = low, X = don't care

ac test circuit




NOTE 1 The truth table generator and the pulse generator have the following characteristics: PRR = 1 MHz, $Z_{OUT} \approx 50\Omega$, t_w = 100 ns

NOTE 2 C_L includes probe and jig capacitance

OTE 3 Win measuring select input to output times the strobe inputs are grounded. When measuring strobe input to output times, the untested strobe input is grounded. Select inputs determine output under test through truth table generator.

NOTE 4 All diodes are 1N3064 or equivalent

switching time waveforms



absolute maximum ratings (Note 1)

 Supply Voltage
 +8V

 Input Voltage
 +5.5V

 Output Voltage
 +5.5V

 Operating Temperature Range DM54L154A
 -55°C to +125°C

 DM74L154A
 0°C to +70°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics

PARAMETER		COND	ITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM54L154 DM74L154	V _{CC} = 4 5V V _{CC} = 4 75V		20			٧
Logical "0" Input Voltage	DM54L154 DM74L154	V _{CC} = 4 5V V _{CC} = 4 75V				0 7	V
Logical "1" Output Voltage	DM54L154 DM74L154	V _{CC} = 4 5V V _{CC} = 4 75V	Ι _{ΟυΤ} = -200 μΑ	2 4	28		٧
Logical "0" Output Voltage	DM54L154 DM74L154	V _{CC} = 4 5V V _{CC} = 4 75V	$I_{OUT} = 2 \text{ mA}$ $I_{OUT} = 3 2 \text{ mA}$		0 15 0 20	0 30 0 40	V
Logical "1" Input Current	DM54L154 DM74L154	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 2 4V			10	μΑ
	DM54L154 DM74L154	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 5 5V			100	μΑ
Logical "0" Input Current	DM54L154 DM74L154	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 0 3V		-0.11	-0.18	mA
Output Short Circuit Current (Note 3)	DM54L154 DM74L154	V _{CC} = 5 5V V _{CC} = 5 25V	V _{OUT} = 0V	-3	-9	-15	mA
I _{cc}	DM54L154 DM74L154	V _{CC} = 5.5V V _{CC} = 5.25V			4.8	60	mA
Propagation Delay to a Logical 'from any Input to any Output,		$V_{CC} = 5.0V$ $T_A \approx 25^{\circ}C$	$C_L = 50 \text{ pF},$ $R_L = 4 \text{ k}\Omega$		75	150	ns
Propagation Delay to a Logical "O" from G1 or G2 to any Output, t _{pd0}		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	$C_L = 50 \text{ pF},$ $R_L = 4 \text{ k}\Omega$		55	110	ns
Propagation Delay to a Logical "1" from any Input to any Output, tod1		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	$C_L = 50 \text{ pF},$ $R_L = 4 \text{ k}\Omega$		35	70	ns
Propagation Delay to a Logical from G1 or G2 to any Output, t		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	$C_L = 50 \text{ pF},$ $R_1 = 4 \text{ k}\Omega$		35	70	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the –55°C to +125°C temperature range for the DM54L154 and across the $0^{\circ}C$ to 70°C range for the DM74L154. All typicals are given for V_{CC} = 5 0V and T $_{A}$ = 25°C

Note 3: Only one output at a time should be shorted



DM54L165A/DM74L165A low power parallel-in serial-out 8-bit shift register

general description

The DM54L165A/DM74L165A utilizes Series 54L/74L compatible low-power TTL circuitry to provide an 8 bit parallel-in serial-out shift register. The device features internal gating for clock inhibit, parallel load control, and both Q & $\overline{\rm Q}$ outputs are available from the last flip flop for added flexibility.

The clock inhibit must be a logical "0" for clocking to occur. A "1" on the clock inhibit line disables the clock. The function of these two inputs is completely interchangeable and they may be switched to facilitate die layout.

Clocking occurs on the positive-going transition of the clock. Data D_1 thru D_8 will be entered on the negative-going transition of the load input.

features


- Series 54L/74L compatible true 1/10 -power technology
- Pin compatible with DM7590/DM8590 and SN54165/SN74165
- Typical power dissipation

30 mW

■ Typical shift frequency


14 MHz

logic diagram



connection diagram

Dual-In-Line and Flat Package



truth table

SERIAL IN	DATA IN	CLK	CLK INH	LOAD	FUNCTION
Х	×	Х	1	1	Do Nothing
X	×	1	×	1	Do Nothing
1	×	CP	0	1	Shift "1"s
0	×	CP	0	1	Shift "0"s
1	×	0	CP	1	Shift "1"s
0	×	0	CP	1	Shift "0"s
X	1	×	×	0	Load "1" Asynchronousl
X	0	×	×	0	Load "0" Asynchronous

absolute maximum ratings (Note 1)

electrical characteristics (Note 1)


PARÄMETER	CONDITIONS			TYP	MAX	UNITS
Logical "1" Input Voltage DM54L165A DM74L165Å	V _{CC} = 4 5V V _{CC} = 4.75V		20	13		V
Logical "0" Input Voltage DM54L165Å DM74L165A	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$			13	0 7	V
Logical "1" Output Voltage DM54L165A DM74L165A	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	$I_{OUT} = -200 \mu\text{A}$	2.4	28		V
Logical "0" Output Voltage DM54L165A	$V_{CC} = 45V$ $V_{CC} = 475V$	$I_{OUT} = 2 \text{ mA}$ $I_{OUT} = 3.2 \text{ mA}$		0 15 0 20	0 3 0 4	V
Logical "1" Input Current DM54L165A DM74L165A	$V_{CC} = 55V$ $V_{CC} = 525V$	$V_{IN} = 24V$ $V_{IN} = 55V$			10 100	μ Α μ Α
Logical "0" Input Current DM54L165A DM74L165A	$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V}$	V _{IN} = 0 3V			-0 18	mA
Output Short Circuit Current DM54L165A (Note 3) DM74L165A	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{OUT} = 0V	-3	-9	-15	mA
Supply Current DM54L165A I _{CC} max DM74L165A	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$				9.5	mA
Propagation Delay to a Logical ''0'' from Clock or Clock Inhibit to Q or \overline{Q} , t_{pd0}	$V_{CG} = 5.0V$ $T_A = 25^{\circ}C$	$R_L = 4 k\Omega$, $C_L = 60 pF$		50	100	ns
Propagation Delay to a Logical "0" from Load to Q or \overline{Q},t_{pd0}	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$	$R_L = 4 k\Omega$, $C_L = 50 pF$		62	124	ns
Propagation Delay to a Logical ''1'' from Clock or Clock Inhibit to Q or \overline{Q} , t_{pd1}	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$	$R_L = 4 k\Omega$, $C_L = 50 pF$		35	70	ns
Propagation Delay to a Logical ''1'' from Load to Q or \overline{Q} , t_{pd1}	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	$R_L = 4 k\Omega$, $C_L = 50 pF$		44	88	ns
Maximum Clock Frequency	$V_{CC} = 5 \text{ 0V}$ $T_A = 25^{\circ}\text{C}$	$R_L = 4 k\Omega$, $C_L = 50 pF$	6	14		MHz
Minimum Clock Pulse Width Minimum Load Pulse Width	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	$R_L = 4 k\Omega$, $C_L = 50 pF$			100 100	ns ns
t_{SETUP} Minimum Setup Time for Input Data (Load)	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$	$R_L = 4 k\Omega$, $C_L = 50 pF$		22	44	ns
t _{HOLD} Minimum Hold Time for Parallel Input Data (Load)	$V_{CC} = 5.0V$, $T_A = 25^{\circ}C$	$R_L = 4 k\Omega$, $C_L = 50 pF$		0	Ö	ns
t _{SETUP} (Clock) Minimum Setup Time for Serial Data	V _{CC} = 5 0V T _A = 25°C	$R_L = 4 k\Omega$, $C_L = 50 pF$		22	44	ns
t _{HOLD} (Clock) Minimum Hold Time for Serial Data	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$	$R_L = 4 k\Omega$, $C_L = 50 pF$		0	0	ns
Propagation Delay to Logical "1" from Data in to Ω or $\overline{\Omega},t_{pd1}$	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$	$R_L = 4 k\Omega$, $C_L = 50 pF$		56	112	ns
Propagation Delay to Logical ''0'' from Data in to Ω or $\overline{\Omega},t_{pd0}$	V _{CC} = 5 0V T _A = 25°C	$R_L = 4 k\Omega$, $C_L = 50 pF$		33	66	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM54L165A and across the 0°C to 70°C range for the DM74L165A. All typicals are given for V_{CC} = 5 0V and T_{A} = 25°C


Note 3: Only one output at a time should be shorted.

parameter measurement information





switching time waveforms





DM54L192/DM74L192(SN54L192/SN74L192) up-down decade counter

DM54L193/DM74L193(SN54L193/SN74L193) up-down binary counter

general description

The DM54L192/DM74L192 and DM54L193/DM74L193 are up-down decade and up-down binary counters respectively. Separate clock inputs determine up or down counting. The unused clock input must be tied high when not in use.

Asynchronous clear and load inputs with clear override provide for parallel data entry. Clear overrides the load as far as asynchronous data entry is concerned. Carry and borrow outputs are ordered by the concerned of the conce


The counters can drive two standard TTL loads over the commercial temperature range and 10 and 20 low power TTL loads in the "0" and "1" states respectively over the military temperature range.

features

- Series 54L/74L compatible
- 40 mW typical power dissipation
- 50 ns typical propagation delay

connection diagram

Dual-In-Line and Flat Package



absolute maximum ra	operating conditions				
			MIN	MAX	UNITS
Supply Voltage	8.0V	Supply Voltage (VCC)			
Input Voltage	5.5V	DM54L192, DM54L193	4.5	5 5	V
Output Voltage	5.5V	DM74L192, DM74L193	4.75	5.25	V
Storage Temperature Range	–65°C to +150°C	Temperature (T _A)			0 -
Lead Temperature (Soldering, 10 sec)	300°C	DM54L192, DM54L193 DM74L192, DM74L193	-55 0	+125 70	°C °C

electrical characteristics (Note 2)

PARAMI	TER	C	ONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage		V _{CC} = Min		20	13		٧
Logical "0" Input Voltage		V _{CC} = Min			13	0 7	V
Logical "1" Output Voltage		V _{CC} = Min	I_{OUT} = $-200 \mu A$	2 4	28		V
Logical "0" Output Voltage	DM54L192,DM54L193 DM74L192,DM74L193	V _{CC} = 4 5V V _{CC} = 4 75V	I _{OUT} = 2 mA I _{OUT} = 3 2 mA		0 15 0 20	03 04	V V
Logical "1" Input Current		V _{CC} = Max, V _{IN} = 2 4V			<1	10	μΑ
		V _{CC} = Max, V _{IN} = 5 5V			<1	100	μΑ
Logical "0" Input Current		V _{CC} = Max, V _{IN} = 0 3V			-0 10	-0 18	mA
Output Short Circuit Current (Note 3)		V _{CC} = Max, V _{OUT} = 0V		-3	-9	-15	mA
Supply Current I _{CC} Max	DM54L192/DM74L192 DM54L193/DM74L193	V _{CC} = Max V _{CC} = Max			8 0 7 5	13 12 5	mA mA
Propagation Delay to a Logica Either Count Input to Output		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	$R_L = 4 k\Omega$, $C_L = 50 pF$		75	150	ns
Propagation Delay to a Logica Count Up to Carry, t _{pd0}	l ''0'' from	V _{CC} = 5 0V T _A = 25°C	$R_L = 4 k\Omega$, $C_L = 50 pF$		60	120	ns
Propagation Delay to a Logica Either Count Input to Output		V _{CC} = 5 0V T _A = 25°C	$R_L = 4 k\Omega$, $C_L = 50 pF$		45	90	ns
Propagation Delay to a Logica Count Up to Carry, t _{pd1}	I "1" from	V _{CC} = 5 0V T _A = 25°C	$R_L = 4 k\Omega$, $C_L = 50 pF$		30	60	ns
Maximum Clock Frequency		V _{CC} = 5 0V T _A = 25°C	$R_L = 4 k\Omega$, $C_L = 50 pF$	6	12		MHz
Propagation Delay to Logical 'Count Down to Borrow, t _{pd1}	'1'' from	V _{CC} = 5 0V T _A = 25°C	$R_L = 4 k\Omega$, $C_L = 50 pF$		30	60	ns
Propagation Delay to Logical "0" from Count Down to Borrow, t _{pd0}		V _{CC} = 5 0V T _A = 25°C	$R_L = 4 k\Omega$, $C_L = 50 pF$		50	100	ns
t _{SETUP} - Minimum Input Setup		V _{CC} = 5 0V T _A = 25°C	$R_L = 4 k\Omega$, $C_L = 50 pF$		5	30	ns
Minimum Clock Pulse Width		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	$R_L = 4 k\Omega$, $C_L = 50 pF$		35	70	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2. Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM54L192, DM54L193 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM74L192, DM74L193 All typicals are given for $V_{CC}=50V$ and $T_{A}=25^{\circ}C$


Note 3: Only one output at a time should be shorted


logic diagrams DM54L192/DM74L192 • О О ТРИТ Q_В O ОИТРИТ Q_D

logic diagrams (cont.)




dc test circuits





VIH, VIL, VOH


VIH, VIL, VOL



Note 1 Each input is tested separately


Note 2 Apply V₁ to input under test and ground other inputs except
when testing data inputs, apply 4 5V to clear and load inputs

ЧH




Note 2 Apply V₁ to input under test and ground other inputs

HL



los




Icc

^{*}Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

switching time waveforms


- 1 Clear outputs to zero
- 2 Load (preset to BCD seven
 3 Count up to eight, mine, carry, zero, one and two
 4 Count down to one, zero, borrow, nine, eight, and seven



DM54L192/DM74L192




- Clear outputs to zero
 Cload (pressr) to BCD thirteen
 Count to fourteen, fifteen, carry, zero, one, and two
 Count down to one, zero, borrow, fifteen, fourteen, and thirteen




DM54L193/DM74L193

switching characteristics



- Note 1 The pulse generators have the following characteristics: $Z_{OUT} \sim 50\Omega$; for the data pulse generator, PRR = 500 kHz, duty cycle = 50%, for the load pulse generator, PRR = 1 MHz, duty cycle = 50%. Note 2 C, includes probe and jig capacitance Note 3 All diedes are 1183064, one quivalent


Test Circuit 1




- Note 1 The pulse generator has the following characteristics $\,$ PRR = 1 MHz, $\,$ Z $_{OUT}$ $\approx 50 \Omega$, duty cycle = 50%

- Note 2 C, includes probe and jig capacitance
 Note 3 All diodes are 193066
 Note 3 All diodes are 193066
 Note 4 Count up and count down pulses shown are for the SN54193/SN74193 binary counters Count
 cycle for SN54192 decade counter is 1 through 10
 Note 5 Waveforms for origitut Ca, QL, and QL are domitted to simplify the drawing

Test Circuit 2



Voltage Waveforms 1



Voltage Waveforms 2




DM71L22/DM81L22, DM71L23/DM81L23 quad 2-input multiplexers general description

The DM71L22/DM81L22 and DM71L23/DM81L23 are guad 2-input multiplexers which select one of two word inputs, and outputs the data when enabled. The enable input can be used to synchronize data transfer and forces the output to the "0" state (DM71L22/DM81L22) or high impedance state (DM71L23/DM81L23) when enable = "1". The advantage of the DM71L23/DM81L23 is that it makes "wire-oring" of the outputs possible.


Each buffered output can fanout to two standard TTL unit loads over the commercial temperature range, and 10 54L/74L unit loads in the low state over the Mil temperature range. In addition these devices can fanout to 20 54L/74L unit loads with the output in the high state ("1").

connection diagram




truth tables and logic diagrams

ENABLE	SELECT INPUT	INPUTS	ОИТРИТ
Ε	S	φ _X 1 _X	Z _X
1	Х	хх	ø
φ	1	Χφ	ø
φ	1	X 1	1
φ	φ	φ X	φ
φ	φ	1 X	1



DM71L22/DM81L22

ENABLE	SELECT INPUT	INPUTS	ОИТРИТ
E	S	φ _X 1 _X	Z×
1	X	хх	HLZ
φ	1	Χφ	φ
φ	1	X 1	1
φ	φ	φΧ	φ
φ	φ	1 X	1



absolute maximum ratings (Note 1) operating conditions

Supply Voltage	+8 0V		MIN	MAX	UNITS
Input Voltage Output Voltage	+5 5V +5 5V	Supply Voltage (VCC)	4.5		
Operating Temperature Range DM71L22, DM71L23	-55°C to +125°C	DM71L22, DM71L23 DM81L22, DM81L23	4 5 4 75	5 5 5 25	V
DM81L22, DM81L23	0° C to $+70^{\circ}$ C	Temperature (T _A) DM71L22, DM71L23	-55	+125	°C
Storage Temperature Range Lead Temperature (Soldering, 10 sec.)	-65°C to +150°C +300°C	DM81L22, DM81L23	0	70	°C

electrical characteristics (Note 2)


P	ARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Inp	ut Voltage	V _{CC} = Mın	20	13		V
Logical "0" Input Voltage		V _{CC} = Min		13	07	V
Logical "1" Ou	put Voltage	1 _{OH} = -200 μA, V _{CC} = Min	2 4	28		V
Logical "0" Ou	tput Voltage	Mil I _{OUT} = 2 mA, V _{CC} = Min Comm I _{OUT} = 3 2 mA		0 15 0 20	0 30 0 40	V V
Third State Out	put Current	DM71L23/DM81L23 Only, V _{CC} = Max	-40		+20	μΑ
Logical "1" Inp	ut Current	V _{IN} = 2 4V, V _{CC} = Max			10	μΑ
		V _{IN} = 5 5V, V _{CC} = Max			100	μΑ
Logical "0" Inp	ut Current	V _{IN} = 0 3V, V _{CC} = Max			-0 18	mA
Output Short C (Note 3)	ircuit Current	V _{OUT} = 0V, V _{CC} = Max	-3	-9	-15	mA
CC MAX	DM71L22/DM81L22	See DC Test Ckts, V _{CC} = Max			4	mA
CCMAX	DM71L23/DM81L23	See DC Test Ckts, V _{CC} = Max			5 3	mA
Input Clamp Vo	ltage					
Output V _{CC} Cla	mp Voltage					
Output Ground	Clamp Voltage					
Propagation De ϕ or 1 to Z_{OUT} ,	ay to a Logical "0" from t _{pd0}	V_{CC} = 5 0V, T_A = 25°C, R_L = 4 k Ω , C_L = 50 pF	20	40	80	ns
Propagation De Select to Z _{OUT} ,	ay to a Logical "0" from t _{pd0}	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}, R_L = 4 \text{ k}\Omega, C_L = 50 \text{ pF}$	25	50	100	ns
Propagation Del φ or 1 to Z _{OUT} ,	ay to a Logical "1" from t _{pd1}	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}, R_L = 4 \text{ k}\Omega, C_L = 50 \text{ pF}$	20	40	80	ns
Propagation Des	ay to a Logical "1" from t _{pd1}	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}, R_L = 4 \text{ k}\Omega, C_L = 50 \text{ pF}$	35	70	140	ns
	ble to Output from High Impedance State	V _{CC} = 5 0V, T _A = 25°C, R _L = 4 kΩ, C _L = 50 pF DM71L23/DM81L23 Only	15	30	60	ns
	ble to Output from High Impedance State	V _{CC} = 5 0V, T _A = 25°C, R _L = 4 kΩ, C _L = 50 pF DM71L23/DM81L23 Only	35	75	150	ns
,	ble to Output from State to Logical "1"	V_{CC} = 5 0V, T_A = 25°C, R_L = 4 k Ω , C_L = 50 pF DM71L23/DM81L23 Only	15	30	60	ns
	ble to Output from e State to Logical "O"	V_{CC} = 5 0V, T_A = 25°C, R_L = 4 k Ω , C_L = 50 pF DM71L23/DM81L23 Only	20	35	70	ns
Propagation De Enable to Z _{OUT}	ay to a Logical "1" from	DM71L22/DM81L22 Only	30	60	120	ns
Propagation De Enable to Z _{OUT}	lay to a Logical "0" from	DM71L22/DM81L22 Only	30	60	120	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM71L22, DM71L23 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM81L22, DM81L23 All typicals are given for V_{CC} = 5 0V and T_{A} = $25^{\circ}C$

Note 3: Only one output at a time should be shorted


DM71L22, DM71L23 dc test circuits








VIH, VIL, VOL




NOTE For $I_{\rm IH}$ on 0/1, take enable input to 4.5V and 1/0 to 0 volts For $I_{\rm IL}$ on 0/1, ground enable and take select input to 0V/4.5V Test $I_{\rm IH}$ 8 $I_{\rm IL}$ on select 8 enable inputs separately with no special conditions on other inputs $I_{\rm IH}$, $I_{\rm IL}$




los

DM71L22 ac test setup




DM71L23 ac test setup




MEASU	JRE				
FROM	то	S1	S1	CL	MEASURE TO
11	0''	Closed	Closed	50 pF	1 3V Level
0 '	1.1	Closed	Closed	50 pF	1 3V Level
0,	OFF	Closed	Closed	5 pF	0 5V Change
1	OFF	Closed	Closed	5 pF	0 5V Change
OFF	'0	Closed	Open	50 pF	1 3V Level
OFF	1	Open	Closed	50 pF	1 3V Level

DM71L22 ac switching characteristics



DM71L23 ac switching characteristics





DM75L11/DM85L11 TTL dual gated D flip flop


general description


The DM75L11/DM85L11 is a low power TTL dual gated D flip flop utilizing two gate inputs Both gate inputs must be low to enable data transfer to the Q and $\overline{\bf Q}$ outputs. If either gate input is high the data on the Q and $\overline{\bf Q}$ outputs is constant

features

- Positive edge triggered, buffered clock
- 18 mW typical power dissipation
- 70 ns typical propagation delay
- Pin compatible with STD TTL DM7511/ DM8511

logic and connection diagrams





truth table

D	G ₁	G_2	CLR	Q _{n+1}	$\overline{\Omega}_{n+1}$
0	0	0	0	0	1
1	0	0	0	1	0
x	1	Х	0	Qn	\overline{Q}_n
X	X	1	0	Q _n	\overline{Q}_n
Х	Х	Х	1	0	1*

*Asynchronous Transition
X = Irrelevant (Don't Care)

3

absolute maximum ratings (Note 1) operating conditions

			MIN	MAX	UNITS	
Supply Voltage	+8 0 V _{DC}	Supply Voltage (VCC)				
Input Voltage	+5 5 V _{DC}	DM75L11	4 5	5 5	V	
Output Voltage	+5 5 V _{DC}	DM85L11	4 75	5 25	V	
Storage Temperature Range	–65°C to +150°C	Temperature (T _A)				
Lead Temperature (Soldering, 10 sec)	300° C	DM75L11	-55	+125	°C	
		DM85L11	0	70	°C	

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical ''1'' Input Voltage	V _{CC} = Mın	2 0	1 3		٧
Logical ''0'' Input Voltage	V _{CC} = Min		1 3	0 7	V
Logical "1" Output Voltage	V _{CC} = Min, I _{OUT} = -200μA	2 4	28		V
	V _{CC} = Min, I _{OUT} = 2 0 mA V _{CC} = Min, I _{OUT} = 3 2 mA		0 15 0 20	0 30 0 40	V V
3	$V_{CC} = Min, V_{IN} = 2 4V$ $V_{CC} = Min, V_{IN} = V_{CC}$		'	10 100	μΑ μΑ
Logical ''0'' Input Current All Inputs	$V_{CC} = Max, V_{IN} = 0.3V$		-100	-180	μΑ
Output Short Circuit Current (Note 3)	V _{CC} = Max, V _{OUT} = 0V	-3	-9	-15	mA
Supply Current (Per Package)	V _{CC} = Max		3 5	4 9	mA
Propagation Delay to a Logical ''0'' from t _{PHL} Clock to Output, t _{pd0}	V _{CC} = 5 0V, T _A = 25°C Figure 1 Waveforms A		75	125	ns
Propagation Delay to a Logical "1" from t _{PLH} Clock to Output, t _{pd1}	V _{CC} = 5 0V, T _A = 25°C Figure 1 Waveforms A		55	95	ns
Propagation Delay to a Logical "0" from t _{PHL} Clear to Output, t _{pd0}	V _{CC} = 5 0V, T _A = 25°C Figure 2 Waveforms B		75	125	ns
Propagation Delay to a Logical "1" from t _{PLH} Clear to Output, t _{pd1}	V _{CC} = 5 0V, T _A = 25°C Figure 2 Waveforms B		55	95	ns
Maximum Clock Frequency	$V_{CC} = 5 \text{ 0V}, T_A = 25^{\circ}\text{C}$ Figure 1 Waveforms A	6	9		MHz
Minimum Clear Pulse Width, t _{W(CLEAR)}	$V_{CC} = 5 \text{ 0V}, T_A = 25^{\circ}\text{C}$ Figure 2 Waveforms B		30	100	ns
Minimum Clock Pulse Width, $t_{W(CLOCK)}$	V _{CC} = 5 0V, T _A = 25°C Figure 1 Waveforms A		30	100	ns
Minimum Set-Up Time for Data Input, t _{S(DATA)}	V _{CC} = 5 0V, T _A = 25°C Figure 3 Waveforms C		40	80	ns
Minimum Hold Time $t_{H(DATA)}$ for Data Input	V _{CC} = 5 0V, T _A = 25°C Figure 3 Waveforms C		30	60	ns
Minimum Set-Up Time $t_{S(G)}$ for G_1 or G_2 Input	V _{CC} = 5 0V, T _A = 25°C Figure 4 Waveforms D		40	80	ns
Minimum Hold Time $t_{H(G)}$ for G_1 or G_2 Input	V _{CC} = 5.0V, T _A = 25°C Figure 4 Waveforms D		30	60	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DM75L11 and across the 0°C to 70°C range for the DM85L11 All typicals are given for $V_{CC} = 5.0 V$ and $T_A = 25^{\circ} C$


Note 3: Only one output at a time should be shorted


Note 4: Switching parameters guaranteed to change less than 50% over the full operating temperature range

switching time waveforms


All times measured from 1 3V level







(a)



ac test circuits




FIGURE 1. Use Waveforms A




FIGURE 2. Use Waveforms B




FIGURE 3. Use Waveforms C





FIGURE 4. Use Waveforms D






DM75L12/DM85L12 dual JK, D flip flop


general description

The DM75L12/DM85L12 is a dual JK, D flip flop with a common clock and common clear A mode control input on each flip flop determines the type of flip flop operation (Mode = "1" enables the JK mode, and mode = "0" enables the D mode.) The clear input is an asynchronous input which overrides all other inputs

Q and \overline{Q} outputs are both provided on each flip flop. Typical propagation delays from clock to outputs are approximately equal to three low power TTL gate delays.

logic and connection diagrams





truth table

J	К	М	CLEAR	Q _{n+1}
0	0	1	0	Q_n
1	0	1	0	1
0	1	1	0	0
1	1	1	0	\overline{Q}_n
×	Х	0	0	D
×	Х	Х	1	0*

^{*}Asynchronous Transition

absolute maximum ratings (Note 1) operating conditions

		MIN	MAX	UNITS
Supply Voltage +8 0 V _{DC}	Supply Voltage (V _{CC}) DM75L12	4 5	5 5	V
Input Voltage +5.5 V _{DC}	DM85L12	4.75	5 25	V
Output Voltage +5.5 V _{DC} Storage Temperature Range -65°C to +150°C	Temperature (T _A) DM75L12	-55	+125	°c
Lead Temperature (Soldering, 10 sec) 300°C	DM85L12	0	70	°Č

electrical characteristics (Note 2)

 V_{CC} = 5.0V, T_A = 25°C, R_L = 4k Ω , C_L = 50 pF


PARAMETER	CONDITIONS	WAVEFORM REF t∆	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Max		2	13		٧
Logical "0" Input Voltage	V _{CC} = Max			13	0 7	V
Logical "1" Output Voltage	I _{OUT} = -200μA, V _{CC} = Min		24	28		V
Logical "0" Output Voltage	Mil $I_{OUT} = 2 \text{ mA}$, Com $I_{OUT} = 32 \text{ mA}$, $V_{CC} = \text{Min}$			0 15 0 20	0 3 0 4	V V
Logical "1" Input Current	V_{1N} = 2 4V D, J, K, M, Inputs, CP, CLEAR V_{1N} = 5 5V V_{CC} = Max				10 100	μA μA
Logical "0" Input Current	V _{IN} = 0 3V, All Inputs V _{CC} = Max				-180	μΑ
Output Short Circuit Current (Note 3)	V _{OUT} = 0V, V _{CC} = Max		-3	-9	-15	mA
Supply Current — I _{CC} Max	$M_1 = M_2 = CP = "0"$, All Other Inputs = "1" $V_{CC} = Max$				4 5	mA
Propagation Delay to a Logical "O" from Clock to Output, t _{pd0}		t ₁		60	120	ns
Propagation Delay to a Logical "1" from Clock to Output, tpd1		t ₂		35	70	ns
Propagation Delay to a Logical "0" from Clear to Output, t _{pd0}	7	t ₁₁		57	114	ns
Maximum Clock Frequency			6	10		MHz
	JK	t3, t4		77	140	ns
t _{SETUP} Minimum	Mode	t ₇ , t ₁₀		81 45	150 90	ns ns
	Data	t ₁₂ , t ₁₃				
+ Munimum	JK Mode	t ₅ , t ₆ t ₈ , t ₉		77 81	140 150	ns ns
t _{HOLD} Minimum	Data	t ₁₄ , t ₁₅		45	90	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM75L12 and across the 0° C to 70° C range for the DM85L12. All typicals are given for V_{CC} = 5.0V and T_{A} = 25° C.


Note 3: Only one output at a time should be shorted

ac test circuit



ALL DIODES 1N916
CL = INCLUDES PROBE AND JIG CAPACITANCE

switching time waveforms





DM75L51/DM85L51 low power TRI-STATE® quad-D flip flop

general description

The DM75L51/DM85L51 is a TRI-STATE $^{\circledR}$ logic device which provides four D-type flip flops in one package which operate synchronously from a common clock


A unique three-state output allows the device to be used in bus-organized systems. The outputs can be directly wired to outputs of other DM75L51/DM85L51s without encountering the problems normally met with "collector-ORing" LP TTL circuits. This is accomplished by gating the normally low impedance logical "1" or logical "0" output into a high impedance state

The DM75L51/DM85L51 is completely compatible with other Series 54L/74L devices


features

- Series 54L/74L compatible
- 50 ns typical propagation delay
- 30 mW typical power dissipation
- Outputs directly connectable for bus-line operation
- A "do-nothing" state accomplished without gating the clock
- Simple disable encoding

logic and connection diagrams



Dual-In-Line and Flat Package



truth table

(Both Output Disables Low)

JTPUT
O _n
1
0

X = Don t Care

3

absolute maximum ratings (Note 1)

 Supply Voltage
 8 0V

 Input Voltage
 5 5V

 Output Voltage
 5 5V

 Operating Temperature Range DM75L51
 -55°C to 125°C

 DM85L51
 0°C to 70°C


Storage Temperature Range Lead Temperature (Soldering, 10 sec) -65°C to 150°C 300°C

electrical characteristics (Note 2)

PARAMETER		CONI	DITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM75L51 DM85L51	V _{CC} = 4 5V V _{CC} = 4 75V		2 2	1 3 1 3		V V
Logical "0" Input Voltage	DM75L51 DM85L51	V _{CC} = 4 5V V _{CC} = 4 75V			13 13	0 7 0 7	v v
Logical "1" Output Voltage	DM75L51 DM85L51	$V_{CC} = 45V$ $V_{CC} = 475V$	I _{OUT} = -1 mA I _{OUT} = -1 mA	2 4 2 4	2 7 2 7		V V
Logical "0" Output Voltage	DM75L51 DM85L51	$V_{CC} = 45V$ $V_{CC} = 475V$	I _{OUT} = 2 mA I _{OUT} = 3 2 mA		0 15 0 2	0 3 0 4	V V
Third State Output Current	DM75L51 DM85L51	V _{CC} = 5 5V V _{CC} = 5 25V	V _{OUT} = 2 4V V _{OUT} = 0.3V			20 -40	μA μA
Logical "1" Input Current	DM75L51 DM85L51	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 2 4V V _{IN} = 5 5V		<1 <10	10 100	μA μA
Logical "0" Input Current	DM75L51 DM85L51	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 0.3V	ĺ	-120 -120	-180 -180	μ Α μ Α
Output Short Circuit Current (Note 3)	DM75L51 DM85L51	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{OUT} = 0V	-3 -3	-8 -8	-15 -15	mA mA
Supply Current - (each device)	DM75L51 DM85L51	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$			5 5	9	mA
Propagation Delay to a Logical Clock to Output, tpd0	"0" from	$V_{CC} = 5.0V$ $T_{\Delta} = 25^{\circ}C$			77	120	ns
Propagation Delay to a Logical Clock to Output, tpd1	"1" from	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$			39	70	ns
Propagation Delay from Clear to Output, t _{pdR}		$V_{CC} = 5 \text{ oV}$ $T_A = 25^{\circ}\text{C}$			72	110	ns
Delay from Output Disable to I Impedance State (from Logical Level), t _{1H}		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$			18	50	ns
Delay from Output Disable to I Impedance State (from Logical Level), t _{OH}	3	V _{CC} = 5 0V T _A = 25°C			32	75	ns
Delay from Output Disable to Logical "1" Level (from High Impedance State), t _{H1}		V _{CC} = 5 0V T _A = 25°C			28	55	ns
Delay from Output Disable to Logical "O" Level (from High Impedance State), t _{HO}		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$			35	60	ns
Maximum Clock Frequency		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$		6	15		MHz
Input Data Setup Time, t _{SDATA}		V _{CC} = 5 0V T _A = 25°C			+5 7	+10	ns
Input Data Hold Time, t _{HDATA}		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$		10	+2		ns
Input Disable Setup Time, t _{S DIS}		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$			33	45	ns
Input Disable Hold Time, t _{H Dis}	6	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$			19	40	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM75L51 and across the 0° C to 70° C range for the DM85L51. All typicals are given for $V_{CC} = 5.0V$ and $T_{A} = 25^{\circ}$ C. Note 3: Only one output at a time should be shorted



mode of operation


The high impedance state occurs on all outputs of all devices except the four outputs of the one device selected (Figure 1). The result is that the selected device has a normal LPTTL low impedance output providing good capacitive drive capability and waveform integrity especially during the transition from a logical "0" to a logical "1". The other outputs are all in the "third-state" and take only a small amount of leakage current from the driving outputs. Since the logical "1" output current of the selected device is 5 times that of a normal Series 54L/74L output $(1.0 \text{ mA vs } 200 \mu\text{A})$, the output is easily able to supply that leakage current to as many as 45 connected devices and still retain enough drive for a full Series 54L/74L fanout of 10 at the end of the bus line (Figure 2).

A two-input NOR gate facilitates selection of the driving device through the use of only two 1 out of 5 decoders for as many as 64 DM75L51/DM85L51s (Figure 3)


A problem inherent in conventional D-type flip flops is that it is impossible to code the data input in such a way as to cause the flip flop to remain in Its present state when clocked. Because flexibility is not as great as with a J-K flip flop (and its J=0, K=0 state), to keep a D-type flip flop in its present state it is usually necessary to gate the clock, which increases the danger of false-clocking. The DM75L51/DM85L51 contains a gated input disable which does not disrupt clocking, but rather recirculates information from the Ω output to the D input. In this manner the flip flop does not change state and the possibility of false-clocking is eliminated.


The following logic levels control the device:


- Clocking occurs on the positive-going transition.
- Clearing is enabled by taking the input to a logical "1" level.
- Outputs are placed in the "third-state" if either of the two Output Disable inputs is taken to a logical "1" level.
- The flip flops will remain in their previous state when clocked so long as either of the two Data Input Disable inputs is taken to a logical "1" level.




switching time waveforms (con't)











ac test circuits



					INPUT COND	ITIONS				
AC TEST	OUTPUT DISABLE 1	OUTPUT DISABLE 2	CLOCK	DATA INPUT DISABLE	DATA INPUT DISABLE	INPUT D	INPUT C	INPUT B	INPUT A	CLEAR
t _{pd0}	GND	GND	See Note 1	GND	GND	See Note 2	See Note 2	See Note 2	See Note 2	GND
tpd1	GND	GND	See Note 1	GND	GND	See Note 2	See Note 2	See Note 2	See Note 2	GND
tpdR	GND	GND	GND	GND	GND	Vcc	Vcc	Vcc	Vcc	See Note 2
t _{1H}	See Note 3	See Note 3	See Note 2	GND	GND	Vcc	Vcc	V _{cc}	Vcc	GND
t _{oH}	See Note 3	See Note 3	GND	GND	GND	GND	GND	GND	GND	Vcc
t _{H1}	See Note 3	See Note 3	See Note 2	GND	GND	Vcc	Vcc	Vcc	Vcc	GND
t _{H0}	See Note 3	See Note 3	GND	GND	GND	GND	GND	GND	GND	Vcc
t _{S DATA}	GND	GND	See Note 1	GND	GND	See Note 2	See Note 2	See Note 2	See Note 2	GND
t _{H DATA}	GND	GND	See Note 1	GND	GND	See Note 2	See Note 2	See Note 2	See Note 2	GND
t _{S DIS}	GND	GND	See Note 1	See Note 3	See Note 3	See Note 2	See Note 2	See Note 2	See Note 2	GND
t _{H DIS}	GND	GND	See Note 1	See Note 3	See Note 3	See Note 2	See Note 2	See Note 2	See Note 2	GND
f _{clock}	GND	GND	See Note 7	GND	GND	See Note 2	See Note 2	See Note 2	See Note 2	GND

ac load circuit



Note 1	Pulse gen	PRR = 500	kHz, t _{oldto}	_{sk1} ≥ 200 n	ıs, t, = t _f =	15 ns

Note 3	Tie these inputs together, see ac switching time waveforms
Note 4	Includes jig and probe capacitance
	All display are 1N20CA or assumptions

Note 5 All diodes are 1N30l Note 6 Jig capacitance Note 7 Use 50% duty cycle

TEST	SWITCH S ₁	SWITCH S ₂	CL	
t _{pd0}	Closed	Closed	50 pF	
tpd1	Closed	Closed	50 pF	
tpdR	Closed	Closed	50 pF	
t _{1H}	Closed	Closed	5 pF	(See Note 6)
toH	Closed	Closed	5 pF	(See Note b)
t _{H1}	Open	Closed	50 pF	
t _{HO}	Closed	Open	50 pF	
t _{S DATA}	Closed	Clased	50 pF	
th DATA	Closed	Closed	50 pF	
t _{S DIS}	Closed	Closed	50 pF	
t _{H DIS}	Closed	Closed	50 pF	
f _{clack}	Closed	Closed	50 pF	



DM75L52/DM85L52 TRI-STATE® DM75L54/DM85L54 TRI-STATE

general description

The DM75L52/DM85L52 and DM75L54/DM85L54 are LPTTL TRI-STATE synchronous decade and binary counter/latch circuits respectively. The circuit consists of a counter made up of four edge-triggered J-K flip-flops.

The circuits logically combine the function of counters for frequency division, latches to hold the counter's information, and output buffer gates which allow active LPTTL outputs as well as the high impedance (3rd) state for output multiplexing of data.


decade counter/latch binary counter/latch

features

- Series 54L/74L compatible
- 38 mW typical power dissipation
- TRI-STATE outputs directly connectable for bus-line operation
- TRI-STATE outputs information may be latched
- 50 ns typical propagation delay
- Count mode and terminal count output are operable when the outputs are in the high impedance state or latch mode.
- Blanking capability with the DM75L52/ DM85L52
- Positive true logic


logic and connection diagram

Dual-In-Line and Flat Package



typical application

Multi-Stage Synchronous Counter with Visual Display



absolute maximum ratings (Note 1) operating conditions

			MIN	MAX	UNITS
Supply Voltage	8 0V	Supply Voltage (VCC)			
Input Voltage	5 5V	DM75L52/75L54	4.5	5 5	V
Output Voltage	5 5V	DM85L52/85L54	4.75	5.25	V
Storage Temperature Range	-65°C to 150°C	Temperature (T _A)			
Lead Temperature (Soldering, 10 sec)	300°C	DM75L52,DM75L54	-55	+125	°C
		DM85L52,DM85L54	0	70	°C

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage		2 4	13		V
Logical "0" Input Voltage			1 3	07	V
Logical "1" Output Voltage	I _{OUT} = -1 mA	2 4	2 7		V
Logical "1" Output Voltage – Terminal Count	I _{OUT} = -200 μA	2 4	28		V
Lange MOW On the Malana	DM75L52/DM75L54, I _{OUT} = 2 mA		0 15	03	V
Logical "0" Output Voltage	DM85L52/DM85L54, I _{OUT} = 3 2 mA		02	0 4	V
TI 10:	V _{OUT} = 24V			20	μΑ
Third State Output Current	V _{OUT} = 0 3V			-40	μΑ
Logical "1" Input Current	V _{IN} = 24V		<2	20	μΑ
"CET"	V _{IN} = 5 5V		<20	200	μΑ
	V _{IN} = 2 4V		<1	10	μΑ
"Other Inputs"	V _{IN} = 5 5V		<10	100	μΑ
Logical "0" Input Current					
"CET"	V _{IN} = 0 3V	i	-240	-360	μΑ
"Other Inputs"	V _{IN} = 0 3V		-120	-180	μΑ
Output Short Circuit Current (Note 3)	V _{OUT} = 0V	-3	-8	-15	mA
Supply Current - (Each Device) I _{CC} (Max)			7 6	13 0	mA
Propagation Delay to a Logical "0" from Clock to any Output, t _{pd0}	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}$		75	150	ns
Propagation Delay to a Logical "1" from Clock to any Output, t _{pd1}	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}$		115	220	ns
Propagation Delay from TE to Output, t _{pd (TE)}	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}$		90	160	ns
Delay from Output Disable to High Impedance State (from Logical "1" Level), t _{1H}	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}$		8	15	ns
Delay from Output Disable to High Impedance State (from Logical "0" Level), t _{OH}	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}$		57	105	ns
Delay from Output Disable to Logical "1" Level (from High Impedance State), t _{H1}	V _{CC} = 5 0V, T _A = 25°C		75	150	ns
Delay from Output Disable to Logical "0" Level (from High Impedance State), t _{H0}	V _{CC} = 5 0V, T _A = 25°C		90	150	ns
Maximum Clock Frequency	V _{CC} = 5 0V, T _A = 25°C	6	11		MHz

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range for the DM75L52, DM75L54 and across the $0^{\circ}C$ to $70^{\circ}C$ range for the DM85L52, DM85L54 All typicals are given for V_{CC} = 5 0V and T_{A} = $25^{\circ}C$

Note 3: Only one output at a time should be shorted

mode of operation

When the Transfer Enable (TE) is at a logical "1" level the data transfer paths between the counter outputs and the output buffer gates are maintained. When the Transfer Enable is at a logical "0" level, the data transfer paths are inhibited, and the state of the output buffer gates are locked in by the latches. The counter and Terminal Count (TC) output remain operable during this time.

Asynchronous Clear (CL) resets the counter to

Asynchronous Preset (PRE) sets the counter to 1111. The 1111 state may be used in the DM75L52/DM85L52 for blanking out leading zeroes in visual displays. The next clock pulse will advance the DM75L52/DM85L52 to 0001 which denotes the first count of the blanked zero. The next clock pulse will advance the DM75L54/DM85L54 to 0000.

The Terminal Count (TC) output is active high when the counters are at terminal count and the CET is high. The Terminal Count logic equations

DM75L52/DM85L52 TC = CET·A· \overline{B} · \overline{C} ·D DM75L54/DM85L54 TC = CET·A·B·C·D

The following logic levels control the device:

The counters changes state on the positivegoing transition of the clock.

- Clearing or presetting is enabled by taking the respective input to a logical "1" level.
- To enable the count mode both CET and CEP inputs must be at a logical "1" level.
- To latch the outputs the Transfer Enable (TE) input must be taken to the logical "0" level.
- To place the TRI-STATE outputs into the "third-state" either of the Output Disable (OD) inputs must be taken to the logical "1" level.

The clock input must be high during the high to low transition of CEP and/or CET for correct logic operation. The CEP and CET inputs may be used in a high speed look ahead technique (see application).

Counter stages can be cascaded as shown above to provide multiple stage BCD or Binary synchronous counting by using the DM75L52/DM85L52 or the DM75L54/DM85L54 respectively. With a Terminal Count (TC) fan out of ten the above scheme allows eleven stages to operate at the maximum frequency equivalent to a two stage counter.

The characters displayed can be held with a low level on the strobe line while the counters can continue counting. The display can be updated by applying a positive pulse to the strobe line.

logic tables

FUNCTION TABLE

	INPUTS								OUT	PUTS	
OD1	OD2	CEP	CET	CLEAR	PRESET	TE	Α	В	С	D	TC
1	Х	х	×	×	×	х	"High	Impe	danc	e State"	
×	1	х	×	×	×	Х	"High	Impe	dance	e State"	٠
0	0	х	×	1	l x	1	0	0	0	0	0
0	0	х	×	0	1	- 1	- 1	1	1	1	
0	0	х	×	Х	×	0	1	LA.	TCH		*
0	0	1	1	0	0	- 1	ĺ	co	UNT		٠

^{*}Function of the count sequence


DM75L52/DM85L52 DECADE COUNT SEQUENCE

	OUTPUTS						
COUNT	Α	В	c	۵	TC		
0	0	0	0	0	0		
1	1	0	0	0	0		
2	0	1	0	0	0		
3	1	1	0	0	0		
4	0	0	1	0	0		
5	1	0	1	0	0		
6	0	1	1	0	0		
7	1	1	1	0	0		
8	0	0	0	1	0		
9	1	0	0	1	1		
**If Preset Applied							
Next	1	l۱	1 1	1	0		
Count	1	0	Ó	0	ō		

^{**}The 1111 state may be used in conjunction with certain decoder/drivers i.e., DM5446, DM5447 and DM5448 for blanking leading zeroes

DM75L54/DM85L54 BINARY COUNT SEQUENCE

		OUTPUTS						
COUNT	A	В	С	۵	TC			
0	0	0	0	0	0			
1	1	0	0 0 0	0	0			
2	0	1	0	0	0			
2	1	. 1	0	0	0			
4	0	0	1	0	0			
5	1	0	1	0	0			
6	0	1	1	0 0	0			
7	1	1	1	0	0			
8	1 0	0	0	1	0			
9	1	0	0	1	0			
10	0	1	0	1	0			
11	1	1	0	1	0			
12	0	0	1	1	0			
13		0	1	1	0			
14	1	1	1	1	0			
15	1	1	1	1	1			



ac test circuit





FIGURE 1

	INPUT CONDITIONS								
TEST	OD1	OD2	CET	CEP	CLEAR	PRESET	СР	TRANSFER ENABLE	
t _{pd0}	GND	GND	Vcc	V _{cc}	GND	GND	See Note 1	V _{cc}	
t _{pd1}	GND	GND	Vcc	Vcc	GND	GND	See Note 1	V _{cc}	
t _{pd(TE)}	GND	GND	Vcc	Vcc	GND	GND	See Note 1	See Note 2	
t _{1H}	See Note 4	See Note 4	GND	GND	GND	Vcc	GND	Vcc	
t _{oH}	See Note 4	See Note 4	GND	GND	Vcc	GND	GND	V _{cc}	
t _{H1}	See Note 4	See Note 4	GND	GND	GND	Vcc	GND	Vcc	
t _{H0}	See Note 4	See Note 4	GND	GND	Vcc	GND	GND	Vcc	
fcLock	GND	GND	V _{cc}	V _{cc}	GND	GND	See Note 9	V _{cc}	

TABLE 1

ac load circuit



TEST	SWITCH S1	SWITCH S2	CL
t _{pd0}	Closed	Closed	50 pF
t _{pd1}	Closed	Closed	50 pF
t _{pd(TE)}	Closed	Closed	50 pF
t _{1H}	Closed	Closed	50 pF (See Note 8)
t _{OH}	Closed	Closed	50 pF (See Note 8)
t _{H1}	Open	Closed	50 pF
t _{HO}	Closed	Open	50 pF
f _{clock}	Closed	Closed	50 pF

FIGURE 2

- Note 1 Pulse gen PRR < 1 MHz, t, < 15 ns, t, < 5 ns, t_located > 200 ns

 Note 2 See switching time waveforms

 Note 3 Apply V_{CC} momentarily to clear input then ground, enter 9 clock pulses for DM75L52/DM85L52 or 15 clock pulses for DM75L54/DM85L54 leaving the clock high on the last clock pulse

 Note 4 The three inputs together, see switching time waveforms


 Note 1 Includes pic parastrace:

 Note 6 All diodes are FD100 or equivalent

 Note 7 Open switch 33 for t_potrc), t_potrtCb.

 Note 8 Jig capastrace

 Note 9 (_{dooks} use 50% duty cycle





DM76L75/DM86L75 low power presettable decade counter DM76L76/DM86L76 low power presettable binary counter

general description

The DM76L75/DM86L75 and DM76L76/DM86L76 are synchronous up decade and binary counters respectively. They have synchronous parallel load capability, overriding asynchronous master reset, terminal count and carry look-ahead logic for high speed multi-decade operation.

The counters are synchronous, with the counter outputs changing state after the logical "0" to logical "1" transition of the clock. When the parallel enable input is low, the parallel inputs determine the next state of the counter synchronously with the clock.

Mode selection is accomplished as shown in the table below. However the transition of C_{EP} or C_{ET} from logical "1" to logical "0" or of $\overline{\text{PE}}$ from logical "0" to logical "1" may only be done with CP in the logical "1" state.

A logical "0" level on $\overline{\text{MR}}$ will reset all outputs to logical "0".


The purpose of the C_{EP} and C_{ET} inputs and the T_{C} output is to provide for a fast propagation delay when cascading several decades (shown below).

Operation can best be understood by realizing that in order for counting to occur both C_{EP} and C_{ET} must be at logical "1" levels. In addition the T_{C} output is a logical "1" only when a counter is at its maximum count (9 for the DM76L75/DM86L7 ; and 15 for the DM76L76/DM86L76) and when the C_{ET} input is at a logical "1" level. Therefore if counters are connected as shown, a more significant counter stage cannot be clocked until all previous counters are at their maximum count. The reason for the feedforward connection from the least significant counter to all C_{EP} inputs is that no counter needs to wait for a ripple from the previous counter when the least significant counter changes from a maximum count to zero.


features

- 32 mW typical power
- 13 MHz typical count frequency
- Series 54L/74L compatible
- Pin compatible with 93L10, 93L16

logic and connection diagrams



Note Dotted line portions applicable to DM76L75/DM86L75 only



absolute maximum ratings (Note 1)

 Supply Voltage
 8V

 Input Voltage
 5.5V

 Output Voltage
 5.5V

Operating Temperature Range

 $\begin{array}{ccc} DM76L75, DM76L76 & -55^{\circ}\text{C to } +125^{\circ}\text{C} \\ DM86L75, DM86L76 & 0^{\circ}\text{C to } +70^{\circ}\text{C} \\ \text{Storage Temperature Range} & -65^{\circ}\text{C to } +150^{\circ}\text{C} \\ \end{array}$

Lead Temperature (Soldering, 10 sec)

300°C

electrical characteristics (Note 2)

PARAMETER		COND	ITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM76L75/76	V _{CC} = 4 5V		2 0	13		V
	DM86L75/76	V _{CC} = 4 75V					
Logical "0" Input Voltage	DM76L75/76 DM86L75/76	V _{CC} = 4 5V V _{CC} = 4 75V			13	07	V
Logical "1" Output Voltage	DM76L75/76 DM86L75/76	V _{CC} = 4 5V V _{CC} = 4 75V	$I_{OUT} = -200 \mu\text{A}$	2.4	3 1		v
Logical "0" Output Voltage	DM76L75/76 DM86L75/76	V _{CC} = 4 5V V _{CC} = 4 75V	I _{OUT} = 2 0 mA		0 2 0 2	03 04	v v
Logical "1" Input Current All Inputs Except C _{ET}	DM76L75/76 DM86L75/76	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 2 4V V _{IN} = 5 5V			10 100	μ Α μ Α
C _{ET}	DM76L75/76 DM86L75/76	V _{CC} = 5 5V V _{CC} = 5 25V	$V_{IN} = 24V$ $V_{IN} = 55V$			20 200	μA μA
Logical "0" Input Current All Inputs Except C _{ET}	DM76L75/76 DM86L75/76	V _{CC} = 5 5V V _{CC} = 5 25V	$V_{IN} = 0.3V$ $V_{IN} = 0.4V$		-100	-180	μΑ
C_{ET}	DM76L75/76 DM86L75/76	V _{CC} = 5 5V V _{CC} = 5 25V	$V_{IN} = 0.3V$ $V_{IN} = 0.4V$		-200	-360	μΑ
Output Short Circuit Current (Note 3)	DM76L75/76 DM86L75/76	V _{CC} = 5 5V V _{CC} = 5 25V		-3	-9	-15	mA
Supply Current	DM76L75/76 DM86L75/76	V _{CC} = 5 5V V _{CC} = 5 25V			65	9	mA
Propagation Delays Clock to Any Q Output							
	t _{pd0} t _{pd1}				65 45	110 75	ns ns
Clock to T _C Output	pui						
515511 15 1 C 521pat	t _{pd0}				85	140	ns
	t _{pd1}				70	115	ns
C _{ET} to T _C Output	t _{pd0}				35 35	60 60	ns ns
t _s (CE) t _r (CE)		Setup Time CE Release Time CE	!		40 50	65 80	ns ns
t _s t _r		Setup Time P In Release Time P			15 15	30 30	ns ns
t _s (PE) t _r (PE)		Setup Time Para Release Time Pa			40 40	65 65	ns ns
Count Frequency				6	13		MHz
Clock Pulse Width		`		60	25		ns
Reset Pulse Width				80	30	1	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the –55°C to +125°C temperature range for the DM76L75 and DM76L76 and across the 0°C to 70°C range for the DM86L75 and DM86L76. All typicals are given for V_{CC} = 5 0V and T_A = 25°C.

mode selection

PE	CE	MODE
1	1	Count
1	0	No Change
0	×	Preset

cascading counters






DM88L12 TTL-MOS hex inverter/interface gate


general description

The DM88L12 is a low power TTL to MOS hex inverter element. The outputs may be "pulled up" to +14V in the logical "1" state, thus providing guaranteed interface between TTL and MOS logic levels. The gate may also be operated with V_{CC}

levels up to +14V without resistive pull-ups at the outputs and still providing a guaranteed logical "1" level of V_{CC} - 2.2V with an output current of $-200 \mu A$.


schematic and connection diagrams






typical applications

TTL Interface to MOS ROM Without Resistive Pull-Up



TTL Interface to MOS ROM With Resistive Pull-Up



ac test circuits





Figure 1 Figure 2

switching time waveforms



absolute maximum rat	tings (Note 1)	operating	conditions		
			MIN	MAX	UNITS
Supply Voltage	15V	Supply Voltage			
Input Voltage	5 5 V	DM78L12	4.5	5.5	V
Output Voltage	15V	DM88L12	4 75	5.25	V
Storage Temperature Range	-65°C to +150°C	Temperature			
Lead Temperature (Soldering, 10 sec)	300° C	DM78L12	55	125	°C
3.		DM88L12	0	70	°C

electrical characteristics (Note 2)

PARÂMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 14 0V V _{CC} = Min	2 0 2 0	1.3 1 3		V V
Logical "0" Input Voltage	V _{CC} = 14 0V V _{CC} = Min		13 13	0 7 0 7	v v
Logical "1" Output Voltage	$V_{CC} = 14 \ 0V V_{IN} = 0 \ 7V \qquad I_{OUT} = -200 \ \mu A$ $V_{CC} = M_{IN} \qquad V_{IN} = 0 \ 7V \qquad I_{OUT} = +200 \ \mu A$	11 8 14 5	12 0 15 0		v v
Logical "0" Output Voltage	$V_{CC} = 14 \text{ 0V}$ $V_{IN} = 2.0V$ $I_{OUT} = 12 \text{ mA}$ $V_{CC} = \text{Min}$ $V_{IN} = 2 \text{ 0V}$ $I_{OUT} = 3 \text{ 2 mA}$		05 02	1 0 0 4	v v
Logical "1" Input Current	$V_{CC} = 14 \ 0V $ $V_{IN} = 2 \ 4V$ $V_{CC} = Max$ $V_{IN} = 2 \ 4V$		<1 <1	20 10	μ Α μ Α
	$V_{CC} = 14 \ 0V V_{IN} = 5 \ 5V$ $V_{CC} = Max V_{IN} = 5 \ 5V$	-	<1 <1	100 100	μ Α μ Α
Logical "0" Input Current	$V_{CC} = 14 \ 0V $ $V_{IN} = 0 \ 4V$ $V_{CC} = Max$ $V_{IN} = 0 \ 4V$		-320 -100	-500 -180	μΑ μΑ
Output Short Circuit Current (Note 3)	$V_{CC} = 14 \text{ 0V}$ $V_{OUT} = 0V$ $V_{CC} = \text{Max}$ $V_{OUT} = 0V$	-10 -3	-25 -8	-50 -15	mA mA
Supply Current — Logical "1" (Each Inverter)	$V_{CC} = 14 \text{ 0V} V_{IN} = 0V$ $V_{CC} = \text{Max} V_{IN} = 0V$		0 32 0 11	0 50 0 16	mA mA
Logical "0" •	$V_{CC} = 14 \text{ 0V}$ $V_{IN} = 5 25V$ $V_{CC} = \text{Max}$ $V_{IN} = 5.25V$		10 03	15 05	mA mA
Propagation Delay to a Logical ''0'' from Input to Output, t _{pd0}	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$ See Figure 2		27	45	ns
Propagation Delay to a Logical ''0'' from Input to Output, t _{pd0}	$V_{CC} = 14.0V$ $T_A = 25^{\circ}C$ See Figure 1		11	20	ns
Propagation Delay to a Logical ''1'' from Input to Output, t _{pd1} (Note 4)	$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$ See Figure 2		79	100	ns
Propagation Delay to a Logical ''1'' from Input to Output, t _{pd1}	$V_{CC} = 14 \text{ OV}$ $T_A = 25^{\circ}\text{C}$ See Figure 1		34	55	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation

Note 2: Unless otherwise specified min/max limits apply across the -55° C to +125°C temperature range for the DM78L12 and across the 0°C to +70°C range for the DM88L12. All typicals are given for V_{CC} = 5.0V and T_A = 25°C, or for V_{CC} = 14.0V and T_A = 25°C.

Note 3: Only one output at a time should be shorted.

Note 4: t pd1 for $V_{CC} = 5.0V$ is dependent upon the resistance and capacitance used.





Series 74S

REFERENCE

The following table references all Physical Dimension Drawings for the devices in this section. For Order Numbers, see below * Refer to the alpha-numerical index at the front of this catalog for complete device title and function. Packages (pages I thru VI) are in the back of the catalog.

DATA SHE	ETS					PACK	AGES						1	VE-	1	ST
Devices	Pq.	Molded I	DIP (N)	Cavity DIP (D)(J)		Flat Fack (F)(W)		Metal Can (G)(H)			FO	RMS	CIRCUITS			
Devices	· y.	Fig.	Pg.	Fıg.	Pg.	Type	Fig.	Pg.	Type	Fig.	Pg.	Type	Fig.	Pg.	Fig.	Pg
DM74S00	4-1	3	II													
DM74S03	4-1	3	II				l			l			1		1	
DM74S04	4-1	3	II												l	
DM74S05	4-1	3	II				l								1	
DM74S10	4-1	3	II												ļ	
DM74S11	4-1	3	H							l			l		l	
DM74S15	4-1	3	II							İ			l		1	
DM74S20	4-1	3	H				l								1	
DM74S22	4-1	3	H													
DM74S40	4-1	3	H				1			ĺ			i		l	
DM74S64	4-1	3	II													
DM74S65	4-1	3	II				1									
DM74S74	4-1	3	H													
DM74S86	4-5	3	II										ĺ		ĺ	
DM74S112	4-1	5	H												1	
DM74S113	4-1	3	H													
DM74S114	4-1	3	H												ł	
DM74S135	4-5	5	H										[[
DM74S140	4-1	3	H													
DM74S151	4-7	5	H													
DM74S251	4-7	5	П							ŀ]		l	
DM74S153	4-7	5	II													
DM74S253	4-7	5	H												1	
DM74S157	4-7	5	II							1					l	
DM74S257	4-7	5	H												l	
DM74S158	4-7	5	H										l		l	
DM74S258	4-7	5	H							I			l		l	

^{*}Order Numbers use Device No suffixed with package letter, i.e. DM74S00N

	~		
		,	



Series 74S


series DM74S schottky-clamped transistor-transistor logic general description

The gates, inverters, buffers and flip flops in the DM74S series are ultra-high speed versions of the similarly numbered devices in National's standard series 54/74 family. They can be used in combination with series 54/74 circuits whenever the absolute minimum propagation delays are required.

features

■ Typical gate delay of 3 ns

- Higher source and sink currents than standard TTI
- Fanout of 10 series DM74S loads or 12 standard series 54/74 loads
- Compatible with all series 54/74 families
- Pin identical to lower speed devices
- 19 mW typical power dissipation



absolute maximum ratings

Operating Free-Air Temperature Range Storage Temperature Range

Supply Voltage, V_{CC}

Interemitter Voltage

Input Voltage

7V 5.5V 5.5V 0°C to 70°C -65°C to 150°C

operating conditions (Note 1)

 MIN
 NOM
 MAX

 Supply Voltage, VCC
 4.75
 5.0
 5.25

 Operating Free-Air Temperature Range
 0° C
 25° C
 70° C

high speed gates, buffers and line drivers dc electrical characteristics (V_{CC} = +5V, T_A = 25 $^{\circ}$ C)

over operating free-air temperature range (unless otherwise noted)

SYMBOLS	PARAMETER	CONDITIONS (Note 1)	MIN	TYP (Note 2)	MAX	UNI
DM74S00, DM	M74\$04, DM74\$10, DM74\$20					
V _{IH}	High-Level Input Voltage		2			V
V _{IL}	Low-Level Input Voltage				08	v
V _i	Input Clamp Voltage	V _{CC} = Min, I _I = -18 mA		l	-1 2	v
V _{он}	High Level Output Voltage	V _{CC} = Min, V _{IL} = 0 8V, I _{OH} = -1mA	27	34		v
V _{OL}	Low-Level Output Voltage	V _{CC} = Min, V _{IH} = 2V, I _{OL} = 20 mA			0.5	v
I ₁	Input Current at Maximum Input Voltage	V _{CC} Max, V _I = 55V			1	m/
I _H	High-Level Input Current (Each Input)	V _{CC} = Max, V _I = 2 7V			50	μΑ
l _{ic}	Low-Level Input Current (Each Input)	V _{CC} = Max, V _I = 0 5V			-2	m/
los	Short-Circuit Output Current (Note 3)	V _{CC} = Max	-40		-100	m/
1ссн	Supply Current, High-Level Output (Average Per Gate)	Vcc = Max, All Inputs at 0V		25	4	m/
IccL	Supply Current, Low-Level Output (Average Per Gate)	V _{CC} = Max, All Inputs at 5V		5	9	m/
DM74803 DI	M74\$05, DM74\$22			L		L
V _{IH}	High Level Input Voltage	T	2	I		V
٧,١,	Low Level Input Voltage				0.8	Ιv
ν,	Input Clamp Voltage	Vcc = Min, I ₁ = -18 mA			-12	Ιv
V _{OH}	High Level Output Current	V _{CC} = Min, V _{IL} = 0 8V, V _{OH} = 5 5V			250	μΑ
VoL	Low-Level Output Voltage	V _{CC} = Min, V _{IH} = 2V,			0.5	v
- 1,	Input Current at Maximum Input Voltage	V _{CC} = Max, V _I = 5 5V			1	m/
l _H	High-Level Input Current (Each Input)	V _{C.C.} = Max, V ₁ = 2.7V			50	μА
I _{IL}	Low Level Input Current (Each Input)	V _{CC} = Max, V _I = 0.5V			-2	m/
Icch	Supply Current, High Level Output (Average Per Gate)	V _{CC} = Max, All Inputs at 0V		15	3 3	m/
Iccl	Supply Current, Low Level Output (Average Per Gate)	V _{CC} = Max, All Inputs at 5V		5	9	m/
DM74S40, DI	M74\$140			L	L	L
V _{IH}	High Level Input Voltage	1	1	2	I	V
VIL	Low-Level Input Voltage		- 1	1	0.8	l v
V,	Input Clamp Voltage	V _{CC} = Min, I ₁ = -18 mA			-12	V
.,	High Level Output Voltage	V _{CC} = Min, V _{IL} = 0 8V, t _{OH} = -3 mA	2 7	3 4		v
V _{OH}	riigii Eevel Gutpot vortaye	$V_{CC} = Min, V_1 = 0.5V,$ $(R_0 = 50 \Omega \text{ to GND, DM74S140})$	2			v
VoL	Low Level Output Voltage	V _{CC} = Min, V _{IH} = 2V, I _{OL} = 60 mA			0.5	٧
1,	Input Current at Maximum Input Voltage	V _{CC} = Max, V _I = 5 5V	- 1		1	m/
I _{IM}	High-Level Input Current (Each Input)	V _{CC} = Max, V _I = 2 7V	- [l	100	μΑ
l _{IL}	Low-Level Input Current (Each Input)	V _{CC} = Max, V _I = 05V	1		−4	m/
los	Short-Circuit Output Current	V _{CC} = Max	-50	1	-225	m/
Ісен	Supply Current, High-Level Output (Average Per Gate)	V _{CC} = Max, All Inputs at 0V	- 1	5	9	m/
I _{CCL}	Supply Current, Low-Level Output (Average Per Gate)	V _{CC} = Max, All Inputs at 5V	ı	125	22	mA

ac switching characteristics ($V_{CC} = +5V$, $T_A = 25^{\circ}C$)

SYMBOLS	PARAMETER	CONDITIONS (Note 1)	MIN	TYP (Note 2)	MAX	UNIT				
DM74800, DM	DM74800, DM74804, DM74810, DM74820									
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	C_L = 15 pF, R_L = 280 Ω C_L = 50 pF, R_L = 280 Ω	2	3 4 5	4 5	ns				
t _{PHL}	Propagation Delay Time, High to Low Level Output	C_L = 15 pF, R_L = 280 Ω C_L = 50 pF, R_L = 280 Ω	2	3 5	5	ns				
DM74803, DN	DM74S03, DM74S05, DM74S22									
t _{PHL}	Propagation Delay Time, Low to High Level Output	C_L = 15 pF, R_L = 280 Ω C_L = 50 pF, R_L = 280 Ω	2	5 7 5	7 5	ns				
t _{PHL}	Propagation Delay Time, High-to Low Level Output	C_L = 15 pF, R_L = 280 Ω C_L = 50 pF, R_L = 280 Ω	2	4 5 7	7	ns				
DM74840, DN	M74S140									
t _{PHL}	Propagation Delay Time, Low to High Level Output	C_L = 50 pF, R_L = 93 Ω C_L = 150 pF, R_L = 93 Ω	2	4 6	6 5	ns ns				
t _{PHL}	Propagation Delay Time, High to Low Level Output	$C_L = 50 \text{ pF}, R_L = 93 \Omega$ $C_L = 150 \text{ pF}, R_L = 93 \Omega$	2	4 6	65	ns ns				

Note 1: For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions.

Note 2: All typical values are at V_{CC} = 5V, T_A = 25°C.

Note 3: Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

ultra high speed schottky TTL flip-flops dc electrical characteristics (V_{cc} = +5V, T_A = 25°C)

		· · · · · · · · · · · · · · · · ·							
SYMBOLS	PARAMETER	CONDITIONS (Note	1)		MIN	TYP (Note 2)	MAX	UNIT
DM74S74									
V _{IH}	High-Level Input Voltage				2				V
V _{IL}	Low-Level Input Voltage							08	V
V _i	Input Clamp Voltage	V _{CC} = Min, I ₁ = -18 mA		ı		ĺ		-12	V
V _{он}	High-Level Output Voltage	V _{CC} = M _I n, V _{IH} = 2V, V _{IL} = 08, I _{OH} = -1 mA			2 7	3	3 4		v
Vol	Low-Level Output Voltage	V _{CC} = M _I n, V _{IH} = 2V, V _{IL} = 08, t _{OL} = 20 mA						05	V
l _i	Input Current at Maximum Input Voltage	V _{CC} = Max, V _I = 5 5V						1	mA
I _{IH}	High Level Input Current		nput ck or Pres ar	set				50 100 150	μΑ
I, <u>L</u>	Low-Level Input Current		nput ck or Pres ar	set				-2 -4 -6	mA
los	Short-Circuit Output Current (Note 3)	V _{CC} = Max		l	-40			-100	mA
lcc	Supply Current	V _{CC} = Max, (Note 4)				30)	50	mA
DM74\$112				•					
V _{IH}	High Level Input Voltage				2				V
V _{IL}	Low-Level Input Voltage			i				0.8	V
V _i	Input Clamp Voltage	V _{CC} = M _{IN} , I _I = -18 mA		J				-12	V
V _{он}	High-Level Output Voltage	V _{CC} = Min, V _{IH} = 2V, V _{IL} = 0 8V, I _{OH} = -1 mA			2 7	3	14		V
V _{OL}	Low-Level Output Voltage	V _{CC} = Min, V _{IH} = 2V, V _{IL} = 0 8V, I _{OL} = 20 mA						05	v
t,	Input Current at Maximum Input Voltage	V _{CC} = Max, V ₁ = 5 5V		ŀ				1	mA
l _{in}	High Level Input Current	V _{CC} = Max, J or K ing V ₁ = 2 7V Clock, Pro		lear				50 100	μΑ
l _{IL}	Low-Level Input Current	V _{CC} = Max, J or K Inj V _I = 0 5V Clock Preset or						-1 6 -4 -7	mA
los	Short Circuit Output Current (Note 3)	V _{CC} = Max,			-40			-100	mA
lcc	Supply Current	V _{CC} = Max, (Note 4)				30)	50	mA
				DM74S	113		DM74S	114	
SYMBOLS	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	TYP	MAX	UNIT
V _{IH}	High Level Input Voltage		2			2			V
VIL	Low Level input Voltage		1	1	0.8			08	V
V _i	Input Clamp Voltage	V _{CC} = Min, I ₁ = -18 mA	1	i	-12			-12	v
V _{OH}	High Level Output Voltage	V _{CC} = Min, V _{IH} = 2V, V _{IL} = 0 8V, I _{OH} = -1 mA	2 7	3 4		2 7	34		v
V _{OL}	Low Level Output Voltage	V _{CC} = Min, V _{IH} = 2V, V _{IL} = 0 8V, I _{OL} = 20 mA			05			05	v
I ₁	Input Current at Maximum Input Voltage	V _{CC} = Max, V _I = 55V	ł	ŀ	1		l	1	mA :
I _{IH}	High-Level Input Current	J or K input V _{CC} = Max, Clock V ₁ = 2 7V Preset Clear			50 100 100			50 200 100 200	μΑ
I _{IL}	Low-Level Input Current	$V_{CC} = \text{Max}, \qquad \qquad \text{J or K Input} \\ V_{CC} = \text{Max}, \qquad \qquad \text{Clock} \\ V_{I} = 0.5V \qquad \qquad \text{Preset} \\ \text{Clear}$			-1 6 -4 -7			-1 6 -8 -7 -14	mA
Ios	Short Circuit Output Current (Note 3)	V _{CC} = Max	-40		-100	-40		-100	mA
Icc	Supply Current	V _{CC} = Max, (Note 4)	l	30	50		30	50	mA

Note 1 For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions Note 2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$ Note 3. Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second Note 4. I_{CC} is measured with outputs open, clock grounded, and J, K, preset, and clear at 4.5V

ac switching characteristics ($V_{CC} = +5V$, $T_A = 25^{\circ}C$)

SYMBOLS	PARAMETER	CONDITIONS (Note 1)	MIN	TYP (Note 2)	MAX	UNIT
DM74874						
f _{max}	Maximum Clock Frequency		75	110		MHz
t _{PLH}	Propagation Delay Time, Low to High Level Output, From Clear or Preset	C _L = 15 pF, R _L = 280 Ω		4	6	ns
t _{PHL}	Propagation Delay Time, High to Low-Level Output, Froni Clear or Preset (Clock Low)		l l	5	8	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output, From Clock			6	9	ns
t _{PHL}	Clock Propagation Delay Time, High-to-Low-Level Output, From Clock			6	9	ns
DM74S112, D	DM74S113, DM74S114					
f _{MAX}	Maximum Clock Frequency		80	125		MHz
t _{PLH}	Propagation Delay Time, Low-to High-Level Output From Clear or Preset		2	4	7	ns
t _{PHL}	Propagation Delay Time, High-to-Low-Level Output, From Clear or Preset	C _L = 15 pF, R _L = 280 Ω	2	5	7	ns
t _{РLН}	Propagation Delay Time, Low-to High-Level Output, From Clock	· ·	2	4	7	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output, From Clock		2	5	7	ns

ultra high speed AND/AND-OR-INVERT gates

dc electrical characteristics (V_{CC} = +5V, T_A = 25°C)

SYMBOLS	PARAMETER	CONDITION		DM74S	11		DM74815		UNIT
SYMBOLS	PARAMETER	CONDITION	MIN	TYP	MAX	MIN	TYP	MAX	UNII
V _{IH}	High Level Input Voltage		2			2			٧
VIL	Low-Level Input Voltage				0.8			0.8	٧
٧,	Input Clamp Voltage	V _{CC} = Min, I _I = -18 mA	1		-1 2			-1 2	V
V _{он}	High Level Output Voltage	V _{CC} = Min, V _{IH} = 2V, I _{OH} = -1 mA	27	34					v
Іон	High-Level Output Current	V _{CC} = Min, V _{IH} = 2V, V _{OH} = 55V	-					250	μΑ
VoL	Low Level Output Voltage	V _{CC} = Min, V _{IL} = 0 8V, I _{OL} = 20 mA			05			05	v
1,	Input Current at Maximum Input Voltage	V _{CC} = Max, V _I = 55V			1			1	mΑ
l _{iH}	High Level Input Current (Each Input)	V _{CC} = Max, V _I = 2 7V	1		50			50	μΑ
I _{IL}	Low Level Input Current (Each Input)	V _{CC} = Max, V ₁ = 0 5V			-2			-2	mΑ
los	Short Circuit Output Current (Note 3)	V _{CC} = Max	-40		-100				mΑ
Гссн	Supply Current High Level Output (Average Per Gate)	V _{CC} = Max, All Inputs at 5V		4 5	8		35	65	mA
IccL	Supply Current, Low-Level Output (Average Per Gate)	V _{CC} = Max, All Inputs at 0V		8	14		8	14	mA
				DM74S6	4	С	M74S65		
SYMBOLS	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{IH}	High Level Input Voltage		2			2			V
VIL	Low Level Input Voltage		-	1	08			08	V
v,	Input Clamp Voltage	V _{CC} = Min, I ₁ = -18 mA			-12			-12	V
V _{он}	High-Level Output Voltage	V _{CC} = Min, V _{IH} = 0 8V, I _{OH} = -1 mA	2 7	3 4					v
Іон	High Level Output Current	V _{CC} = Min, V _{IH} = 0 8V, V _{OH} = 5 5V						250	μА
VoL	Low-Level Output Voltage	V _{CC} = Min, V _{IL} = 2V, I _{OL} = 20 mA			0.5			0 5	v
t _i	Input Current at Maximum Input Voltage	V _{CC} = Max, V ₁ = 55V		1	1		l	1	mA
I _{IH}	High-Level Input Current (Each Input)	V _{CC} = Max, V ₁ = 2 7V			50	l		50	μΑ
I _{IL}	Low Level Input Current (Each Input)	V _{CC} = Max, V ₁ = 05V			-2		l	-2	mA
los	Short Circuit Output Current (Note 3)	V _{CC} = Max	-40		-100				mA
Гссн	Supply Current, High-Level Output	V _{CC} = Max, (Note 5)		7	12 5		6	11	mA
Iccl	Supply Current, Low-Level Output	V _{CC} = Max, (Note 6)	- 1	8.5	16	1	8.5	16	mA.

ac switching characteristics (V_{CC} = +5V, T_A = 25°C)

SYMBOLS	PARAMETER	CONDITION DM74S11 DM74S15			;				
SYMBOLS	PARAMETER	CONDITION	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t _{РLН}	Propagation Delay Time, Low to High Level Output	C _L = 15 pF, R _L = 280 Ω C _L = 50 pF, R _L = 280 Ω	2 5	4 5 6	7	2 5	5 5 8 5	8 5	ns ns
^t PHL	Propagation Delay Time, High to Low Level Output	C _L = 15 pF, R _L = 280 Ω C _L = 50 pF, R _L = 280 Ω	2 5	5 7 5	7 5	25	6 8	9	ns ns
SYMBOLS	PARAMETER	CONDITIONS		DM74S64	1		DM74S6	5	UNIT
STWIDULS									
	Tanaveren	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONIT
t _{PLH}	Propagation Delay Time, Low to High Level Output	C _L = 15 pF, R _L = 280 Ω C _L = 50 pF, R _L = 280 Ω	MIN 2	3 5 5	MAX 55	MIN 2	TYP 5 8	MAX 7 5	ns ns

- Note 1 For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions
- Note 2 All typical values are at V_{CC} = 5V, T_A = 25°C
- Note 3 Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second
- Note 4 | I_{CC} is measured with outputs open, clock grounded, and J, K, preset, and clear at 4 5V
- Note 5 I CCH is measured with all inputs grounded, and the outputs open
- Note 6 TCCL is measured with all inputs of one gate at 5V, the remaining inputs grounded, and the outputs open

switching time waveforms



Note 1 The pulse generator has the following characte PRR = 1 MHz Duty Cycle = 50% Z_{OUT} > 50% Note 2 C_L includes probe and jig capacitance

Series 74S

DM74S86(SN74S86) Schottky quad EXCLUSIVE-OR gate DM74S135(SN74S135) Schottky quad EXCLUSIVE-OR/NOR gate

general description

The DM74S86 and DM74S135 are quad-two input EXCLUSIVE-OR gates designed for ultra high speed, high performance systems. Both devices are completely compatible with series 74, series 74H, series 74L, other series 74S devices and most DTL.


The DM74S86 is functionally identical to the DM7486 and can be used to upgrade existing designs with a minimum of logic changes.

The DM74S135 can operate as an EXCLUSIVE-OR gate (with C input LOW) or as an EXCLUSIVE NOR gate (C input HIGH).


features

- Fully Compatible with Most TTL and TTL MSI Circuits
- Fully Schottky Clamping Reduces Delay Times
 DM74S86
 7 ns typ.
 DM74S135
 8 ns typ.

logic and connection diagrams



POSITIVE LOGIC Y = A B = AB + AB



POSITIVE LOGIC WITH C LOW, Y = $\overline{A} + B = \overline{A}B + A\overline{B}$ WITH C HIGH, Y = $\overline{A} + \overline{B} = AB + \overline{A}\overline{B}$

function tables

DM74S86


INP	UTS	OUTPUT
Α	В	Υ
L	L	L
L	н	н
н	L	н
н	н	L

DM74S135

	NPUTS		OUTPUT
Α	В	С	Y
L	L	L	L
L	Н	L	н
H	L	L	н
H	н	L	L
L	L	н	н
L	Н	н	L
Н	L	н	L
Н	Н	Н	н

H = High Level, L = Low Level

switching time waveforms



Note 1. The pulse generator has the following characteristics: $V_{1N}(1)=3V\cdot V_{1N}(0)=0V\cdot t_1=t_0=2.5$ ns PRR = 1 MHz: Duty Cycle = 50%: $Z_{OUY}\sim 50^{\circ}$: Note 2. C, includes probe and ig capacitance.

absolute maximum ratings

operating conditions

			MIN	TYP	MAX	UNITS
Supply Voltage (Note 1)	7V					
Input Voltage	5.5V	Supply Voltage, V _{CC}	4 75	5	5.25	V
Operating Free-Air Temperature Range		Normalized Fan-Out				
DM74S86, DM74S135 Circuits	0°C to 70°C	From Each Output, N				
Storage Temperature Range	-65°C to 150°C	High Logic Level			20	
5		Low Logic Level			10	
		Temperature, T _A	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	CONDITIONS (NOTE 2)	MIN	TYP (NOTE 3)	MAX	UNITS
V _{IH}	High-Level Input Voltage		2			V
VIL	Low-Level Input Voltage				08	V
V_{l}	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$			-1 2	V
V _{OH}	High-Level Output Voltage	$V_{CC} = Min, V_{IH} = 2V,$ $V_{IL} \cdot 0.8V, I_{OH} = -1.mA$	2 7	3 4		٧
VoL	Low-Level Output Voltage	$V_{CC} = M_{IR}, V_{IH} = 2V,$ $V_{1L} = 0.8V, I_{OL} = 20 \text{ mA}$			0 5	V
I ₁	Input Current at Maximum Input Voltage	V _{CC} = Max, V _I = 5 5V			1	mA
1111	High-Level Input Current	$V_{CC} = Max$, $V_1 = 2.7V$			50	μΑ
I _{IL}	Low-Level Input Current	$V_{CC} = Max$, $V_1 = 0.5V$			-2	mA
Ios	Short-Circuit Output Current (Note 4)	V _{CC} = Max	-40		-100	mA
Icc	Supply Current DM74S86 DM74S135	V _{CC} = Max (Note 5)		50 65	75 99	mA mA

Note 1: All voltage values are with respect to network ground terminal.

Note 2: For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable device type.

Note 3: All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 4: Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

Note 5: I_{CC} is measured with the inputs grounded and the outputs open.

switching characteristics

	FROM		L	DM74S86	6		DM74S13	5	
PARAMETER*	(INPUT)	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
t _{PLH} t _{PHL}	A or B	B or A = L, C = L **		7 65	10 5 10		8 5 11	13 15	ns
t _{PLH} t _{PHL}	A or B	B or A = H, C = L **		7 65	10 5 10		8 9	12 13 5	ns
t _{PLH} t _{PHL}	A or B	B or A = L, C = H				i	10 6 5	15 10	ns
t _{PLH} t _{PHL}	A or B	R _L = 280Ω B or A = H, C = H			ĺ		8 5 7	12 11	ns
t _{PLH} t _{PHL}	С	A = B					8 9.5	12 14 5	ns
^t PLH t _{PHL}	С	A≠B					7 5 8	11 5 12	ns }

^{*} $t_{PLH} \equiv$ propagation delay time, low-to-high-level output. ** Re $t_{PHL} \equiv$ propagation delay time, high-to-low-level output.

^{**} References to C input are applicable to DM74S135 only

112

Series 74S

series DM74S schottky-clamped multiplexers

general description

These devices in the DM74S series are Schottky-clamped, high performance, data selectors/multiplexers designed for use in very-high-speed data routing applications. These multiplexers select one of the "N" data sources when so directed by the binary address inputs. Each multiplexer is available with standard two-state outputs or National's TRI-STATE® outputs.

The DM74S151, DM74S153, DM74S157 and DM74S158 have Schottky TTL totem-pole outputs. The strobe inputs force all outputs low (complement outputs high) to permit further logic expansion.

The DM74S251, DM74S253, DM74S257 and DM74S258 have Schottky TTL TRI-STATE outputs. The strobe inputs force the outputs to a high impedance state permitting N-bit (paralleled) data selectors with up to 129 sources connected to a


data bus line. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output-enable circuitry is designed so that the output disable time is faster than the output enables.

features


- Schottky clamped for significant reduction in delay times
- High speed selection for one of eight, four or two data sources
- High fan-out, low impedance totem-pole outputs
- Strobe/output control. Line provided for expansion to N lines
- TRI-STATE outputs. Interface directly with System Bus
- Fully compatible with most TTL and DTL circuits

connection diagrams


DM74S151/DM74S251




DM74S157/DM74S257



DM74S153/DM74S253



DM74S158/DM74S258



ordering information

All DM74S Series multiplexers are available in the 16-lead Molded Dual-In-Line (N) package.

Order all DM74S Series devices by their specific number, and add the package designation letter (N).

absolute maximum ratings

operating conditions

over operating free-air temperature range (unless otherwise noted)

Supply Voltage, V_{CC} 7V
Input Voltage 5.5V
Operating Free-air Temperature Range $0^{\circ}\text{C to } + 70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } + 150^{\circ}\text{C}$

NOM MAX UNITS Supply Voltage, V_{CC} 4.75 5.25 High-Level Output Current, IOH mΑ -1.0Low-Level Output Current, IOL Operating Free-Air 20 mΑ °C Temperature, TA 70

dc electrical characteristics ($V_{CC} = +5V$, $T_A = 25^{\circ}C$)

SYMBOL	PARAMETER	CONDITIONS (Note 1)	MIN	TYP (Note 2)	MAX	UNITS
V _{IH}	High level Input Voltage		2			٧
V _{IL}	Low level Input Voltage				8	V
V ₁	Input Clamp Voltage	V _{CC} = Min, I ₁ = -18 mA			-12	V
V _{OH}	High level Output Voltage	V _{CC} = M _I n, V _I H = 2V, V _I L = 0 8V DM74S151/153/157/158 I _{OH} = Max DM74S251/253/257/258	2 7 2 4	3 4 3 2		v v
VoL	Low level Output Voltage	V _{CC} = Min, V _{IH} = 2V, V _{IL} = 0 8V, I _{OL} = 20 mA			5	V
Io	Off-state (High impedance- state) Output Current	V _{CC} = Max, V _O = 2 7V to V _O = 0 4V	-50		50	μΑ
l _t	Input Current at Max Input Voltage	V _{CC} = Max V _I = 5 5V			1	mA
I _{IH}	High level Input Current	V _{CC} = Max, V _I = 2 7V			50	μΑ
I _{IL}	Low level Input Current	V _{CC} = Max, V ₁ = 0 5V		ļ	-2	mA
los	Short-circuit Output Current	V _{CC} = Max	-40		-100	mA
lcc	Supply Current	V _{CC} = Max, All Inputs at +4 5V DM74S151 U _{CC} = Max, All Inputs at +4 5V DM74S251 V _{CC} = Max, All Inputs GND DM74S153 V _{CC} = Max, All Inputs GND DM74S253 V _{CC} = Max, All Inputs Open DM74S157 V _{CC} = Max, All Inputs Open DM74S257 V _{CC} = Max, All Inputs Open DM74S158 V _{CC} = Max, All Inputs Open DM74S258		45 55 45 55 50 64 39 56	70 85 70 70 78 99 61 87	mA mA mA mA mA mA mA

Note 1 For conditions shown as min or max, use the appropriate value specified under recommended operating conditions for the applicable device type

Note 2 All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$

Note 3 Not more than one output should be shorted at a time and duration of the short circuit test should not exceed one second

ac switching characteristics ($V_{CC} = +5V$, $T_A = 25^{\circ}C$)

DM74S151/DM74S251

SYMBOL	PARAMETER	FROM	то	TEST		DM74815			M75S25		
	1711711121211	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
t _{PLH}	Propagation Delay Time, Low to High Level Output	A, B, or C (4 levels)	, Y			12	18		12	18	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output	A, B, or C (4 levels)	Y			12	18		13	19 5	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output	A, B, or C (3 levels)	w			10	15		10	15	ns
tpHL	Propagation Delay Time, High to Low Level Output	A, B, or C (3 levels)	w			9	13 5		9	13 5	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output	Data	Y			8	12		8	12	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output	Data	Y	C _L = 15 pF. R _L = 280Ω,		8	12		8	12	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output	Data	w	(Note 1)		45	7		45	7	ns
teн⊾	Propagation Delay Time, High to Low Level Output	Data	w			45	7		45	7	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output	Strobe	Y			11	16 5				ns
t _{PHL}	Propagation Delay Time, High to Low Level Output	Strobe	Y			12	18				ns
t _{PLH}	Propagation Delay Time, Low to High Level Output	Strobe	w			9	13				ns
t _{PHL}	Propagation Delay Time, High to Low Level Output	Strobe	w			8 5	12				ns
t _{ZH}	Output Enable Time to High Level	Output Control	Y						13	19 5	ns
t _{ZL}	Output Enable Time to Low Level	Output Control	Y	C _L = 50 pF, R _L = 280Ω,					14	21	ns
t _{zн}	Output Enable Time to High Level	Output Control	w	(Note 1)					13	195	ns
tzL	Output Enable Time to Low Level	Output Control	w						14	21	ns

ac switching characteristics (con't)

DM74S151/DM74S251

SYMBOL	PARAMETER	FROM	то	TEST		DM74S1	51	-	M75S25	51	
ŞT.MOGE	TANAMETER	(INPUT) (OU	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
t _{HZ}	Output Disable Time From High Level	Output Control	Y						5 5	8 5	ns
t _{LZ}	Output Disable Time From Low Level	Output Control	Y	C _L = 5 pF, R _L = 280Ω,					9	14	ns
t _{HZ}	Output Disable Time From High Level	Output Control	w	(Note 1)					5 5	8 5	ns
t _{LZ}	Output Disable Time From Low Level	Output Control	w						9	14	ns

DM74S153/DM74S253

SYMBOL	PARAMETER	FROM	то	TEST		DM74S1	53	-	DM74\$2	53	UNITS
311000	FANAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
t _{PLH}	Propagation Delay Time, Low to High Level Output	Data	Y			6	9		6	9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data	Y			6	9		6	9	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select	Y	$C_L = 15 \text{ pF}$ $R_L = 280\Omega$,		11 5	18		11 5	18	ns
t _{eht.}	Propagation Delay Time, High to Low Level Output	Select	Y	(Note 1)		12	18		12	18	ns
t _{РЬН}	Propagation Delay Time, Low to High Level Output	Strobe	Y			10	15				ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe	Y			9	13 5				ns
t _{ZH}	Output Enable Time to High Level	Output Control	Y						13	195	ns
t _{ZL}	Output Enable Time to Low Level	Output Control	Y	C _L = 50 pF R _L = 280Ω (Note 1)					14	21	ns
t _{HZ}	Output Disable Time From High Level	Output Control	Y	C _L = 5 pF, R ₁ = 280Ω,					5 5	8 5	ns
t _{LZ}	Output Disable Time From Low Level	Output Control	Y	(Note 1)					9	. 14	ns

DM74S157/DM74S257

SYMBOL	PARAMETER	FRÔM	то	TEST		DM74S1	57		DM74S2	57	UNITS	
31111000	PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONITS	
t _{PLH}	Propagation Delay Time, Low to High Level Output	Data	Y			5	7 5		5	7 5	ns	
t _{РНL}	Propagation Delay Time, High to Low Level Output	Data	Y	C _L = 15 pF, R _L = 280Ω, (Note 1)	Y C _L = 15 pF,		45	65		45	65	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output	Select	Y				95	15		8 5	15	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output	Select .	Y			95	15				ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe	Y			85	12 5				15	
tрнц	Propagation Delay Time, High to Low Level Output	Strobe	* Y			7 5	12				ns	
t _{ZH}	Output Enable Time to High Level	Output Control	Y	C _L = 50 pF,					13	195	ns	
t _{ZL}	Output Enable Time to Low Level	Output Control	Y	R _L = 280Ω (Note 1)					14	21	ns	
t _{HZ}	Output Disable Time From High Level	Output Control	Y	C _L = 5 pF,					5.5	8.5	ns	
t _{LZ}	Output Disable Time From Low Level	Output Control	Y	R _L = 280Ω, (Note 1)					9	14	ns	

DM74S158/DM74S258

SYMBOL	PARAMETER	FROM	то	TEST		DM74S1	58		DM74S2	58	
	TATIVALE LET	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
t _{PLH}	Propagation Delay Time Low to High Level Output	Data	Any			4	6		4	6	ns
tenc	Propagation Delay Time, High to Low Level Output	Data	Any			4	6		4	6	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select	Any	C _L = 15 pF R _L = 280Ω		8	12		8	12	ns
tpHL	Propagation Delay Time, High to Low Level Output	Select	Any	(Note 1)		8	12		7 5	12	ns

ac switching characteristics (con't)

DM74S158/DM74S258

		FROM	то	TEST		DM74S15	58		DM74S25	58	
SYMBOL	PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
t _{PLH}	Propagation Delay Time, Low-to High-Level Output	Strobe	Any	C _L = 15 pF, R _L = 280Ω,		65	12				ns
t _{PHL}	Propagation Delay Time, High to Low Level Output	Strobe	Any	(Note 1)		7	12				ns
t _{ZH}	Output Enable Time to High Level	Output Control	Any	C _L = 50 pF, R _L = 280Ω					13	195	ns
t _{ZL}	Output Enable Time to Low Level	Output Control	Any	(Note 1)					14	21	ns
t _{HZ}	Output Disable Time From High Level	Output Control	Any	C _L = 5 pF					5.5	8 5	ns
	Output Disable Time From Low Level	Output Control	Any	R _L = 280Ω, (Note 1)					9	14	ns


Note 1 See load circuits and waveforms on page 4 of this data sheet

ac load circuits

Bi-state Totem-pole Outputs


FROM OUTPUT OF COMMON OUTPUT OF COMMON OUTPUT OF COMMON OUTPUT OF COMMON OUTPUT OF COMMON OUTPUT OF COMMON OUTPUT

TRI-STATE Outputs




voltage waveforms


Propagation Delay Times



Enable and Disable Times, TRI-STATE Outputs





logic diagrams




DM74S251 CONTROL CONT


logic diagrams (con't)






DM7 4S157 14 O (2) 15 O (3) 16 O (1) 17 O (4) 18 O (4) 19 O (4) 1







truth tables

DM74S151/DM74S251

				INPL	JTS								OUTF	UTS	
SE	ELEC1	Г	STROBE				DA	TA				DM74	18151	DM7	48251
С	В	Α	CONTROL	D0	D1	D2	D3	D4	D5	D6	D7	Y	w	Υ	w
х	Х	х	Ι	х	Х	Х	Х	х	Х	Х	Х	L	Н	Z	Z
L	L	L	L	L	Х	Х	Х	Х	Х	Х	×	L	н	L	Н
L	L	L	L	Н	Х	Х	Х	Х	X	Х	×	н	L	н	L
L	L	н	L	Х	L	Х	Х	X	Х	Х	X	L	Н	L	Н
L	L	н	L	Х	Н	Х	Х	Х	Х	Х	X	Н	L	Н	L
L	Н	L	L	Х	X	L	Х	X	X	Х	×	L	н	L	Н
L	Н	L	L	Х	X	Н	Х	X	Х	Х	×	Н	Ĺ	н	L
L	Н	н	L	Х	X	Χ	L	×	Х	Х	X	L	Н	L	Н
L	Н	н	L	Х	X	X	Н	X	Х	Х	X	Н	L	н	L
н	L	L	L	Х	X	Х	Х	L	Х	X	×	L	Н	L	н
Н	L	L	L	Х	X	Х	Х	Н	Х	Х	Х	Н	L	Н	L
Н	L	Н	L	Х	X	Х	Х	Х	L	Х	×	L	Н	Ļ	Н
н	L	Н	L	Х	X	Х	Х	Х	Н	Х	X	н	L	н	L
Н	Н	L	L	Х	×	X	Х	X	Х	L	X	L	н	L	н
н	Н	L	L	Х	X	Х	Х	×	Х	Н	×	Н	L	н	L
Н	Н	н	L	Х	X	Х	Х	Х	Х	Х	L	L	Н	L	н
н	Н	Н	L	×	×	Х	Х	×	х	х	н	Н	L	н	L

DM74S153/DM74S253

SEL	ECT	STROBE		DA	TA		оит	PUTS
INP	JTS	CONTROL		INP	UTS		DM748153	DM74S253
В	Α	G	C0	C1	C2	СЗ	Y	Y
Х	Х	Н	×	Х	Х	×	L	Z
L	L	L	L	Х	Х	X	L	L
L	L	L	Н	Х	X	• x	н	н
L	н	L	×	L	X	X	L	L
Ł	Н	L	×	Н	X	X	н	н
н	Ł	L	х	Х	L	X	L	L
Н	L	L	х	Х	Н	X	н	н
н	н	L	х	Х	×	L	L	L
н	н	L	×	Х	X	н	н	н

DM74S157/DM74S257, DM74S158/DM74S258

SELECT	STROBE	DA	TA		OUTP	UT Y	
INPUT	OUTPUT CONTROL	Α	В	DM74S157	DM74S158	DM74S257	DM74S258
х	н	Х	х	L	н	Z	Z
L	L	L	X	L	н	L	н
L	L	Н	X	н	L	н	L
н	L	Х	L	L	н	L	н
н	L	х	Н	н	L	н	L



REFERENCE

The following table references all Physical Dimension Drawings, Waveforms, and Test Circuits for the devices in this section. For Order Numbers, see below.* Refer to the alpha-numerical index at the front of this catalog for complete device title and function. Packages (pages I thru VI) are in the back of the catalog.

DATA SH	EETS					PA	CKAG	ES					W.A	VE-	•	EST
Devices	Pg.	Molded	DIP (N)	Cavit	y DIP	(D)(J)	Flat	Pack	(F)(W)	Meta	l Can	(G)(H)	FO	RMS	CIR	CUITS
Devices .	r g.	Fig.	Pg.	Fig.	Pg.	Туре	Fig.	Pg.	Туре	Fig.	Pg.	Туре	Fig.	Pg.	Fig.	Pg.
DM930	5-3	3	II							l				5-4		5-4
DM932	5-5	3	II											5-6	l	5-6
DM933	5-5	3	II										[5-6		5-6
DM935	5-3	3	II											5-4	l	5-4
DM936	5-3	3	II				1			l				5-4	1	5-4
DM937	5-3	3	II							1				5-4	l	5-4
DM944	5-5	3	II											5-6		5-6
DM945	5-7	3	II							ĺ				5-9	l	5-9
DM946	5-3	3	II											5-4		5-4
DM948	5-7	3	II										1	5-9	1	5-9
DM949	5-3	3	II											5-4	l	5-4
DM957	5-5	3	П											5-6		5-6
DM958	5-5	3	II							Ė				5-6	l	5-6
DM961	5-3	3	II											5-4	ł	5-4
DM962	5-3	3	II							ŀ				5-4	l	5-4
DM963	5-3	3	II										1	5-4		5-4
DM1800	5-3	3	II				Ì						1	5-4		5-4
DM1801	5-3	3	II				1						1	5-4	l	5-4
DM9093	5-7	3	II											5-9	l	5-9
DM9094	5-7	3	II											5-9	l	5-9
DM9097	5-7	3	II											5-9	1	5-9
DM9099	5-7	3	II											5-9	ŀ	5-9

^{*}Order Numbers: use Device No. suffixed with package letter, i.e. DM930N.

112

Series 930

DTL series 930 integrated circuits

general description

The National Semiconductor family of DTL (Diode-Transistor-Logic) is a complete line of compatible monolithic integrated circuits designed to operate at medium speed with medium power dissipation and high fan-out. The DTL family is available in 14-pin, silicone, dual-in-line packages for operation over the 0°C to 75°C temperature range.

The DTL line is composed of a variety of NAND gates that allow complete design flexibility. The gates are available with either 6K pull-up resistors for low power dissipation, or 2K pull-up resistors for increased speed. The gate outputs can be wired together to achieve the wired-OR function.

The NAND gates are complemented with the

DM932 and DM957 buffers which provide higher fan-out, the DM944 and DM958 power gates which have an open collector, and the DM933 extender which allows increased fan-in for both buffers and the DM930 and DM961 gates.

The binaries in this family are of the direct coupled master-slave type with direct clear and direct set lines. The dual flip flops include ones with either common or separate clocks.

The DM930 series is directly compatible with the TTL devices manufactured by National and can be used in conjunction with them in those portions of a system where speed is not the main consideration.

table of contents

Absolute Maximum Ratings	5-2
Connection/Logic Diagrams	5-2
NAND Gates DM930, DM961 - dual four input gates with expanders DM935, DM936, DM937 - hex inverters DM946, DM949 - quad two input gates DM962, DM963 - triple three input gates	5-3
DM1800, DM1801 - dual five input gates Buffers/Extender	5-E
DM998 - quad two input power gate Binaries	5-7




absolute maximum ratings


Power Supply Voltage
Continuous
Pulsed < 1 sec.
Input Forward Current
Input Reverse Current
Output Current
Gates and Binaries
Buffers


Storage Temperature Operating Temperature 8.0V 12.0V 10 mA 1.0 mA


30 mA 100 mA -65°C to 150°C 0°C to 75°C


connection/logic diagrams
























NAND gates

The DM930, DM936, DM946 and DM962 are a variety of NAND gates with a 6K pull-up resistor. The DM961, DM937, DM949 and DM963 are the 2K pull-up versions of the respective gates. The DM935 is a hex inverter similar to the DM936 with the exception that it has no input diodes.

The DM1800 and DM1801 dual 5-input NAND gates are new DTL gates completely compatible with DM930 series gates.

schematic diagrams*



electrical characteristics

Pin 14 (V_{CC}) = 5 0 volts, Pin 7 = GND, unspecified pins open unless otherwise stated


				CONDITIONS				LIN	IITS			
SYMBOL	PARAMETER	PART	INF	PUTS	OUTPUTS		o°c	25	s°C	75	°C	UNITS
			INPUT UNDER TEST	OTHER		MIN	MAX	MIN	MAX	MIN	MAX	
VoL	Output Low Voltage	All gates	V _{IH}	V _{IH}	lou	-	0 45	-	0 45	-	0 50	V
V _{OH}	Output High Voltage	All gates* except 935	VIL	V _R	Іон	2 6	-	26	-	25	-	v
I _B	Input Reverse Current	All except 935	V _R	GND	-	-	5	-	5	-	10	μΑ
IF	Input Forward Current	All except 935	V _F	V _R	-	-	-1 40	-	-1 40	-	-1 33	mA
I _{IN}	Input Current	935*	V _F	-	_	-	-1 40	-	-1 40	-	-1 33	mA
I _{CEX}	Output Leakage Current	6k gates 2k gates	GND GND	-	V _{CEX} V _{CEX}	-	-	=	100 100	-	-	μΑ μΑ
łsc	Output Short Circuit Current	6k gates 2k gates	GND GND	-	GND GND	-	1 30	-0 61 -1 85	-1 30 -3 90	-	-1 25 -	mA mA
I _{PD}	Power Supply Current per gate	6k gates 2k gates	V _R			-	-	-	4 59	-	-	mA mA
I _{MAX}	Max Supply Current per gate (V _{CC} = 8V)	All	GND	-	****	-	-	-	4	-	-	mA
t _{pd=}	Turn-On Delay	6k gates 2k gates		R = 400Ω, C = 50 pF R = 400Ω, C = 50 pF		-	_	10 10	30 30	-	-	ns ns
t _{pd+}	Turn On Delay	6k gates 2k gates		R = 3 9kΩ, C = 30 pF R = 3 9kΩ, C = 30 pF		_	-	25 15	80 60	-	-	ns ns


^{*}Use an FD600 diode or equivalent on input under test

test conditions

TEMP.	V _{IH} VOLTS	V _{IL} VOLTS	V _R VOLTS	V _F VOLTS	V _{CEX} VOLTS	(6k) I _{OL} mA	(6k) I _{OH} mA	(2k) I _{OL} mA	(2k) I _{OH} mA
0°C	2.0	1.2	4.0	0 45		12.0	-0.12	11 0	-0.5
+25°C	1.9	1.1	4.0	0.45	5.0	12.0	-0.12	11.0	-0.5
+75°C	1.8	0.95	4.0	0 50		11.4	-0.12	10.4	-0.5

switching time test circuit and waveforms






buffers and extender


The DM932, DM944, DM957, and DM958 are power gates which are capable of sinking high currents.

The DM933 is an extender element which consists

of two four input diode nodes and can be used to extend the fan-in of the DM930, DM961, DM932, and DM944.

schematic diagrams*





^{*}Only one circuit element is shown. Pin connections are given in parentheses for other circuit elements.

electrical characteristics


Pin 14 (V_{CC}) = 5.0 volts, Pin 7 = GND, unspecified pins open unless otherwise stated.


			CONDI	TIONS				LIN	NITS			
SYMBOL	PARAMETER	PART	INPUTS		OUTPUTS	o°	С	25	s°C	75	°C	UNITS
			INPUT UNDER TEST	OTHER		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
V _{oL}	Output Low Voltage	932,944 957,958	V _{IH}	V _{IH}	loL	-	0.45	-	0.45	_	0 50	V
V _{oH}	Output High Voltage	932,957	V _{IL}	VR	loh	26	_	2.6	-	2 5	-	V
I _R	Input Reverse Current	932,944 957,958	V _R	GND	-	-	5	-	5	-	10	μΑ
I _R	Input Reverse Current	933	V _R	GND	GND	-	5	-	5	-	10	μΑ
l _F	Input Forward Current	932,944 957,958	V _F	VR	-	-	-1 40	-	-1 40	-	-1 33	mA
V _{FD}	Input Forward Voltage	933	I _{FD}	GND	GND	0 75	0 90	0 68	0 82	0 60	0 75	v
Isc	Output Short Cir. Cur	932,957	GND	-	GND	-16	-	-16	-	-14	-	mA
I _{CEX}	Output Leakage Current	932,957	GND	-	V _{CEX}	-	_		100	-	-	μΑ
ĺ		944,958	GND	-	V _{CEX}	-	25	-	100	-	200	μΑ
I _{PD}	Power Drain Current	932	-	-	-	-	-	-	30 0	-	-	mA
		957	-	-	-	-	-	-	60 0	-	-	mA
		944	-	-	-	-	-	-	22 5	-	-	mA
		958	-	-	-	-		-	4.5	-	-	mA
I _{MAX}	Max. Supply Current per gate (V _{CC} = 8V)	932,944 957,958	GND	-	-	-	-	-	4	-	-	mA
t _{pd} -	Turn-On Delay	932 957	R = 150Ω, C =	500 pF	-	-	-	15	40	-	-	ns
		944 958	R = 150Ω, C =	100 pF	-	-	-	10	35	-	-	ns
t _{pd+}	Turn-Off Delay	932 957	R = 510Ω, C =	500 pF	-	-	-	25	80	-	-	ns
		944 958	R = 510Ω, C =	20 pF	-	-	-	15	50	-	-	ns

test conditions

ТЕМР.	V _{IH} VOLTS	V _{IL} VOLTS	V _R VOLTS	V _F VOLTS	I _{FD} mA	V _{CEX} VOLTS	957 932 I _{OL} mA	958 944 I _{OL} mA	957 932 I _{OH} mA
0°C	2 0	1.2	4.0	0 45	-2mA	-	36	40	-2.0
+25°C	1.9	1.1	4.0	0.45	-2mA	5.0	36	40	-2.5
+75°C	1.8	0.95	4.0	0.50	-2mA	-	34	36	-3 0

switching time test circuit and waveforms





NOTE When testing 958 or 944 short diode D1, remove diodes D2, D3, D4 and D5 and add capacitor C2 = 20 pF as shown

binaries


The DM945 and DM948 are R-S flip flops which can be externally cross coupled to perform in the JK mode. They are of the master slave type with output buffers to provide isolation from the output load These flip flops feature both asynchronous set and clear lines. The DM945 has a 6K pull-up resistor and the DM948 has a 2K pullup resistor.


The DM9093 and DM9094 are dual JK flip flops

of the DM945 and DM948 variety respectively. Both flip flops have separate clocks and no asynchronous clear lines.

The DM9097 and DM9099 are dual JK flip flops of the DM948 and DM945 variety respectively. Both flip flops have common clocks and both asynchronous set and clear lines.

schematic diagrams





DM948

truth tables

SYNCHRONOUS TRUTH TABLE

	1	t _n		t _n + 1
S ₁ Pin 3	S ₂ Pin 4	C ₁ Pin 12	C ₂ Pın 11	Q Pın 6
0	х	0	х	Qn
0	х	х	0	Qn
×	0	0	×	Qn
х	0	х	0	Qn
0	x	1	1	0
X	0	1	1	0
1	1	0	Х	1
1	1	х	0	1
1	1	1	1	U

- 1 High State (more positive)
- U Indeterminate State
- 0 Low State (more negative) X State of the input does not affect the state of the circuit

ASYNCHRONOUS TRUTH TABLE


S _D Pin 10	C _D Pin 5	Q Pin 6	Q Pin 9
1	1	NC	NC
0	1	1	0
1	0	0	1
0	0	1	1

J-K TRUTH TABLE


,	^r n	t _n + 1
S ₁ Pin 3	C ₁ Pin 12	Q Pin 6
0	0	QN
1	0	1
0	1	0
1	1	ĞΝ

(Connect S_2 to \overline{Q} , C_2 to Q) Asynchronous inputs, direct set (SD) and direct clear (CD), override the synchronous inputs, they are independent of all

schematic diagrams



DM9093/DM9094 (DM9093 shown)



DM9097/DM9099 (DM9097 shown)


truth table

J-K TRUTH TABLE


t	n	t _n + 1
S ₁ Pin 3	C ₁ Pın 12	Q Pin 6
0	0	QN
1	0	1
0	1	0
1	1	ŌΝ


Direct set (S $_{\rm D}$) and direct clear (C $_{\rm D}$), override the synchronous inputs, they are independent of all other inputs

switching time test circuits and waveforms











DM9093/DM9094 (one-half circuit shown)





DM9097/DM9099

5-9

DM945/DM948


electrical characteristics

Pin 14 (V_{CC}) = 5 0 volts, Pin 7 = GND


SYMBOL	PARAMETER	PART				COND	TIONS						LIN	HTS			UNITS	COMMENTS
SIMBOL	FARAMETER	FANI	Cp	S ₁	S ₂	CD	a	SD	C ₂	C ₁	o°	c	25	°c	75	°c	UNITS	COMMENT
Vol	Output Low Voltage	Both	СРь	GND	_	-	IoL	_	×	-	MIN -	MAX 0 45	MIN -	MAX 0 45	MIN -	MAX 0 50	v	X=Momenta
V_{OH}	Output High Voltage (Data Inputs)	945	СРа	V _{IH}	V _{IH}	х	Іон	-	-	V _{1L}	26	-	26	-	25	-	v	Gnd X=Momenta
	,	948	CPa	V _{IH}	V _{IH}	-	I _{OH}	-	-	VIL	26	-	26	-	25	-	٧	Gnd
V _{OH}	Output High Voltage (Set Reset Inputs)	Both	CPa	GND	GND	V _{cc}	Іон	VIL	-	-	26	-	26	-	26	-	٧	
I _{RD}	Input Reverse Current (Data Inputs)	Both	GND	VR	-	-	-	-	-	-	-	50	-	50	-	10 0	μΑ	
IR	Input Reverse Current (Set Reset Inputs)	Both	CPa	GND	GND	VR	-	V _{cc}	-	-	-	50	-	50	-	10 0	μΑ	
IRC	Input Reverse Current (Clock Input)	Both	VR	GND	GND	GND	-	-	-	-	-	30	-	30	-	40	μΑ	V _{AC} = 40 volts
I _{FD}	Input Forward Current (Data Inputs)	Both	VR	V _F	VR	-	-	-	-	-	-	-0 95	-	-0 95	-	-0 90	mA	
1 _F	Input Forward Current (Set Reset Inputs)	Both	-	-	-	VF	-	-	GND	GND	-	-28	-	-28	-	-2 67	mA	
IFC	Input Forward Current	945	VF	-	-	VIL	-	-	-	-	-	-28	-	-28	-	-2 66	mA	
	(Clock Input)	948	VF	-	-	VIL	_	-	-	-	-	-28	-	-28	-	-2 67	mA	
Icex	Output Leakage Current	Both	-	-	-	-	V _{CEX}	GND	-			-	-	100	-	-	μΑ	
I _{sc}	Short Circuit Current	945 948	CPa CPa	-	-	GND GND	GND GND	GND GND	-	-	-0 59 -1 77	-1 41 -4 2	-0 59 -1 77	-1 41 -4 2	-0 55 -1 60	-1 38 -4 0	mA mA	
IPD	Power Drain Current	945 948	V _{cc} V _{cc}	-	-	-	-	-	-	-	-	_	=	1 4 17	-	-	mA mA	
I _{MAX}	Max Supply Current (V _{CC} = 8V)	945 948		GND GND	GND GND	GND GND	-	GND GND	GND GND	GND GND	-	-	-	18 23	-	-	mA mA	
t _{pd} -	Turn-On Delay	945 948			330Ω, C 330Ω, C						-	-	15 15	55 55	-	-	ns ns	
t _{pd+}	Turn-Off Delay	945 948			2 0kΩ, C 2 0kΩ, C						-	-	25 25	100 75	-	-	ns ns	

test conditions

ТЕМР.	V _{IH} VOLTS	V _{IL} VOLTS	V _F VOLTS	V _R VOLTS	945(6K) V _{CPTH} VOLTS	948(2K) V _{CPTH} VOLTS	945(6K) I _{OL} mA	948(2K) I _{OL} mA	945(6K) I _{OH} mA	948(2K) I _{OH} mA	V _{CEX} VOLTS
0° C	2.0	1.2	0.45	4.0	1 15	1.30	16.8	15.4	-0.12	-0.5	-
+25° C	1.9	1.1	0.45	4.0	0.95	1.15	16.8	15.4	-0.12	-0.5	5.0
+75° C	1.8	0.95	0.50	4.0	0.65	0.85	16.0	14.6	-0.12	-0.5	-



CP.



CP

5

DM9093/DM9094/DM9097/DM9099


electrical characteristics

Pin 14 (V_{CC}) = 5 0 volts, Pin 7 = GND


		ł	1	i		LI	MITS			ĺ
SYMBOL	PARAMETER	PART	CONDITIONS		ı° c	+2	25°C	-75	i°c	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	1
Vol	Output Low Voltage	All	I _{OL} on output under test	-	0 45	-	0 45	_	0 50	V
Vон	Output High Voltage	All	I _{OH} on output under test	26	-	26	-	25	-	V
Isc	Output Short Circuit	2k	GND output under test	-1 77	-4 2	-1 77	-42	-1 60	-40	mA
	Current	6k	GND output under test	-0 59	-1 41	-0 59	-1 41	-0 55	-1 38	mA
I _{FD}	Input Forward Current (Data Input)	All	V _F on input under test V _R on other inputs	-	-0 95	-	-0 95	-	-0 90	m.A
I _{FC}	Input Forward Current (Clock and Direct Clear Inputs)	9097 9099	V _F on input under test V _R on other inputs	-	-5 6	-	-5 6	-	-5 34	mΑ
I _{FC}	Input Forward Current (Clock Input)	9093 9094	V _F on input under test V _R on others	-	-2 8	_	-2 8	-	-2 67	mA
l _F	Input Forward Current (Direct Set Inputs)	All	V _F on input under test V _R on other inputs	-	-28	-	-28	-	-2 67	mΔ
l _R	Input Reverse Current (All except clock inputs and Direct clear input on 9097, 9099)	AII	V _R on input under test GND on other inputs	-	50	-	50	-	100	μΑ
I _R	Input Reverse Current Direct (Clear Input)	9097 & 9099	V _R on input under test GND on other inputs	-	10	-	10	-	20	μА
I _R	Input Reverse Current (Clock Inputs)	9093 & 9094	V _R on input under test GND on other inputs		20	-	20	-	30	μΔ
		9097 & 9099	V _R on input under test GND on other inputs	-	40	-	40	-	60	μΔ
I _{PD}	Power Drain Current	9093 9094 9099 9097	Inputs Open Inputs Open Inputs Open Inputs Open	-	- - -	- - -	28 34 28 34	-	- - -	mA mA mA
IMAX	Max Supply Current (V _{CC} = 8V)	9093 9099 9094 9097	GND all inputs	-	-	-	36 45	-	-	m.A m.A
t _{pd} _	Turn-On Delay	All	R = 330Ω, C = 50 pF	-	-	15	55	-	-	ns
t _{pd+}	Turn-Off Delay	6k 2k	R = 2k, C = 30 pF R = 2k, C = 30 pF	-	-	25 25	100 75	-	-	ns ns

test conditions

ТЕМР.	(6k) I _{OL} mA	(2k) I _{OL} mA	(6k) I _{OH} mA	(2k) I _{OH} mA	V _F VOLTS	V _R VOLTS	V _{IH} VOLTS	V _{IL} VOLTS	9093-9 6K V _{CPTH}	9094-7 2K V _{CPTH}
0° C	16.8	15.4	-0.12	-0.5	0.45	4 0	2.0	1.2	1 15	1 30
+25° C	16.8	15.4	-0.12	-0.5	0.45	4.0	1.9	1.1	0.95	1 15
+75° C	16.0	14.6	-0.12	-0.5	0.50	4.0	1.8	0.95	0 65	0 85



CP.



CP_b

	,	




REFERENCE

The following table references all Physical Dimension Drawings, Waveforms, and Test Circuits for the devices in this section. For Order Numbers, see below.* Refer to the alpha-numerical index at the front of this catalog for complete device title and function. Packages (pages I thru VI) are in the back of the catalog.

DATA SHE	ETS					PACK	AGES						1	AVE-	TI	EST
D		Molded	DIP (N)	Cavit	ty DIF	(D)(J)	Flat	Pack	(F)(W)	Meta	l Can	(G)(H)	FC	RMS	CIR	CUITS
Devices	Pg.	Fig.	Pg.	Fig.	Pg.	Type	Fig.	Pg.	Туре	Fig.	Pg.	Type	Fıg.	Pg.	Fig.	Pg.
DM9002C	6-1	3	11	11	IV	J										
DM9003C	6-1	3	II	11	IV	J				1						
DM9004C	6-1	3	H	11	IV	J										
DM9005C	6-1	3	II	11	IV	J										
DM9006C	6-1	3	H	11	IV	J										
DM9008C	6-1	3	H	11	IV	J										
DM9009C	6-1	3	H	11	IV	J				l						
DM9012C	6-1	3	H	11	IV	J	İ									
DM9016C	6-1	3	H	11	IV	J	l			Į			ļ	ĺ		
DM8300	6-4	5	H	12	IV	J	19	V	W				36	11-17	9	11-2
DM9300	6-4	5	H	12	IV	J	19	V	W				36	11-17	9	11-2
DM8301	6-6	5	· II	12	IV	J	19	V	W	l			5	11-5	1	11-1
DM9301	6-6	5	II	12	IV	J	19	V	W				5	11-5	1	11-1
DM8309	6-8	5	H	12	IV	J	19	V	W	l			39	11-18	1	11-1
DM9309	6-8	5	П	12	IV	J	19	V	W	l			39	11-18	1	11-1
DM8312	6-10	5	11	12	IV	J	19	V	W				40	11-18	1	11-1
DM9312	6-10	5	П	12	IV	J	19	V	W				40	11-18	1	11-1
DM8322	6-12	5	П	12	IV	J	19	V	W				37	11-17	14	11-4
DM9322	6-12	5	П	12	IV	J	19	V	W				37	11-17	14	11-4
DM8601	6-14	3	H	11	IV	J	18	V	W				38	11-17	8	11-2
DM9601	6-14	3	II	11	IV	j	18	V	W	l			38	11-17	8	11-2

*Order Numbers: use Device Number suffixed with package letter, i.e., DM9002CN.





DM9002C quad 2-input NAND gate

DM9003C triple 3-input NAND gate

DM9004C dual 4-input NAND gate

DM9005C dual AND-OR-INVERT gate/expander

DM9006C dual 4-input expander

DM9008C 2-2-2-3-input AND-OR-INVERT gate

DM9009C dual 4-input NAND gate/buffer

DM9012C quad 2-input NAND gate(open collector)

DM9016C hex inverter


general description

The above gate functions are commercial temperature range (0°C to +75°C) plug-in equivalents for


the DM9000 Series devices. The "C" designation is used in place of the earlier "-59X" suffix.

connection diagrams (Dual-In-Line and Flat Packages)


DM9002C




DM9003C




DM9004C




DM9005C




DM9006C




DM9008C




DM9009C



DM9012C





DM9016C

6

absolute maximum ratings

Supply Voltage
Input Voltage
Operating Temperature Range
Storage Temperature Range
Lead Temperature (Soldering, 10 sec)

7V 5.5V 0°C to +75°C -65°C to +150°C 300°C

electrical characteristics

DM90002C, DM9003C, DM9004C, DM9012C, DM9016C (Note 1)

PARAMETER	CONDITIONS	MIN	MAX	UNITS
Logical ''1" Input Voltage	V _{CC} = 4 75V	16		V
Logical "0" Input Voltage	V _{CC} = 4 75V		85	V
Logical "1" Output Voltage Except DM9012C	V _{CC} = 4 75V, I _{OUT} = -1 2 mA, V _{IN} = 85V	2 4		V
Logical "0" Output Voltage	V _{CC} = 4 75V, I _{OUT} = +14 1 mA, V _{IN} = 1 6V V _{CC} = 5 25V, I _{OUT} = +16 mA, V _{IN} = 5 25V		45 45	V V
Logical "1" Output Current (DM9012C)	V _{CC} = 4 75V, V _{OUT} = 5 5V, V _{IN} = .85V		250	μΑ
Logical "1" Input Current	V _{CC} = 5 25V, V _{IN} = 4.5V		60	μΑ
Logical "0" Input Current	$V_{CC} = 5 \ 25 \text{V}, V_{IN} = 45 \text{V}$ $V_{CC} = 4 \ 75 \text{V}, V_{IN} = 45 \text{V}$		-1 6 -1 41	mA mA
Supply Current — Logical "0" Output (each gate)	V _{CC} = 5 0V		6 1	mA
Supply Current - Logical "1" Output (each gate)	V _{CC} = 5 0V		17	mA
Propagation Delay Time to a Logical "1" Except DM9012C	$V_{CC} = 5 \text{ OV, } C_L = 15 \text{ pF,T}_A = 25^{\circ}\text{C}$	30	13	ns
DM9012C	$V_{CC} = 5 \text{ OV, } C_L = 15 \text{ pF, } R_L = 4 \text{ k}\Omega$	3 0	45	ns
Propagation Delay Time to a Logical "0" Except DM9012C	$V_{CC} = 5 \text{ oV}, C_L = 15 \text{ pF}, T_A = 25^{\circ}\text{C}$	30	15	ns
DM9012C	$V_{CC} = 5 \text{ oV}, C_L = 15 \text{ pF}, R_L = 400\Omega,$ $T_A = 25^{\circ}\text{C}$	30	15	ns

DM9005C, DM9006C, DM9008C (Note 1)

PARAMETER	CONDITIONS	MIN	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 4 75V	1 6		V
Logical "0" Input Voltage	V _{CC} = 4 75V		85	V
Logical "1" Output Voltage	V _{CC} = 4 75V, I _{OUT} = -1 2 mA, V _{IN} = 85V	2 4		V
Logical "0" Output Voltage	V _{CC} = 475V, I _{OUT} = 141 mA, V _{IN} = 16V		45	V
	$V_{CC} = 4.75V, I_{OUT} = 16 \text{ mA}.$ $V_{IN} = 5.25V$		45	V
Logical "1" Input Current				
Except DM9005C Non- Extendable Gate	V _{CC} = 4 75V, V _{IN} = 4 5V		90	μΑ
DM9005C Non-Extendable Gate	V _{CC} = 4 75V, V _{IN} = 4 5V		60	μΑ
Logical "0" Input Current				l
Except DM9005C Non-	V _{CC} = 4 75V, V _{IN} = 45V		-2 12	mA
Extendable Gate	$V_{CC} = 5 25 V, V_{IN} = 45 V$	İ	-2 4	mA
DM9005C Non-Extendable Gate	V _{CC} = 4 75V, V _{IN} = 45V		-1 41	mA
	$V_{CC} = 5 25V, V_{IN} = 45V$		-1 6	mA
Supply Current - Logical "0" Output		1		
DM9005C Non-Extendable Gate	V _{CC} = 5 0V		7 7	mA
DM 9005C Extendable Gate	V _{CC} = 5 0V		13.6	mA
DM9008C	V _{CC} = 5 0V	1	17.7	mA

Note 1: All devices are guaranteed across the 0°C to +75°C temperature range except where specified differently.

electrical characteristics (con't)

DM9005C, DM9006C, DM9008C (con't)

PARAMETER	CONDITIONS	MIN	MAX	UNITS
Supply Current - Logical "1" Output				
DM9005C Non-Extendable Gate	V _{CC} = 5 0V		3 4	mA
DM9005C Extendable Gate	V _{CC} = 5 0V		5 1	mA
DM 9008C	V _{CC} = 5 0V		10 2	mA
∆Supply Current				
Additional Supply				i
Current when one DM9006C	V _{CC} = 5 0V		2 05	mA
Extender is connected to a				
DM9005C Gate in the Logical "0" State			ı	
Additional in the Logical "1" State	V _{CC} = 5 0V		2 54	mA
Propagation Delay Time to a Logical "1"	$V_{CC} = 5 \text{ 0V}, C_L = 15 \text{ pF},$ $T_A = 25^{\circ}\text{C}$			
DM9005C Non-Extendable Gate Only	1 2 2 3 3	3.0	12	ns
DM9005C Extendable Gate, and	C _N = 5 0 pF	3.0	15	ns
DM9008C	- σ _N σσρ.		1	
DM 9006C (Note 2)		-2 0	4 0	ns
Propagation Delay Time to a Logical "0"	V _{CC} = 5 0V, C ₁ = 15 pF,			
, , ,	T _A = 25°C			
DM9005C Non-Extendable Gate Only	- A	3.0	14	ns
DM9005C Extendable Gate, and DM9008C	C _N = 5 0 pF	3.0	12	ns
DM9008C	- N	i		1
DM9006C (Note 2)		-20	40	ns

DM9009C (Note 1)

PARAMETER	CONDITIONS	MIN	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 4 75V	16		٧
Logical ''0'' Input Voltage	V _{CC} = 4 75V		85	v
Logical ''1'' Output Voltage	$V_{CC} = 4.75V$, $I_{OUT} = -3.6$ mA, $V_{IN} = .85V$	2 4		٧
Logica! "0" Output Voltage	$V_{CC} = 4.75 \text{ V}, I_{OUT} = 42.3 \text{ mA},$ $V_{IN} = 1.6 \text{ V}$		45	V
	V _{CC} = 5 25V, I _{OUT} = 48 mA, V _{IN} = 5 25V		45	V
Logical "1" Input Current	$V_{CC} = 5 \ 25V, V_{IN} = 4 \ 5V$		120	μΑ
Logical "0" Input Current	$V_{CC} = 5 25V, V_{IN} = 45V$ $V_{CC} = 4 75V, V_{IN} = 45V$		−3 2 −2 82	mA mA
Supply Current — Logical "0" Output	$V_{CC} = 5 \text{ OV}, V_{IN} = 4 \text{ 5V}$		14 6	mA
Supply Current - Logical "1" Output	V_{CC} = 5 0V, V_{IN} = GND		3 4	mA
Propagation Delay to a Logical "1"	$V_{CC} = 5 \text{ oV}, C_L = 15 \text{ pF}, T_A = 25^{\circ}\text{C}$	30	17	ns
Propagation Delay to a Logical "0"	$V_{CC} = 5 \text{ oV}, C_L = 15 \text{ pF}, T_A = 25^{\circ}\text{C}$	20	13	ns

Note 1: All devices are guaranteed across the 0°C to +75°C temperature range except where specified differently

Note 2: The DM9006C is tested by measuring its propagation delay through the DM9005C. The delay readings shall not exceed the DM9005C reading by the specified amount



DM9300/DM8300(SN54195/SN74195) 4-bit shift register

general description

The DM9300/DM8300 is a 4-bit multi-function shift register designed to work at typical speeds of 25 MHz.

It features a common asynchronous Reset input which resets the register independent of any other input. In addition, the J and \overline{K} inputs to the first flip flop enable greater flexibility in the operation of the register. (See truth table)

The PE (Parallel Enable) control allows information to be entered from the parallel inputs or be

shifted right. When the PE input is in the logical "0" state, the information on the parallel inputs will be entered into the flip flops on the subsequent clock pulse. A logical "1" level on the PE control will allow shifting to the right

The outputs change state on the positive-going transition of the clock input

This register is completely compatible with Series 54/74 and CCSL devices. Input diode clamps are provided for additional system reliability.

connection diagram

Dual-In-Line and Flat Package



truth table


J	ĸ	Q ₀ at t _{n+1}
0	0	0
0	1	Q ₀ at t _n (no change)
1	0	\overline{Q}_0 at t_n (toggle)
1	1	1

(PE = logical "1", MR = logical "1")


typical application


Eight Bit Left/Right Shift Register

This register shifts left or right on each shift clock, depending upon the condition of the LS/RS select input. If this input is high, right shift occurs and if low, left shift occurs.



equivalent circuits





OUTPUT CURRENT VERSUS OUTPUT VOI (Q₀ Q₁ Q₂ Q₃ AND Q̃₃)

6-4

absolute maximum ratings

electrical characteristics $(T_A = -55^{\circ}C \text{ to } +125^{\circ}C, V_{CC} = 5.0V \pm 10\%)$

				LIMIT	S				
SYMBOL	CHARACTERISTICS	-55°C		+25°C			5°C	UNITS	CONDITIONS & COMMENTS
		MIN MAX	MIN	TYP	MAX	MIN	MAX		
V _{OH}	Output High Voltage	2 4	2 4	27		24		Volts	V _{CC} = 4 5V, I _{OH} = -0 36 mA
V _{OL}	Output Low Voltage	0.4		0 2	0 4		0 4	Volts	$V_{CC} = 5.5V$, $I_{OL} = 9.6 \text{ mA}$ $V_{CC} = 4.5V$, $I_{OL} = 7.44 \text{ mA}$
V _{IH}	Input High Voltage	20	17			14		Volts	Guaranteed input high threshold for all inputs
VIL	Input Low Voltage	08			09		8 0	Volts	Guaranteed input low threshold for all inputs
۱ _۴	Input Load Current J, \overline{K} , \overline{MR} , $\overline{P_0}$, $\overline{P_1}$, $\overline{P_2}$ & $\overline{P_3}$	-1 6 -1 24			-1 6 -1 24		-1 6 -1 24	mA mA	$V_{CC} = 5.5V \ V_{CC} = 4.5V \ V_{F} = 0.4V$
I _R	Input Leakage Current J, \overline{K} , \overline{MR} , $\overline{P_0}$, $\overline{P_1}$, $\overline{P_2}$ & $\overline{P_3}$			15	60		60	μΑ	V _{CC} = 5 5V, V _R = 4 5V

electrical characteristics ($T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5$ 0V ±5%)

	ĺ	ĺ			LIMIT	s				
SYMBOL	CHARACTERISTICS	0°C		+25°C			+7	5°C	UNITS	CONDITIONS & COMMENTS
		MIN	MAX	MIN	TYP	MAX	MIN	MAX		
V _{OH}	Output High Voltage	24		2 4	30		2 4		Volts	V _{CC} = 4.75V, I _{OH} = -0 36 mA
VoL	Output Low Voltage		0 45		0 2	0 45		0 45	Volts	V _{CC} = 5 25V, I _{OL} = 9.6 mA
V _H	Input High Voltage	19		18			16		Volts	V_{CC} = 4.75V, I_{OL} = 8.5 mA Guaranteed input high threshold for all inputs
٧L	Input Low Voltage		0 85			0 85		0 85	Volts	Guaranteed input low threshold for all inputs
۱ _۴	Input Load Current J, \overline{K} , \overline{MR} , P_0 , P_1 , P_2 & P_3	1	-1 6 -1 41		-1.0 -0 9	-1 6 -1 41		-1 6 -1 41	mA mA	$V_{CC} = 5 \ 25V$ $V_{CC} = 4 \ 75V, \ V_F = 0 \ 45V$
I _R	Input Leakage Current J, \overline{K} , \overline{MR} , $\overline{P_0}$, $\overline{P_1}$, $\overline{P_2}$ & $\overline{P_3}$				15	60		60	μΑ	V _{CC} = 5 25V, V _R = 4 5V

switching characteristics (TA = 25°C)

	_						
	SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	UNITS	CONDITIONS & COMMENTS
	t _{pd+}	Turn Off Delay		12	22	ns	V _{CC} = 5 0V, C _L = 15 pF
	t _{pd-}	Turn On Delay		19	26	ns	(See Figs 1 & 2a)
	f _{sr}	Shift Right Frequency	30	38		MHz	V _{CC} = 5 0V, C _L = 15 pF (See Figs 1 & 2c)
	CP _{pw}	Clock Pulse Width	17	11		ns	_
	t _s	Set-up Time	30	13	1	ns	V _{CC} = 5 0V
	t _r	Release Time	1	10	0	ns	C _L = 15 pF
	t _s (PE)	Set up Time for PE	45	20		ns	(See Figs 2a & 2b)
	t _r (PE)	Release Time for PE		17	10	ns	
	$t_{pd}(\overline{MR})$	Reset Time for MR	1	28		ns	
× .	t _{rec} (MR)	Recovery Time for MR		13		ns	
	MRnw	Min Reset Pulse Width	1	15		ns	

SET UP TIME $~t_{\rm S}$ is defined as the minimum time required for the logic level to be present at the logic input prior to the clock transition from low to high in order for the flip flop(s) to respond

RELEASE TIME t_r is defined as the maximum time allowed for the logic level to be present at the logic input prior to the clock transition from low to high in order for the flip flop(s) not to respond **RECOVERY TIME FOR RMR** $t_{rec}(MR)$ is defined as the minimum time required between the end of the reset pulse and the clock transition from low to high in order for the flip flop(s) to respond to the clock.

6



DM9301/DM8301 BCD-to-decimal decoder

general description


The DM9301/DM8301 utilizes Series 54/74 compatible circuitry to decode a four-bit BCD number to one-of-ten decimal outputs. These ten decimal outputs are capable of driving 10 standard TTL loads each.

The decoding logic is designed such that when binary numbers between 10 and 15 are applied to the inputs, no outputs are enabled.


features

- 125 mW typical power dissipation
- 20 ns typical propagation delay
- Clamp diodes on inputs

logic and connection diagrams



Dual-In-Line and Flat Package



logic table

	INP	UTS	3				0	UTF	UTS	<u> </u>			
D	С	В	Α	0	1	2	3	4	5	6	7	8	9
0	0	0	0	0	1	1	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1	1	1
0	0	1	0	1	1	0	1	1	1	1	1	1	1
0	0	1	1	1	1	1	0	1	1	1	1	1	1
0	1	0	0	1	1	1	1	0	1	1	1	1	1
0	1	0	1	1	1	1	1	1	0	1	1	1	1
0	1	1	0	1	1	1	1	1	1	0	1	1	1
0	1	1	1	1	1	1	1	1	1	1	0	1	1
1	0	0	0	1	1	1	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	0
1	0	1	0	1	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1
1	1	0	0	1	1	1	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1

absolute maximum ratings (Note 1)

 Supply Voltage
 7V

 Input Voltage
 5 5V

 Fan Out
 10

 Storage Temperature Range
 -65°C to +150°C

 Operating Temperature Range
 DM9301
 -55°C to +125°C

 DM8301
 0°C to +70°C

 Lead Temperature (soldering, 10 sec)
 300°C

electrical characteristics (Note 2)

PARAMETER		CONDIT	ION	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM9301 DM8301	V _{CC} = 4 5V V _{CC} = 4 75V		20			٧
Logical "0" Input Voltage	DM9301 DM8301	V _{CC} = 4 5V V _{CC} = 4 75V				08	V
Logical "1" Output Voltage	DM9301 DM8301	$V_{CC} = 45V$ $V_{CC} = 475V$	I _{OUT} = -600 μA	2 4			٧
Logical "0" Output Voltage	DM9301 DM8301	$\frac{V_{CC} = 4.5V}{V_{CC} = 4.75V}$	I _{OUT} = 16 mA			0 4	V
Logical "1" Input Current	DM9301 DM8301	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 4 5			40	μΑ
Logical "1" Input Current	DM9301 DM8301	$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V}$	V _{IN} = 5 5V			1	mA
Logical "0" Input Current	DM9301 DM8301	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V _{IN} = 0 4V		-10	-16	mA
Input Clamp Diode (All Inputs)	DM9301 DM8301	V _{CC} = 5 5V V _{CC} = 5 25V	I _{IN} = -12 mA		-10	-15	V
Output Short Circuit Current (Note 3)	DM9301 DM8301	$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V}$	V _{OUT} = 0V	-20 -18	-32	-55	mA
Power Supply Current	DM9301 DM8301	$V_{CC} = 55V$ $V_{CC} = 525V$			25	41	mA
Propagation Delay Time to a Logical "0"		V _{CC} = 5 0V, T, C _{OUT} = 50 pF,	, ,	8	19	30	ns
Propagation Delay Time to a Logical "1"		V _{CC} = 5 0V, T _A C _{OUT} = 50 pF,		8	20	30	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2· Min/max limits apply across the guaranteed operating temperature range $-55^{\circ}C$ to $+125^{\circ}C$ for DM9301 and $0^{\circ}C$ to $70^{\circ}C$ for the DM8301 unless otherwise specified. All typicals are given for V_{CC} = 5~0V and T_{A} = $25^{\circ}C$

Note 3: Only one output may be shorted at a time



DM9309/DM8309 dual 4-input multiplexer


general description

The DM9309/DM8309 is a dual four-input digital multiplexer. It consists of two multiplexing circuits with common input select data logic. Each circuit contains four inputs and fully buffered complementary outputs.


features

- Series 54/74 T²L and DTL compatible
- Input clamping diode
- Fully buffered complementary outputs
- Fan-out of 10

logic and connection diagrams



Dual-In-Line and Flat Package



truth table

SELECT	INPUTS		INP	UTS		OUT	PUTS
S ₀	S ₁	I _{OA}	I _{1A}	I _{2A}	I _{3A}	Z _A	ZA
L	٦	L	Х	Х	X	L	Н
L	L	н	×	X	X	н	L
н	L	×	L	×	×	L	Н
н	L	X	Н	×	X	н	L
L	Н	×	×	L	Х	L	н
L	Н	Х	X	Н	X	н	L
Н	Н	×	×	X	L	L	н
Н	Н	×	Х	x	Н	н	L
S ₀	S ₁	I _{0B}	I _{1B}	I _{2B}	I _{3B}	ZB	\overline{Z}_{B}
L	L	L	X	×	X	L	Н
L	L	Н	X	×	X	н	L
н	L	×	L	X	X	L	н
Н	L	×	Н	X	×	н	L
L	Н	×	X	L	×	L	Н
L	н	Х	X	Н	X	Н	L
Н	н	X	X	×	L	L	Н
Н	Н	Х	X	×	н	н	L

L = Low Voltage Level

H = High Voltage Level

X = Irrelevant

absolute maximum ratings (Note 1) operating conditions

			MIN	MAX	UNITS
Supply Voltage	7V	Supply Voltage (VCC)			
Input Voltage	5 5 V	DM9309	4 5	5 5	V
Output Voltage	5 5V	DM8309	4 75	5 25	V
Storage Temperature Range	–65°C to +150°C	Temperature (T _A)			
Lead Temperature (Soldering, 10 sec)	300°C	DM9309	-55	+125	°C
		DM8309	0	70	°C

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Min	2			V
Logical "0" Input Voltage	V _{CC} = Min			0.8	V
Logical "1" Output Voltage	$V_{CC} = Min$, $V_{IN(1)} = 2V$ $V_{IN(0)} = 8V$ $I_{OH} = -800 \mu A$	2 4			V
Logical "0" Output Voltage	$V_{CC} = M_{IR}$, $V_{IN(1)} = 2V$ $I_{OL} = 16 \text{ mA}$			0 4	V
Logical "1" Input Current	V _{CC} = Max, V _{IN} = 2 4V		i	40	μΑ
	V _{CC} = Max, V _{IN} = 5 5V			1	mA
Logical "0" Input Current	V _{CC} = Max, V _{IN} = 4V			-16	mA
Output Short Circuit Current (Note 3)	V _{CC} = Max	-30 -27		-85	mA
Supply Current	V _{CC} = Max		27	44	mA
Input Clamp Voltage	V _{CC} = Min, I _{IN} = -12 mA			-15	V
Propagation Delay to a Logical "0" from Data to Z, t _{pd0}	V _{CC} = 5 0V, T _A = 25°C		24	35	ns
Propagation Delay to a Logical "0" from Data to \overline{Z} , t_{pd0}	V _{CC} = 5 0V, T _A = 25°C		10	15	ns
Propagation Delay to a Logical "1" from Data to Z, t _{pd1}	V _{CC} = 5 0V, T _A = 25°C		20	28	ns
Propagation Delay to a Logical "1" from Data to \overline{Z} , t_{pd1}	V _{CC} = 5 0V, T _A = 25°C		15	22	ns
Data Select to Z					
t _{pd1}	$V_{CC} = 5 \text{ oV}, T_{\Delta} = 25^{\circ} \text{C}$		30 25	45 37	ns ns
t _{pd0}	CC 331,1A 233		25	3/	115
Data Select to Z			17	25	ns
t _{pd} 0	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ} \text{C}$		21	31	ns

Note 1. "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM9309 and across the 0°C to 70° C range for the DM8309. All typicals are given for $V_{CC} = 5.0V$ and $T_{A} = 25^{\circ}$ C

Note 3: Only one output at a time should be shorted



DM9312/DM8312 8-input multiplexer


general description

The DM9312/DM8312 is an eight-input digital multiplexer which provides in one package the ability to select one bit of data from up to eight sources. When the enable input is taken to a logical "0", it will enable the multiplexer to function.


features

- Series 54/74 T²L and DTL compatible
- Input clamping diodes
- Selects one-of-eight data sources
- Fan-out of 10
- Fully buffered complementary outputs

logic and connection diagrams



Dual-In-Line and Flat Package



truth table

Ē	S ₂	S ₁	S ₀	10	11	12	13	14	15	16	17	ž	Z
Н	Х	Х	Х	Х	Х	Х	Х	Х	Х	X	Х	Н	L
L	L	L	L	L	Х	X	Х	X	Х	X	X	н	L
L	L	L	L,	Н	Х	X	Х	Х	X	Х	Х	L	Н
L	L	L	H	Х	L	X	Х	Х	Х	X	X	н	L
L	L	L	Н	Х	Н	X	X	Х	X	X	X	L	Н
L	L	Н	L	Χ	Х	L	Х	X	X	X	X	Н	L
L	L	Н	L	Х	X	Н	Х	Х	Х	X	X	L	Н
L	L	Н	Н	Х	Х	X	L	Х	Х	X	X	н	L
L	L	Н	Н	Х	X	×	Н	Х	X	×	X	L	Н
L	Н	L	L	Х	Х	X	X	L	Х	X	X	н	L
L	Н	L	L	Х	Х	X	Χ	Н	Х	Χ	Х	L	Н
L	н	L	Н	Х	Х	X	Х	Х	L	X	Χ	Н	L
L	Н	L	Н	Х	X	X	Х	Х	Н	Х	Х	L	Н
L	н	Н	L	Х	Х	Х	X	Х	Х	L	Х	Н	L
L	Н	Н	L	X	X	X	X	X	Х	Н	X	L	Н
L	H	Н	н	Х	X	X	X	X	X	X	L	н	L
L	Н	Н	Н	Х	X	X	Х	X	X	Х	Н	L	Н

H = High Voltage Level L = Low Voltage Level X = Irrelevant

absolute maximum	ratings (Note 1)	operating conditions				
			MIN	MAX	UNITS	
Supply Voltage	7V	Supply Voltage (V _{CC})				
Input Voltage	5 5V	DM9312	45	5.5	V	
Output Voltage	5 5 V	DM8312	4 75	5 25	V	
Storage Temperature Range	-65°C to +150°C	Temperature (T _A)				
Lead Temperature (Soldering, 10 sec)	300°C	DM9312	-55	+125	°С	
		DM8312	0	70	°C	

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = Min	2			V
Logical "0" Input Voltage	V _{CC} = Min			08	٧
Logical "1" Output Voltage	$V_{CC} = Min, \frac{V_{IN(1)} = 2V}{V_{IN(0)} = 8V} I_{OH} = -800 \mu\text{A}$	2 4			٧
Logical "1" Output Current	$V_{CC} = Max$, $V_{IN} = 55V$			250	μΑ
Logical "0" Output Voltage	$V_{CC} = M_{IN}, \frac{V_{IN(1)}}{V_{IN(0)}} = 8V, I_{OL} = 16 \text{ mA}$			0 4	٧
Logical "1" Input Current	V _{CC} = Max, V _{IN} = 24V			40	μΑ
	V _{CC} = Max, V _{IN} = 5 5V			1	mA
Logical "0" Input Current	V _{CC} = Max, V _{IN} = 4V			-16	mA
Output Short Circuit Current (Note 3)	V _{CC} = Max	-30 -27		-85	mA
Supply Current	V _{CC} = Max		33	44	mA
Input Clamp Voltage	V _{CC} = M _{In} , I _{IN} = -12 mA			-15	V
Propagation Delay to a Logical $^{\prime\prime}0^{\prime\prime}$ from Data to Z, t_{pd0}	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}$		23	34	ns
Propagation Delay to a Logical "0" from Data to \overline{Z} , t_{pd0}	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}$		9	14	ns
Propagation Delay to a Logical "1" from Data to Z, $t_{\rm pd1}$	V _{CC} = 5 0V, T _A = 25°C		19	28	ns
Propagation Delay to a Logical "1" from Data to \overline{Z} , t_{pd1}	V _{CC} = 5 0V, T _A = 25°C		15	23	ns
Data Select to Z					
^t pd1 t _{pd0}	$V_{CC} = 5 \text{ OV}, T_A = 25^{\circ}\text{C}$		29 25	43 37	ns ns
Data Select to \overline{Z}				000	
t _{pd} 1 t _{pd} 0	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}$		20 18	30 27	ns ns
Enable to Z					
^t pd1 ^t pd0	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}$		28 25	42 37	ns ns
Enable to \overline{Z}					
t _{pd1} t _{pd0}	V _{CC} = 5 0V, T _A = 25°C		17 18	25 27	ns ns

Note 1. "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2. Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM9312 and across the 0° C to 70° C range for the DM8312. All typicals are given for $V_{CC} = 5$ 0V and $T_{A} = 25^{\circ}$ C

Note 3. Only one output at a time should be shorted



Series 9000

DM9322/DM8322 quad 2-input multiplexer

general description


The DM9322/DM8322 consists of four 2-input multiplexers with common input select logic and common output disable circuitry. It allows two groups of four bits each to be multiplexed to four parallel outputs. When the Enable input is at the logical "0" level the outputs reflect information on the selected inputs. However, when a logical "1" is applied, the outputs assume the logical "0" $\,$ level.

The DM9322/DM8322 is pin compatible and functionally compatible with the FSC9322 and the SN54157/SN74157. Features of the device are:

features

- Typically 10 ns from data to output
- Power dissipation 150 mW typ
- Pin compatible with FSC9322 and SN54157/ SN74157
- Diode clamped inputs
- Available in either cavity or molded dual-inline package

logic and connection diagram



Dual-In-Line and Flat Package

truth table

ENABLE	SELECT	INF	UT	OUTPUT
Ē	S	I _O	Ιı	Z _X
1	Х	Х	Х	0
0	1	Х	0	0
0	1	Х	1	1
0	0	0	X	0
0	0	1	Χ	1

absolute maximum ratings (Note 1)

 Supply Voltage
 7V

 Input Voltage
 5.5V

 Output Voltage
 5.5V

 Operating Temperature Range
 DM9322
 -55°C to 125°C

 DM8322
 0°C to 70°C
 55°C to 150°C

 Storage Temperature Range
 -55°C to 150°C
 300°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics (Note 2)

PARAMETER			CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM9322 DM8322	V _{CC} = 4 5V V _{CC} = 4 75V		20			٧
Logical ''0'' Input Voltage	DM9322 DM8322	V _{CC} = 4 5V V _{CC} = 4 75V				0 8	٧
Logical ''1'' Output Voltage	DM9322 DM8322	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	$I_{OUT} = -1.2 \text{ mA } V_{IN} = 2V$	2 4			٧
Logical ''0'' Output Voltage	DM9322 DM8322	$V_{CC} = 45V$ $V_{CC} = 475V$	$I_{OUT} = 12.4 \text{ mA}$ $I_{OUT} = 14.1 \text{ mA}$ $V_{IN} = 0.8V$			0 4 0 45	٧
	DM9322 DM8322	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	$I_{OUT} = 16 \text{ mA}$ $I_{OUT} = 16 \text{ mA}$ $V_{IN} = 0.8V$			0 4 0 45	٧
Logical "1" Input Current	DM9322 DM8322	V _{CC} = 5 5V V _{CC} = 5 25V	V _{IN} = 45V			60	μΑ
	DM9322 DM8322	$V_{CC} = 55V$ $V_{CC} = 525V$	V _{IN} = 5 5V			1	mA
Logical "0" Input Current	DM9322 DM8322	$V_{CC} = 55V$ $V_{CC} = 525V$	V _{IN} = 0 4V		-1	16	mA
	DM9322 DM8322	V _{CC} = 4 5V V _{CC} = 4 75V				-1 24 -1 41	mA mA
Output Short Circuit Current (Note 3)	DM9322 DM8322	V _{CC} = 5.5V V _{CC} = 5.25V		-35	-46	-80	mA
Supply Current — (each device)	DM9322 DM8322	V _{cc} = 5V	All Inputs = 45V		30.	43	mA
Input Clamp Voltage	DM9322 DM8322	$V_{CC} = 5V$ $T_A = 25^{\circ}C$	I _{IN} = -12 mA		-10	-15	٧
Propagation Delay to a Logical "0" from Data to Output, t _{od0}		$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$		6	11	16	ns
Propagation Delay to a Logical "0" from Select to Z _A , t _{pd0}		$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$		8	17	27	ns
Propagation Delay to a Logical "1" from Data to Output, t _{pd1}		$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$		4	8	15	ns
Propagation Delay to a Logical "1" from Select to Z _A , t _{pd1}		$V_{CC} = 5 \text{ OV}$ $T_A = 25^{\circ}\text{C}$		5	15	25	ns
Enable to Output,t _{pd0}		$V_{CC} = 5V$ $T_A = 25^{\circ}C$		7	16	23	ns
Enable to Output, t _{pd1}		$V_{CC} = 5V$ $T_{\Delta} = 25^{\circ}C$		6	14.	20	ns

Note 1. "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the –55°C to +125°C temperature range for the DM9322 and across the 0°C to 70°C range for the DM8322. All typicals are given for V_{CC} = 5 0V and T_A = 25°C

Note 3: Only one output at a time should be shorted



Series 9000

DM9601/DM8601 retriggerable monostable multivibrator


general description

The DM9601/DM8601 is both pin-for-pin and spec-for-spec interchangeable with the 9601 one-shot. Pulse widths range from 50 ns upward depending upon the values of the external R&C used. The retriggerable feature allows for output pulse widths to be extended beyond the normal range attainable with just a resistor and capacitor.


features

- Input Clamping Diodes
- Complementary DC Level Sensitive Inputs
- Flexibility of Operation—Optional Retriggering/Lockout Capability
- DTL/TTL Compatible Logic Levels
- High Speed Operation—Input Repetition Rate > 1.0 MHz
- Output Pulse Width Range 50 ns to ∞
- Leading or Trailing Edge Triggering
- Complementary Outputs

schematic and connection diagrams



Dual-In-Line and Flat Package



DM9601 absolute maximum ratings

Supply Voltage to Ground Input Voltage Voltage Applied to Outputs Storage Temperature Operating Temperature Lead Temperature (Soldering, 10 sec)

-0.5V to +8.0V -0.5V to +5.5V–0.5V to + V_{CC} -65°C to +150°C -55°C to +125°C 300°C

electrical characteristics

TABLE I

					Limits					
Symbol	Parameter	-5	5°C		+25°C		+12	5°C	Units	Conditions
		Min	Max.	Mın	Тур.	Max	Min	Max		(Note 1)
V _{OH}	Output High Voltage	24		2 4	3 3		2 4		V	V _{CC} = 4 5V
										I _{OH} = -0 72 mA (Note 2)
VoL	Output Low Voltage		04		02	04		04	V	V _{CC} = 4 5V
										I _{OL} = 10 mA (Note 2)
V _{IH}	Input High Voltage	20		17			14		V	V _{CC} = 4 5V
Vıc	Input Low Voltage		0 85			0 90		0 85	\ \	V _{CC} = 5 5V (Note 3)
l _F	Input Load Current		-16		-1 1	-16		-16	mA	V _{CC} = 5 5V
										V _F = 0 4V
I _R	Input Leakage Current				15	60		60	μΑ	V _{CC} = 5 5V
										V _R = 4 5V
Isc	Short Circuit Current			-10		-40				V _{CC} = 5 0V
1 .										V _{OUT} = 0V (Note 2)
I _{PD}	Quiescent Power Supply Drain		25			25		25	mA	V _{CC} = 5 5V
t _{pd} ,	Negative Trigger Input to True Output		j		25	40			ns	V _{CC} = 5 0V
	lo mac output		i		23	40			"	R _x = 50 KΩ
t _{pd} .	Negative Trigger Input		İ							
	to Complement Output				25	40			ns	C ^X = 0
1 .							•			C _L = 15 pF
t _{pw(min)}	Minimum True Output Pulse Width				45	65			ns	1
Δtpw	Pulse Width Variation			3 08	3 42	3 76			μs	V _{CC} = 5 0V
										R _X = 10 KΩ, C _X = 1,000 pF
C _{stray}	Maximum Allowable									
	Wiring Capacitance		E0.							D- 10 + CND
R _X	(Pin 13) External Timing Resistor	50	50 25	50		50 25	50	50 25	pF kΩ	Pin 13 to GND
''x	Lactinal Finning Resistor	30	20	30		20	50	25	K25	

Note 1: Unless otherwise specified, $R_X = 10 \text{ K}\Omega$ between Pin 13 and V_{CC} on all tests

Note 2: Ground Pin 11 for VOL test on Pin 6, VOH test on Pin 8 and ISC test on Pin 8.

Open Pin 11 for VOL test on Pin 8, VOH test on Pin 6 and ISC test on Pin 6

Note 3: Pulse test to determine V_{IH} and V_{IL} (Min PW = 40 ns)

DM8601 absolute maximum ratings

Supply Voltage to Ground $\begin{array}{lll} -0.5 V \ to \ +8.0 V \\ Input \ Voltage & -0.5 V \ to \ +5.5 V \\ Voltage \ Applied to \ Outputs & -0.5 V \ to \ +V_{CC} \\ Storage \ Temperature & -65 ^{\circ} C \ to \ +150 ^{\circ} C \\ Operating \ Temperature & 0 ^{\circ} C \ to \ +75 ^{\circ} C \\ Lead \ Temperature \ (Soldering, 10 sec) & 300 ^{\circ} C \end{array}$

electrical characteristics

TABLE II

		Limits								
Symbol	Parameter	0	°C		+25°C		+79	5°C	Units	Conditions
		Mın.	Max.	Mın.	Тур.	Max.	Mın.	Max.		(Note 1)
V _{OH}	Output High Voltage	2 4		24	3 4		2 4		V	V _{CC} = 4 75V
									 	I _{OH} = -0 96 mA (Note 2)
VoL	Output Low Voltage		0 45		0 2	0 45		0 45	/ v	V _{CC} = 4 75V
										I _{OL} = 12 8 mA (Note 2)
V _{IH}	Input High Voltage	19		18			16		V	V _{CC} = 4 75V
V _{IL}	Input Low Voltage		0 85			0 85		0 85	\ \	V _{CC} = 5 25V (Note 3)
I _F	Input Load Current		-16		-10	-16		-16	mA	V _{cc} = 5 25V
1										V _F = 0 45V
I _R	Input Leakage Current				15	60		60	μΑ	V _{CC} = 5 25V
										V _R = 45V
I _{sc}	Short Circuit Current			-10		-40			mA	V _{CC} = 5 0V
ļ										V _{OUT} = 0V (Note 2)
I _{PD}	Quiescent Power Supply Drain		25			25		25	mA	V _{CC} = 5 25V
	обрргу Втапт		23			25		25	'''^	GND Pins 1 & 2
t _{pd+}	Negative Trigger Input									
	to True Output				25	40			ns	V _{CC} = 5 0V
	_									$R_X = 50 K\Omega$
t _{pd} -	Negative Trigger Input to Complement Output				25	40			ns	C _x = 0
	, ,									C _L = 15 pF
L _{pw(min)}	Minimum True Output								İ	
	Pulse Width				45	65			ns	
Δt_{pw}	Pulse Width Variation			3 08	3 42	3.76			μs	V _{CC} = 5 0V
										$R_X = 10 \text{ K}\Omega, C_X = 1,000 \text{ pF}$
C _{stray}	Maximum Allowable Wiring Capacitance									
	(Pin 13)		50			50		50	рF	Pin 13 to GND
R _X	External Timing Resistor	5 0	50	50		50	50	50	kΩ	

Note 1: Unless otherwise specified, R_X = 10 K Ω between Pin 13 and V_{CC} on all tests

Note 2: Ground Pin 11 for V_{OL} test on Pin 6, V_{OH} test on Pin 8 and I_{SC} test on Pin 8

Open Pin 11 for Vol. test on Pin 8, VoH test on Pin 6 and Isc test on Pin 6

Note 3: Pulse test to determine V_{IH} and V_{IL} (Min PW = 40 ns)

operating rules

- 1. An external resistor R_X and an external capacitor C_X are required for operation. The value of R_X can vary between the limits shown on tables I and II. The value of C_X is optional and may be adjusted to achieve the required output pulse width.
- 2. Output pulse width t_{pw} may be calculated as follows:

$$t_{pw} = 0.32 R_X C_X \left[1 + \frac{0.7}{R_X} \right] (for C_X \ge 10^3 pF)$$

 $\textbf{R}_{\textbf{X}}$ in K $\Omega,\,\textbf{C}_{\textbf{X}}$ in pF and t_{pw} in ns

For $C_X < 10^3\,$ pF, see curve.

3. R_X and C_X must be kept as close as possible to the circuit in order to minimize stray capaci-

tance and noise pickup. If remote trimming is required, R_X may be split up such that at least $R_{X\,(M\,I\,N)}$ must be as close as possible to the circuit and the remote portion of the trimming resistor $R < R_{X\,(M\,A\,X)} - R_X$

- Set-up time(t₁) for input trigger pulse >40 ns. (See Figure 1)
 - Release time(t_2) for input trigger pulse >40 ns. (See Figure 2)
- 5 Retrigger pulse width (see Figure 3) is calculated as follows:

$$t_{w} = t_{pw} + t_{pd+} = 0.32 R_{X}C_{X} \left[1 + \frac{0.7}{R_{X}} \right] + t_{pd+}$$




Figure 1




Figure 2




Figure 3





REFERENCE

The following table references all Physical Dimension Drawings, Waveforms, and Test Circuits for the devices in this section. For Order Numbers, see below.* Refer to the alpha-numerical index at the front of this catalog for complete device title and function. Packages (pages I thru VI) are in the back of the catalog.

DATA SHE	ETS					PACK	AGES						W	AVE-	Т	EST
Devices	Pg	Molded	DIP (N)	Cavit	y DIF	(D)(J)	Flat	Pack	(F)(W)	Meta	l Can	(G)(H)	FC	RMS	CIR	CUITS
Devices	' y	Fig.	Pg.	Fıg.	Pg	Туре	Fıg.	Pg	Туре	Fıg.	Pg.	Туре	Fig	Pg.	Fıg.	Pg.
DM10101	7-1			12	IV	J							41	11-18	10	11-2
DM10102	7-3			12	IV	J]			41	11-18	10	11-2
DM10105	7-5			12	IV	J							41	11-18	10	11-2
DM10106	7.7			12	IV	J							41	11-18	10	11-2
DM10107	7-9			12	١V	J				ł			41	11-18	10	11-2
DM10109	7-11			12	IV	J							41	11-18	10	11-2
DM10110	7-13			12	IV	J										
DM10111	7-15			12	1V	J				1			1			
DM10112	7-17			12	IV	J										
DM10115	7-19			12	IV	J							1			
DM10116	7-21			12	IV	J				İ			l			
DM10117	7.23			12	IV	J				ļ						
DM10118	7-25			12	IV	J				l			1			
DM10119	7-27			12	IV	J										
DM10121	7-29			12	1V	J]									
DM10124	7-31			12	IV	J										

^{*}Order Numbers use Device No suffixed with package letter, i.e. DM10101J.

		1



DM10101(MC10101) quad OR/NOR gate with strobe

general description

The DM10101 quad gate is a low power, high speed, standard ECL logic device. High Z input pulldowns allow high DC and AC fanout and eliminate the need to tie unused inputs to an external supply. The open emitter outputs allow maximum flexibility in the selection of termination techniques and minimize the power requirements when driving transmission lines. Wire-"OR"ing of outputs is available with the open emitter outputs.

applications

The DM10101 is useful in control, bussing and communications in high speed central processors, high speed peripherals, digital communications systems, minicomputers and instrumentation. This device is commonly used for control and bussing data by using the wire OR capability of the basic ECL gate and/or the common enable input. The

complementary outputs on all gates makes this part useful as a quad line driver for twisted pair lines thus reducing package count.

features

Slow rise and fall times

3.5 ns

High speed


2.0 ns


Low powerHigh fanout

25 mW/gate 50 mA/output

- 50Ω line driving capability
- High Z input pulldowns
- Open emitter follower outputs
- Wire OR capability
- Complementary output for added versatility
- Standard end power pins for conventional layout
- Separate V_{CC} pins maintain high speed and minimize crosstalk and noise generation

schematic and logic diagrams





electrical characteristics

											TEST VOLTAGE VALUES						
										@ TEST TEMP	V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE	UNITS	
										-30°C	-0 89	-1 89	-1 205	-1 50	-52	V	
										+25°C	-0 81	-1 85	-1 105	-1 475	-52	V	
										+85°C	-0 70	-1 825	-1 035	-1 44	-52	V	
•		PIN			DM1010		T LIMITS			TEST VOLTAGE APPLIED TO LISTED BELOW					INS	(V _{CC})	
CHARACTERISTIC	SYMBOL	UNDER TEST	MIN	0°C MAX	MIN	+25°C TYP	MAX	+8 MIN	5°C MAX	UNITS	V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE	GND	
Power Supply Drain Current	I _E	8	_	-		20	26	-	_	mAdc	_	_	-	-	8	1, 16	
Input Current	I _{inH}	13	-	l –		-	265			μAdc	13				ĺ	1	
	1 _{inH}	12	i -	l –	-	-	550	l -	_	μAdc	12	_	-	-	8	1, 16	
	Int	12, 13	_	-	0.5	-	_	-	-	μAdc	-	12, 13	-	-	8	1, 16	
Logic "1" Output Voltage	Vон	9	-1 06	-0 89	-0 96	-	-0 81	-0 89	-0 70	Vdc	12	-	-	-	8	1, 16	
		9	-1 06	-0 89	-0 96	-	-0 81	-0 89	-0 70	Vdc	13	-	-	-	8	1, 16	
		15	-1 06	-0 89	-0 96	-	-081	-0 89	-0 70	Vdc	- 1	12	~	-	8	1, 16	
		15	-1 06	-0 89	-0 96	-	-0 81	-0 89	-0 70	Vdc	-	13	-	-	8	1, 16	
Logic "0" Output Voltage	Vol	9	-1 89	-1 675	-1 85	٠.	-1 65	-1 825	-1615	Vdc	-	12	-	-	8	1, 16	
		9	-1 89	-1 675	-1 85	-	-1 65	~1 825	-1615	Vdc		13	-	-	8	1, 16	
		15	-1 89	-1 675	-1 85	-	-165	-1 825	-1615	Vdc	12	-	-	-	8	1, 16	
		15	-1 89	-1 675	-1 85	-	-1 65	-1 825	-1615	Vdc	13	-	-	-	8	1, 16	
Logic "1" Threshold Voltage	V _{OHA}	9	-1 08	-	-0 98	-		-091	-	Vdc	-	-	12	-	8	1, 16	
		9	-1 08	-	-0 98	-	-	-0 91	-	Vdc	-	-	13	-	8	1, 16	
		15	-1 08	-	-0 98	-	-	-0 91	-	Vdc	-	-	-	12	8	1, 16	
		15	-1 08	-	-0 98	-	-	-0 91	-	Vdc	-	-	-	13	8	1, 16	
Logic "0" Threshold Voltage	VOLA	9	-	-1 655	-	-	-1 63	-	-1 595	Vdc	-	-		12	8	1, 16	
		9	-	-1 655	-	-	-1 63	-	-1 595	Vdc	-		-	13	8	1, 16	
	}	15	-	-1 655	-	-	-1 63	-	-1 595	Vdc	-	-	12	-	8	1, 16	
		15	-	-1 655	-	-	-1 63	-	-1 595	Vdc	-	-	13		8	1, 16	
Switching Times (50 ohm load)													Pulse In	Pulse Out	-3 2V	+2 0V	
Propagation Delay	t ₁₂₊₁₅₋	15	-	-	10	20	29	-	-	ns	-		12	15	8	1, 16	
	t _{12- 15+}	15	-	-	10	20	29	-	-	ns	-	-	12	15	8	1, 16	
	t ₁₂₊₉₊	9	-	-	10	20	29	-		ns	-	-	12	9	8	1, 16	
	t ₁₂₋₉₋	9	-	-	10	20	29	-	-	ns	-	-	12	9	8	1, 16	
Rise Time	t ₁₅₊	15	-	-	11	20	33	-	-	ns	-	-	12	15	8	1, 16	
(20 to 80%)	t ₉ ,	9	-	-	1.1	20	3 3	-	-	ns	-	-	12	9	8	1, 16	
Fall Time	t ₁₅₋	15	-	-	11	20	3 3	-	-	ns	-	-	12	15	8	1, 16	
(20 to 80%	t ₉ .	9	-	-	1.1	20	3 3	-	-	ns	- 1	-	12	9	8	1, 16	

Note: Each DM10,000 series circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained Outputs are terminated through a 50-ohm resistor to -2 0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner



DM10102(MC10102) quad gate

general description

The DM10102 quad gate is a low power, high speed, standard ECL logic device. High Z input pulldowns allow high DC and AC fanout and eliminate the need to tie unused inputs to an external supply. The open emitter outputs allow maximum flexibility in the selection of termination techniques and minimize the power requirements when driving transmission lines. Wire Oring of outputs is available with the open emitter outputs.

applications

The DM10102 is very useful in control, bussing, and communications in high speed central processors, high speed peripherals, digital communications systems, minicomputers and instrumentation. This device is commonly used for control and bussing data by using the wire OR capability of

the basic ECL gate. The additional non-inverting output on one gate adds to the flexibility of this part.

features

Slow rise and fall times

3 5 ns

High speed

2.0 ns


Low powerHigh fanout


25 mW/gate 50 mA/output

■ 50Ω line driving capability

- High Z input pulldowns
- Open emitter follower outputs
- Wire OR capability
- Complementary output for added versatility
- Standard end power pins for conventional layout
- Separate V_{CC} pins maintain high speed and minimize crosstalk and noise generation

schematic and logic diagrams





 Supply Voltage
 -8V

 Input Voltage
 0 to V_{EE}

 Output Current
 50 mA

 Operating Temperature Range
 -30°C to +85°C

 Storage Temperature Range
 -55°C to +125°C

 Lead Temperature (Soldering, 10 sec)
 300°C

ام	actric:	al ch	aract	teristics
	ecuic	a	iai ai:	PHSIES

@ TEST		TEST VOLTAGE VALUES										
TEMP	V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE	UNITS						
-30°C	<i>⊢</i> 0 89	-1 89	-1 205	-1 50	-52	V						
+25°C	-0 81	-1 85	-1 105	-1 475	-52	v						
+85°C	-0 70	-1 825	-1 035	-1 44	-52	V						

	PIN	DM10102 TEST LIMITS								TEST VOLTAGE APPLIED TO PINS LISTED BELOW					(V _{CC})	
CHARACTERISTIC	SYMBOL	UNDER	-3	0°C		+25°C		+8	5°C	UNITS	VIH	VIL	VIHA	VILA	.,	(V _{CC}) GND
		TEST	MIN	MAX	MIN	TYP	MAX	MIN	MAX		MAX	MIN	MIN	MAX	VEE	
Power Supply Drain Current	ΙE	8	_	-	-	20	26	_	-	mAdc	-	_	-	_	8	1, 16
Input Current	I _{inH}	12	-	-	-	-	265	- 1	-	μAdc	12	-	-	-	8	1, 16
	Inc	12	-	-	0.5	-	-	-	-	μAdc	-	12	-	-	8	1, 16
Logic "1" Output Voltage	VoH	9	-1 06	-0 89	-0 96	-	-0 81	-0 89	-0 70	Vdc	12	_	-	-	8	1, 16
	i	9	-1 06	-0 89	-0 96	-	-0 81	-0 89	-0 70	Vdc	13	_	-	-	8	1, 16
		15	-1 06	-0 89	-0 96	-	-081	-0 89	-0 70	Vdc	-	12	-	-	8	1, 16
		15	-1 06	-0 89	-0 96	-	-0 81	-0 89	-0 70	Vdc	-	13	-	-	8	1, 16
Logic "0" Output Voltage	VoL	9	-1 89	-1 675	-1 85	-	-165	-1 825	-1 615	Vdc	-	12	-	-	8	1, 16
		9	-1 89	-1 675	-1 85	-	-1 65	-1 825	-1 615	Vdc	-	13		-	8	1, 16
		15	-1 89	-1 675	-1 85	-	-165	-1 825	-1 615	Vdc	12		-	-	8	1, 16
		15	-1 89	-1 675	-1 85	-	-165	-1 825	-1 615	Vdc	13	-	-	-	8	1, 16
Logic "1" Threshold Voltage	V _{OHA}	9	-1 08	_	-0 98	-	-	-0 91	-	Vdc	-	-	12	-	8	1, 16
		9	-1 08	-	-0 98	-	-	-0 91	-	Vdc	-	-	13	-	8	1, 16
		15	-1 08	-	-0 98	-	-	-0 91	-	Vdc	-	-	-	12	8	1, 16
		15	-1 08	-	-0 98	-	-	-091	-	Vdc	-	_	-	13	8	1, 16
Logic "0" Threshold Voltage	VOLA	9	-	-1 655	-	-	-163	-	-1 595	Vdc	-	-	-	12	8	1, 16
		9	-	-1 655	-	-	-163	-	-1 595	Vdc	-	-	-	13	8	1, 16
		15	-	-1 655	-		-1 63	-	-1 595	Vdc	-	-	12		8	1, 16
		15	-	-1 655	-	-	-163		-1 595	Vdc	-	_	13	-	8	1, 16
Switching Times (50-ohm load)													Pulse In	Pulse Out	-3 2V	+2 0V
Propagation Delay	t ₁₂₊₁₅₋	15	-	-	10	20	29	- 1	-	ns	-	-	12	15	8	1, 16
	t _{12- 15+}	15	-	-	10	20	29	-	-	ns	-	-	12	15	8	1, 16
	t ₁₂₊₉₊	9	-	-	10	20	29	-		ns	-		12	9	8	1, 16
	t ₁₂₋₉₋	9	-	-	10	20	29	-	-	ns	-	-	12	9	8	1, 16
Rise Time	t ₁₅₊	15	-	-	11	20	33	-	-	ns	-	-	12	15	8	1, 16
(20 to 80%)	t ₉₊	9	-	-	11	20	33	-	-	ns	-	-	12	9	8	1, 16
Fall Time	t ₁₅₋	15	-	-	11	20	33	-	-	ns	-		12	15	8	1, 16
(20 to 80%	t ₉	9	-		11	20	33	_	-	ns	_	-	12	9	8	1, 16

Note: Each DM10,000 series circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

DM10105(MC10105) triple 2-3-2 OR/NOR gate

general description

The DM10105 triple gate is a low power, high speed, ECL logic device with the standard ECL high Z inputs and open emitter outputs. This offers the system designer maximum flexibility in layout and design. The open emitter output allows a maximum number of gates to be wire ORed. This device is useful in high speed digital communications systems, central processors, peripheral controllers, minicomputers, instrumentation, and testing systems. The DM10105 is a general purpose gate which generates both true and complement of a control signal and can be used to drive twisted pair lines.

features

Slow rise and fall times

3.5 ns

High speed

 $t_{pd} = 2.0 \text{ ns}$


Low power


High fanout

50 mA/output

- Open emitter follower outputs for wire OR
- Complementary outputs simultaneous functions
- Standard end power pins conventional layout
- Separate V_{CC} pins maintain high speed and minimize crosstalk and noise generation

schematic and logic diagrams





Supply Voltage Input Voltage Output Current Operating Temperature Range Storage Temperature Range Lead Temperature (Soldering, 10 sec) -8V 0 to V_{EE} 50 mA -30 C to +85°C -55°C to +125°C 300°C

electrical characteristics

		TEST VO	LTAGE V	ALUES	
@ TEST			(Volts)		
TEMP	V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE
-30°C	-0 890	-1 890	-1 205	-1 500	-5 2
+25°C	-0.810	-1 850	-1 105	-1 475	-5 2
+85°C	-0 700	-1 825	-1 035	-1 440	-5 2

				DM10105 TEST LIMITS						1)					
CHARACTERISTIC	SYMBOL	PIN UNDER	-30	°C		+25°C		+8!	5°C				ISTED V			İ
SMANAGTENIOTIC	3111100	TEST	MIN	MAX	MIN	TYP	MAX	MIN	MAX	UNITS	V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE	(V _{CC}) GND
Power Supply Drain Current	I _E	8	-		-	15	21	-	-	mAdc	_	_	-	-	8	1, 16
Input Current	L _{inH}	4	-	-	-	-	265	-	-	μAdc	4	-	-	- 1	8	1, 16
	l _{inL}	4	-	-	05	-	-	-	-	μAdc	-	4	-	-	8	1, 16
Logic "1" Output Voltage	VoH	3	-1 060	-0 890	-0 960	-	-0 810	-0 890	-0 700	Vdc	-	4	-	- 1	8	1, 16
	l	2	-1 060	-0 890	-0 960	-	-0 810	-0 890	-0 700	Vdc	4	-	-	-	8	1, 16
Logic "0" Output Voltage	Vol	3	-1 890	-1 675	-1 850	-	-1 650	-1 825	-1 615	Vdc	4	-	-	-	8	1, 16
	}	2	-1 890	-1 675	-1 850	-	-1 650	-1 825	-1 615	Vdc	-	4	-	-	8	1, 16
Logic "1" Threshold Voltage	V _{OHA}	3	-1 080	- '	-0 980	-	-	- 910	-	Vdc	-	-	-	4	8	1, 16
	l	2	-1 080	-	-0 980	-	-	- 910	-	Vdc	-	-	4	- 1	8	1, 16
Logic "0" Threshold Voltage	VOLA	3	-	-1 655	-	-	-1 630	-	-1 595	Vdc	-	-	4	-	8	1, 16
	l	2	-	-1 655	-	-	-1 630	-	-1 595	Vdc	-	-	-	4	8	1, 16
Switching Times (50 ohm load)													Pulse In	Pulse Out	-3 2V	+2 0V
Propagation Delay	t ₄₊₃	3	-	-	-	20	-	-	-	ns	-	-	4	3	8	1, 16
	t ₄₋₃₊	3	-	-	-	20	-	-	-	ns	-	-	4	3	8	1, 16
	t ₄₊₂₊	2	-	-	-	20	-	-	-	ns	-	-	4	2	8	1, 16
	t _{4 2}	2	-	-	-	20	-	-	-	ns	-	-	4	2	8	1, 16
Rise Time	t ₃₊	3	-	-	-	20	-	l –	-	ns	-	- 1	4	3	8	1, 16
(20 to 80%)	t ₂ ,	2	-	-	-	20	-	-	-	ns	-	-	4	2	8	1, 16
Fall Time	t ₃	3	-	-	-	20	-	-	-	ns	-	-	4	3	8	1, 16
(20 to 80%)	t ₂	2	-	-	-	20	-	-	-	ns		-	4	2	8	1, 16

Note: Each DM10,000 series circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.



DM10106(MC10106) triple 4-3-3-input NOR gate

general description

The DM10106 triple gate is a low power, high speed, ECL logic device with the standard ECL high Z inputs and open emitter outputs. This offers the system designer maximum flexibility in layout and design. The open emitter output allows a maximum number of gates to be wire ORed. This device is useful in high speed digital communications systems, central processors, peripheral controllers, minicomputers, instrumentation, and testing systems. Busing data with wire OR is a useful function of the DM10106 and it is also useful as a general purpose gate.

features

Slow rise and fall times

3.5 ns

High speed


Low powerHigh fanout


50 mA/output

 $t_{pd} = 2.0 \text{ ns}$

- Open emitter follower outputs for wire OR
- Standard end power pins conventional layout
- Separate V_{CC} pins maintain high speed and minimize crosstalk and noise generation

schematic and logic diagrams





Supply Voltage
Input Voltage
Output Current
Operating Temperature Range
Storage Temperature Range
Lead Temperature (Soldering, 10 sec)

-8V 0 to V_{EE} 50 mA -30 C to +85°C -55°C to +125°C 300°C

electrical characteristics

I			TEST V	OLTAGE '	VALUES		
١	@ TEST			(Volts)			1
l	TEMP	V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE	
I	-30°C	-0 890	-1 890	-1 205	-1 500	-5 2	l
l	+25°C	-0 810	-1 850	-1 105	-1 475	-52	ı
l	+85°C	-0 700	-1 825	-1 035	-1 440	-5 2	

					DM10106	TES	T LIMITS				1		TAGE AF	PLIED TO)	
CHARACTERISTIC	SYMBOL	PIN UNDER	-31	o°C		+25°C		+8!	5°C	UNITS	 	FING	LISTED B	ELOW		ĺ
GIANAGY ENIOTIO	STIMBOL.	TEST	MIN	MAX	MIN	TYP	MAX	MIN	MAX	OWITS	V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE	(V _{CC}) GND
Power Supply Drain Current	I _E	8	-	-	-	15	21	-	-	mAdc	-	-	-	-	8	1, 16
Input Current	l _{inH}	4	-	-	-	-	265	-	-	μAdc	4	-	-	-	8	1, 16
	lint	4	-	-	0.5	-	-	-	-	μAdc	-	4	-	-	8	1, 16
Logic "1" Output Voltage	Vон	3	-1 060	-0 890	-0 960	-	-0 810	-0 890	-0 700	Vdc	-	4	-	-	8	1, 16
Logic "0" Output Voltage	VoL	3	-1 890	-1 675	-1 850	-	-1 650	-1 825	-1 615	Vdc	4	-	-	-	8	1, 16
Logic "1" Threshold Voltage	V _{OHA}	3	-1 080	~	-0 980	-	-	-0 910	-	Vdc	-		-	4	8	1, 16
Logic "0" Threshold Voltage	VOLA	3	-	-1 655	-	-	-1 630		-1 595	Vdc	-	-	4	-	8	1, 16
Switching Times (50 ohm load)													Pulse In	Pulse Out	-3 2V	+2 0V
Propagation Delay	t ₄₊₃₋	3	-		-	20	-	-	-	ns	-	-	4	3	8	1, 16
	t ₄₋₃₊	3	-	-	-	20	-	-	-	ns	-	-	4	3	8	1, 16
Rise Time (20 to 80%)	t ₃₊	3	-	-	-	20	-	-	-	ns	-	-	4	3	8	1, 16
Fall Time (20 to 80%)	t ₃	3	-	-	-	20	-	-	-	ns	-	-	4	3	8	1, 16

Note: Each DM10,000 series circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.



DM10107(MC10107) triple EXCLUSIVE-OR/NOR gate

general description

The DM10107 triple gate is a low power, high speed, ECL logic device with the standard ECL high Z inputs and open emitter outputs. This offers the system designer maximum flexibility in layout and design. The open emitter output allows a maximum number of gates to be wired ORed This device is useful in high speed digital communications systems, central processors, peripheral controllers, minicomputers, instrumentation, and testing systems. The DM10107 provides the Exclusive OR and the complement function simultaneously. This device can selectively invert control signals, and can be used to build special purpose adders or counters.

features

Slow rise and fall times

3.5 ns

High speed

 $t_{pd} = 2.0 \text{ ns}$


Low power


High fanout

50 mA/output

- Open emitter follower outputs for wire OR
- Standard end power pins conventional layout
- Separate V_{CC} pins maintain high speed and minimize crosstalk and noise generation

schematic and logic diagrams





Supply Voltage Input Voltage **Output Current** Operating Temperature Range Storage Temperature Range Lead Temperature (Soldering, 10 sec)

-8V 0 to V_{EE} 50 mA -30 C to +85°C -55°C to +125°C 300°C

@ TEST

TEST VOLTAGE VALUES

electrical characteristics

									TEMP	L		(Volts)]
										VIH MAX	VIL MIN	VIHA MIN	VILA MAX	VEE	
									-30°C	-0 890	-1 890	-1 205	-1 500	~5 2	1
									+25°C	-0 810	-1 850	-1 105	-1 475	-5 2	
									+85°C	-0 700	-1 825	-1 035	-1 440	-5 2]
		PIN		D	M10107	TEST LIM	ITS			TEST V	OLTAGE A	PPLIED TO PI	NS LISTED BEL	ow	
CHARACTERISTIC	SYMBOL	UNDER	-30	o°c	+2	5°C	+8	5°C							
		TEST	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	V _{IH} MAX	V _{IL} MIN	VIHA MIN	VILA MAX	VEE	GND
Power Supply Drain Current	I _E	8	_	_	-	28	-	-	mAdc	All Inputs	_	-	-	8	1, 16
Input Current	I _{mH}	4, 9, 14	-	-	-	355	-	-	μAdc	*	-	-	-	8	1, 16
		5, 7, 15	- 1	-	_	265	-		μAdc		-	_	_	8	1, 16
	InL	*	-	-	05			-	μAdc	-		_	_	8	1, 16
Logic "1" Output Voltage	V _{OH}	2	-1 060	-0 890	-0 960	-0 810	-0 890	-0 700	Vdc	4, 5		-	-	8	1, 16
		2	-1 060	-0 890	-0 960	-0 810	-0 890	-0 700	Vdc	-	4, 5	-	- 1	8	1, 16
		3	-1 060	-0 890	-0 960	-0810	-0 890	-0 700	Vdc	4	5	-	- 1	8	1, 16
	1	3	-1 060	-0 890	-0 960	-0810	-0 890	-0 700	Vdc	5	4	-	_	8	1, 16
Logic "0" Output Voltage	VoL	2	-1 890	-1 675	-1 850	-1 650	-1 825	-1 615	Vdc	4	5	_	-	8	1, 16
		2	-1 890	-1 675	-1 850	-1 650	-1 825	-1 615	Vdc	5	4	_	_	8	1, 16
		3	-1 890	-1 675	-1 850	-1 650	-1 825	-1 615	Vdc	4, 5	-	-	-	8	1, 16
	l	3	-1 890	-1 675	-1 850	~1 650	-1 825	-1 615	Vdc		4,5	_	_	8	1, 16
Logic "1" Threshold Voltage	V _{OHA}	2	-1 080	_	-0 980	_	-0 910	_	Vdc	_	_	4, 5		8	1, 16
		2	-1 080	_	-0 980	_	-0910	_	Vdc	_	-	_	4, 5	8	1, 16
		3	-1 080	_	-0 980	_	-0910	_	Vdc	_	_	4	5	8	1, 16
	ļ.	3	-1 080	_	-0 980	- 1	-0910	_	Vdc	l _	_	5	4	8	1, 16
Logic "0" Threshold Voltage	V _{OLA}	2	-	-1 655	-	-1 630	-	-1 595	Vdc	_		4	5	8	1, 16
		2	_	-1 655	_	~1 630	_	-1 595	Vdc	_	_	5	4	8	1, 16
		3		-1 655	_	-1 630	_	-1 595	Vdc	_	_	4, 5	_	8	1, 16
	ļ	3	_	-1 655	_	-1 630	-	-1 595	Vdc	_	_	_	4, 5	8	1, 16
Switching Times (50Ω Load)			TYP	MAX	TYP	MAX	TYP	MAX	UNITS			Pulse In	Pulse Out	-3 2V	+2 0V
Propagation Delay	t**	Inputs	_	-	20	-		_	ns	5, 7, 15	_	Input	Corresponding	8	1, 16
r ropagation bolay	t*-	4, 9 or 14	_	_	20	_	_	_	ns	5, 7, 15	_	4, 9, or	OR/NOR	8	1, 16
	t-+	to either	_	_	20	_	_	_	ns	5, 7, 15	_	14	Outputs	8	1, 16
	t	Output	_	_	20	_	_	_	ns	5, 7, 15	_		o a gate	8	1, 16
	1	1	1						ł						1
	t**	Inputs	-	-	28	-	-	-	ns	4, 9, 14	-	Input	Corresponding	8	1, 16
	t*-	5, 7 or 15	-	-	28	-	-	-	ns	4, 9, 14	-	5, 7, or	OR/NOR	8	1, 16
	t [→]	to either	-	- '	28	-	-	-	ns	4, 9, 14	-	15	Outputs	8	1, 16
	t	Ouput	-	-	28	-	-	-	ns	4, 9, 14	-		1	8	1, 16
Rise Time	t*	**	-	-	25	-	-	-	ns	4, 9, 14	-	Any Input	Corresponding	8	1, 16
(20 to 80%)													OR/NOR		
Fall Time (20 to 80%)	t ⁻	**	-	-	25	-	-	-	ns	4, 9, 14	-	Any Input	Outputs	8	1, 16

^{*}Individually test each input applying V_{1H} or V_{1L} to input under test **Any Output

Note: Each DM10,000 series circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner



DM10109 (MC10109) dual 4-5-input OR/NOR gate

general description

Open emitter outputs, high Z inputs, high speed, and low power are the outstanding characteristics of the DM10109 dual gate. The high Z inputs and open emitter outputs allow a maximum fanout with minimum power requirements. Slow rise and fall times, characteristic of ECL 10,000 series gates, allow conventional interconnect techniques. The open emitter outputs allow a maximum number of outputs to be wire ORed and still drive a heavy fanout. In addition, unused outputs may be left open and do not waste power. This device is designed for use in high speed central processor, peripheral controllers, minicomputers, digital communications systems, and instrumentation and testing systems.

The DM10109 is a general purpose gate that can be used in control. The complementary outputs are also useful in driving twisted pair lines when it is necessary to send control signals or data a long distance.

features

Slow rise and fall times

3.5 ns

High speed

 $t_{pd} = 2.0 \text{ ns}$


Low power


High fanout

50 mA/output

- Multiple open emitter follower outputs
- Multiple wire OR capability
- Complementary outputs
- Standard end power pins
- Separate V_{CC} pins maintain high speed and minimize crosstalk and noise generation

schematic and connection diagrams





Supply Voltage Input Voltage Output Current Operating Temperature Range Storage Temperature Range Lead Temperature (Soldering, 10 sec) -8V 0 to V_{EE} 50 mA -30° C to +85° C -55° C to +125° C 300° C

electrical characteristics

		TEST VO	LTAGE	VALUES							
@ TEST (Volts)											
TEMP											
-30°C	-0 890	-1 890	-1 205	-1 500	-5 2						
+25°C	-0 810	-1 850	-1 105	-1 475	-5 2						
+8E°C	-0.700	-1 925	-1.025	-1.440	-5.2						

					DM10	109 T	EST LIMIT	s			•	EST VOL	TAGE AF)	
CHARACTERISTIC	SYMBOL	PIN UNDER	-30	o°c		+25°C		+8	5°C	UNITS		11110	137200		Γ	ł
		TEST	MIN	MAX	MIN	TYP	MAX	MIN	MAX	5.11.15	V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE	GND
Power Supply Drain Current	I _E	8	-	-	-	10	14	_	_	mAdc	-	-	-	-	8	1, 16
Input Current	l _{inH}	4	-		-		265	-		μAdc	4	-	-	-	8	1, 16
	InL	4	-	-	05	-	-	-	-	μAdc	-	4	-	-	8	1, 16
High Output Voltage	V _{OH}	2	-1 060	-0 890	-0 960	-	-0 810	-0 890	-0 700	Vdc	4	-	-	-	8	1, 16
	l	3	-1 060	-0 890	~0 960	-	-0 810	-0 890	-0 700	Vdc	-	4	-	-	8	1, 16
Low Output Voltage	VoL	2	-1 890	-1 675	-1 850	-	-1 650	-1 825	-1 615	Vdc	-	4	-	-	8	1, 16
	l	3	-1 890	-1 675	-1 850		~1 650	-1 825	-1 615	Vdc	4	-	-	-	8	1, 16
High Threshold Voltage	V _{OHA}	2	-1 080	-	-0 980		-	-0 910	-	Vdc	-	-	4	-	8	1, 16
		3	-1 080	-	-0 980	-	-	-0 910	-	Vdc	-	-	-	4	8	1, 16
Low Threshold Voltage	VOLA	2	-	-1 655	-	-	-1 630	-	-1 595	Vdc	-	-	-	4	8	1, 16
		3	-	-1 655	-	-	-1 630	-	~1 595	Vdc	-	-	4	-	8	1, 16
Switching Times (50 ohm load)													Pulse In	Pulse Out	-3 2V	+2 0V
Propagation Delay	t ₄₊₂₊	2	-	-	10	20	29	-	-	ns	-	-	4	2	8	1, 16
	t _{4 2}	2	-	-	10	20	29	-	-	ns	-	-	4	2	8	1, 16
	t ₄₊₃	3	-	-	10	20	29	-	-	ns	-	-	4	3	8	1, 16
	t ₄₋₃ ,	3		-	10	20	29	-	- 1	ns	-	-	4	3	8	1, 16
Rise Time	t ₂₊	2	-	-	1.1	20	33	-	-	ns	-	-	4	2	8	1, 16
(20 to 80%)	t ₃ ,	3	-	-	11	20	33	-	-	ns	-		4	3	8	1, 16
Fall Time	t ₂₋	2	-	-	11	20	3 3	-	-	ns	-	-	4	2	8	1, 16
(20 to 80%)	t ₃₋	3	-	-	11	20	33	-	-	ns	-	-	4	3	8	1, 16

Note: Each DM10,000 series circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gate is tested in the same manner.



DM10110(MC10110) dual 3-input/3-output OR gate

general description

The DM10110 is designed to drive up to three transmission lines simultaneously. The multiple outputs of this device also allow the wire-"OR"ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines from a single point makes the DM10110 particularly useful in clock distribution applications where minimum clock skew is desired.

features

Slow rise and fall times

3.5 ns

High speed

 $t_{pd} = 2.0 \text{ ns}$


Low power


High fanout

50 mA/output

- Multiple open emitter follower outputs
- Multiple wire OR capability
- Standard end power pins
- Separate V_{CC} pins maintain high speed and minimize crosstalk and noise generation

schematic and connection diagrams





-1-	1		
6161	CTricai	characi	eristics

	i	TEST VO	DLTAGE \	/ALUES	
@ TEST			(Volts)		
TEMP	V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE
-30°C	-0 890	-1 890	-1 205	-1 500	-5 2
+25°C	-0 810	-1 850	-1 105	-1 475	-52
+85°C	-0 700	-1 825	-1 035	-1 440	-52

										785 C	-0 700	-1 825	-1035	-1 440	-5 Z	
CHARACTERISTIC	SYMBOL	PIN UNDER		-0-	D		TEST L		-0-	UNITS			LTAGE AF)	
CHARACTERISTIC	311111111111111111111111111111111111111	TEST		o°c '	ļ	+25°C			5°C	l Owns	VIH	VIL	VIHA	VILA	VEE	(V _{CC})
			MIN	MAX	MIN	TYP	MAX	MIN	MAX		MAX	MIN	MIN	MAX	' EE	GND
Power Supply Drain Current	l _E	8	-	-	-	-	38	-	-	mAdc		-	-	-	8	1, 15, 16
Input Current	l _{inH}	5, 6, 7	-	-	-	-	435	-	-	μAdc		-	-	-	8	1, 15, 16
	I _{InL}	5, 6, 7	-	-	0.5	-	-	-	-	μAdc			-	-	8	1, 15, 16
Logic "1" Output Voltage	V _{он}	2	-1 060	-0 890	-0 960	-	-0810	-0 890	-0 700	Vdc	5	-	-	-	8	1, 15, 16
		3	-1 060	-0 890	-0 960	-	-0 810	-0 890	-0 700	Vdc	6	-	-	-	8	1, 15, 16
		4	-1 060	-0 890	-0 960	-	-0 810	-0 890	-0 700	Vdc	7	-	-	-	8	1, 15, 16
Logic "0" Output Voltage	Vol	2	-1 890	-1 675	-1 850	-	-1 650	-1 825	-1615	Vdc	~	5	-	-	8	1, 15, 16
		3	-1 890	-1 675	-1 850	-	-1 650	-1 825	-1615	Vdc	-	6	- 1	-	8	1, 15, 16
		4	-1 890	-1 675	-1 850	-	-1 650	-1 825	-1615	Vdc	-	7	-	-	8	1, 15, 16
Logic "1" Threshold Voltage	VOHA	2	-1 080	-	-0 980		-	-0 910	-	Vdc	-	-	5	-	8	1, 15, 16
		3	-1 080	-	-0 980	-	-	-0 910	-	Vdc		-	6	-	8	1, 15, 16
		4	-1 080	-	-0 980		-	-0 910	-	Vdc	-	-	7	-	8	1, 15, 16
Logic "0" Threshold Voltage	VOLA	2	-	-1 655		-	-1 630	-	-1 595	Vdc	-	-	-	5	8	1, 15, 16
		3	-	-1 655	-	-	-1 630	-	-1 595	Vdc	-	-	-	6	8	1, 15, 16
		4	-	-1 655	-	-	-1 630	-	-1 595	Vdc	-	-	-	7	8	1, 15, 16
Switching Times (50 ohm load)													Pulse In	Pulse Out	-3 2V	+2 0V
Propagation Delay	t5.2.	2	-	-	14	2 4	35	-	-	ns	-	-	5	2	8	1, 15, 16
	t _{5 2}	2	-	-	14	24	35	-	-	ns	-	-	5	2	8	1, 15, 16
	t5+3+	3	-	-	14	2 4	35		-	ns		-	5	3	8	1, 15, 16
	t _{5 3-}	3	-	-	14	24	35	-	-	ns	-	-	5	3	8	1, 15, 16
	t5.4.	4	-	-	14	24	35	-	-	ns	-	-	5	4	8	1, 15, 16
	t ₅₋₄₋	4	-	-	14	2 4	35	-	-	ns	-	-	5	4	8	1, 15, 16
Rise Time	t ₂₊	2	-	-	11	2 2	35	-	-	ns	-	-	5	2	8	1, 15, 16
(20 to 80%)	t ₃ ,	3	-	-	11	2 2	35	-	-	ns	-	-	5	3	8	1, 15, 16
	t ₄₊	4	-	-	11	2 2	35	-	-	ns	-	-	5	4	8	1, 15, 16
Fall Time	t ₂₋	2	-	-	11	22	35	-	-	ns	-	-	5	2	8	1, 15, 16
(20 to 80%)	t ₃₋	3	-	-	11	2 2	35	-	-	ns	-	-	5	3	8	1, 15, 16
	t ₄₋	4	-	-	11	22	35	-	-	ns	-	l -	5	4	8	1, 15, 16

^{*}Individually test each input applying Viu or Vii to pin under tes

Note: Each DM10,000 series circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2 0 volts. Test procedures are shown for only one gate. The other gate is tested in the same manner.



DM10111 (MC10111) dual 3-input/3-output NOR gate

general description

The DM10111 is designed to drive up to three transmission lines simultaneously. The multiple outputs of this device also allow the wire-"OR"ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines from a single point makes the DM10111 particularly useful in clock distribution applications where minimum clock skew is desired.

features

Slow rise and fall times

3.5 ns


High speed


Low powerHigh fanout

 $t_{pd} = 2.0 \text{ ns}$ 50 mA/output

- Multiple open emitter follower outputs
- Multiple wire OR capability
- Standard end power pins
- Separate V_{CC} pins maintain high speed and minimize crosstalk and noise generation

schematic and logic diagrams





electrical characteristics

		TEST VO	LTAGE V	/ALUES	
@ TEST			(Volts)		
TEMP	V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE
-30° C	-0 890	-1 890	-1 205	-1 500	-5 2
+25°C	-0 810	-1 850	-1 105	-1 475	-52
+85°C	-0 700	-1 825	-1 035	-1 440	-52

										+85 C	-0 /00	-1825	-1 035	-1440	-5 2	1
CHARACTERISTIC	SYMBOL	PIN UNDER			DM1011		TLIMITS			UNITS		TEST VOL	TAGE AF)	
VIANAUTERISTIC	3111100	TEST	MIN	MAX	MIN	+25°C TYP	MAX	HN H	5°C MAX	UNITS	V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE	(V _{CC}) GND
Power Supply Drain Current	ΙE	8	-	-	-	-	38	-	-	mAdc	-	-	_		8	1, 15, 16
Input Current	InH	5, 6, 7	-	-	-	-	435	-		μAdc		-	-	-	8	1, 15, 16
	link	5, 6, 7	-	-	0.5	-	-	-	-	μAdc	-	٠.	-	-	8	1, 15, 16
Logic "1" Output Voltage	V _{он}	2	-1 060	-0 890	-0 960	-	-0 810	-0 890	-0 700	Vdc	-	5		-	8	1, 15, 16
	i	3	-1 060	-0 890	-0 960	-	-0 810	-0 890	-0 700	Vdc	-	6		-	8	1, 15, 16
		4	-1 060	-0 890	-0 960	-	-0 810	-0 890	-0 700	Vdc	-	7	-	-	8	1, 15, 16
Logic "0" Output Voltage	VoL	2	-1 890	-1 675	-1 850		-1 650	-1 825	-1615	Vdc	5	-	-	-	8	1, 15, 16
	Į.	3	-1 890	-1 675	-1 850	-	-1 650	-1 825	-1 615	Vdc	- 6	-	-	ł	8	1, 15, 16
		4	-1 890	-1 675	-1 850	-	-1 650	-1 825	-1 615	Vdc	7	-	-	-	8	1, 15, 16
Logic "1" Threshold Voltage	V _{OHA}	2	-1 080	-	-0 980		-	-0 910	-	Vdc		-		5	8	1, 15, 16
	1	3	-1 080	-	-0 980	-		-0 910	-	Vdc	-	-	-	6	8	1, 15, 16
	l	4	-1 080	-	-0 980	-	ļ	-0 910	-	Vdc	-	-	-	7	8	1, 15, 16
Logic "0" Threshold Voltage	VOLA	2	-	-1 655	-	-	-1 630	-	-1 595	Vdc	-	-	5	-	8	1, 15, 16
	l	3	-	-1 655	-	-	-1 630	-	-1 595	Vdc	-	-	6	-	8	1, 15, 16
	1	4	-	-1 655	-	-	-1 630	-	-1 595	Vdc	-	-	7		8	1, 15, 16
Switching Times (50 ohm load)							}		1				Pulse In	Pulse Out	-3 2V	+2 0V
Propagation Delay	t ₅₊₂ .	2	-	-	14	24	35	-	-	ns	-	-	5	2	8	1, 15, 16
	t _{5 2+}	2	-	-	14	2 4	35	1	-	ns		-	5	2	8	1, 15, 16
	t ₅₊₃ .	3	-	-	14	2 4	35	-	-	ns	-	- 1	5	3	8	1, 15, 16
	t _{5 3+}	3	-	-	1 4	24	3 5	-	-	ns	-	-	5	3	8	1, 15, 16
,	t ₅₊₄	4	-	-	14	24	35		-	ns	-	-	5	4	8	1, 15, 16
	t _{5 4+}	4	-	-	14	2 4	35	-	-	ns	-	-	5	4	8	1, 15, 16
Rise Time	t ₂₊	2	-	-	11	2 2	35	-	l	ns	-	-	5	2	8	1, 15, 16
(20 to 80%)	t ₃ ,	3	-	-	11	22	35	-	-	ns	-		5	3	8	1 15, 16
	t ₄₊	4		-	11	2 2	3 5	-	-	ns	-	-	5	4	8	1, 15, 16
Fall Time	t ₂	2	-	-	1.1	22	3 5	-	-	ns	-	-	5	2	8	1, 15, 16
(20 to 80%)	t ₃	3	-	-	11	22	35	-	-	ns	-	-	5	3	8	1, 15, 16
	t ₄	4	-	-	11	22	3.5	-	-	ns	-	-	5	4	8	1, 15, 16

^{*}Individually test each input applying V_{inH} or V_{inL} to pin under test

Note: Each DM10,000 series circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gate is tested in the same manner.



DM10112(MC10112) dual 3-input 1 OR/2 NOR gate

general description

The DM10112 is a dual 3 input 1 OR/2 NOR gate. The DM10112 is useful for driving multiple transmission lines. The open emitter outputs allow the use of wire OR in data bus applications.

The ability to drive multiple transmission lines from a single gate make the DM10112 particularly useful in clock distribution applications where minimum clock skew is desired. The DM10112 is also useful for memory chip select decoding.

features

Slow rise and fall times

3.5 ns $t_{pd} = 2.0 \text{ ns}$


High speedLow power


High fanout

50 mA/output

- Multiple open emitter follower outputs
- Multiple wire OR capability
- Standard end power pins
- Separate V_{CC} pins maintain high speed and minimize crosstalk and noise generation

schematic and connection diagrams





Supply Voltage
Input Voltage
Output Current
Operating Temperature Range
Storage Temperature Range
Lead Temperature (Soldering, 10 sec)

-8V0 to V_{EE} 50 mA -30° C to $+85^{\circ}$ C -55° C to $+125^{\circ}$ C 300° C

٠.	istic	rı	Δ	•	^	• 2	21	h	•	ובי	r 14	t	90	

	l	TEST VO	LTAGE \	/ALUES									
@ TEST	1	(Volts)											
TEMP	V _{IH} MAX												
-30°C	-0 890	-1 890	-1 205	-1 500	-5 2								
+25°C	-0 810	-1 850	-1 105	-1 475	-5 2								
+85°C	-0 700	-1 825	-1 035	-1 440	-52								

			l	DM10112 TEST LIMITS							TEST VOLTAGE APPLIED TO					
CHARACTERISTIC	SYMBOL	PIN UNDER	-30	o°c		+25°C		+8!	5°C	UNITS		PINS	LISTED B	ELOW		
GHAHAGTEHIGTIG	STIMBOL	TEST	MIN	MAX	MIN	TYP	MAX	MIN	MAX	ONTIS	V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE	(V _{CC}) GND
Power Supply Drain Current	ie	8	-	-	-	-	38	-	-	mAdc	-	-	-	-	8	1, 15, 16
Input Current	I _{inH}	5, 6, 7	-	-	-	-	435	-	-	μAdc		-	-		8	1, 15, 16
	I _{inl.}	5, 6, 7	-		05	-	-	-	-	μAdc	-	٠.	-	-	8	1, 15, 16
Logic "1" Output Voltage	Voн	2	-1 060	-0 890	-0 960	-	-0 810	-0 890	-0 700	Vdc	5	-	-		8	1, 15, 16
		3	-1 060	-0 890	-0 960	-	-0 810	-0 890	-0 700	Vdc	-	6	-	-	8	1, 15, 16
	1	4	-1 060	-0 890	-0 960	-	-0 810	-0 890	- 0 7 0 0	Vdc	-	7	-	- '	8	1, 15, 16
Logic "0" Output Voltage	Vol	2	-1 890	-1 675	-1 850	-	-1 650	-1 825	-1 615	Vdc	-	5	-	-	8	1, 15, 16
		3	-1 890	-1 675	-1 850	-	-1 650	-1 825	-1 615	Vdc	6	-	- 1	-	8	1, 15, 16
	Ì	4	-1 890	-1 675	-1 850	-	-1 650	-1 825	-1615	Vdc	7	-	-	-	8	1, 15, 16
Logic "1" Threshold Voltage	V _{OHA}	2	-1 080	-	-0 980	-	-	-0 910	-	Vdc	-	-	5	-	8	1, 15, 16
Į.		3	-1 080	-	-0 980	-	-	-0 910	-	Vdc	-	-	-	6	8	1, 15, 16
		4	-1 080	-	-0 980	-		-0 910	-	Vdc	-	-	- 1	7	8	1, 15, 16
Logic "0" Threshold Voltage	VOLA	2	-	-1 655		-	-1 630	-	-1 595	Vdc	-	- 1	- 1	5	8	1, 15, 16
		3	-	-1 655	- 1	-	-1 630	-	~1 595	Vdc	i -	-	6	-	8	1, 15, 16
		4	-	-1 655	-		-1 630	-	-1 595	Vdc	-	-	7	-	8	1, 15, 16
Switching Times (50-ohm load)													Pulse In	Pulse Out	-3 2V	+2 0V
Propagation Delay	t ₅₊₂₊	2	-	-	14	2 4	35	-	-	ns	-		5	2	8	1, 15, 16
	t ₅₋₂₋	2	-	-	14	2 4	35	-	-	ns	-	-	5	2	8	1, 15, 16
	t ₅₊₃₋	3	-	-	14	2 4	35	-	-	ns	-	-	5	3	8	1, 15, 16
	t ₅₋₃₊	3	-	-	14	2 4	35	-	-	ns	-	-	5	3	8	1, 15, 16
	t ₅₊₄₋	4	-	-	14	2 4	35	-	-	ns	-	-	5	4	8	1, 15, 16
	t ₅₋₄₊	4	-	***	14	2 4	35	-	-	ns	-	-	5	4	8	1, 15, 16
Rise Time	t ₂₊	2	-	-	11	22	3 5	-	-	ns	-	-	5	2	8	1, 15, 16
(20 to 80%)	t ₃₊	3	-	-	11	2 2	35	-	-	ns	-	- 1	5	3	8	1, 15, 16
	t ₄₊	4	-	-	1 1	2 2	3 5	-	-	ns	-	-	5	4	8	1, 15, 16
Fall Time	t ₂	2	-		11	2 2	35	-	-	ns	-	-	5	2	8	1, 15, 16
(20 to 80%)	t ₃₋	3	-	-	1 1	2 2	35	-	-	ns	-	-	5	3	8	1, 15, 16
	t ₄	4	-	-	1.1	2 2	3 5	-	-	ns	-	-	5	4	8	1, 15, 16

^{*}Individually test each input using the pin connections shown

Note: Each DM10,000 series circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -20 volts. Test procedures are shown for only one gate. The other gate is tested in the same manner.



DM10115 (MC10115) quad differential amplifier

general description

The DM10115 is a quad differential amplifier designed for use in sensing differential signals over long lines. The base bias supply (V_{BB}) is made available at pin 9 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide the DM10115 with excellent common mode noise rejection. If any amplifier in a package is not used, one input must be connected to V_{BB} (pin 9) to prevent overloading the current source bias network.

features

Slow rise and fall times

3.5 ns

■ High speed


 $t_{pd} = 2.0 ns$

- Low power
- High fanout


50 mA/output

- Open emitter follower outputs for wire OR
- Standard end power pins conventional layout
- Separate V_{CC} pins maintain high speed and minimize crosstalk and noise generation

schematic and connection diagrams



Dual-In-Line Package



Supply Voltage
Input Voltage
Output Current
Operating Temperature Range
Storage Temperature Range
Lead Temperature (Soldering, 10 sec)

-8V 0 to V_{EE} 50 mA -30°C to +85°C -55°C to +125°C 300°C

electrical characteristics

	l	TES	T VOLTA	GE VALUI	s										
	(Volts)														
@ TEST TEMP	V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	V _{BB}	VEE									
-30"C	-0 890	-1.890	-1 205	-1 500	From	-5 2									
+25°C	-0 810	-1 850	~1 105	-1 475	Pin	-52									
+85°C	-0 700	-1 825	-1 035	-1 440	9	-5.2									

		PIN		Df	/10115	TEST LIMI	TS			TEST VOLTAGE APPLIED TO PINS LISTED BELOW						
CHARACTERISTIC	SYMBOL	UNDER	-30	o°c	+2	5°C	+85	5°C V _{IH} V _{IL} V _{IHA} V		VILA	· ·	,, ·	GND			
		TEST	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	MAX	MIN	MIN	MAX	V _{BB}	VEE	GIVE
Power Supply Drain Current	I _E	8	-	1	,	26	-	-	mAdc	-	4, 7, 10, 13	-	-	5, 6, 11, 12	8	1, 16
Input Current	l _{in}	4	- 1	-	-	100	- 1	-	μAdc	4	7, 10, 13	-	-	5, 6, 11, 12	8	1, 16
Input Leakage Current	I _R	4	-	-	- 1	10	-	-	μAdc	-	7, 10, 13	-	-	5, 6, 11, 12	8, 4	1, 16
Logic "1" Output Voltage	V _{OH}	2	-1 060	-0 890	-0 960	-0 810	-0 890	~0 700	Vac	7, 10, 13	4	-	- 1	5, 6, 11, 12	8	1, 16
Logic "0" Output Voltage	Vol	2	-1 890	-1 675	1 850	-1 650	-1 825	-1 615	Vdc	4	7, 10, 13	~	-	5, 6, 11, 12	8	1, 16
Logic "1" Threshold Voltage	V _{OHA}	2	-1 080	-	-0 980		-0 910	-	Vdc	-	7, 10, 13	~	4	5, 6, 11, 12	8	1, 16
Logic "0" Threshold Voltage	VOLA	2		-1 655	,	-1 630	-	-1 595	Vdc	-	7, 10, 13	4	-	5, 6, 11, 12	8	1, 16
Reference Voltage	V _{BB}	9	-1 420	-1 280	-1 350	-1 230	1 295	-1 150	Vdc			-	-	5, 6, 11, 12	8	1, 16
Switching Times (50 ohm Load)			TYP	MAX	TYP	MAX	TYP	MAX .		Pu	ise In	Pulse Out			-3 2 Vdc	~2 0 Vdc
Propagation Delay	t _{4 2+}	2	20	-	20		2 0	-	ns		4		2	5, 6, 11, 12	8	1, 16
	t412-	2	20	-	20	-	2 0	-	ns	4			2	5, 6, 11, 12	8	1, 16
Rise Time (20% to 80%)	t ₂ ,	2	20	-	20	-	20	-	ns	4		2		5, 6, 11, 12	8	1, 16
Fall Time (20% to 80%)	t ₂	2	20	-	20		20	-	ns		4	<u> </u>	2	5, 6, 11, 12	8	1, 16

Note: Each DM10,000 series circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.



DM10116 (MC10116) triple differential line receiver

general description

The DM10116 triple differential line receiver is designed for use in sensing differential signals over long lines. The base bias supply (V_{BB}) is made available at pin 11 to make the device useful as a Schmitt Trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide the DM10116 with excellent common mode noise rejection. If any line receiver in a package is not used, one input must be connected to V_{BB} (pin 11) to prevent overloading the current source bias network.

features

Slow rise and fall times

3.5 ns

High speed


Low powerHigh fanout

50 mA/output


 $t_{pd} = 2.0 \text{ ns}$

- Open emitter follower outputs for wire OR
- Complementary outputs simultaneous functions
- Standard end power pins conventional layout
- Separate V_{CC} pins maintain high speed and minimize crosstalk and noise generation

schematic and logic diagrams



Dual-In-Line Package



TOP VIEW

Supply Voltage
Input Voltage
Output Current
Operating Temperature Range
Storage Temperature Range
Lead Temperature (Soldering, 10 sec)

-8V 0 to V_{EE} 50 mA -30°C to +85°C -55°C to +125°C 300°C

electrical characteristics

		TEST VOLTAGE VALUES (Volts)												
@ TEST TEMP	V _{IH} MAX	V _{IL} MIN	V _{IHA} MiN	V _{ILA} MAX	V _{BB}	VEE								
-30°C	-0 890	-1 890	-1 205	-1 500	From	-52								
+25°C	-0 810	-1 850	-1 105	-1 475	Pın	-52								
+85°C	-0.700	_1 825	_1.035	-1 440	11	-52								

									700 €	-0 /00	-1020	-1035	-1440	, ,,	-5 Z					
		PIN			DM10116		LIMITS				т	ST VOLT	AGE APP	LIED TO	TO PINS BELOW (ILA VBB VEE - 5, 10, 13 8 - 5, 10, 13 8, 4 - 5, 10, 13 8, 4 - 5, 10, 13 8, 6 - 5, 10, 13 8, 8 - 5, 10, 13 8 - 5, 10, 13 8 - 5, 10, 13 8 - 5, 10, 13 8 - 5, 10, 13 8 - 5, 10, 13 8 - 5, 10, 13 8					
CHARACTERISTIC	SYMBOL	UNDER	-30	0°C		+25°C		+85	°c	UNITS					<u> </u>		GND			
		TEST	MIN	MAX	MIN	TYP	MAX	MIN	MAX		V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	V _{BB}	VEE				
Power Supply Drain Current	I _E	8	-	-	-	14	-	-	-	mAdc	-	4, 9, 12	-	_	5, 10, 13	8	1, 16			
Input Current	l _{inH}	4	-	- '	-	-	100	-	-	μAdc	4	9, 12	-	-	5, 10, 13	8	1, 16			
Input Leakage Current	I _R	4		- :	-	-	10	-	-	μAdc	-	9, 12	-	-	5, 10, 13	8, 4	1, 16			
High Output Voltage	V _{OH}	2	-1 060	-0 890	-0 960	-	-0810	-0 890	-0 700	Vdc	4	9, 12	-	-	5, 10, 13	8	1, 16			
	İ	3	-1 060	-0 890	-0 960	-	-0810	-0 890	-0 700	Vdc	9, 12	4	-	-	5, 10, 13	8	1, 16			
Low Output Voltage	VoL	2	-1 890	-1 675	-1 850	-	-1 650	-1 825	-1 615	Vdc	9, 12	4	-	-	5, 10, 13	8	1, 16			
	1	3	-1 890	-1 675	-1 850	-	-1 650	-1 825	-1 615	Vdc	4	9, 12	-	-	5, 10, 13	8	1, 16			
High Threshold Voltage	VOHA	2	-1 080	-	-0 980	-	- 1	-0 910	-	Vdc	-	9, 12	4		5, 10, 13	8	1, 16			
		3	-1 080	-	-0 980	-	-	-0 910	-	Vdc	9, 12	- 1	-	4	5, 10, 13	8	1, 16			
Low Threshold Voltage	VOLA	2	-	-1 655	-	-	-1 630	-	-1 595	Vdc	-	9, 12	-	4	5, 10, 13	8	1, 16			
		3	-	-1 655	-	-	-1 630	~	-1 595	Vdc	9, 12	-	4	-	5, 10, 13	8	1, 16			
Reference Voltage	V _{BB}	11	-1 420	-1 280	~1 350	-	-1 230.	-1 295	-1 150	Vdc		- 1	-	-	5, 10, 13	8	1, 16			
Switching Times (50 ohm load)			TYP	MAX	MIN	TYP	MAX	TYP	MAX				Púlse In	Pulse Out		-3 2 Vdc	+2 0 Vdc			
Propagation Delay	t ₄₊₂₊	2	20	-	-	20	-	20		ns	-	-	4	2	5, 10, 13	8	1, 16			
İ	t ₄₋₂₋	2	20	-	-	20	-	20	-	ns	-	-	4	2	5, 10, 13	8	1, 16			
	t ₄₊₃₋	3	20	-	-	20	-	20		ns	-	-	4	3	5, 10, 13	8	1, 16			
	t ₄₋₃₊	3	20	-	-	20	-	20	-	ns	-	-	4	3	5, 10, 13	8	1, 16			
Rise Time	t ₂₊	2	20	-	- 1	20	-	20		ns	-	-	4	2	5, 10, 13	8	1, 16			
(20% to 80%)	t ₃₊	3	20	-	-	20	-	20	-	ns	- 1	- 1	4	3	5, 10, 13	8	1, 16			
Fall Time	t ₂₋	2	20	-	-	20	-	20	-	ns	-	-	4	2	5, 10, 13	8	1, 16			
(20% to 80%)	t ₃₋	3	20	-	-	20	-	20	-	ns	-	-	4	3	5, 10, 13	8	1 16			

Note: Each DM10,000 series circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.



DM10117(MC10117C) dual 2-wide OR-AND/OR-AND-INVERT gate

general description

The DM10117 is a general purpose logic element designed for use in data control, such as digital multiplexing or data distribution Pin 9 is common to both gates.


features

High fanout


- Slow rise and fall times
- 4.0 ns
- $t_{pd} = 2.5$ ns for two levels of logic High speed
- Low power
- 100 mW/pkg 50 mA/output

- 50Ω line driving capability
- High Z input pulldowns for lower power dissipation
- Open emitter follower outputs
- Internal collector dot and emitter dot for maximum logic utility and speed
- Wire OR capability for buss oriented systems
- Complementary outputs added versatility
- Standard end power pins standard layout requirements

schematic and connection diagrams



Dual-In-Line Package



TOP VIEW

Supply Voltage
Input Voltage
Output Current
Operating Temperature Range
Storage Temperature Range
Lead Temperature (Soldering, 10 sec)

-8V 0 to V_{EE} 50 mA -30°C to +85°C -55°C to +125°C 300°C

electrical characteristics

١		TEST VOLTAGE VALUES												
l	@ TEST	(Volts)												
١	TEMP	V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE								
ĺ	-30°C	-0 890	-1 890	-1 205	-1 500	-5 2								
١	+25°C	-0 810	-1 850	-1 105	-1 475	-52								
١	+85°C	-0 700	-1825	-1 035	-1 440	-52								

										-00-0	0.00	1 0 110	- 000			<u> </u>
-					DM1011	7 TES	T LIMITS				1		TAGE AP	PLIED TO)	
CHARACTERISTIC	SYMBOL	PIN	-30	o°c		+25°C		+8!	5°C			PINS	.131 EU BI	ELOW		ĺ
51741716121116115	01502	TEST	MIN	MAX	MIN	TYP	MAX	MIN	MAX	UNITS	V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE	(V _{CC}) GND
Power Supply Drain Current	1 _E	8	-	-	-	20	26	-	-	mAdc	-	-	-	-	8	1, 16
Input Current	lint	4	-	-	-		265	-	-	μAdc	4	-	-	-	8	1, 16
	1	9	- '	-	-	-	355	-	-	μAdc	9	-	-	-	8	1, 16
	I _{inL}	4	-	-	05	-	-	-	-	μAdc	-	4	-	-	8	1, 16
	ì	9	-	-	0 5	-	-	-	-	μAdc	-	9		-	8	1, 16
Logic "1" Output Voltage	VoH	2	-1 060	-0 780	-0 960	-	-0 700	-0 890	-0 590	Vdc	4,9	-	-	-	8	1, 16
	ĺ	3	-1 060	-0 780	-0 960	-	-0 700	-0 890	-0 590	Vdc	-	4, 9	-	-	8	1, 16
Logic "0" Output Voltage	Vol	2	-2 000	-1 675	-1 990	-	-1 650	-1 920	-1 615	Vdc	-	4, 9	-	-	8	1, 16
		3	-2 000	-1 675	-1 990	-	-1 650	-1 920	-1 615	Vdc	4,9	-		-	8	1, 16
Logic "1" Threshold Voltage	VOHA	2	-1 080	-	-0 980	-	-	-0 910	-	Vdc	-	-	4, 9	-	8	1, 16
		3	-1 080	-	-0 980	-	-	-0 910	-	Vdc	-	-	-	4, 9	8	1, 16
Logic "0" Threshold Voltage	VOLA	2	-	-1 655	-	-	-1 630	-	-1 595	Vdc	-	-	-	4, 9	8	1, 16
	1	3	-	-1 655	-	-	-1 630	-	-1 595	Vdc	-	-	4, 9	-	8	1, 16
Switching Times (50 Ω Load)													Pulse In	Pulse Out	-3 2V	+2 0V
Propagation Delay	t ₄₊₂₊	2		-	-	23	-	-	-	ns	9	-	4	2	8	1, 16
	t ₄₋₂₋	2	-	-	-	23	-	-		ns	9	-	4	2	8	1, 16
	t ₄₊₃	3	-	-		23	-	-	-	ns	9	-	4	3	8	1, 16
	t ₄₋₃₊	3	-	-	-	23	-	-	-	ns	9	-	4	3	8	1, 16
Rise Time	t ₂₊	2		-	-	22	-	-	-	ns	9	-	4	2	8	1, 16
(20 to 80%)	t ₃₊	3	-	-	-	22	-	-	-	ns	9	-	4	3	8	1, 16
Fall Time	t ₂	2		-		22	-	-	-	ns	9	-	4	2	8	1, 16
(20 to 80%)	t ₃₋	3	-	-	-	22	-	-	-	ns	9	~	4	3	8	1, 16

Note: Each DM10,000 series circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gate is tested in the same manner



DM10118(MC10118) dual 2-wide OR-AND gate

general description


The DM10118 is a basic logic building block providing the OR-AND function, useful in data control and digital multiplexing applications.

features


- Slow rise and fall times
- 4.0 ns

- High speedLow power
- t_{pd} = 2.5 ns for two levels of logic
- High fanout
- 100 mW/package 50 mA/output
- 50Ω line driving capability
- High Z input pulldowns for lower power dissipation
- Open emitter follower outputs
- Internal collector dot for maximum logic utility and speed
- Wire OR capability for bus oriented systems
- Standard end power pins standard layout requirements

schematic and connection diagrams



Dual-In-Line Package V_{CC2} 16 15 14 13 12



Supply Voltage
Input Voltage
Output Current
Operating Temperature Range
Storage Temperature Range
Lead Temperature (Soldering, 10 sec)

-8V 0 to V_{EE} 50 mA -30°C to +85°C -55°C to +125°C 300°C

electrical characteristics

@ TEST		TEST VOLTAGE VALUES (Volts)												
TEMP	V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE									
-30°C	-0 890	-1 890	-1 205	-1 500	-5 2	١								
+25°C	-0 810	-1 850	-1 150	-1 475	-52	ı								
+85°C	-0 700	-1 825	-1 035	-1 440	-52	l								

ļ		l			DM1011	18 TEST	LIMITS			TEST VOLTAGE APPLIED TO						1
CHARACTERISTIC	SYMBOL	PIN UNDER	-31	o,c		+25°C		+8	5°C	UNITS		PINS	LISTED B	ELOW		
STATIACT ETITOTIC	STINDOL	TEST	MIN	MAX	MIN	ТҮР	MAX	MIN	MAX	OWITS	V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE	(V _{CC}) GND
Power Supply Drain Current	I€	8	-	-	_	20	26	-	-	mAdr	-	-	_		8	1, 16
Input Current	l _{inH}	6	-	-		-	265	-	-	μAdc	6	-	- 1	-	8	1, 16
		7		-		-	265	-	-	μAdc	. 7	-	-	-	8	1, 16
		9	-	-	-	-	355	-	-	μAdc	9	- 1	-	-	8	1, 16
	link	6	-	-	0.5	-	-	-	-	μAdc	-	6	-	-	8	1, 16
		7	-	-	05	-	-	-	-	μAdc	-	7	-	-	8	1, 16
		9	-	-	05	-	-	-	-	μAdc	-	9	-	-	8	1, 16
Logic "1" Output Voltage	V _{OH}	2	-1 060	-0 890	-0 960		-0810	-0 890	-0 700	Vdc	3, 9	-	-	-	8	1, 16
Logic "0" Output Voltage	VoL	2	-2 000	-1 675	-1 990	-	-1 650	-1 920	-1 615	Vdc	-	3, 9	-	-	8	1, 16
Logic "1" Threshold Voltage	V _{OHA}	2	-1 080	-	-0 980	-	- 1	-0 910		Vdc	-	-	3,9	-	8	1, 16
Logic "0" Threshold Voltage	VOLA	2	-	-1 655	-	-	-1 630	-	-1 595	Vdc	-	- 1	- 1	3, 9	8	1, 16
Switching Times (50-ohm load)													Pulse In	Pulse Out	-3 2V	+2 0V
Propagation Delay	t ₆₊₂₊	2	-	-	14	23	3 4	-	-	ns	3		6	2	8	1, 16
	t _{6 2}	2	-	-	14	23	34	-	-	ns	3	-	6	2	8	1, 16
Rise Time (20 to 80%)	t.	2	-		15	25	40	-	-	ns	3	-	6	2	8	1, 16
Fall Time (20 to 80%)	t	2	-	-	15	25	40	-	-	ns	3	- 1	6	2	8	1, 16

Note: Each DM10,000 series circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gate is tested in the same manner.



DM10119(MC10119) 4-wide 4-3-3-3-input OR/AND gate

general description

The DM10119 is a 4-Wide 4-3-3-3 Input OR/AND gate with one input from two gates common to pin 10. Input pulldown resistors eliminate the need to tie unused inputs to an external supply.

features


- Slow rise and fall times
- 4.0 ns
- High speed $t_{pd} = 2.5$ ns for two levels of logic
- Low power
- 100 mW/package


High fanout

50 mA/output

- 50Ω line driving capability
- High Z input pulldowns for lower power dissipation
- Open emitter follower outputs
- Internal collector dot for maximum logic utility and speed
- Wire OR capability for bus oriented systems
- Standard end power pins standard layout requirements

schematic and logic diagrams





Supply Voltage Input Voltage Output Current Operating Temperature Range Storage Temperature Range Lead Temperature (Soldering, 10 sec) -8V 0 to V_{EE} 50 mA -30°C to +85°C -55°C to +125°C 300°C

electrical characteristics

	İ	TEST VOLTAGE VALUES												
@ TEST			(Volts)											
TEMP	V _{IH} MAX	V _{ILA} MAX	VEE											
-30°¢	-0 890	-1 890	-1 205	-1 500	-5.2									
+25°C	-0 810	-1 850	-1 105	-1 475	-52									
+85°C	-0.700	-1 825	-1 035	-1 440	-5.2									

		PIN			DM1011	9 TES	LIMITS				Т			PLIED TO		
CHARACTERISTIC	SYMBOL	UNDER	-30	°C		+25°C		+85	5°C	UNITS		PINS L	ISTED BE	LOW		
		TEST	MIN	MAX	MłN	TYP	MAX	MIN	MAX		V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE	(V _{CC}) GND
Power Supply Drain Current	I _E	8	-	-	-	20	26	_	-	mAdc	-	-	-	-	8	1, 16
Input Current	I _{inH}	7	-	-	-	-	265	-	-	μAdc	7	-	-	-	8	1, 16
		9	-	-	-	-	265	-	-	μAdc	9	-		-	8	1, 16
		10	-	-	-	-	355	-	-	μAdc	10	-	-	-	8	1, 16
	I _{inL}	7	-	-	0.5		-	-	-	μAdc	-	7	-	-	8	1, 16
		9	-	-	05	-	-	-	-	μAdc	-	9	-	-	8	1, 16
		10	-	-	05	-	- '	-	-	μAdc	-	10	-	-	8	1, 16
Logic "1" Output Voltage	VoH	2	-1 060	-0 890	-0 960	-	-0 810	-0 890	-0 700	Vdc	3,10,15	- 1	-	-	8	1, 16
Logic "0" Output Voltage	VoL	2	-2 000	-1 675	-1 990	-	~1 650	-1 920	-1 615	Vdc	-	3, 10, 15	-	-	8	1, 16
Logic "1" Threshold Voltage	V _{OHA}	2	-1 080	- 1	-0 980	-	-	-0 910	-	Vdc			3, 10, 15	-	8	1, 16
Logic "0" Threshold Voltage	VOLA	2	-	-1 655	-	-	-1,630	-	-1 595	Vdc	-	-	-	3, 10, 15	8	1, 16
Switching Times (50 ohm load)													Pulse In	Pulse Out	-3 2V	+2 0V
Propagation Delay	t ₄₊₂₊	2	-		14	23	3 4	- '	-	ns	10, 13	-	4	2	8	1, 16
	t _{4 2}	2	-		14	23	3 4		-	ns	10, 13	- 1	4	2	8	1, 16
Rise Time (20 to 80%)	t.	2	-	-	15	25	40	- '	-	ns	10, 13	-	4	2	8	1, 16
Fall Time (20 to 80%)	t	2	-	-	15	25	40	-	-	ns	10, 13	-	4	2	8	1, 16

Note: Each DM10,000 series circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other inputs are tested in the same manner.



Series 10,000

DM10121(MC10121) OR-AND/OR-AND-INVERT gate

general description

The DM10121 is a basic logic building block providing the simultaneous OR-AND/OR-AND-INVERT function, useful in data control and digital multiplexing applications.

features


- Slow rise and fall times
- 4.0 ns


- High speed tLow power
- t_{pd} = 2.5 ns for two levels of logic
- High fanout

- 50 mA/output
- 100 mW/pkg

- 50Ω line driving capability
- High Z input pulldowns for lower power dissipation
- Open emitter follower outputs
- Internal collector dot and emitter dot for maximum logic utility and speed
- Wire OR capability for buss oriented systems
- Complementary outputs added versatility
- Standard end power pins standard layout requirements

schematic and connection diagrams





7

Supply Voltage Input Voltage Output Current Operating Temperature Range Storage Temperature Range Lead Temperature (Soldering, 10 sec) -8V 0 to V_{EE} 50 mA -30°C to +85°C -55°C to +125°C 300°C

electrical characteristics

@ TEST		TEST VO	LTAGE \	/ALUES	
TEMP	V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE
-30°C	-0 890	-1 890	-1 205	-1 500	-5 2
+25°C	-0 810	-1 850	-1 105	-1 475	-52
+85°C	-0 700	-1 825	-1 035	-1 440	-52

					DM1012	1 TEST	LIMITS				Т Т		TAGE AP		•	l
CHARACTERISTIC	SYMBOL	PIN UNDER	-3	o°c		+25°C		+85	c,	UNITS		PINS	LISTED BE	LOW		1
		TEST	MIN	MAX	MIN	TYP	MAX	MIN	MAX		V _{IH} MAX	V _{IL} MIN	V _{IHA} MIN	V _{ILA} MAX	VEE	(V _{CC}) GND
Power Supply Drain Current	I _E	8	-	-	-	20	26	-	-	mAdc	- 1	-	- 1	-	8	1, 16
Input Current	L _{inH}	7	-	-	-	-	265	-	-	μAdc	7	-	-	-	8	1, 16
		9	-	-	-	-	265	-		μAdc	9	-	-	-	8	1, 16
		10	- 1	-	-	-	355	-		μAdc	10	-	-	-	8	1, 16
	I _{inL}	7		-	05	-	-	- 1	-	μAdc	- 1	7	-	_	8	1, 16
	1	9	-	-	05	-	-	7	-	μAdc	-	9	-	-	8	1, 16
		10	-	-	05	-	-	-	-	μAdc		10	-		8	1, 16
Logic "1" Output Voltage	V _{он}	3	-1 060	-0 780	-0 960	-	-0 700	-0 890	-0 590	Vdc	- 1	4	-		8	1, 16
	ļ	2	-1 060	-0 780	-0 960	-	-0 700	-0 890	-0 590	Vdc	4, 10, 13	-	-	-	8	1, 16
Logic "0" Output Voltage	Vol	3	-2 000	-1 675	-1 990	-	-1 650	-1 920	-1 615	Vdc	4, 10, 13	-	-	-	8	1, 16
		2	-2 000	-1 675	-1 990	-	-1 650	-1 920	-1 615	Vdc	-	4	-	-	8	1, 16
Logic "1" Threshold Voltage	V _{OHA}	3	-1 080	-	-0 980	-	ļ	-0 910	-	Vdc	-	-	-	4	8	1, 16
		2	-1 080	-	-0 980	-	1	-0 910	-	Vdc	-	-	4, 10, 13	-	8	1, 16
Logic "0" Threshold Voltage	V _{OLA}	3	-	-1 655	-	-	-1 630	-	-1 595	Vdc	-	-	4, 10, 13	-	8	1, 16
		2	-	-1 655	-	-	-1 630	-	-1 595	Vdc	-	-	-	4	8	1, 16
Switching Times (50-ohm load)									·				Pulse In	Pulse Out	-3 2V	+2 0V
Propagation Delay	t ₄₊₃	3	-		-	23	-	- 1	-	ns	10, 13	-	4	3	8	1, 16
	t ₄₋₃₊	3		-	-	2 3	-		-	ns	10, 13	-	4	3	8	1, 16
	t ₄₊₂₊	2	-	-	-	2 3	-	-	-	ns	10, 13	-	4	2	8	1, 16
	t ₄₋₂₋	2	-	-	- 1	23	-	-	-	ns	10, 13	-	4	2	8	1, 16
Rise Time	t ₃₊	3	- 1	-	-	2 5	-	-	-	ns	10, 13	-	4	3	8	1, 16
(20 to 80%)	t ₂₊	2	-	-	-	2 5	-	-	-	ns	10, 13	-	4	2	8	1, 16
Fall Time	t ₃	3	-	-		2 5	,-	-	-	ns	10, 13	-	4	3	8	1, 16
(20 to 80%)	t ₂ .	2	-	-	-	2 5	-	-	-	ns	10, 13	-	4	2	8	1, 16

Note: Each DM10,000 series circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other inputs are tested in the same manner.



Series 10,000

DM10124(MC10124) quad TTL to ECL translator/differential line driver

general description

The DM10124 is a quad TTL to ECL translator which may also be used as a quad TTL to ECL differential line driver. The input levels are compatible with the series 7400, series 74H00 and Schottky series 74S00.

The output logic levels are ECL 10,000 compatible over the recommended operating temperature range. Complementary emitter follower outputs provide for inverting, non-inverting or differential line driving applications. A common TTL strobe input is provided which when held at a TTL logic "0" forces all true (non-inverting) outputs to an ECL logic logical "0" LOW and all compliments (inverting) outputs to an ECL logical "1" HIGH.

features

- High speed
- $t_{pd} \simeq 3.5 \; \text{ns typical}$
- Power dissipation
- $t_{pd} \approx 3.5 \text{ ns typical}$ 250 mW/pkg typical


- Complementary outputs with ECL 10,000 levels
- High output capacity, drives 8 50Ω lines
- TTL compatible inputs, input strobe
- Four translators per package

applications

The DM10124 may be used as either an inverting or non-inverting TTL to ECL translator. One differential line driving application includes very high speed data transmission in a TTL system by converting the data to ECL levels and driving through terminated twisted line pairs. The DM10125 is the logical complement to the DM10124 and can be used to translate the differential ECL levels back to standard TTL ones. The advantages of ECL transmission line characteristics (i.e. controlled edge speeds, terminations, very high speed data rates) may then be utilized in a TTL system.

connection diagram

Dual-In-Line Package



* = TTL LEVELS

V_{CC} = PIN 9 = +5.0V

V_{EE} = PIN 8 = -5 2V

GND - PIN 16 = 0V

7

Supply Voltage:

VEE

−8V +7V

V_{CC} Input Voltage

+5.5V

Output Current

50 mA

Operating Temperature Range

-30°C to +85°C

Storage Temperature Range

–65 $^{\circ}$ C to +150 $^{\circ}$ C

Lead Temperature (Soldering 10 sec)

300°C

electrical characteristics

		PIN			DM101	24 TEST	LIMITS				
CHARACTERISTIC	SYMBOL	UNDER	-:	30°C		+25°C		+8	5°C	UNITS	CONDITIONS
		TEST	MIN	MAX	MIN	TYP	MAX	MIN	MAX		
Power Supply Drain Current	I _{EE} I _{CC}	8 9					38 25			mA mA	Inputs & Outputs OPEN
Logic "1" Input Current	lin lin	2, 7, 10, 11 6					4 16			μA μA	V _{IN} = V _{IH} = +2 7V
Logic "0" Input Current	ارن ارن	5, 7, 10, 11 6					-1 6 6 0			mA mA	V _{IN} = V _{IL} = +0 4V
Logic "1" Input Voltage	VIHA				+2 0					V	Threshold Inputs —
Logic "0" Input Voltage	VILA	1					0.8			٧	Use for Test
Input Clamp Voltage		5, 6, 10, 11					-15			V	Measured at I _T = -12 ma
Logic "1" Output Voltage	V _{OH}	1, 2, 14, 15	-1 06	-0 89	-0 96		-0 81	-0 89	−0 70	٧	50Ω to -2 0V All Inputs = $V_{IH} = 2.7$
Logic "1" Output Voltage	V _{OH}	3, 4, 12, 13	-1 06	-0 89	-0 96		-0 81	-0 89	-0 70	v	50Ω to -2 0V Pin 6 = V _{IL} = 0 4V
Logic "0" Output Voltage	VoL	1, 2, 14, 15	-1 89	-1 675	-1 85		-1 65	-1 825	-1 615	v	50Ω to -2.0V Pin 6 = V _{IL} = +0 4V
Logic "0" Output Voltage	VoL	3, 4, 12, 13	-1 89	-1 675	-1 85		-1 65	-1 825	-1 615	v	50Ω to -2 0V All Inputs = V _{IN} = +2 7
Logic "1" Threshold Voltage	V _{OHA}	1, 2, 14, 15	-1 08		− 0 98			-0 91		v	50Ω to -2 0V Inputs at V _{IHA} = +2 0
Logic "1" Threshold Voltage	V _{OHA}	3, 4, 12, 13	-1 08		-0 98			-0 91		v	50Ω to -2.0V Input at V _{ILA} = +0 8
Logic "0" Threshold Voltage	V _{OLA}	1, 2, 14, 15		-1 655			-1 63		1 595	v	50Ω to -2 0V Inputs at V _{1LA} = +0 8
Logic "0" Threshold Voltage	V _{OLA}	3, 4, 12, 13		-1 655			-1 63		-1 595	v	50Ω to $-2.0V$ Inputs at $V_{IHA} = +2.0$
Switching Times 50Ω Load	t _{pd} ++	5, 6, 7, 10, 11			10	35	50			ns	Each Input in Sequence
Propagation Delay (3V P-P	t _{pd}	5, 6, 7, 10, 11			10	35	50			ns	Undriven Inputs to V _{CC} (NOM) = +5V
Input at t _r = t _f = 2 ns, 20% - 80%)	t _{pd} +-	5, 6, 7, 10, 11			10	35	50			ns	100 (14011) .00
20/0 - 30/0)	t _{pd} -+	5, 6, 7, 10, 11			10	35	50			ns	
Rise Time 20% - 80%	t,	Outputs			11	20	33			ns	
Fall Time 20% - 80%	t _f	Outputs	ĺ		11	20	33	l		ns	1

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.



REFERENCE

The following table references all Physical Dimension Drawings, Waveforms, and Test Circuits for the devices in this section. For Order Numbers, see below.* Refer to the alpha-numerical index at the front of this catalog for complete device title and function. Packages (pages I thru VI) are in the back of the catalog.

DATA SHI	EETS					PACK	AGES						1	VE-		ST
Devices	n.	Molded I	DIP (N)	Cavit	y DIF	(D)(J)	Flat	Pack	(F)(W)	Meta	ıl Can	(G)(H)	FO	RMS	CIRCUITS	
Devices	Pg.	Fig.	Pg.	Fig.	Pg.	Туре	Fig.	Pg.	Туре	Fig.	Pg.	Туре	Fig.	Pg.	Fig.	Pg.
MM54C00	8-1			8	Ш	D	İ							8-3		8-3
MM74C00	8-1	3	H				l			1			l	8-3		8-3
MM54C02	8-1			8	III	D							İ	8-3		8-3
MM74C02	8-1	3	П				İ			l			1	8-3		8-3
MM54C04	8-4	ł		8	Ш	D				1			1	8-4		8-4
MM74C04	8-4	3	П											8-4		8-4
MM54C10	8-6			8	Ш	D				1			l	8-8		8-8
MM74C10	8-6	3	П							1			1	8-8		8-8
MM54C20	8-6			8	Ш	D							1	8-8		8-8
MM74C20	8-6	3	H							1			1	8-8		8-8
MM54C42	8-9			9	Ш	D				1						
MM74C42	8-9	5	П				l						1			
MM54C73	8-11			8	Ш	D	İ			1			ł	8-13	ł	8-13
MM74C73	8-11	3	П							1				8-13		8-13
MM54C74	8-14			8	Ш	D	1						1	8-16		8-16
MM74C74	8-14	3	H				1			1				8-16		8-16
MM54C76	8-11			9	Ш	D	l							8-13		8-13
MM74C76	8-11	5	H										1	8-13		8-13
MM54C95	8-17			8	Ш	D	Ì						ł		1	
MM74C95	8-17	3	H										ŀ			
MM54C107	8-11			8	Ш	D							ĺ	8-13		8-13
MM74C107	8-11	3	H				Į			1			l	8-13		8-13
MM54C151	8-19			9	Ш	D							1	8-21		8-21
MM74C151	8-19	5	H										ł	8-21	i	8-21
MM54C154	8-22			10	Ш	D	l			l			1	8-24		
MM74C154	8-22	7	HI				1							8-24		
MM54C157	8-25			9	Ш	D	ĺ			1						
MM74C157	8-25	5	H				1			1						
MM54C160	8-27			9	Ш	D	1							8-30		
MM74C160	8-27	5	H				l			1				8-30		
MM54C161	8-27			9	Ш	D				1				8-30		
MM74C161	8-27	5	П				1							8-30		
MM54C162	8-27			9	Ш	D								8-30		
MM74C162	8-27	5	H				1			1				8-30		
MM54C163	8-27			9	Ш	D	1			1			[8-30	1	
MM74C163	8-27	5	II				1						1	8-30		
MM54C164	8-31			8	Ш	D				1				8-33		8-33
MM74C164	8-31	3	H				1			1				8-33	1	8-33
MM54C173	8-35			9	Ш	D				l				8-36	1	
MM74C173	8-35	5	II				l							8-36		
MM54C192	8-38			9	Ш	D	[1			1		l	
MM74C192	8-38	5	II				l									
MM54C193	8-38			9	Ш	D	1									
MM74C193	8-38	5	II							1			1		1	
MM54C195	8-41			9	Ш	D]				8-42		
MM74C195	8-41	5	II				l			1				8-42	1	

 $^{^{\}star}\text{Order Numbers}^{\cdot}$ use Device No. suffixed with package letter, i.e. MM54C00D.





MM54C00/MM74C00 quad two-input NAND gate MM54C02/MM74C02 quad two-input NOR gate

general description

Employing complementary MOS (CMOS) transistors to achieve low power and high noise margin, these gates provide the basic functions used in the implementation of digital integrated circuit systems. The N and P channel enhancement mode transistors provide a symmetrical circuit with output swings essentially equal to the supply voltage. This results in high noise immunity over a wide supply voltage range. No DC power other than that caused by leakage current is consumed during static conditions. All inputs are protected against static discharge damage.

features

■ Wide supply voltage range

3V to 15V

■ Guaranteed noise margin

1V

High noise immunity

0.3 V_{CC}typ

Low power

10 nW typ

Low power T²L compatible


drive 2 LT²L loads


applications

- Automotive
- Instrumentation
- Alarm systems
- Remote metering
- Data terminals
- Medical electronics
- Industrial controls
- Computers


schematic and connection diagrams


MM54C00/MM74C00





MM54C02/MM74C02





8

Voltage at Any Pin (Note 1)
Operating Temperature MM54C00,MM54C02
MM74C00,MM74C02

Storage Temperature
Package Dissipation
Lead Temperature (Soldering, 10 sec)
Operating V_{CC} Range

 $\begin{array}{l} -0.3 \text{V to} + \text{V}_{\text{CC}} + 0.3 \text{V} \\ -55^{\circ} \text{C to} + 125^{\circ} \text{C} \\ 0^{\circ} \text{C to} + 70^{\circ} \text{C} \\ -65^{\circ} \text{C to} + 150^{\circ} \text{C} \\ 500 \text{ mW} \\ 300^{\circ} \text{C} \\ +3 \text{V to} + 15 \text{V} \end{array}$

electrical characteristics

Min/Max limits apply across the guaranteed temperature range unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
CMOS to CMOS			,		
Logical "1" Input Voltage V _{IN} (1)	V _{CC} = 5,0V V _{CC} = 10 0V	3,5 8 0			v v
Logical ''0'' Input Voltage V _{IN} (0)	$V_{CC} = 5 \text{ OV}$ $V_{CC} = 10,0 \text{ V}$		15 20		V V
Logical "1" Output Voltage V _{OUT} (1)	V_{CC} = 5 0V, V_{IN} = 1 5, I_{O} = -10 μ A V_{CC} = 10 0V, V_{IN} = 7 0, I_{O} = -10 μ A	4 5 9 0			V V
Logical "0" Output Voltage V _{OUT} (0)	V_{CC} = 5 0V, V_{IN} = 3 5, I_{O} = 10 μ A V_{CC} = 10 0V, V_{IN} = 8 0, I_{O} = 10 μ A			05 10	V V
Logical "1" Input Current I _{IN} (1)	V _{CC} = 15V, V _{IN} = 15V			1	μΑ
Logical ''0'' Input Current I _{IN} (0)	V _{CC} = 15V, V _{IN} = 0V	-1			μΑ
Output Short Circuit Current I _{OS} (1) (Note 2)	$V_{CC} = 5.5V$, $V_{IN} = 0$, $V_{O} = 0$ $V_{CC} = 11.0V$, $V_{IN} = 0$, $V_{O} = 0$	1 75		6 30	mA mA
Output Short Circuit Current I _{OS} (0) (Note 2)	$V_{CC} = 5 5V$, $V_{IN} = V_{O} = V_{CC}$ $V_{CC} = 11 0V$, $V_{IN} = V_{O} = V_{CC}$	1 5 10		10 40	mA mA
Supply Current I _{CC}	V _{CC} = 15V			1	μΑ
Propagation Delay Time to a Logical "O" t _{pd0}	$V_{CC} = 5 \text{ OV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10 \text{ OV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		50 25	90 60	ns ns
Propagation Delay Time to a Logical "1" t _{pd1}	V _{CC} = 5 0V, C _L = 50 pF, T _A = 25°C V _{CC} = 10 0V, C _L = 50 pF, T _A = 25°C		50 30	90 60	ns ns
LOW POWER TTL to CMOS					
Logical "1" Input Voltage V _{IN} (1)	54C V _{CC} = 4 5V 74C V _{CC} = 4 75V	V _{CC} - 15			v
Logical "0" Input Voltage V _{IN} (0)	54C V _{CC} = 4 5V 74C V _{CC} = 4 75V			08	V
Logical "1" Output Voltage V _{OUT} (1)	54C V_{CC} = 4 5V, I_{O} = -10 μ A 74C V_{CC} = 4 75V, I_{O} = -10 μ A	4 4			V
Logical "0" Output Voltage V _{OUT} (0)	54C V_{CC} = 4 5V, I_{O} = 10 μ A 74C V_{CC} = 4 75V, I_{O} = 10 μ A			08	v
Propagation Delay Time to a Logical ''O'' t _{pd(0)}	$V_{CC} = 5 \text{ OV}, C_L = 15 \text{ pF}, T_A = 25^{\circ}\text{C}$		125		ns
Propagation Delay Time to a Logical "1" t _{pd(1)}	$V_{CC} = 5.0V, C_L = 15 pF, T_A = 25^{\circ}C$		125		ns
CMOS to Low Power TTL (tenth power)	•				
Logical "1" Input Voltage V _{IN} (1)	54C V _{CC} = 4 5V 74C V _{CC} = 4 75V	4 0 4 0			V
Logical "0" Input Voltage V _{IN} (0)	54C V _{CC} = 4 5V 74C V _{CC} = 4 75V			1 0 1 0	v
Logical ''1'' Output Voltage V _{OUT} (1)	54C V_{CC} = 4 5V, V_{IN} = 0 8, I_{O} = -100 μ A 74C V_{CC} = 4 75V, V_{IN} = 0 8, I_{O} = -100 μ A	2 4 2 4		,	v
Logical "0" Output Voltage V _{OUT} (0)	54C V _{CC} = 4 5V, V _{IN} = 4 0, I _O = 360 μA 74C V _{CC} = 4 75V, V _{IN} = 4 0, I _O = 360 μA			0 4 0 4	V V
Propagation Time to a Logical "O" t _{pd(0)}	$V_{CC} = 5 \text{ oV}, C_L = 50 \text{ pF}, R_L = 20k, $ $T_A = 25^{\circ}\text{C}$		60		ns
Propagation Time to a Logical "1" t _{pd(1)}	$V_{CC} = 5 \text{ OV}, C_L = 50 \text{ pF}, R_L = 20k,$ $T_A = 25^{\circ}C$		45		ns


Note 1: These devices should not be connected under power on conditions

Note 2: Only one output at a time may be shorted.

8


switching time waveforms and ac test circuits


CMOS to CMOS







TTL to CMOS







CMOS to low power T²L





applications







MM54C04/MM74C04 hex inverter general description

The MM54C04/MM74C04 hex inverter is constructed from complementary MOS (CMOS) enhancement transistors to achieve lower power and high noise margin.

features

- Wide supply voltage range
- 3V to 15V

1V

- Guaranteed noise margin High noise immunity
- $0.45~\mathrm{V_{CC}}$ typ

Low power


- 10 nW typ

■ Tenth power TTL compatible drive 2 LPTTL loads

applications


- Automotive
- Instrumentation
- Alarm systems
- Remote metering
- Data terminals
- Medical electronics
- Industrial controls
- Computers


connection diagram




74C Compatibility 74LX 74C> 74LXX

switching time waveforms







Voltage at Any Pin (Note 1)
Operating Temperature MM54C04
MM74C04

Storage Temperature Package Dissipation Lead Temperature (Soldering, 10 sec) Operating V_{CC} Range

-0.3V to V_{CC} +0.3V -55°C to 125°C 0°C to 70°C -65°C to 150°C 500 nW 300°C +3V to +15V

electrical characteristics

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
CMOS TO CMOS						
Logical "1" Input Voltage V _{IN(1)}	V _{CC} = 5V V _{CC} = 10V		3 5 8			V
Logical "0" Input Voltage V _{IN(0)}	V _{CC} = 5V V _{CC} = 10V				1.5 2.0	V V
Logical "1" Output Voltage V _{OUT(1)}	V _{CC} = 5V V _{CC} = 10V	$I_0 = -10\mu A$ $I_0 = -10\mu A$			05 10	V V
Logical ''0'' Output Voltage V _{OUT(0)}	V _{CC} = 5V V _{CC} = 10V	$I_0 = +10\mu A$ $I_0 = +10\mu A$	4.5 9.0			V V
Logical "1" Input Current I _{IN(1)}	V _{CC} = 15V	V _{IN} = 15V			1	μΑ
Logical "0" Input Current I _{IN(0)}	V _{CC} = 15V	$V_{IN} = 0V$	-1			μΑ
Supply Current I _{CC}	V _{CC} = 15V			01	5	μΑ
Input Capacitance	Any Input			5		pF
Propagation Delay Time to a Logical "1," t _{pd1}		$C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		40 25	90 60	ns ns
Propagation Delay Time to a Logical "0," t _{pd0}	V _{CC} = 5V V _{CC} = 10V	$C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		40 25	90 60	ns ns
LOW POWER TO CMOS						
Logical "1" Input Voltage V _{IN(1)}	54C 74C	V _{CC} = 4 5V V _{CC} = 4 75V	V _{CC} - 15			V
Logical "0" Input Voltage V _{IN(0)}	54C 74C	V _{CC} = 4 5V V _{CC} = 4 75V			0.8	v
Logical "1" Output Voltage V _{OUT(1)}	54C 74C	$V_{CC} = 4 5V, I_0 = -10\mu A$ $V_{CC} = 4 75V, I_0 = -10\mu A$	0 4			
Logical "0" Output Voltage V _{OUT(0)}	54C 74C	$V_{CC} = 4 5V, I_0 = +10\mu A$ $V_{CC} = 4 75V, I_0 = +10\mu A$			4.4	V
Propagation Delay Time to a Logical "1," t _{pd1}	V _{CC} = 5V	$C_L = 15 \text{ pF}, T_A = 25^{\circ}\text{C}$		125		ns
Propagation Delay Time to a Logical "0," t _{pd0}	V _{CC} = 5V	$C_L = 15 \text{ pF}, T_A = 25^{\circ}\text{C}$		125		ns
CMOS TO LOW POWER						
Logical "1" Input Voltage V _{IN(1)}	54C 74C	V _{CC} = 4 5V V _{CC} = 4 75V	4 0		į	٧
Logical "0" Input Voltage V _{IN(0)}	54C 74C	V _{CC} = 4 5V V _{CC} = 4 75V			10	v
Logical "1" Output Voltage V _{OUT(1)}	54C 74C	$V_{CC} = 4.5V, I_0 = -100\mu A$ $V_{CC} = 4.75V, I_0 = -100\mu A$	2 4			٧
Logical "0" Output Voltage V _{OUT(0)}	54C 74C	$V_{CC} = 4.5V, I_0 = 360\mu A$ $V_{CC} = 4.75V, I_0 = 360\mu A$			0 4	v

Note 1: This device should not be connected to circuits with the power on because high transient voltage may cause permanent damage.

8



MM54C10/MM74C10 triple three-input NAND gate MM54C20/MM74C20 dual four-input NAND gate

general description

Employing complementary MOS (CMOS) transistors to achieve low power and high noise margin, these gates provide the basic functions used in the implementation of digital integrated circuit systems. The N and P channel enhancement mode transistors provide a symmetrical circuit with output swings essentially equal to the supply voltage. This results in high noise immunity over a wide supply voltage range. No DC power other than that caused by leakage current is consumed during static conditions. All inputs are protected against static discharge damage.

features

■ Wide supply voltage range

Guaranteed noise margin

3V to 15V

■ High noise immunity

0.45 V_{CC} typ

drive 2 LPT2L loads

Low power


Low power T2L compatible

10 nW typ


applications


- Automotive
- Instrumentation
- Alarm systems
- Remote metering
 - Data terminals
 - Medical electronics
 - Industrial controls
 - Computers

schematic and connection diagrams MM54C10/MM74C10










Dual-In-Line Package

Dual-In-Line Package



Voltage at Any Pin (Note 1)
Operating Temperature MM54C10, MM54C20
MM74C10, MM74C20

Storage Temperature
Package Dissipation
Lead Temperature (Soldering, 10 sec)
Operating V_{CC} Range

 $\begin{array}{l} -0.3 \text{V to } + \text{V}_{\text{CC}} + 0.3 \text{V} \\ -55^{\circ} \text{C to } +125^{\circ} \text{C} \\ 0^{\circ} \text{C to } +70^{\circ} \text{C} \\ -65^{\circ} \text{C to } +150^{\circ} \text{C} \\ 500 \text{ mW} \\ 300^{\circ} \text{C} \\ +3 \text{V to } +15 \text{V} \end{array}$

electrical characteristics


Min/Max limits apply across the guaranteed temperature range unless otherwise specified.

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNI
CMOS to CMOS						
Logical "1" Input Voltage V _{IN} (1)	$V_{CC} = 5 \text{ OV}$ $V_{CC} = 10 \text{ OV}$		3 5 8 0			V V
Logical "0" Input Voltage V _{IN} (0)	$V_{CC} = 5 \text{ OV}$ $V_{CC} = 10 \text{ OV}$			15 20		۷ ×
Logical "1" Output Voltage V _{OUT} (1)	V _{CC} = 5 0V, V _{IN} = V _{CC} = 10 0V, V _{IN} =		4 5 9 0			V V
Logical "0" Output Voltage V _{OUT} (0)	V _{CC} = 5 0V, V _{IN} = V _{CC} = 10 0V, V _{IN} =				05 10	\ \
Logical "1" Input Current I _{IN} (1)	V _{CC} = 15V, V _{IN} = 1	15V			1	μA
Logical "0" Input Current I _{IN} (0)	V _{CC} = 15V, V _{IN} = 0	υV	-1			μA
Supply Current I _{CC}	V _{CC} = 15V			001	2	μΑ
Input Capacitance	Any Input			7		pl
Propagation Delay Time to a Logical "0" t _{pd0}	54C10/74C10	V _{CC} = 5 0V, C _L = 50 pF, T _A = 25°C V _{CC} = 10 0V, C _L = 50 pF, T _A = 25°C		50 25	90 60	n n
<i>)</i>	54C20/74C20	V _{CC} = 5 0V, C _L = 50 pF, T _A = 25°C V _{CC} = 10 0V, C _L = 50 pF, T _A = 25°C		70 30	110 75	n
Propagation Delay Time to a Logical "1" t _{pd1}	54C10/74C10	$V_{CC} = 5 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		60 35	100 60	n n
	54C20/74C20	$V_{CC} = 5 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		70 40	115 80	n n
LOW POWER TTL to CMOS						
Logical "1" Input Voltage V _{IN} (1)	54C V _{CC} = 4 5V 74C V _{CC} = 4 75V		V _{CC} - 15			\
Logical "0" Input Voltage V _{IN} (0)	54C V _{CC} = 4 5V 74C V _{CC} = 4 75V				0.8	\
Logical "1" Output Voltage V _{OUT} (1)	54C V _{CC} = 4 5V, I _C 74C V _{CC} = 4 75V, I	_O = -10 μA _O = -10 μA	4 4			\
Logical "0" Output Voltage V _{OUT} (0)	54C V _{CC} = 4 5V, I _C 74C V _{CC} = 4 75V, I				0.8	\
Propagation Delay Time to a Logical "0" t _{pd(0)}	$V_{CC} = 5 \text{ oV}, C_L = 1$	5 pF, T _A = 25°C		125		n
Propagation Delay Time to a Logical "1" t _{pd(1)}	V _{CC} = 5 0V, C _L = 1	5 pF, T _A = 25°C		125		n
CMOS to Low Power TTL (tenth power)						İ
Logical "1" Input Voltage V _{IN} (1)	54C V _{CC} = 4 5V 74C V _{CC} = 4 75V		4 0 4 0			\
Logical "0" Input Voltage V _{IN} (0)	54C V _{CC} = 4 5V 74C V _{CC} = 4 75V				1 0 1 0	\
Logical "1" Output Voltage V _{OUT} (1)		$V_{IN} = 1.0$, $I_{O} = -100 \mu\text{A}$ $I_{O} = 1.0$, $I_{O} = -100 \mu\text{A}$	2 4 2 4			\
		$V_{IN} = 0.8, I_{O} = -100 \mu A$ /, $V_{IN} = 0.8, I_{O} = -100 \mu A$	2 4 2 4			\
Logical "0" Output Voltage V _{OUT} (0)		IN = 4 0, I _O = 360 μA V _{IN} = 4 0, I _O = 360 μA			0 4 0 4	\
Propagation Time to a Logical "0" t _{pd(0)}	V _{CC} = 5 0V, C _L = 5 T _A = 25°C	0 pF, R _L = 20k,		60		n
Propagation Time to a Logical "1" t _{pd(1)}	V _{CC} = 5 0V, C _L = 5 T _A = 25°C	0 pF, R _L = 20k,		45		n

Note 1: These devices should not be connected under power on conditions.

switching time waveforms and ac test circuits


CMOS to CMOS






Test Circuit


TTL to CMOS






Test Circuit

CMOS to low power T²L







Test Circuit

applications

74C Compatibility



Guaranteed noise margin as a function of V_{CC}





MM54C42/MM74C42 BCD to decimal decoder

general description

The MM54C42/MM74C42 one of ten decoder is a monolithic complementary MOS (CMOS) integrated circuit constructed with N and P-channel enhancement transistors. This decoder produces a logical "0" at the output corresponding to a four bit binary input from zero to nine, and a logical "1" at the other outputs. For binary inputs from ten to fifteen all outputs are logical "1."

features

■ Supply voltage range

3V to 15V

■ Tenth power TTL

drive 2 LPTTL loads

compatible

High noise immunity

0.45 V_{CC} (typ.)

Low power


50 nW (typ.) 10 MHz (typ.) with 10V V_{CC}


Medium speed operation

applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering
- Computers

schematic diagram





connection diagram

truth table

	ı	NP	υT	s	OUTPUTS											
)	С	В	Α		0	1	2	3	4	5	6	7	8	9	
- 10)	0	0	0	l	0	1	1	1	1	1	1	1	1	1	
-14)	0	0	1	ı	1	0	1	1	1	1	1	1	1	1	
- 1 0)	0	1	0	1	1	1	0	1	1	1	1	1	1	1	
- 1 0)	0	1	1	Ĺ	1	1	1	0	1	1	1	1	1	1	
- 1 0)	1	0	0	ļ	1	1	1	1	0	1	1	1	1	1	
- 1)	1	0	1	١	1	1	1	1	1	0	1	1	1	1	
- 0)	1	1	0	ı	1	1	1	1	1	1	0	1	1	1	
- 1)	1	1	1	ı	1	1	1	1	1	1	1	0	1	1	
- 1	1	0	0	0	ı	1	1	1	1	1	1	1	1	0	1	
- 1	1	0	0	1	l	1	1	1	1	1	1	1	1	1	0	
1		0	1	0	l	1	1	1	1	1	1	1	1	1	1	
1		0	1	1	ı	1	1	1	1	1	1	1	1	1	1	
1		1	0	0	ı	1	1	1	1	1	1	1	1	1	1	
1 :		1	0	1	Ĺ	1	1	1	1	1	1	1	1	1	1	
1		1	1	0	ı	1	1	1	1	1	1	1	1	1	1	
Ŀ		1	1	1	L	1	1	1	1	1	1	1	1	1	1	

Voltage at Any Pin (Note 1) Operating Temperature MM54C42 MM74C42

Storage Temperature
Package Dissipation
Operating V_{CC} Range
Lead Temperture (Soldering, 10 sec)

-0.3V to V_{CC} +0.3V -55°C to +125°C 0°C to +70°C -65°C to +150°C 500 mW 3V to 15V 300°C

electrical characteristics Min/Max limits apply across temperature range unless otherwise specified

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
CMOS TO CMOS						
Logical "1" Input Voltage	V _{IN(1)}	V _{CC} = 5.0V V _{CC} = 10 0V	3 5 8			V
Logical ''0'' Input Voltage	V _{IN(0)}	V _{CC} = 5 0V V _{CC} = 10.0V			1 5 2	v v
Logical "1" Output Voltage	V _{OUT(1)}	$V_{CC} = 5 \text{ oV}, I_{O} = -10 \mu\text{A}$ $V_{CC} = 10 \text{ oV}, I_{O} = -10 \mu\text{A}$	4.5 9.0			v v
Logical "0" Output Voltage	V _{OUT(0)}	$V_{CC} = 5 \text{ OV}, I_{O} = +10 \mu\text{A}$ $V_{CC} = 10 \text{ OV}, I_{O} = +10 \mu\text{A}$			0.5 1	V V
Logical "1" Input Current	I _{IN(1)}	V _{CC} = 15 0V, V _{IN} = 15V			1	μΑ
Logical "0" Input Current	I _{IN(0)}	V _{CC} = 15.0V, V _{IN} = 0V	-1			μΑ
Supply Current	Icc	V _{CC} = 15.0V		0 05	30	μΑ
Input Capacitance		Any Input		5		pF
Propogation Delay Time to a Logical "O" or Logical "1" CMOS TO TENTH POWER INTERFACE		$V_{CC} = 5.0V$, $C_L = 50 pF$, $T_A = 25^{\circ}C$ $V_{CC} = 10 0V$, $C_L = 50 pF$, $T_A = 25^{\circ}C$		200 90	300 140	ns ns
Logical "1" Input Voltage	V _{IN(1)}	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V	V _{CC} - 1.5			V
Logical "O" Input Voltage	V _{IN(0)}	54C, V _{CC} = 4 5V 74C, V _{CC} = 4.75V			0.8	V
Logical "1" Output Voltage	V _{OUT(1)}	54C, V_{CC} = 4 5V, I_{O} = -100 μ A 74C, V_{CC} = 4.75V, I_{O} = -100 μ A	2 4			V
Logical "0" Output Voltage	V _{OUT(0)}	54C, V _{CC} = 4 5V, I _O = 360 μA 74C, V _{CC} = 4 75V, I _O = 360 μA			0.4	٧
Propagation Delay Time to a Logical "O" or Logical "1"		$V_{CC} = 5.0V$, $C_L = 50 pF$, $T_A = 25^{\circ}C$		250	400	ns

Note 1: This device should not be connected to circuits with the power on because high transient voltages may cause permanent damage.

MM54C73/MM74C73 dual J-K flip flop with clear MM54C76/MM74C76 dual J-K flip flop with clear and preset

MM54C107/MM74C107 dual J-K flip flop with clear

general description

These dual JK flip flops are monolithic Complementary MOS (CMOS) integrated circuits constructed with N and P channel enhancement transistors. Each flip flop has independent J, K, clock and clear inputs and \overline{Q} and $\overline{\overline{Q}}$ outputs. The MM54C76/MM74C76 flip flops also include preset inputs and are supplied in 16 pin packages. These flip flops are edge sensitive to the clock input and change state on the negative going transition of the clock pulses. Clear or preset is independent of the clock and is accomplished by a low level on the respective input.

features

- Supply voltage range
- Tenth power TTL compatible


3V to 15V drive 2 LPTTL loads


- High noise immunity
 - 0.45 V_{CC} (typ) 50 nW (typ) Low power
 - Medium speed operation 10 MHz (typ) with 10V supply


applications


- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering
- Computers


logic and connection diagrams












MM54C73/MM74C73

Note Alone II on clear sets II to lone II

MM54C107/MM74C107



MM54C76/MM74C76

Voltage at any pin (Note 1) Operating Temperature MM54CXX MM74CXX

MM/4CXX
Storage Temperature
Package Dissipation
Lead Temperature (Soldering, 10 sec)
Operating V_{CC} Range


-0.3V to V_{CC} +0.3V -55°C to 125°C 0°C to 70°C -65°C to 150°C 500 mW 300°C +3V to 15V

electrical characteristics

PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNITS
CMOS TO CMOS					
Logical "1" Input Voltage V _{IN(1)}	V _{CC} = 5 0V V _{CC} = 10.0V	3 5 8			V V
Logical "0" Input Voltage V _{IN(0)}	$V_{CC} = 5.0V$ $V_{CC} = 10.0V$			1.5 2.0	V V
Logical "1" Output Voltage V _{OUT(1)}	V _{CC} = 5.0V V _{CC} = 10 0V	4 5 9 0			V V
Logical "0" Output Voltage V _{OUT(0)}	V _{CC} = 5 0V V _{CC} = 10 0V			0.5 1.0	V V
Logical "1" Input Current I _{IN(1)}	V _{CC} = 15 0V			1.0	μΑ
Logical "0" Input Current I _{IN(0)}	V _{CC} = 15 0V	-1 0			μΑ
Supply Current I _{CC}	V _{CC} = 15 0V		0.050	10	μΑ
Input Capacitance	Any Input		5		pF
Propagation Delay Time to a Logical "0" t_{pd0} or Logical "1" t_{pd1} From Clock to Q or \overline{Q}	$V_{CC} = 5 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		180 80	300 130	ns ns
Propagation Delay Time to a Logical "0" From Preset or Clear	$V_{CC} = 5 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		200 80	300 130	ns ns
Propagation Delay Time to a Logical "1" From Preset or Clear	$V_{CC} = 5.0 \text{V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		200 80	300 130	ns ns
Time Prior to Clock Pulse That Data Must be Present, t _{SETUP}	$V_{CC} = 5 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10\text{V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		90 40	130 60	ns ns
Time After Clock Pulse That J and K Must be Held	$V_{CC} = 5 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		−40 −20	0 0	ns ns
Minimum Clock Pulse Width t _{WL} = t _{WH}	$V_{CC} = 5 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10.0\text{V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		90 4 0	130 60	ns ns
Minimum Preset and Clear Pulse Width	$V_{CC} = 5.0V$, $C_L = 50$ pF, $T_A = 25^{\circ}C$ $V_{CC} = 10$ 0V, $C_L = 50$ pF, $T_A = 25^{\circ}C$		90 40	130 60	ns ns
Maximum Toggle Frequency	$V_{CC} = 5.0V$, $C_L = 50$ pF, $T_A = 25^{\circ}C$ $V_{CC} = 10$ 0V, $C_L = 50$ pF, $T_A = 25^{\circ}C$	2.5 5	5 10		MHz MHz
Clock Pulse Rise and Fall Time	V_{CC} = 5.0V, C_L = 50 pF, T_A = 25°C V_{CC} = 10 0V, C_L = 50 pF, T_A = 25°C	•		15 5	μs μs
LOW POWER TTL TO CMOS INTER	FACE				
Logical "1" Input Voltage V _{IN(1)}	54C, V _{CC} = 4 5V 74C, V _{CC} = 4.75V	V _{CC} - 15			V
Logical "0" Input Votlage V _{IN(0)}	54C, V _{CC} = 4 5V 74C, V _{CC} = 4.75V			08	V
Logical "1" Output Voltage V _{OUT(1)}	54C, $V_{CC} = 4.5V$, $I_0 = -100\mu A$ 74C, $V_{CC} = 4.75V$, $I_0 = -100\mu A$	2.4			V
Logical "0" Output Voltage V _{OUT(0)}	54C, $V_{CC} = 4.5V$, $I_0 = 360\mu A$ 74C, $V_{CC} = 4.75V$, $I_0 = 360\mu A$			0 4	V
Propagation Delay Time to a Logical "0" t _{pd0} or Logical "1" From Clock	$V_{CC} = 5 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		250		ns

Note 1: These devices should not be connected to circuits with the power on because high transient voltage may cause permanent damage.

ac test circuit




truth table


t _n		t _{n+1}
J	К	Ω
0	0	O _n
0	1	0
1	0	1
1	1	\overline{Q}_n

t_n = bit time before clock pulse t_{n+1} = bit time after clock pulse


typical applications




Guaranteed Noise Margin as a Function of V_{CC}




Ripple Binary Counters




Shift Registers



switching time waveforms







MM54C74/MM74C74 dual D flip flop

general description

The MM54C74/MM74C74 dual D flip flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N and P-channel enhancement transistors. Each flip flop has independent data, preset, clear and clock inputs and Q and \overline{Q} outputs. The logic level present at the data input is transferred to the output during the positive going transition of the clock pulse. Preset or clear is independent of the clock and accomplished by a low level at the preset or clear input.

features

Supply voltage range

3V to 15V

■ Tenth power TTL compatible

drive 2LPT²L loads

- High noise immunity
- Low power
- Medium speed operation


0.45 V_{CC} (typ) 50 nW (typ) 10 MHz (typ)

with 10V supply


applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm system
- Industrial electronics
- Remote metering
- Computers

logic and connection diagrams



Dual-In-Line Package



NOTE A logic "0" on clear sets Q to logic "0" A logic "0" on preset sets Q to logic "1"

Voltage at any pin (Note 1) Operating temperature MM54C74 MM74C74

Storage temperature Package dissipation Lead temperature (Soldering, 10 sec) Operating V_{CC} range -0.3V to V_{CC} + 0.3V -55°C to 125°C 0°C to 70°C -65°C to 150°C 500 mW 300°C +3V to +15V

electrical characteristics

Min/Max limits apply across temperature range unless otherwise specified.


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
CMOS TO CMOS					1
Logical "1" Input Voltage V _{IN(1)}	$V_{CC} = 5 \text{ OV}$ $V_{CC} = 10.0 \text{V}$	35 80			V V
Logical "0" Input Voltage V _{IN(0)}	V _{CC} = 5.0V V _{CC} = 10.0V			1 5 2 0	V V
Logical "1" Output Voltage $V_{OUT(1)}$	V _{CC} = 5.0V V _{CC} = 10.0V	4 5 9.0			V V
Logical "0" Output Voltage V _{OUT(0)}	V _{CC} = 5.0V V _{CC} = 10 0V			0.5 1 0	V V
Logical "1" Input Current I _{IN(1)}	V _{CC} = 15.0V			1 0	μΑ
Logical "0" Input Current I _{IN(0)}	V _{CC} = 15 0V	-1.0			μΑ
Supply Current I _{CC}	V _{CC} = 15.0V		001		μΑ
Input Capacitance	Any Input		50		pF
Propagation Delay Time to a Logical "0" t_{pd0} or Logical "1" t_{pd1} from clock to Ω or $\overline{\Omega}$	$V_{CC} = 5 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10.0\text{V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		180 - 70		ns ns
Propagation Delay Time to a Logical "0" from Preset or Clear	$V_{CC} = 5.0V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}C$ $V_{CC} = 10.0V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}C$		200 90		ns ns
Propagation Delay Time to a Logical "1" from Preset or Clear	$V_{CC} = 5.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ $V_{CC} = 10.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}C$		200 90		ns ns
Time Prior to Clock Pulse That Data Must be Present t _{SETUP}	$V_{CC} = 5 \text{ OV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10 \text{ OV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		30 15		ns
Time After Clock Pulse That Data Must be Held	$V_{CC} = 5.0V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}C$ $V_{CC} = 10 \text{ 0V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}C$		0 0		ns ns
Minimum Clock Pulse Width (t _{WL} = t _{WH})	$V_{CC} = 5 \text{ OV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10 \text{ OV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		70 30		ns ns
Minimum Preset and Clear Pulse Width	$V_{CC} = 5.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ $V_{CC} = 10.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}C$		90 40		ns ns
Maximum Clock Rise and Fall Time	$V_{CC} = 5.0V, C_L = 50 pF$ $V_{CC} = 10 0V, C_L = 50 pF$			5.0 2 0	μs μs
LOW POWER TTL/CMOS INTERFAC	CE				
Logical "1" Input Voltage V _{IN(1)}	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V	V _{CC} - 1.5			
Logical "0" Input Voltage V _{IN(0)}	54C, V _{CC} = 4 75V 74C, V _{CC} = 4.75V			8.0	V
Logical "1" Output Voltage V _{OUT(1)}	54C, V _{CC} = 4.5V, I _D = -100 μA 74C, V _{CC} = 4.75V, I _D = -100 μA	2.4			٧
Logical "0" Output Voltage V _{OUT(0)}	54C, V _{CC} = 4.50V, I _D = 360 μA 74C, V _{CC} = 4.75V, I _D = 360 μA			0 4	V
Propagation Delay Time to a Logical "0" t _{pd0} or Logical "1" from clock	$V_{CC} = 5.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}C$		250		٧


Note 1: These devices should not be connected under power on conditions




switching time waveforms

CMOS to CMOS







ac test circuit




typical applications


Ripple Counter (Divide by 2ⁿ)





74C Compatibility







MM54C95/MM74C95 4-bit right-shift left-shift register

general description

This 4-bit shift register is a monolithic complementary MOS (CMOS) integrated circuit composed of four D flip flops. This register will perform rightshift or left-shift operations dependent upon the logical input level to the mode control. A number of these registers may be connected in series to form an N-bit right shift or left shift register.

When a logical "0" level is applied to the mode control input, the output of each flip flop is coupled to the D input of the succeeding flip flop. Right-shift operation is performed by clocking at the clock 1 input, and serial data entered at the serial input, clock 2 and parallel inputs A through D are inhibited. With a logical "1" level applied to the mode control, outputs to succeeding stages are decoupled and parallel loading is possible, or with external interconnection, shift-left operation can be accomplished by connecting the output of each flip flop to the parallel input of the previous flip flop and serial data is entered at input D.

features

- Medium speed operation 10 MHz typ $V_{CC} = 10V, C_{L} = 50 pF$
- High noise immunity

045 V_{CC} typ 100 nW typ

Low power

Drive 2 LTTL loads

Tenth power TTL compatible


3V to 15V


- Wide supply voltage range Synchronous parallel load
- Parallel inputs and outputs from each flip flop
- Negative edge triggered clocking

applications


- Data terminals
- Instrumentation
- Automotive
- Medical electronics
- Alarm systems
- Remote metering
- Industrial electronics
- Computers

block and connection diagrams





Dual-In-Line Package





Voltage at Any Pin (Note 1)
Operating Temperature MM74C95
MM74C95
Storage Temperature

-0 3V to V_{CC} +0 3V -55°C to +125°C 0°C to +70°C -65°C to +150°C Package Dissipation
Operating V_{CC} Range
Lead Temperature (Soldering, 10 sec)

500 mW +3V to +15V 300°C

electrical characteristics

Max/min limits apply across temperature range unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
смоѕ то смоѕ					
Logical "1" Input Voltage V _{IN(1)}	V _{CC} = 5 0V V _{CC} = 10 0V	35 8			V V
Logical "0" Input Voltage V _{IN(0)}	V _{CC} = 5 0V V _{CC} = 10 0V			1 5 2	v v
Logical "1" Output Voltage V _{OUT(1)}	V _{CC} = 5 0V V _{CC} = 10 0V	4 5 9		:	v v
Logical "0" Output Voltage V _{OUT(0)}	V _{CC} = 5 0V V _{CC} = 10 0V			5	v v
Logical "1 ' Input Current I _{IN(1)}	V _{CC} = 15 0V			1	μА
Logical "0" Input Current I _{IN(0)}	V _{CC} = 15 0V	-1			μΑ
Supply Current I _{CC}	V _{CC} = 15 0V	1	050	50	μΑ
Input Capacitance	Any Input		5		pF
Propagation Delay Time to a Logical ''0'' t_{pd0} or Logical ''1'' t_{pd1} From Clock to Q or $\overline{\rm Q}$	$V_{CC} = 5 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		200 80	400 160	ns ns
Time Prior to Clock Pulse That Data Must be Preset t_{SETUP}	V _{CC} = 5 0V, C _L = 50 pF, T _A = 25°C V _{CC} = 10 0V, C _L = 50 pF, T _A = 25°C		15 10		ns ns
Time After Clock Pulse That Data Must be Held	V _{CC} = 5 0V, C _L = 50 pF, T _A = 25°C V _{CC} = 10 0V, C _L = 50 pF, T _A = 25°C				ns ns
Minimum Clock Pulse Width (t _{WL} = t _{WH})	V _{CC} = 5 0V, C _L = 50 pF, T _A = 25°C V _{CC} = 10 0V, C _L = 50 pF, T _A = 25°C		100 50		ns ns
Minimum Mode Control Pulse Width	V _{CC} = 5 0V, C _L = 50 pF, T _A = 25°C V _{CC} = 10 0V, C _L = 50 pF, T _A = 25°C		100 40		ns ns
Maximum Clock Rise and Fall Time	$V_{CC} = 5 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$	10 5			μs μs
Maximum Input Clock Frequency	$V_{CC} = 5 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		5 10	3 7	MHz MHz
LOW POWER TTL/CMOS INTERFACE					
Logical "1" Input Voltage V _{IN(1)}	54C, V _{CC} = 4 5V 74C, V _{CC} = 4 75V	V _{CC} -1 5		}	v
Logical "0" Input Voltage V _{IN(0)}	54C, V _{CC} = 4 5V 74C, V _{CC} = 4 75V			8	v
Logical "1" Output Voltage V _{OUT(1)}	54C, V _{CC} = 4 5V, I _D = -100 μA 74C, V _{CC} = 4 75V, I _D = -100 μA	2 4			v
Logical "0" Output Voltage V _{OUT(0)}	54C, V _{CC} = 4 5V, I _D = 360 μA 74C, V _{CC} = 4 75V, I _D = 360 μA			4	v
Propagation Delay Time to a Logical "0" t_{pd0} or Logical "1" t_{od1} From Clock to Q or \overline{Q}	V _{CC} = 5 0V, C _L = 50 pF, T _A = 25°C		175		ns

Note 1: These devices should not be connected under "Power On" conditions



MM54C151/MM74C151 8 channel digital multiplexer general description

The MM54C151/MM74C151 multiplexer is a monolithic complementary MOS (CMOS) integrated circuit constructed with N and P-channel enhancement transistors.

This data selector/multiplexer contains on-chip binary decoding. Two outputs provide true (output Y) and complement (output W) data. A logical "1" on the stroke input forces W to a logical "0" and Y to a logical "1".

All inputs are protected against electrostatic

features

Supply voltage range

3V to 15V

- Tenth power TTL compatible
- High noise immunity

drive 2 LPTTL loads


 $0.45~V_{CC}~typ$


■ Low power 50 nW typ

applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering
- Computers

logic and connection diagrams





Voltage at Any Pin (Note 1)
Operating Temperature MM54C151
MM74C151

Package Dissipation
Operating V_{CC} Range
Lead Temperature (Soldering, 10 sec)

Storage Temperature

-0.3V to V_{CC} +0.3V -55°C to +125°C 0°C to +70°C -65°C to +150°C 500 mW 3V to 15V 300°C

electrical characteristics


Min/Max limits apply across temperature range across otherwise specified

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
CMOS TO CMOS						
Logical "1" Input Voltage	V _{IN(1)}	V _{CC} = 5 0V V _{CC} = 10.0V	3.5 8			V V
Logical "0" Input Voltage	V _{IN(0)}	V _{CC} = 5.0V V _{CC} = 10 0V			1 5 2	V V
Logical "1" Output Voltage	V _{OUT(1)}	$V_{CC} = 5.0V, I_{O} = -10 \mu A$ $V_{CC} = 10 0V, I_{O} = -10 \mu A$	4 5 9			V V
Logical "0" Output Voltage	V _{OUT(0)}	$V_{CC} = 5.0V$, $I_{O} = +10 \mu A$ $V_{CC} = 10.0V$, $I_{O} = +10 \mu A$			0 5 1	V V
Logical "1" Input Current	I _{IN(1)}	V _{CC} = 15 0V, V _{IN} = 15V			1	μΑ
Logical "0" Input Current	I _{IN(0)}	V _{CC} = 15 0V, V _{IN} = 0V	-1			μΑ
Supply Current	Icc	V _{CC} = 15.0V		0 05	30	μΑ
Input Capacitance		Any Input		5	1	pF
Propagation Delay Time to a Logical "0" or Logical "1" fro Data to Y	om	V_{CC} = 5 0V, C_L = 50 pF, T_A = 25°C V_{CC} = 10 0V, C_L = 50 pF, T_A = 25°C		170 80	270 130	ns ns
Propagation Delay Time to a Logical "0" or Logical "1" fro Data to W	om	$V_{CC} = 5.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		200 90	300 140	ns ns
Propagation Delay Time to a Logical "0" or Logical "1" fr Strobe or Data Select to Y	om	$V_{CC} = 5.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10 \text{ 0V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		240 110	360 170	ns ns
CMOS TO TENTH POWER INTERFACE						
Logical "1" Input Voltage	V _{IN(1)}	54C, V _{CC} = 4 5V 74C, V _{CC} = 4.75V	V _{CC} - 1.5			v
Logical "0" Input Voltage	V _{IN(0)}	54C, V _{CC} = 4 5V 74C, V _{CC} = 4.75V			0.8	V
Logical "1" Output Voltage	V _{OUT(1)}	54C, V _{CC} = 4.5V, I _O = -100 μA 74C, V _{CC} = 4.75V, I _O = -100 μA	2 4			V
Logical "0" Output Voltage	V _{OUT(0)}	54C, V _{CC} = 4 5V, I _O = 360 μA 74C, V _{CC} = 4.75V, I _O = 360 μA			04	V
Propagation Delay Time to a Logical "0" t _{pd0} or a Logical t _{pd1} from Data Input, to Y	"1"	$V_{CC} = 5.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}C$		200	320	ns


Note 1: This device should not be connected under power on conditions.

switching time waveforms


CMOS to CMOS (tpd1 & tpd0)



TTL to CMOS (tpd1 & tpd0)



ac test circuit



truth table

					INP	UTS						оит	OUTPUTS	
С	В	Α	STROBE	D ₀	D ₁	D ₂	D3	D4	D ₅	D ₆	D7	Υ	W	
Х	х	Х	1	Х	Х	Х	Х	Х	х	Х	Х	0	1	
0	0	0	0	0	×	×	×	×	×	х	×	0	1	
0	0	0	0	1	×	Х	х	×	х	×	Х	1	0	
0	0	1	, 0	х	0	×	х	х	х	Х	х	0	1	
0	0	1	0	Х	1	×	х	х	х	Х	×	1	0	
0	1	0	0	×	×	0	×	×	×	Х	х	0	1	
0	1	0	0	х	х	1	Х	×	×	х	×	1	0	
0	1	1	0	х	×	×	0	×	×	Х	×	0	1	
0	1	1	0	x	×	×	1	×	×	х	×	1	0	
1	0	0	0	х	х	×	×	0	×	х	×	0	1	
1	0	0	0	×	×	x	х	1	×	×	×	1	0	
1	0	1	0	х	×	х	Х	х	0	×	×	0	1	
1	0	1	0	×	×	×	х	×	1	×	×	1	0	
1	1	0	0	х	×	×	×	×	х	0	×	0	1	
1	1	0	0	×	×	х	Х	×	х	1	х	1	0	
1	1	1	0	×	×	х	х	×	×	×	0	0	1	
1	1	1	0	×	×	Х	Х	×	х	×	1	1	0	



MM54C154/MM74C154 4-line to 16-line decoder/demultiplexer

general description

The MM54C154/MM74C154 one of sixteen decoder is a monolithic complementary MOS (CMOS) integrated circuit constructed with N and P-channel enhancement transistors. The device is provided with two strobe inputs, both of which must be in the logical "O" state for normal operation. If either strobe input is in the logical "1" state, all 16 outputs will go to the logical "1" state.

To use the product as a demultiplexer, one of the strobe inputs serves as a data input terminal. while the other strobe input must be maintained in the logical "0" state. The information will then be transmitted to the selected output as determined by the 4-line input address.

features

■ Supply voltage range

3V to 15V

■ Tenth power TTL compatible

 High noise margin ■ High noise immunity

Low power

drive 2 LPTTL loads'


1V guaranteed


0 45 V_{CC} typ $100\mu W$ typ

applications


- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering
- Computers

logic and connection diagrams





Dual-In-Line Package



Voltage at Any Pin (Note 1)
Operating Temperature Range
MM54C154
MM74C154
Storage Temperature Range

Package Dissipation
Operating Range, V_{CC}

Lead Temperature (Soldering, 10 sec)

-0.3V to V_{CC} +0.3V

-55°C to +125°C 0°C to +70°C -65°C to +150°C

500 mW +3V to +15V

300°C

electrical characteristics


(Min/max limits apply across temperature range unless otherwise specified.)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
CMOS TO CMOS					
Logical "1" Input Voltage (V _{IN(1)})	V _{CC} = 5V V _{CC} = 10V	3 5 8			V V
Logical "0" Input Voltage (V _{IN(0)})	V _{CC} = 5V V _{CC} = 10 V			1 5 2	V V
Logical "1" Output Voltage (V _{OUT(1)})	V_{CC} = 5V, I_{O} = -10 μ A V_{CC} = 10V, I_{O} = -10 μ A	4 5 9			V V
Logical "0" Output Voltage ($V_{OUT(0)}$)	$V_{CC} = 5V, I_{O} = +10\mu A$ $V_{CC} = 10V, I_{O} = +10\mu A$			0 5 1	V V
Logical "1" Input Current (I _{IN(1)})	V _{CC} = 15V, V _{IN} = 15V			1	μΑ
Logical "0" Input Current (I _{IN(0)})	V _{CC} = 15V, V _{IN} = 0V	-1			μΑ
Supply Current (I _{CC})	V _{CC} = 15V				μΑ
Input Capacitance	Any Input		5		pF
Propagation Delay to a Logical "0" From Any Input to Any Output (t _{pd0})	V _{CC} - 5V, C _L = 50 pF, T _A = 25°C		275	400	ns
Propagation Delay to a Logical "0" From G1 or G2 to Any Output (t _{pd0})	V _{CC} - 5V, C _L = 50 pF, T _A = 25°C		275	400	ns
Propagation Delay to a Logical "1" From Any Input to Any Output (t _{pd1})	$V_{CC} = 5V, C_L = 50 \text{ pF}, T_A = 25^{\circ}C$		265	400	ns
Propagation Delay to a Logical "1" From G1 or G2 to Any Output (t _{pd1})	V _{CC} = 5V, C _L = 50 pF, T _A = 25°C		265	400	ns
LOW POWER TTL/CMOS INTERFACE					
Logical "1" Input Voltage (V _{IN(1)})	54C V _{CC} = 4 5 74C V _{CC} = 4 75	V _{CC} - 15			V
Logical "0" Input Voltage (V _{IN(0)})	54C V _{CC} = 4 5 74C V _{CC} = 4 75			08	٧
Logical "1" Output Voltage (V _{OUT(1)})	54C $V_{CC} = 4.5V, I_{O} = -100\mu A$ 74C $V_{CC} = 4.75V, I_{O} = -100\mu A$	2 4			٧
Logical "0" Output Voltage (VOUT(0))	54C V _{CC} = 4 5V, I _O = 360μA 74C V _{CC} = 4 75V, I _O = 360μA			0 4	V

Note 1: This device should not be connected to circuits with the power on because high transient voltages may cause permanent damage.




switching time waveforms





 $t_r = t_f = 20 \text{ ns}$

Guaranteed Noise Margin as a Function of V_{CC}



truth table

		INP	UTS										оит	PUTS	;						
G1	G2	D	С	В	Α	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Η
L	L	L	L	L	Н	н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	L	Н	L	н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	Н	L	н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	Н	Н	н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	н
L	L	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	н
L	L	Н	L	L	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	н
L	L	Н	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	H.	Н	L	Н	Н	Н	Н	н
L	L	Н	L	Н	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
L	L	Н	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	н	Н	Н	Н	L	Н	Н	Н
L	L	Н	Н	L	H	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	н
L	L	Н	Н	Н	L	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	Н	Х	Х	Х	Χ	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
Н	L	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	H	н
Н	Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н

X = "Don't Care" Condition



MM54C157/MM74C157 quad 2-input multiplexer

general description

These multiplexers are monolithic complementary MOS (CMOS) integrated circuits constructed with N and P channel enhancement transistors. They consist of four 2-input multiplexers with a common select and enable inputs. When the enable input is at logical "0" the four outputs assume the values as selected from the inputs. When the enable input is at logical "1" the outputs assume logical "0." Select decoding is done internally resulting in a single select input only.

features

Supply voltage range

3V to 15V

■ High noise immunity

0.45 V_{CC} typ

■ Low power

50 nW (typ)


■ Tenth power TTL compatible


drive 2 LPTTL

applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering
- Computers


schematic and connection diagrams






truth table

ENABLE	SELECT	Α	В	OUTPUT Y
1	×	Х	Х	0
0	0	0	х	0
0	0	1	х	1
0	1	×	0	0
0	1	х	1	1





Voltage at Any Pin (Note 1) Operating Temperature MM54C157

MM74C157

Storage Temperature Package Dissipation Lead Temperature (Soldering, 10 sec) Operating V_{CC} Range

-0.3V to V_{CC} to 0.3V $-55^{\circ}C$ to $125^{\circ}C$ 0° C to 70° C -65° C to 150° C 500 nW 300°C +3V to 15V

electrical characteristics Min/Max limits apply across temperature range unless otherwise specified

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
смоѕ то смоѕ						
Logical "1" Input Voltage V _{IN(1)}	V _{CC} = 5 0V V _{CC} = 10 0V		3 5 8			V V
Logical "0" Input Voltage V _{IN(0)}	$V_{CC} = 5.0V$ $V_{CC} = 10.0V$				1.5 2.0	V V
Logical "1" Output Voltage V _{OUT(1)}	V _{CC} = 5 0V V _{CC} = 10 0V		4 5 9 0			V V
Logical ''0'' Output Voltage V _{OUT(0)}	V _{CC} = 5 0V V _{CC} = 10 0V				0.5 1 0	V V
Logical "1" Input Current I _{IN(1)}	V _{CC} = 15 0V				1.0	μΑ
Logical "0" Input Current I _{IN(0)}	V _{CC} = 15 0V		-10			μΑ
Supply Current I _{CC}	V _{CC} = 15 0V	:		0.050	10	μΑ
Input Capacitance	Any Input			5		pF
Propagation Delay from Data to Output (t _{pd0} or t _{pd1})		$C_L = 50 \text{ pF}, T_A = 25^{\circ} \text{C}$ $C_L = 50 \text{ pF}, T_A = 25^{\circ} \text{C}$		150 70	250 110	ns ns
Propagation Delay from Select to Output (t _{pd0} or t _{pd1})	V _{CC} = 5 0V V _{CC} = 10 0V	$C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		180 80	300 130	ns ns
Propagation Delay from Enable to Output (t _{pd0})		$C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		180 80	300 130	ns ns
CMOS TO TENTH POWER INTERFACE						
Logical "1" Input Voltage V _{IN(1)}	54C 74C	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	V _{CC} - 15			V
Logical "0" Input Voltage V _{IN(0)}	54C 74C	V _{CC} = 4 5V V _{CC} = 4 75V			08	V
Logical "1" Output Voltage V _{OUT(1)}	54C 74C	$V_{CC} = 4 5V, I_{O} = -100 \mu A$ $V_{CC} = 4 75V, I_{O} = -100 \mu A$	2.4			V
Logical "0" Output Voltage V _{OUT(0)}	54C 74C	V_{CC} = 4.5V, I_{O} = 360 μ A V_{CC} = 4.75V, I_{O} = 360 μ A			0 4	V
Propagation Delay from Select to Output (t _{pd0} or t _{pd1})	V _{CC} = 5 0V	$C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		250		ns

Note 1: This device should not be connected to circuits with the power on because high transient voltage may cause permanent damage.



MM54C160/MM74C160 decade counter with asynchronous clear MM54C161/MM74C161 binary counter with asynchronous clear MM54C162/MM74C162 decade counter with synchronous clear MM54C163/MM74C163 binary counter with synchronous clear

general description

These (synchronous presettable up) counters are monolithic complementary MOS (CMOS) integrated circuits constructed with N and P channel enhancement mode transistors. They feature an internal carry lookahead for fast counting schemes and for cascading packages without additional gating.

A low level at the load input disables counting and causes the outputs to agree with the data input after the next positive clock edge. The clear function for the C162 and C163 is synchronous and a low level at the clear input sets all four outputs low after the next positive clock edge. The clear function for the C160 and C161 is asynchronous and a low level at the clear input sets all four outputs low regardless of the state of the clock.

Counting is enabled when both count enable inputs are high. Input T is fed forward to also enable the carry out. The carry output is a positive pulse with a duration approximately equal to the positive portion of \mathbf{Q}_A and can be used to enable successive cascaded stages. Logic transitions at the enable P or T inputs can occur when the clock is high or low.


features


- High noise margin
 High noise immunity
 1V guaranteed
 0 45 V_{CC} typ
- Tenth power TTL drives 2 LPTTL loads compatible
 Wide supply voltage range
 3V to 15V
- Wide supply voltage range
 Internal look-ahead for fast counting scemes
- Carry output for N-bit cascading
- Load control line
- Synchronously programmable

connection diagram

(For Logic Diagrams See Page 3)

logic waveforms





8

Voltage at Any Pin (Note 1) Operating Temperature MM54C160/1/2/3 MM74C160/1/2/3


Storage Temperature Package Dissipation Operating V_{CC} Range Lead Temperature (Soldering, 10 sec)

-0 3V to V_{CC} +0.3V -55°C to +125°C 0°C to +70°C -65°C to +150°C 500 mW +3V to +15V 300°C


electrical characteristics Min/Max limits apply across temperature range unless otherwise specified

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
CMOS to CMOS					
Logical "1" Input Voltage V _{IN(1)}	$V_{CC} = 5V$ $V_{CC} = 10V$	3 5 8			v v
Logical "0" Input Voltage V _{IN(0)}	V _{CC} = 5V V _{CC} = 10V			1 5 2	v v
Logical "1" Output Voltage V _{OUT(1)}	$V_{CC} = 5V$ $I_{O} = -10 \mu A$ $V_{CC} = 10V$ $I_{O} = -10 \mu A$	4 5 9			v v
Logical "0" Output Voltage V _{OUT(0)}	$V_{CC} = 5V$ $I_{O} = +10 \mu A$ $V_{CC} = 10V$ $I_{O} = +10 \mu A$			0 5 1.0	v v
Logical "1" Input Current I _{IN(1)}	V _{CC} = 15V V _{IN} = 15V	[1	μΑ
Logical "0" Input Current I _{IN(0)}	V _{CC} = 15V V _{IN} = 0V	-1			μΑ
Supply Current I _{CC}	V _{CC} = 15V		0 05	50	μΑ
Input Capacitance	Any Input		5		pF
Propagation delay time from clock to Q t_{pd0} or t_{pd1}	$V_{CC} = 5V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ $V_{CC} = 10V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$		250 90		ns ns
Propagation delay time from clock to carry out t _{pd0} or t _{pd1}	$V_{CC} = 5V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ $V_{CC} = 10V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$		290 120		ns ns
Propagation delay time from T enable to carry out t _{pd0} or t _{pd1}	$V_{CC} = 5V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ $V_{CC} = 10V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$		160 70		ns ns
Propagation time from clear to Q (C162 and C163 only) t _{pd0}	$V_{CC} = 5V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ $V_{CC} = 10V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$		190 80		ns ns
Time prior to clock that data or load must be present t _{SETUP}	$V_{CC} = 5V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ $V_{CC} = 10V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$		90 30		ns ns
Time prior to clock that enable P or T must be present t _{SETUP}	$V_{CC} = 5V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ $V_{CC} = 10V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$		170 70		ns ns
Time prior to clock that clear must be present (162, 163 only)	$V_{CC} = 5V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ $V_{CC} = 10V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$		120 50		ns ns
^t setup		<u> </u>			
Minimum clock pulses width t_{WL} or t_{WH}	$V_{CC} = 5V; C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10V, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		90 35		ns ns
Maximum clock rise or fall time	$V_{CC} = 5V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ $V_{CC} = 10V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$			15 5	μs μs
Maximum clock frequency	$V_{CC} = 5V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ $V_{CC} = 10V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$		5 12		MHz MHz
CMOS/LPTTL INTERFACE					
Logical "1" Input Voltage	54C V _{CC} = 4.5V 74C V _{CC} = 4.75V	V _{CC} - 15			
Logical "0" Input Voltage	54C V _{CC} = 4.5V 74C V _{CC} = 4.75V			0.8	
Logical "1" Output Voltage	54C $V_{CC} = 4.5V I_{O} = -100 \mu A$ 74C $V_{CC} = 4.75V$	2.4			
Logical "0" Output Voltage	54C $V_{CC} = 4.5V I_O = 380 \mu A$ 74C $V_{CC} = 4.75V$			0.4	

Note 1: This device should not be connected during power on conditions




switching time waveforms



NOTE 1: ALL INPUT PULSES ARE FROM GENERATORS HAVING THE FOLLOWING CHARACTERISTICS: $t_{r}=t_{r}=20$ ns PRR ≤1 MHz DUTY CYCLE $\leq50\%,~Z_{OUT}\approx50\Omega.$

NOTE 2. ALL TIMES ARE MEASURED FROM 50% TO 50%.

cascading packages





CMOS

MM54C164/MM74C164 8-bit parallel-out serial shift registers

general description

The MM54C164/MM74C164 shift registers are are a monolithic complementary MOS (CMOS) integrated circuit constructed with N and P-channel enhancement transistors. These 8-bit shift registers have gated serial inputs and clear. Each register bit is a D-type master/slave flip flop. A high-level input enables the other input which will then determine the state of the first flip flop.

Data is serially shifted in and out of the 8-bit register during the positive going transition of clock pulse. Clear is independent of the clock and accomplished by a low level at the clear input. All inputs are protected against electrostatic effects.

features

Supply voltage range

3V to 15V

■ Tenth power TTL compatible drive 2 LPTTL

loads

■ High noise immunity

0.45 V_{CC} typ

Low power

50 mW typ


■ Medium speed operation

10 MHz typ with 10V supply

applications


- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote meterly
- Computers

block diagram



connection diagram

Dual-In-Line Packag



truth table

Serial Inputs A and B

	UTS n	OUTPUT t _{n+1}
Α	В	QA
1	1	1
0	1	0
1	0	0
0	0	0

Voltage at Any Pin (Note 1)
Operating Temperature MM54C164
MM74C164

Storage Temperature
Package Dissipation
Operating V_{CC} Range
Lead Temperature (Soldering, 10 sec)

-0.3V to V_{CC} +0.3V -55°C to +125°C 0°C to +70°C -65°C to +150°C 500 mW 3V to 15V 300°C


electrical characteristics

Min/max limits apply across temperature range unless otherwise specified.


PARAMETER	CONDITIONS	MIN	· TYP	MAX	UNITS
CMOS TO CMOS					
Logical "1" Input Voltage V _{IN(1)}	V _{CC} = 5 0V V _{CC} = 10.0V	3 5 8			V V
Logical "0" Input Voltage V _{IN(0)}	V _{CC} = 50V V _{CC} = 10.0V			1 5 2	v v
Logical "1" Output Voltage V _{OUT(1)}	$V_{CC} = 50V I_{O} = -10 \mu A$ $V_{CC} = 100V I_{O} = -10 \mu A$	4 5 9 0			V V
Logical "0" Output Voltage V _{OUT(0)}	$V_{CC} = 50V I_{O} = -10 \mu A$ $V_{CC} = 10.0V I_{O} = -10 \mu A$			5 1	V ′
Logical "1" Input Current I _{IN(1)}	V _{CC} = 15 0V V _{IN} = 15V			1	μΑ .
Logical "0" Input Current I _{IN(0)}	V _{CC} = 15 0V V _{IN} = 0V	-1			μΑ
Supply Current I _{CC}	V _{CC} = 15 0V		05	50	μΑ
Input Capacitance	Any Input		5		pF
Propagation Delay Time to a Logical "0" or Logical "1" From Clock to Q	V _{CC} = 5 0V, C _L = 50 pF, T _A = 25°C V _{CC} = 10 0V, C _L = 50 pF, T _A = 25°C		230 90	310 120	ns ns
Propagation Delay Time to a Logical "1" From Clear to Ω	$V_{CC} = 5 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10.0\text{V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		280 110	380 150	ns ns
Time Prior to Clock Pulse That Data Must be Present t _{SETUP}	$V_{CC} = 5 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		110 30		ns ns
Time After Clock Pulse That Data Must be Held	V _{CC} = 5.0V, C _L = 50 pF, T _A = 25°C V _{CC} = 10 0V, C _L = 50 pF, T _A = 25°C		0 0		ns ns
Mınımum Clock Pulse Width (t _{WL} = t _{WH})	$V_{CC} = 5 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		120 50		ns ns
Mınımum Clear Pulse Width	V _{CC} = 5 0V, C _L = 50 pF, T _A = 25°C V _{CC} = 10 0V, C _L = 50 pF, T _A = 25°C		150 55		ns ns
Maximum Clock Rise and Fall Time	$V_{CC} = 5 \text{ OV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10 \text{ OV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		1 130		ms μs
CMOS TO TENTH POWER INTERFACE					
Logical "1" Input Voltage V _{IN(1)}	54C V _{CC} = 4 5V 74C V _{CC} = 4 75V	V _{CC} -1 5	,		٧,
Logical "0" Input Voltage V _{IN(0)}	54C V _{CC} = 4 5V 74C V _{CC} = 4 75V			8	v
Logical "1" Output Voltage V _{OUT(1)}	54C $V_{CC} = 4 5V, I_{O} = -100 \mu A$ 74C $V_{CC} = 4 75V, I_{O} = -100 \mu A$	2 4			v
Logical "0" Output Voltage V _{OUT(0)}	54C $V_{CC} = 4 \text{ 5V}, I_{O} = 360 \mu\text{A}$ 74C $V_{CC} = 4 \text{ 75V}, I_{O} = 360 \mu\text{A}$			4	v
Propagation Delay Time to a Logical "0" or Logical "1" From Clock To Q			320		ns


Note 1: These devices should not be connected under power on conditions.






switching time waveforms









typical applications

74C Compatibility



Guaranteed Noise Margin as a Function of $V_{\mbox{CC}}$





CMOS

MM54C173/MM74C173 TRI-STATE® quad D flip flop

general description

The MM54C173/MM74C173 TRI-STATE quad D flip flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N and P-channel enhancement transistors. The four D type flip flops operate synchronously from a common clock. The TRI-STATE output allows the device to be used in bus organized systems. The outputs are placed in the TRI-STATE mode when either of the two output disable pins are in the logic "1" level. The input disable allows the flip flop to remain in their present states without disrupting the clock. If either of the two input disables are taken to a logic "1" level, the Q outputs are fed back to the inputs and in this manner the flip flops do not change state

Clearing is enabled by taking the input to a logic "1" level. Clocking occurs on the positive going transition.

features

Supply voltage range

3V to 15V

Tenth power TTL compatible

Drive 2 LPTTL loads

High noise immunity


0 45 V_{CC} typ


- Low power
- Medium speed operation
- High impedance TRI-STATE
- Input disabled without gating the clock

applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering
- Computers

logic and connection diagrams





8

Voltage at Any Pin (Note 1)
Operating Temperature MM54C173
MM74C173

Storage Temperature
Package Dissipation
Operating V_{CC} Range
Lead Temperature (Soldering, 10 sec)

-0.3 to V_{CC} +0.3V -55°C to +125°C 0°C to +70°C -65°C to +150°C 500 mW +3V to +15V 300°C

electrical characteristics

Min/max limits apply across temperature range unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
CMOS TO CMOS					
Logical "1" Input Voltage V _{IN(1)}	V _{CC} = 5.0V V _{CC} = 10.0V	3.5 8			V V
Logical "0" Input Voltage V _{IN(0)}	V _{CC} = 5.0V V _{CC} = 10.0V			1.5 2	v
Logical "1" Output Voltage V _{OUT(1)}	V _{CC} = 5.0V V _{CC} = 10.0V	4.5 9			>
Logical "0" Output Voltage V _{OUT(0)}	V _{CC} = 5.0V V _{CC} = 10.0V			.5 1	V V
Logical "1" Input Current I _{IN(1)}	V _{CC} = 15.0V			1	μΑ
Logical "0" Input Current I _{IN(0)}		-1			μÅ
Output Current in High Impedance State	$V_{CC} = 15V, V_{O} = 15V$		001 .001		μA μA
Supply Current I _{CC}	V _{CC} = 15V		001	10	μΑ
Input Capacitance	Any Input		5		pF
Propagation Delay Time to a Logical "0" (t_{pd0}) or Logical "1" (t_{pd1}) From Clock to Output	$V_{CC} = 5.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ $V_{CC} = 10.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}C$		220 80	400 200	ris ns
Input Data Setup Time, t _{S DATA}	$V_{CC} = 5.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		40 15	80 30	ns ns
Input Data Hold Time, t _{H DATA}	$V_{CC} = 5.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		0 0		ns ns
Input Disable Setup Time, t _{S DISS}	$V_{CC} = 5.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		100 35	200 70	ns ns
Input Disable Hold Time, t _{H DISS}	V _{CC} = 5.0V, C _L = 50 pF, T _A = 25°C V _{CC} = 10.0V, C _L = 50 pF, T _A = 25°C		0 0		ns ns
Delay From Output Disable to High Impedance State (From Logical "1" or Logical "0" Level), t _{IH} , t _{OH}	V _{CC} = 5.0V, C _L = 50 pF, T _A = 25°C V _{CC} = 10.0V, C _L = 50 pF, T _A = 25°C		170 70	340 140	ns ns
Delay From Output Disable to Logical "1" Level, t _{H1} (From High Impedance State)	$V_{CC} = 5 \text{ OV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10.0\text{V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		170 70	340 140	ns ns
Delay From Output Disable to Logical "0" Level, t _{HO} (From High Impedance State)	$V_{CC} = 5.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		170 70	340 140	ns ns
Propagation Delay From Clear to Output t _{pdR}	$V_{CC} = 5.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ $V_{CC} = 10.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}C$		240 90	490 180	ns
Maximum Clock Frequency	$V_{CC} = 5.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		5 10	3 5 7	MHz
Mınımum Clear Pulse Wıdth	$V_{CC} = 5 \text{ oV}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $V_{CC} = 10.0\text{V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		150 70		ns
Maximum Clock Rise and Fall Time	V _{CC} = 5 0V, C _L = 50 pF V _{CC} = 10.0V, C _L = 50 pF	10 5			μs μs

Note 1: These devices should not be connected under "Power On" conditions.

electrical characteristics (con't)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
LOW POWER TTL/CMOS INTERFACE					
Logical "1" Input Voltage V _{IN(1)}	54C, $V_{CC} = 4.5V$ 74C, $\dot{V}_{CC} = 4.75V$	V _{cc} =1.5	,	,	· V ′
Logical "0" Input Voltage V _{IN(0)}	54C, V _{CC} = 4 5V 74C, V _{CC} = 4 75V	· ·		.8	V
Logical "1" Output Voltage V _{OUT(1)}	$54C$, $V_{CC} = 45V$, $I_{O} = -100\mu A$ $74C$, $V_{CC} = 475V$, $I_{O} = -100\mu A$	• 24	٠,		V .
Logical "0" Output Voltage V _{OUT(0)}	54C, V _{CC} = 4 5V, I _O = 360μA 74C, V _{CC} = 4 75V, I _O = 360μA			4	V
Propagation Delay Time to a Logical "0", t _{pd0} or Logical "1" t _{pd1} From Clock	$V_{CC} = 5.0V, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		500		ns

truth table

Truth Table (Both Output Disables Low)

t _n							
DATA INPUT DISABLE	DATA INPUT	ОИТРИТ					
Logic "1" on One or Both Inputs	X	Q _n					
Logic "0" on Both Inputs	1	1					
Logic "0" on Both Inputs	o'	0					

switching time waveforms





CMOS

MM54C192/MM74C192 synchronous 4-bit up/down decade counter MM54C193/MM74C193 synchronous 4-bit up/down binary counter

general description

These up/down counters are monolithic complementary MOS (CMOS) integrated circuits. The MM54C192 and MM74C192 are BCD counters. While the MM54C193 and MM74C193 are binary counters.

Counting up and counting down is performed by two count inputs, one being held high while the other is clocked. The outputs change on the positive going transition of this clock.

These counters feature preset inputs that are set when load is a logical "0" and a clear which forces all outputs to "0" when it is at logical "1." The

counters also have carry and borrow outputs so that they can be cascaded using no external circuitry.

features

■ High noise margin

1V guaranteed

Tenth power

drive 2 LPTTL loads

TTL compatible

Wide supply range

3V to 15V

■ Carry and borrow outputs for N-bit cascading


Asynchronous clear

■ High noise immunity


0.45 V_{CC} typ


connection diagram

Dual-In-Line Package



cascading packages





Voltage at Any Pin (Note 1)
Operating Temperature Range
MM54C192, MM54C193
MM74C192, MM74C193

MM/4C192, MM/4C Storage Temperature Range Package Dissipation

Operating V_{CC} Range Lead Temperature (Soldering, 10 sec) -0.3V to $V_{CC} + 0.3V$

-55°C to +125°C -70°C to +70°C

-65°C to +150°C

500 mW


+3V to +15V 300°C

electrical characteristics (Min/max limits apply across temperature range unless otherwise specified)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
CMOS TO MOS					
Logical "1" Input Voltage (V _{IN(1)})	$V_{CC} = 5V$ $V_{CC} = 10V$	3 5 8			V V
Logical "0" Input Voltage (V _{IN (0)})	$V_{CC} = 5V$ $V_{CC} = 10V$			1 5 2	v v
Logical "1" Output Voltage (V _{OUT(1)})	$V_{CC} = 5V$, $I_{O} = -10\mu A$ $V_{CC} = 10V$, $I_{O} = -10\mu A$	4 5 9			V V
Logical "0" Output Voltage $(V_{OUT(0)})$	$V_{CC} = 5V$, $I_{O} = +10\mu A$ $V_{CC} = 10V$, $I_{O} = +10\mu A$			0 5 1	V V
Logical "1" Input Current $(I_{IN(1)})$	$V_{CC} = 15V, V_{IN} = 15V$			10	μΑ
Logical "0" Input Current (I _{IN (0)})	V_{CC} = 15V, V_{IN} = 0V	-10			μΑ
Supply Current (I _{CC})	V _{CC} = 15V			50	μΑ
Input Capacitance	Any Input		5		pF
Propagation Delay Time to Q From Count Up or Down (t _{pd0} or t _{pd1})	$V_{CC} = 5V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ $V_{CC} = 10V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$		250 100	400 160	ns ns
Propagation Delay Time to Borrow From Count Down $\{t_{pd0} \text{ or } t_{pd1}\}$	V_{CC} = 5V, C_L = 50 pF, T_A = 25°C V_{CC} = 10V, C_L = 50 pF, T_A = 25°C		120 50	200 80	ns ns
Propagation Delay Time to Carry From Count Up (t _{pd0} or t _{pd1})	V_{CC} = 5V, C_L = 50 pF, T_A = 25°C V_{CC} = 10V, C_L = 50 pF, T_A = 25°C		120 50	200 80	ns ns
Time Prior to Load That Data Must be Present (t _{SETUP})	V_{CC} = 5V, C_L = 50 pF, T_A = 25°C V_{CC} = 10V, C_L = 50 pF, T_A = 25°C		100 30	1 60 50	ns ns
Minimum Clear Pulse Width	V_{CC} = 5V, C_L = 50 pF, T_A = 25°C V_{CC} = 10V, C_L = 50 pF T_A = 25°C		300 120	480 190	ns ns
Minimum Load Pulse Width	$V_{CC} = 5V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ $V_{CC} = 10V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$		100 40	160 65	ns ns
Propagation Delay Time to Q From Load (t _{pd0} or t _{pd1})	V_{CC} = 5V, C_L = 50 pF, T_A = 25°C V_{CC} = 10V, C_L = 50 pF, T_A = 25°C		300 120	480 190	ns ns
Minimum Count Pulse Width	V_{CC} = 5V, C_L = 50 pF, T_A = 25°C V_{CC} = 10V, C_L = 50 pF, T_A = 25°C		120 35	200 80	ns ns
Maximum Count Frequency	$V_{CC} = 5V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ $V_{CC} = 10V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$	2 5 6	4 10		MHz MHz
Count Rise and Fall Time	$V_{CC} = 5V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ $V_{CC} = 10V$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$			15 5	μs μs
CMOS TO TENTH POWER INTERFAC	DE				
Logical "1" Input Voltage (V _{IN(1)})	54C V _{CC} = 4 5V 74C V _{CC} = 4 75V	V _{cc} -1 5 V _{cc} -1 5			V V
Logical "O" Input Voltage (V _{IN (O)})	54C V _{CC} = 4 5V 74C V _{CC} = 4 75V			08 08	v v
Logical "1" Output Voltage (V _{OUT(1)})	54C $V_{CC} = 45V$, $I_{O} = -100\mu A$ 74C $V_{CC} = 475V$, $I_{O} = -100\mu A$	2 4 2 4			V V
Logical "0" Output Voltage (V _{OUT(0)})	54C $V_{CC} = 45V$, $I_{O} = 360\mu A$ 74C $V_{CC} = 475V$, $I_{O} = 360\mu A$			0 4 0 4	V V

Note 1: This device should not be connected to circuits with the power on because high transient voltage may cause permanent damage.

schematic diagrams



MM54C192 Synchronous 4-Bit Up/Down Decade Counter



MM54C193 Synchronous 4-Bit Up/Down Binary Counter



CMOS

MM54C195/MM74C195 4-bit register

general description

The MM54C195/MM74C195 CMOS 4-bit registers feature parallel inputs, parallel outputs, $J\overline{K}$ serial inputs, shift/load control input, and a direct overriding clear. The following two modes of operation are possible:

Parallel Load Shift in direction Q_A towards Q_D

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flops and appears at the outputs after the positive transition of the clock input. During parallel loading, serial data flow is inhibited.

Serial shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the $J\overline{K}$ inputs. These inputs allow the first stage to perform as a $J\overline{K}$, D or T-type flip flop as shown in the truth table.

features


- Medium speed operation 10 MHz (typ) with 10V supply and 50 pF load
- High noise immunity
- 0.45 V_{CC} (typ)


- Low power 100 nW (typ)
- Tenth power TTL compatible drive 2 LPTTL loads
- Supply voltage range
- 3V to 15V
- Synchronous parallel load
- Parallel inputs and outputs from each flip-flop
- Direct overriding clear
- J and K inputs to first stage
- Complementary outputs from last stage
- Positive edge triggered clocking
- Diode clamped inputs to protect against static charge

applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Remote metering
- Industrial electronics
- Computers

schematic and connection diagrams





8

Voltage at Any Pin (Note 1)
Operating Temperature MM54C195
MM74C195

Storage Temperature
Package Dissipation
Lead Temperature (Soldering, 10 sec)
Operating V_{CC} Range

 $\begin{array}{l} -0.3 \text{V to V}_{\text{CC}} +0.3 \text{V} \\ -55^{\circ} \text{C to } +125^{\circ} \text{C} \\ 0^{\circ} \text{C to } +70^{\circ} \text{C} \\ -65^{\circ} \text{C to } 150^{\circ} \text{C} \\ 500 \text{ mW} \\ 300^{\circ} \text{C} \\ +3 \text{V to } +15 \text{V} \end{array}$


electrical characteristics Max/Min limits apply across temperature range unless otherwise specified.


PARAMETER	С	ONDITIONS	MIN	TYP	MAX	UNITS
CMOS TO CMOS						
Logical "1" Input Voltage V _{IN(1)}	V _{CC} = 5 0V V _{CC} = 10 0V		3 0 8 0			V V
Logical "0" Input Voltage V _{IN(0)}	V _{CC} = 5 0V V _{CC} = 10 0V				1 5 2 0	V
Logical "1" Output Voltage V _{OU1(1)}	V _{CC} = 5 0V V _{CC} = 10 0V	,	4 5 9 0			V V
Logical "0" Output Voltage V _{OUT(0)}	V _{CC} = 5 0V V _{CC} = 10 0V				0 5 1 0	V V
Logical "1" Input Current I _{IN(1)}	V _{CC} = 15 0V				1 0	μΑ
Logical "0" Input Current I _{IN(0)}	V _{CC} = 15 0V		10			μΑ
Supply Current I _{CC}	V _{CC} = 15 0V			0 050	20	μΑ
Input Capacitance	Any Input			50		pF
Propagation Delay Time to a Logical "O" t _{pd0} or Logical "1" t _{pd1} from Clock to Q or Q	V _{CC} = 5 0V V _{CC} = 10 0V	C _L = 50 pF, T _A = 25°C C _L = 50 pF, T _A = 25°C		200 75	300 130	ns ns
Propagation Delay Time to a Logical ''O'' From Clear	V _{CC} = 5 0V V _{CC} = 10 0V	$C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		100 50	300 130	ns ns
Time Prior to Clock Pulse That Data Must be Present t _{SETUP}	V _{CC} = 5 0V V _{CC} = 10 0V	$C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		60 15	100 50	ns ns
Time Prior to Clock Pulse That Shift/Load Must be Present t _{SETUP}	V _{CC} = 5 0V V _{CC} = 10 0V	$C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		110 60	150 90	ns ns
Time After Clock Pulse That Data Must be Held	V _{CC} = 5 0V V _{CC} = 10 0V	$C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		10 5	0 0	ns ns
Minimum Clock Pulse Width (t _{WL} = t _{WH})	V _{CC} = 5 0V V _{CC} = 10 0V	$C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		100 50	200 100	ns ns
Minimum Clear Pulse Width	V _{CC} = 5 0V V _{CC} = 5 0V	$C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		90 40	130 60	ns ns
Maximum Clock Rise and Fall Time	V _{CC} = 5 0V V _{CC} = 10 0V	$C_L = 50 \text{ pF}$ $C_L = 50 \text{ pF}$	5 0 2 0			μs μs
Maximum Input Clock Frequency	V _{CC} = 5 0V V _{CC} = 10 0V	$C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ $C_L = 50 \text{ pF}, T_A - 25^{\circ}\text{C}$	2 5 5	5 10 0		MHz MHz
LOW POWER TTL/CMOS INTERFACE						
Logical "1" Input Voltage V _{IN(1)}	54C 74C	V _{CC} = 4 5V V _{CC} = 4 75V	V _{CC} -15			V
Logical "0" Input Voltage V _{IN(0)}	54C 74C	V _{CC} = 4 5V V _{CC} = 4 75V			0 8	V
Logical "1" Output Voltage V _{OUT(1)}	54C 74C	V_{CC} = 4 5V, I_{D} = -100 μ A V_{CC} = 4 75V, I_{D} = -100 μ A	2 4			٧
Logical "O" Output Voltage V _{OUT(0)}	54C 74C	V_{CC} = 4 5V, I_D = 360 μ A V_{CC} = 4 75V, I_D = 360 μ A			0 4	V
Propagation Delay Time to a Logical "0" t_{pd0} or Logical "1" t_{pd1} From Clock to Ω or $\bar{\Omega}$	V _{CC} = 5 0V	$C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$		250		ns

Note 1: These devices should not be connected under power on conditions.

switching time waveforms

CMOS to CMOS







TTL to CMOS

truth table

INPUT	S AT t _n	OUTPUTS AT t _{n+1}							
J	ĸ	Q_{A}	QB	\mathbf{Q}_{C}	Q_{D}	$\overline{\Omega}_{D}$			
L	Н	Q _{An}	Q _{An}	Q _{Bn}	Q _{Cn}	$\overline{\Omega}_{Cn}$			
L	L	L	Q_{An}	Q_{Bn}	Q_{Cn}	\overline{Q}_{Cn}			
н	н	н	\mathbf{Q}_{An}	${\rm Q}_{\rm Bn}$	\mathbf{Q}_{Cn}	\overline{Q}_{Cn}			
н	L	$\overline{\Omega}_{An}$	Q_{An}	Q_{Bn}	Q_{Cn}	\overline{Q}_{Cn}			

 $\begin{array}{lll} \textbf{Note:} & \ \, \textbf{H} = \textbf{HIGH LEVEL}, \ \, \textbf{L} = \textbf{LOW LEVEL} \\ & \ \, \textbf{t}_n = \textbf{bit time before clock pulse} \\ & \ \, \textbf{t}_{n+1} = \textbf{bit time after clock pulse} \\ & \ \, \textbf{Q}_{An} = \textbf{State of Q}_{A} \ \, \textbf{at t}_n \\ \end{array}$







REFERENCE

The following table references all Physical Dimension Drawings for the devices in this section. For Order Numbers, see below.* Refer to the alpha-numerical index at the front of this catalog for complete device title and function. Packages (pages I thru VI) are in the back of the catalog.

DATA SHI	EETS					PACK	AGES							VE-		EST
Devices	Pg.	Molded I	DIP (N)	Cavit	y DIP	(D)(J)	Flat	Pack	(F)(W)	Meta	l Can	(G)(H)	FO	RMS	CIR	CUITS
Devices	ry.	Fig.	Pg.	Fig.	Pg.	Туре	Fig.	Pg.	Туре	Fig.	Pg.	Туре	Fig.	Pg.	Fig.	Pg.
DH0006	9-1									21	V	Н				
DH0006C	9-1	2	II							21	V	Н	1			
DH0008	9-4	l					1			21	V	Н				
DH0008C	9-4	2	II	İ						21	V	н			1	
DH0011	9-7									21	V	Н				
DH0011C	9-7	2	II							21	V	н				
DH0011CN	9-7	2	II							21	V	Н			1	
DH0016CN	9-10	2	H							ł					1	
DH0017CN	9-10	2	II													
DH0018CN	9-10	2	II							Į.			1		1	
DH0028C	9-13	2	II							21	V	Н				
DH0028CN	9-13	2	II							21	V	Н			1	
DH0034	9-15			11	IV	J				21	V	Н			1	
DH0034C	9-15			11	IV	J				21	V	Н			1	
DH0035	9-18			l						24	VI	G				
DH0035C	9-18									24	VI	G			1	
DH3467C	9-20	3	II										į		1	
DH3725C	9-22	3	II										į			
LH2111	9-24			9	Ш	Ð	16	V	F						1	
LH2211	9-24			9	Ш	D	16	V	F				1			
LH2311	9-24			9	Ш	D	16	V	F						1	
LM106	9-26						15	IV	F	20	V	Н	1		1	
LM206	9-26						ł			20	V	Н	1		1	
LM306	9-28									20	V	Н	1		1	
LM111	9-30			8	Ш	D	14	IV	F	20	V	Н	1			
LM211	9-30			8	Ш	D	14	IV	F	20	V	Н				
LM311	9-35	3	H	8	Ш	D	14	IV	F	20	V	Н	1		1	
LM350	9-40	3	H				l								İ	
LM710	9-42	1	H							20	V	Н			1	
LM710C	9-44	3	П	ĺ			İ			23	VI	Н				
LM711	9-46						1			22	V	Н	1		1	
LM711C	9-48	3	H							23	VI	Н				
LM1414	9-55	3	П	11	IV	J	1						1			
LM1514	9-55			11	IV	J	ł			İ			1		ŀ	
LM1488	9-50	1		11	IV	J	1						1			
LM1489, A	9-53			11	IV	J									l	
LM5520	9-58			12	IV	J				1			1		1	
LM7520	9-58	5	11	12	IV	J				1			1		1	
LM5521	9-58	_		12	IV	J				1			1			
LM7521	9-58	5	П	12	IV	J	1			1			1		1	
LM5522	9-61	_		12	IV	J				1			1		1	
LM7522	9-61	5	П	12	IV	J	1			1			1		1	
LM5523	9-61	_		12	IV	J				1						
LM7523	9-61	5	П	12	IV	J				1			1			
LM5524	9-63	_		12	IV	J							1			
LM7524	9-63	5	Н	12	IV	J				1			1			
LM5525	9-63	_		12	IV	J	1									
LM7525	9-63	5	П	12	IV	J				1					1	
LM5528	9-65	_	**	12	IV	J				1			1			
LM7528	9-65	5	H	12	IV	J							1			
LM5529	9-65	_		12	IV	J	1			1						
LM7529	9-65	5	П	12	IV	J				1						
LM5534	9-67	_		12	IV	J										
LM7534	9-67	5	Ш	12	IV	J									1	

^{*}Order Numbers: use Device No. suffixed with package letter, i.e. DH0006H.

DATA SHE	ETS					PACK	AGES						WAVE-			ST
Devices		Molded I	DIP (N)	Cavit	y DIP	(D)(J)	Flat	Pack	(F)(W)	Meta	l Can	(G)(H)	FO	RMS	CIRC	UITS
Devices	Pg.	Fıg.	Pg.	Fıg	Pg	Type	Fig.	Pg.	Туре	Fıg.	Pg.	Туре	Fıg.	Pg.	Fig.	Pg.
LM5535	9-67			12	IV	J										
LM7535	9-67	5	II	12	IV	J				İ						
LM5538	9-69			12	IV	J				}					1	
LM7538	9-69	5	H	12	IV	J									1	
LM5539	9-69			12	IV	J									1	
LM7539	9-69	5	H	12	IV	J				l						
LM75450A	9-40	3	П												l	
LM75451A	9-71	1	11												ł	
LM75452	9-71	1	H				1									
LM75453	9.71	1	П										1		l	
LM75454	9.73	1	11							Ì						
MH0007	9-75									22	V	н				
MH0007C	9-75									22	V	н				
MH0009	9-77						ļ			24	V	G				
MH0009C	9.77									24	V	G				
MH0012	9.79						,			24	VI	G				
MH0012C	9.79			1						24	VI	G			1	
MH0013	9-81			1			Į.			24	VI	G	1		1	
MH0013C	9-81									24	VI	G				
MH0025	9-85									20	VI	н	1			
MH0025Ć	9-85	1	H	l						20	V	н				
MH0026	9-88			l						24	Vi	G				
MH0026C	9-88	1	П				1			20	V	Н	1			
MH0027C	9-97	1	11										1			
MH8808	9-99	5	11]			1						1			



DH0006/DH0006C*current driver

general description

The DH0006/DH0006C is an integrated high voltage, high current driver designed to accept standard DTL or TTL logic levels and drive a load of up to 400 mA at 28 volts. AND inputs are provided along with an Expander connection, should additional gating be required. The addition of an external capacitor provides control of the rise and fall times of the output in order to decrease cold lamp surges or to minimize electromagnetic interference if long lines are driven.

Since one side of the load is normally grounded,


*Previously called NH0006/NH0006C

there is less likelihood of false turn-on due to an inadvertent short in the drive line.


features

- Operation from a Single +10V to +45V Power Supply.
- Low Standby Power Dissipation of only 35 mW for 28V Power Supply
- 1.5A, 50 ms, Pulse Current Capability.


schematic and connection diagrams



Metal Can Package




Dual-In-Line Package




typical applications

Relay Driver



Lamp Driver with Expanded Inputs



9

60V Peak Power Supply Voltage (for 0.1 sec) Continuous Supply Voltage 45V Input Voltage 5.5V 5.0 mA Input Extender Current Peak Output Current (50 ms On/1 sec Off) 1.5A Operating Temperature DH0006 -55° C to $+125^{\circ}$ C DH0006C, DH0006CN 0° C to $+70^{\circ}$ C Storage Temperature -65° C to $+150^{\circ}$ C

electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP (Note 2)	MAX ,	UNITS
Logical "1" Input Voltage	V _{CC} = 45V to 10V	2.0			٧
Logical "0" Input Voltage	V _{CC} = 45V to 10V			0.8	V
Logical "1" Output Voltage	V _{CC} = 28V, V _{IN} = 2.0V, I _{OUT} = 400 mA	26.5	27.0		V
Logical "0" Output Voltage	$V_{CC} = 45V, V_{IN} = 0.8V, R_{L} = 1K$.001	.01	V
Logical "1" Output Voltage	V _{CC} = 10V, V _{IN} = 2.0V, I _{OUT} = 150 mA	8.8	9 2		V
Logical "0" Input Current	V _{CC} = 45V, V _{IN} = .4V		−0.8	-1.0	mA
Logical "1" Input Current	V _{CC} = 45V, V _{IN} = 2.4V		0.5	5.0	μΑ
	V _{CC} = 45V, V _{IN} = 5.5V			100	μΑ
"Off" Power Supply Current	$V_{CC} = 45V, V_{IN} = 0.8V$		1.6	2.0	mA
"On" Power Supply Current	$V_{CC} = 45V, V_{IN} = 2 0V, I_{OUT} = 0 mA$			8	mA
Rise Time	V_{CC} = 28V, R_L = 82 Ω		0.10		μs
Fall Time	V_{CC} = 28V, R_L = 82 Ω		0.8		μs
Ton	V_{CC} = 28V, R_L = 82 Ω		0.26		μs
T _{off}	V_{CC} = 28V, R_L = 82 Ω		2.2		μs

Note 1: Unless otherwise specified, limits shown apply from –55°C to 125°C for DH0006 and 0°C to 70° C for DH0006C.


Note 2: Typical values are for 25°C ambient

Note 3. Power ratings for the TO-5 based on a maximum junction temperature of +175°C and a ϕ_{JA} of 210°C/W


Note 4: Power rating for the DH0006CN Molded DIP based on a maximum junction temperature of $\pm 150^{\circ}$ C and a thermal resistance of $\pm 150^{\circ}$ C/W when mounted in a standard DIP socket

Note 5: Power rating for the DH0006CN Molded DIP based on a maximum junction temperature of $\pm 150^{\circ}$ C and a thermal resistance of $\pm 150^{\circ}$ C/W when mounted on a 1/16 inch thick, epoxy-glass board with ten 0.03 inch wide 2 ounce copper conductors

switching time waveforms



typical performance





DH0008/DH0008C* high voltage, high current driver

general description

The DH0008/DH0008C is an integrated high voltage, high current driver, designed to accept standard DTL or TTL input levels and provide a pulsed load of up to 3A from a continuous supply voltage up to 45V. AND inputs are provided with an EXPANDER connection, should additional gating be required.

Since one side of the load is normally grounded, there is less likelihood of false turn-on due to an inadvertent short in the drive line.

The high pulse current capability makes the DH0008/DH0008C ideal for driving nonlinear resistive loads such as incandescent lamps. The *Previously called NH0008/NH0008C


circuit also requires only one power supply for circuit functional operation.

The DH0008 is available in a 10-pin TO-5 package; the DH0008C is also available in a 10-pin TO-5, in addition to a 10-lead molded dual-in-line package.


features

- Operation from a Single +10V to +45V Power Supply.
- Low Standby Power Dissipation of only 35 mW for 28V Power Supply.
- 3.0A, 50 ms, Pulse Current Capability.


schematic and connection diagrams



Metal Can Package




Dual-In-Line Package



typical application

Controller for Closed Loop Stepper Motor



Switching Sequence

Step	Α	В	С	D
1	1	0	1	0
2	1	0	0	1
3	0	1	0	1
4	0	1	1	0
1	1	0 -	1	0

To reverse the direction use a 4, 3, 2, 1 sequence

Peak Power Supply Voltage (for 0.1 sec) 60V Continuous Supply Voltage 45V Input Voltage 5 5V Input Extender Current 5.0 mA Peak Output Current (50 msec On/1 sec Off) 30 Amp Continuous Output Current (See continuous operating curves.)

Operating Temperature

 -55° C to $+125^{\circ}$ C DH0008 DH0008C 0° C to $+70^{\circ}$ C -65° C to $+150^{\circ}$ C Storage Temperature

electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 45V to 10V	2.0			V
Logical ''0'' Input Voltage	V _{CC} = 45V to 10V			0.8	V
Logical ''1'' Output Voltage	V _{CC} = 45V, V _{IN} = 2.0V, I _{OUT} = 1.6A 50 ms On/1 sec Off	43	43 5		V
Logical ''0'' Output Voltage	V _{CC} = 45V, V _{IN} = 0.8V, R _L = 1K		0.02	0.1	V
Logical ''1'' Output Voltage	V _{CC} = 28V, V _{IN} = 2.0V, I _{OUT} = 0.8A 50 ms On/1 sec Off	26.5	27.1		V
Logical ''0'' Input Current	$V_{CC} = 45V, V_{IN} = 0.4V$		-0.8	-1.0	mA
Logical ''1'' Input Current	$V_{CC} = 45V, V_{IN} = 24V$		05	5 0	μΑ
	$V_{CC} = 45V, V_{IN} = 5.5V$			100	μΑ
"Off" Power Supply Current	$V_{CC} = 45V, V_{IN} = 0V$		1.6	2 0	mA
Rise Time	$V_{CC} = 28V, R_L = 39\Omega, V_{IN} = 5.0V$		0.2		μs
Fall Time	$V_{CC} = 28V, R_L = 39\Omega, V_{IN} = 5.0V$		3.0		μs
T _{ON}	$V_{CC} = 28V, R_L = 39\Omega, V_{IN} = 5.0V$		0.4		μs
T_{OFF}	$V_{CC} = 28V, R_{L} = 39\Omega, V_{IN} = 5.0V$		7.0		μs
		l			

Note 1. Unless otherwise specified limits shown apply from -55°C to 125°C for DH0008 and 0°C to 70°C for DH0008C.


Note 2: Typical values are 25°C ambient


Note 3: Power ratings for the TO-5 based on a maximum junction temperature of +175 $^{\circ}$ C and a ϕ JA of 210°C/w

Note 4: Power ratings for the DH0008CN Molded DIP based on a maximum junction temperature of 150°C and a thermal resistance of 150°C/w when mounted in a standard DIP socket

Note 5: Power ratings for the DH0008CN Molded DIP based on a maximum junction temperature of 150°C and a thermal resistance of 115°C/w when mounted on a 1/16 inch thick, epoxy-glass board with ten 0 03 inch wide 2 ounce copper conductors.

switching time waveforms







DH0011*(SH2001) DH0011C*(SH2002) DH0011CN*(SH2002P)

high voltage high current drivers


general description

The DH0011 high voltage, high current driver family consists of hybrid integrated circuits which provide a wide range of variations in temperature range, package, and output current drive capability. A summary of the variations is listed below.

and other devices requiring several hundred milliamp currents at voltages up to 40V. Logic flexibility is provided through a 4-input NAND gate, a NOR input and an input which bypasses the gating and connects the base of the output transistor.

Applications include driving lamps, relays, cores,

logic diagram



ordering information

NSC DESIGNATION	SH DESIGNATION	PACKAGE	TEMPERATURE RANGE	OUTPUT CURRENT CAPABILITY
DH0011H	SH2001	TO 100	-55°C to +125°C	250 mA
DH0011CH	SH2002	TO 100	0°C to +70°C	150 mA
DH0011CN	SH2002 P	Epoxy "B" DIP	0° C to $+70^{\circ}$ C	150 mA



^{*}Previously called NH0011, NH0011C, NH0011CN

 V_{CC}
 8V

 Collector Voltage (Output)
 40V

 Input Reverse Current
 1.0 mA

 Power Dissipation
 800 mW

 Operating Temperature Range
 DH0011
 -55°C to +125°C

 DH0011C/DH0011CN
 0°C to +70°C

 Storage Temperature
 -65°C to 150°C

electrical characteristics

TEST NO.	PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	PIN 7	PIN 8	PIN 9	PIN 10	SENSE	MIN	MAX
1	V _{IH}	V _{IH}	V _{IH}	V _{IH}	GND		GND	I _{OL1}		V _{CCL}	V ₈		VoL
2	VIL				GND		GND	I _{OL1}	VIL	V _{CCL}	V ₈		VoL
3	V _{IL}				GND	I _{OL2}				V _{CCL}	V ₆		V _{OL2}
4	Ì	VIL			GND	I _{OL2}				V _{CCL}	V ₆		V _{OL2}
5	1		VIL		GND	I _{OL2}				V _{CCL}	V ₆		V _{OL2}
6				VIL	GND	I _{OL2}				V _{CCL}	V ₆		V _{OL2}
7		1		GND	GND	I _{OL2}			V _{IH}	V _{CCL}	V ₆		V _{OL2}
8	VR	GND	GND	GND	GND					V _{CCH}	1,		I _R
9	GND	VR	GND	GND	GND					V _{CCH}	12		I _R
10	GND	GND	V _R	GND	GND		ļ		l	V _{ссн}	l ₃		I _R
11	GND	GND	GND	V _R	GND	ŀ				V _{CCH}	14		I _R
12					GND			ł	VR	V _{CCH}	l ₉		IR
13	VF	VR	V _R	VR	GND		ĺ			V _{CCH}	11		-I _F
14	VR	VF	VR	VR	GND					V _{CCH}	l ₂		-1 _E
15	VR	VR	V _F	VR	GND]				V _{CCH}	l ₃		-1 _F
16	VR	VR	V _R	V _F	GND					V _{CCH}	14		-1 _F
17				GND	GND	ţ.			VF	V _{CCH}	l ₉		-1 _F
18	ļ				GND	į.	GND			V _{CCL}	V ₆	V _{он}	
19	GND				GND		GND	Vox		V _{CCL}	l ₈		lox
20					GND		GND			V _{PD}	I ₁₀		I _{PDH}
21	GND				GND					V _{MAX}	I ₁₀		I _{MAX}
22*					GND					V _{PD}			ton
23*		<u> </u>			GND					V _{PD}			t _{OFF}

^{*}See Test Circuits and Waveforms on Page 4

forcing functions (Note 1) DH0011

PARAMETER	-55°C	+25°C	+125°C	UNITS
V _{CCL}	4.5	4.5	4.5	V
V _{CCH}	5.5	5.5	5.5	V
V_{PD}		5.0		V
V_{MAX}		8.0		V
VIL	1.4	1.1	0.8	V
V _{IH}	2.1	1.9	1.7	V
V _R	4.0	4.0	4.0	V
V _F	0.0	0.0	0.0	V
I _{OL1}	250	250	250	mA
I _{OL2}	8.0	8.0	7.5	mA
V_{OX}	40.0	40.0	40.0	V

Note 1: Temperature Range -55°C to +125°C

forcing func	tions (Note 2	DH0011C, DH0011CN
--------------	---------------	-------------------

PARAMETER	0°C	+25°C	+70°C	UNITS
V _{CCL}	5.00	5.0	5.0	V
V _{CCH}	5.00	5.0	5.0	V
V_{PD}		5.0		V
V_{MAX}		0.8		V
VIL	1.20	1.1	.95	V
V _{1H}	2.00	1.9	1.8	V
V _R	4.00	4.0	4.0	V
V _F	0.45	0.45	0.5	V
I _{OL1}	150	150	150	mA
I _{OL2}	8.0	8.0	7.5	mA
v_{ox}	40.00	40.0	40.0	V

test limits (Note 1) DH0011


	-55°C		+2	5°C	+12	25°C	LIMITE	
PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	
V _{OL1}		0.45		0.4		0.45	V	
V _{OL2}		0.45		0.4		0.45	V	
V _{oh}	2.20		2.00		1.80		V	
I _R				2.0		5.0	μΑ	
-I _F		1.60		1.6		1.5	mA	
I _{ox}				5.0		200	μΑ	
I _{PDH}				30.6			mA	
I _{MAX}			}	29.6]	mA	
t _{ON}			1	160			ns	
t _{ON}				220			ns	

test limits (Note 2) DH0011C, DH0011CN


DADAMETER	0°C		+2!	+25°C		0°C	=0
PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
V _{OL1}		0.45		0.45		0.5	V
V _{OL2}		0.45		0.45		0.5	V
V _{он}	2.05		1.95		1.85		V
I _R				5.0		10.0	μΑ
-I _F		1.40		1.4		1.35	mA
lox				5.0		200	μΑ
I _{PDH}			1	30.6			mA
I _{MAX}				34.0			mA


Note 1: Temperature Range -55°C to +125°C Note 2: Temperature Range 0°C to +70°C

switching time test circuit



switching time waveforms





9



DH0016CN* DH0017CN*(SH2200P) DH0018CN*

high voltage high current drivers


general description

This high-voltage, high-current driver family consists of hybrid integrated circuits which provide a wide range of output currents and output voltages. Applications include driving lamps, relays, cores, and other devices requiring up to 500 mA and

withstanding voltages up to 100V. Logic flexibility is provided through a 4-input NAND gate, a NOR input and an input which bypasses the gating and connects to the base of the output transistor.

*Previously called NH0016CN, NH0017CN, NH0018CN

logic diagram



ordering information

NSC DESIGNATION	SH DESIGNATION	PACKAGE	OUTPUT CHARACTERISTICS		
			Maximum Standoff Voltage	Current	
DH0016CN	N/A	Epoxy "B" DIP	70V	250 mA	
DH0017CN	SH2200P	Epoxy "B" DIP	50V	500 mA	
DH0018CN	N/A	Epoxy "B" DIP	100V	500 mA	

 V_{CC}
 8V

 Input Voltage
 8V

 Collector Voltage
 DH0016CN
 70V

 DH0017CN
 50V

 DH0018CN
 100V

 Output Surge Current
 DH0016CN
 1.0A

DH0017CN & DH0018CN 2.0A

Power Dissipation 455mW

Operating Temperature Range 0°C to +70°C

Storage Temperature -65°C to +150°C

electrical characteristics

TEST	DINI 4	DINI O	DIN 2	DINI 4	DINIE	DIN C	DIN 7	DINIO	DINI O	PIN 10	CENCE	LIN	MITS
NO.	PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	PIN 7	PIN 8	PIN 9	PIN IU	SENSE	MIN	MAX
2	V _{IH}	V _{IH}	V _{IH}	V _{IH}	GND		GND	I _{OL1}		V _{cc}	V ₈		V _{OL1}
3	VIL				GND		GND	I _{OL1}	VIL	V_{CC}	V ₈	ĺ	V _{OL1}
4	1	VIL			GND		GND	I _{OL1}	VIL	V_{CC}	V ₈	1	V _{OL1}
5			VIL		GND		GND	I _{OL1}	VIL	V _{cc}	V ₈		V _{OL1}
6				VIL	GND		GND	I _{OL1}	VIL	V _{cc}	V ₈		V _{OL1}
7	VIL				GND	I _{OL2}			·	V _{cc}	V ₆		V _{OL2}
8		VIL			GND	I _{OL2}				V_{CC}	V ₆		V _{OL2}
9			V_{1}		GND	I _{OL2}				V _{cc}	V ₆		V _{OL2}
10				VIL	GND	I _{OL2}				V_{CC}	V ₆		V _{OL2}
11				GND	GND	I _{OL2}			ViH	V_{CC}	V ₆		V_{OL2}
12	VR	GND	GND	GND	GND					V_{CC}	11		I _R
13	GND	V _R	GND	GND	GND					V_{CC}	12		I _R
14	GND	GND	VR	GND	GND					V _{cc}	l ₃		I _R
15	GND	GND	GND	VR	GND					V _{cc}	14		I _R
16					GND				VR	V _{cc}	l ₉		I _R
17	VF	VR	VR	VR	GND					V_{CC}	l ₁		-I _F
18	VR	V _F	VR	VR	GND					V _{cc}	12		-1 _F
19	VR	VR	V _F	VR	GND					V _{cc}	13		-I _F
20	VR	VR	VR	VF	GND					V _{cc}	14		-1 _F
21				GND	GND				VF	V_{CC}	l ₉		-IF
22					GND		GND			V_{CC}	V ₆	V _{OH1}	
23	GND				GND	I _{OL3}	GND	Vox		V_{CC}	l ₈		lox
24			:		GND					V _{PD}	110		I_{PD}
25	GND				GND				GND	V_{MAX}	110		I _{MAX}

forcing functions


SYMBOL	0°C	+25°C	+70°C	UNITS
V _{cc}	5.0	5.0	5 0	V
V _{PD}		50		V
V _{MAX}	Ì	80		V
V _{IL}	0.85	0.85	0.85	V
V _{IH}	1.9	1.8	1.6	V
V _R	4 5	4.5	4.5	V
V _F	0.45	0.45	0 45	V
V _{OX} (DH0016CN)	1	70	70	V
V _{OX} (DH0017CN)		50	50	V
V _{OX} (DH0018CN)		100	100	V
I _{OL1} (DH0017CN, DH0018CN)	500	500	500	mA
I _{OL1} (DH0016CN)	250	250	250	mA
I _{OL2}	16	16	16	mA
I _{OL3}		8.0		mA

test limits


SYMBOL	0°C	+25°C	+70°C	UNITS
V _{OL1}	0.6	0.6	0.6	V
V _{OL2}	0.45	0.45	0.45	V
V _{OHI}	1.95	1 85	1.65	V
I _R		60	60	μΑ
-I _F	1.6	1.6	1.6	mA
lox		5.0	200	μΑ
I _{PD}		12.2		mA
I _{MAX}		10		mA

Typical Output Voltages vs Temperature


Typical Switching Times I_C = 250 mA DH0016CN




Typical Switching Times I_C = 500 mA DH0017CN, DH0018CN



switching time test circuit



switching time waveforms





DH0028C/DH0028CN*hammer driver

general description


The DH0028C/DH0028CN is a high current hammer driver designed for utilization in a wide variety of printer applications. The device is capable of driving 6 amp pulsed loads at duty cycles up to 10% (1 ms ON/10 ms OFF). The input is DTL/TTL compatible and requires only a single voltage supply in the range of 10V to 45V.

features


- Low standby power 45 mW at V_{CC} = 36V, 35 mW at V_{CC} = 28V.
- AND input with expander affords logic flexibility.
- Fast turn-on, typically 200 ns.

connection diagrams


Metal Can Package



Molded Dual-In-Line Package



typical application



^{*}Use one decoupling capacitor per six hammer drivers for improved AC noise immunity

^{*}Previously called NH0028C/NH0028CN

^{**}Zener is used to control the dynamics of the hammer

Continuous Supply Voltage 45V Instantaneous Peak Supply Voltage (Pin 1 to Ground for 0.1 sec) 60V 5.5V Input Voltage **Expander Input Current** 5.0 mA Peak Otuput Current (1 ms ON/10 ms OFF) 6.5A Continuous Output Current DH0028C at 25°C 750 mA DH0028CN at 25°C 1000 mA 0°C to 70°C Operating Temperature -65°C to +175°C Storage Temperature 300°C Lead Soldering Temperature (10 sec)

electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP (Note 1)	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 10V to 45V	2 0			V
Logical "0" Input Voltage	V _{CC} = 10V to 45V			0.8	v
Logical "O" Input Current	V _{CC} = 45V, V _{IN} = 0 4V		0.8	10	mA
Logical "1" Input Current	V _{CC} = 45V, V _{IN} = 2 4V V _{CC} = 45V, V _{IN} = 5 5V		05	5 0 100 0	μA μA
Logical "1" Output Voltage	$V_{CC} = 45V, V_{IN} = 2 \text{ OV},$ $I_{OUT} = 1 \text{ 6A}$ $V_{CC} = 36V, V_{IN} = 2 \text{ OV},$ $I_{OUT} = 5A$ (Note 2)	43 0 33 5	43 5 34 0		v v
Logical "0" Output Voltage	V _{CC} = 45V, R _L = 1k, V _{IN} = 0 8V		020	100	v
OFF Power Supply Current	V _{CC} = 45V, V _{IN} - 00V		1 6	20	mA
Rise Time (10% to 90%)	V _{CC} = 45V, R _L = 39Ω V _{IN} = 5 0V peak, PRF = 1 kHz		0 2		μs
Fall Time (90% to 10%)	V _{CC} = 45V, R _L = 39Ω V _{IN} = 5 0V peak, PRF = 1 kHz		30		μς
T _{ON}	V _{CC} = 45V, R _L = 39\\\ V _{IN} = 5 0V peak, PRF = 1 kHz		0 4		μs
T _{OFF}	V _{CC} = 45V, R _L = 39Ω V _{IN} = 5 0V peak, PRF = 1 kHz		7 0		μς


Note 1. These specifications apply for ambient temperatures from 0°C to 70°C unless otherwise specified. All typical values are for 25°C ambient.

Note 2' Measurement made at 1 ms ON and 10 ms OFF

Note 3°. Power ratings for the DH0028C are based on a maximum junction temperature of 175°C and a thermal resistance of 210°C/W

Note 4. Power ratings for the DH0028CN are based on a maximum junction temperature of 175 $^{\circ}\text{C}$ and a thermal resistance of 150 $^{\circ}\text{C/W}$

typical performance characteristics





DH0034/DH0034C high speed dual level translator


general description


The DH0034/DH0034C is a high speed level translator suitable for interfacing to MOS or junction FET analog switches. It may also be used as a universal logic level shifter capable of accepting TTL/DTL input levels and shifting to CML, MOS, or SLT levels.

features


- Fast switching, t_{pd0}: typically 15 ns; t_{pd1}: typically 35 ns
- Large output voltage range: 25VInput is TTL/DTL compatible
- Low output leakage: typically 0.1 μA
- High output currents: up to ±100 mA

schematic and connection diagrams






Metal Can Package




typical applications

5 MHz Analog Switch



TTL to IBM (SLT) Logic Levels



V_{CC} Supply Voltage 7.0V Negative Supply Voltage -30V +25V Positive Supply Voltage Differential Supply Voltage 25V Maximum Output Current 100 mA +5.5V Input Voltage -55°C to +125°C Operating Temperature Range: DH0034 0°C to +85°C DH0034C

Storage Temperature Range -65°C to +150°C
Lead Temperature (Soldering, 10 sec) 300°C

electrical characteristics (See Notes 1 & 2)

PARAMETER	CONDITIONS	DH0034		DH0034C			LINUTO	
		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 4.5V V _{CC} = 4.75V	2.0			2.0			٧
Logical "0" Input Voltage	V _{CC} = 5.5V V _{CC} = 4.75V			8.0			0.8	٧
Logical "1" Input Current	$V_{CC} = 5.5V, V_{IN} = 2.4V$ $V_{CC} = 5.25V, V_{IN} = 2.4V$			40			40	μΑ
Logical "1" Input Current	V _{CC} = 5.5V, V _{IN} = 5.5V V _{CC} = 5.25V, V _{IN} = 5.5V			10			10	mA
Logical "0" Input Current	$V_{CC} = 5.5V, V_{IN} = 0.4V$ $V_{CC} = 5.25V, V_{IN} = 0.4V$			1.6			1.6	mA
Power Supply Current Logic "0"	(Note 3) V _{CC} = 5.5V, V _{IN} = 4.5V V _{CC} = 5.25V, V _{IN} = 4.5V		30	38		30	38	mA
Power Supply Current Logic "1"	(Note 3) V _{CC} = 5.5V, V _{IN} = 0V V _{CC} = 5 25V, V _{IN} = 0V		37	48		37	48	mA
Logical "0" Output Voltage	$V_{CC} = 4.5V, I_{OUT} = 100 \text{ mA}$ $V_{CC} = 4.5V, I_{OUT} = 50 \text{ mA}$			V ⁻ + .75 V ⁻ + .50		V ⁻ + .50 V ⁻ + .3	V ⁻ + .80 V ⁻ + .65	V V
Output Leakage Current	$V_{CC} = 5.5V, V_{IN} = 0.8V$ $V^{+} \cdot V^{-} = 25V$		0 1	5		0.1	5	μΑ
Transition Time to Logical "0"	$V_{CC} = 5.0V, V_3 = 0V, T_A = 25^{\circ}C$ $V^- = -25V, R_L = 510\Omega$		15	25		15	35	ns
Transition Time to Logical "1"	$V_{CC} = 5 \text{ oV}, T_A = 25^{\circ}\text{C}$ $V^- = -25\text{V}, R_1 = 510\Omega$		35	60		35	65	ns

Note 1: These specifications apply over the temperature range $-55^{\circ}C$ to $+125^{\circ}C$ for the DH0034 and $0^{\circ}C$ to $+85^{\circ}C$ for the DH0034C with a 510 ohm resistor connected between output and ground, and V^{-} connected to -25V, unless otherwise specified.

Note 2: All typical values are for $T_A = 25^{\circ}C$.

Note 3: Current measured is total drawn from V_{CC} supply.

When both inputs of the DH0034 are raised to logic "1", the input AND gate is turned "on" allowing Q1's emitter to become forward biased. Q1 provides a level shift and constant output current. The collector current is essentially the same as the emitter which is given by $\frac{V_{CC} - V_{BE}}{R1}$ Approximately 7.0 mA flows out of Q1's collector.

applications information

1. Paralleling the Outputs


The outputs of the DH0034 may be paralleled to increase output drive capability or to accomplish the "wire OR". In order to prevent current hogging by one output transistor or the other, resistors of 2 ohms/100 mA value should be inserted between the emitters of the output transistors and the minus supply.

2. Recommended Output Voltage Swing

The graph shows boundary conditions which govern proper operation of the DH0034. The range of operation for the negative supply is shown on the X axis and must be between -3V and -25V. The allowable range for the positive supply is governed by the value chosen for V^- . V^+ may be selected by drawing a vertical line through the selected value for V^- and terminated by the

About 2 mA of Q1's collector current is drawn off by pull down resistor, R2. The balance, 5 mA, is available as base drive to Q2 and to charge its associated Miller capacitance. The output is pulled to within a $V_{\rm SAT}$ of V^- . When either (or both) input to the DH0034 is lowered to logic "0," the AND gate output drops to 0.2V turning Q1 off. Deprived of base drive Q2 rapidly turns off causing the output to rise to the V_3 supply voltage. Since Q2's emitter operates between 0.6V and 0.2V, the speed of the DH0034 is greatly enhanced.

boundaries of the operating region. For example, a value of V^- equal to -6V would dictate values of



 V^{+} between -5V and +19V. In general, it is desirable to maintain at least 5V difference between the supplies.



DH0035/DH0035C PIN diode switch driver

general description

The DH0035/DH0035C is a high speed digital driver designed to drive PIN diodes in RF modulators and switches. The device is used in conjunction with an input buffer such as the DM7830/DM8830 or DM5440/DM7440.

features


- Large output voltage swing 30V
- Peak output current in excess of 1 Amp
- Inputs TTL/DTL compatible

- Short propogation delay 10 ns
- High repetition rate 5 MHz


The DH0035/DH0035C is capable of driving a variety of PIN diode types including parallel, serial, anode grounded and cathode grounded. For additional information, see *AN-49 PIN Diode Drivers*.

The DH0035 is guaranteed over the temperature range -55°C to $+125^{\circ}\text{C}$ whereas the DH0035C is guaranteed from 0°C to 85°C .


schematic and connection diagrams



Metal Can Package



typical applications



Note Cathode grounded PIN diode R_P = 62 Ω limits diode forward current to 100 mA. Typi HP33604A. RF turn on 25 ns, turn off 5 ns. C2 = 250 pF, R_P = 0 Ω , C1 = 0.1F

 Storage Temperature Range
 -65°C to +150°C

 Operating Temperature Range
 DH0035
 -55°C to +125°C

 DH0035C
 0°C to +85°C

 Lead Temperature (Soldering, 10 sec)
 300°C

electrical characteristics (Notes 1, 2)


PARAMETER	CONDITIONS	LIMITS			UNITS
FANAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Logic "1" Threshold	V_{OUT} = -8V, R_L = 100 Ω	15			V
Input Logic "0" Threshold	V_{OUT} = +8V, R_L = 100 Ω			0 4	V
Positive Output Swing	I _{OUT} = 100 mA	70	+8 0		V
Negative Output Swing	I _{OUT} = 100 mA		-8 0	-70	V
Positive Short Circuit Current	V_{IN} = 0V, R_L = 0 Ω (Pulse Test, Duty Cycle \leq 3%)	400	800		mA
Negative Short Circuit Current	V_{IN} = 1 5V, I_{IN} = 50 mA, R_L = 0 Ω (Pulse Test, Duty Cycle \leq 3%)	800	-1000		mA
Turn-On Delay	V _{IN} = 15V, V _{OUT} = -3V		10	15	ns
Turn-Off Delay	V _{IN} = 15V, V _{OUT} = +3V		15	30	ns
On Supply Current	V _{IN} = 15V		45	60	mA

Note 1: Unless otherwise specified, these specifications apply for V^+ = 10.0V, V^- = -10.0V, pin 5 grounded, over the temperature range -55°C to +125°C for the DH0035, and 0°C to 85°C for the DH0035C.

Note 2: All typical values are for $T_A = 25^{\circ}C$


Note 3: Derate linearly at 10 mW/°C for ambient temperatures above 25°C

typical applications (cont.)



Note Anode Grounded PIN diode, R_M = 56 Ω limits diode forward current to 100 mA. Typical switching for HP33622A, RF turn on 5 ns, turn off 4 ns. C1 = 470 pF, C2 = 0.1 μ F, R_M = 0 Ω

Alternate Current Limiting



9



DH3467C quad PNP core driver

general description


The DH3467C consists of four 2N3467 type PNP transistors mounted in a 14-pin molded dual-in-line package. The device is primarily intended for core memory application requiring operating currents in the ampere range, high stand-off voltage, and fast turn-on and turn-off times.


typical characteristics


Turn-ON Time	18 ns
Turn-OFF Time	45 ns
Collector Current	1A
Collector-Base Breakdown Voltage	120V typ.
Collector Saturation Voltage	
at I _C = 1A	0 55V
Collector Saturation Voltage	
at $I_C = 0.5A$	0.31V

connection diagram

Dual-In-Line Package











FIGURE 1. Turn-On Equivalent Test Circuit

FIGURE 2. Turn-Off Equivalent Test Circuit






FIGURE 3. QT Test Circuit

Collector to Base Voltage	40V
Collector to Emitter Voltage	40V
Collector to Emitter Voltage (Note 1)	40V
Emitter to Base Voltage	5V
Collector Current – Continuous	1.0A
Power Dissipation ($T_A = 25^{\circ}C$) (each device)	0.85W
Power Dissipation ($T_A = 25^{\circ}C$) (total package)	2.5W
Operating Junction Temperature	150°C Max
Operating Temperature Range	0° C to $+85^{\circ}$ C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C

electrical characteristics ($T_A = 25^{\circ}C$, unless otherwise specified)

	1	LIN	LIMITS	
PARAMETER	CONDITIONS	MIN	MAX	UNITS
Collector to Base Breakdown Voltage (BV _{CBO})	$I_{C} = 10 \mu\text{A} \ I_{E} = 0$	-40		V
Emitter to Base Breakdown Voltage (BV _{EBO})	$I_E = 10 \mu\text{A} I_C = 0$	-50		V
Collector to Emitter Breakdown Voltage (Note 1) (BV _{CEO})	I _C = 10 mA I _B = 0	-40		V
DC Pulse Current Gain (Note 1) (h _{FE})	I _C = 150 mA V _{CE} = -1 0V	40		}
DC Pulse Current Gain (Note 1) (h _{FE})	I _C = 500 mA V _{CE} = -1 0V	40	120	l
DC Pulse Current Gain (Note 1) (h _{FE})	I _C = 1 0A V _{CE} = -5 0V	40		ł
Pulsed Collector Saturation Voltage (Note 1) (V _{CE(sat)})	I _C = 150 mA I _B = 15 mA]	-0 30	V
Pulsed Collector Saturation Voltage (Note 1) (V _{CE(sat)})	I _C = 500 mA I _B = 50 mA		-0.50	V
Pulsed Collector Saturation Voltage (Note 1) (V _{CE(sat)})	I _C = 1.0A I _B = 100 mA		-1.0	V
Pulsed Base Saturation Voltage (Note 1) (VBE(sat))	I _C = 150 mA I _B = 15 mA	ļ	-10	V
Pulsed Base Saturation Voltage (Note 1) (VBE(sat))	I _C = 500 mA I _B = 50 mA	-08	-12	V
Pulsed Base Saturation Voltage (Note 1) (VBE(sat))	I _C = 1.0A I _B = 100 mA		-16	V
Collector Cutoff Current (I _{CBO})	V _{CB} = -30V I _B = 0	i	100	nA
Collector Cutoff Current (I _{CBO(100°C)}	V _{CB} = -30V I _B = 0	ļ	15	μΑ
Collector Cutoff Current (I _{CEX})	V _{CB} = -30V V _{EB} = -30V	ļ	100	nA
Base Cutoff Current (I _{BL})	$V_{CB} = -30V V_{EB} = -30V$	1	120	nA
Total Control Charge (Figure 3) (Q _T)	I _C = 500 mA I _B = 50 mA	l	60	nC
Turn On Delay Time (Figure 1) (t _d)	I _C = 500 mA I _{B1} = 50 mA		10	ns
Rise Time (Figure 1) (t _r)	I _C = 500 mA I _{B1} = 50 mA		30	ns
Storage Time (Figure 2) (t _s)	I _C = 500 mA I _{B1} = I _{B2} = 50 mA		60	ns
Fall Time (Figure 2) (t _f)	I _C = 500 mA I _{B1} = I _{B2} = 50 mA		30	ns
Output Capacitance (f = 100 kHz) (C _{ob})	I _E = 0 V _{CB} = -10V		25	pF
Input Capacitance (f = 100 kHz) (C _{tb})	$I_{C} = 0 \ V_{CB} = -0.5V$		100	pF
High Frequency Current Gain (f = 100 MHz) (hfe)	I _C = 50 mA V _{CF} = 10V	1 75		1

Note 1: Pulsed test, PW = 300μ s, duty cycle = 1%



DH3725C quad NPN core driver

general description


typical characteristics

The DH3725C consists of four 2N3725 type NPN transistors mounted in a 14-pin molded dual-in-line package. The device is primarily intended for core memory application requiring operating currents in the ampere range, high stand-off voltage, and fast turn-on and turn-off times.


Turn-ON Time	18 ns
Turn-OFF Time	45 ns
Collector Current	1A
Collector-Base Breakdown Voltage	120V typ.
Collector Saturation Voltage	
at I _C = 1A	0.55V
Collector Saturation Voltage	
at $I_C = 0.5A$	0.31V

connection diagram

Dual-In-Line Package



switching time test circuit



 $\text{I}_{\text{C}} \approx 500~\text{mA},~\text{I}_{\text{B1}} \approx 50~\text{mA},~\text{I}_{\text{B2}} \approx -50~\text{mA}$

Collector to Base Voltage	80V
Collector to Emitter Voltage	80V
Collector to Emitter Voltage (Note 1)	50V
Emitter to Base Voltage	6V
Collector Current — Continuous	1.0A
Power Dissipation ($T_A = 25^{\circ}C$)	0.6W
Power Dissipation ($T_C = 25^{\circ}C$)	1.5W
Operating Junction Temperature	150°C Max
Operating Temperature Range	0° C to $+85^{\circ}$ C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	300°C

electrical characteristics – Each transistor ($T_A = 25^{\circ}$ C, unless otherwise specified)

PARAMETER	ADAMETED CONDITIONS		LIMITS		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Collector to Emitter Sustaining Voltage (V _{CEO} (sust)	I _C = 10 mA, I _B = 0	50			٧
Collector to Emitter Breakdown Voltage (BV _{CES})	$I_C = 10 \mu\text{A}, V_{BE} = 0$	80		,	V
Collector to Base Breakdown Voltage (BV _{CBO})	$I_{C} = 10 \mu\text{A}, I_{E} = 0$	80			V
Emitter to Base Breakdown Voltage (BV _{EBO})	$I_{C} = 0$, $I_{E} = 10 \mu\text{A}$	6.0			V
Collector Saturation	I _C = 1A, I _B = 100 mA		0 55	0.95	v
Voltage (V _{CE (Sat)}) (Note 2)	$I_{\rm C} = 0.5 \text{A}, I_{\rm B} = 50 \text{mA}$		0.31	0.52	V
	$I_C = 0.1A, I_B = 10 \text{ mA}$		0.19	0.26	V
DC Pulse Current Gain (h _{FE}) (Note 2)	$I_C = 1A, V_{CF} = 5V$ $I_C = 0.5A, V_{CE} = 1V$	25 35	65 45	450	
	$I_{C} = 0.1A, V_{CE} = 1V$	60	90	150	
Base Saturation	$I_{\rm C} = 1A, I_{\rm B} = 100 \rm mA$		1 10	1.70	V
Voltage (V _{BE} (Sat) (Note 2)	$I_{C} = 0.5A, I_{B} = 50 \text{ mA}$ $I_{C} = 0.1A, I_{B} = 10 \text{ mA}$	٠	0.95 0.75	1.20 0.86	V V
Collector Cutoff Current (I _{CBO})	$I_{E} = 0, V_{CB} = 60V$		0.33	1.70	μΑ
Turn-ON Time	I _C = 0.5A, I _{B1} = 50 mA (See test circuit)		18	30	ns
Turn-OFF Time	I _C = 0.5A, I _{B1} = 50 mA I _{B2} = 50 mA (See test circuit)		45	60 .	ns
High Frequency Current Gain	$f = 100 \text{ MHz}, I_C = 50 \text{ mA},$ $V_{CE} = 10 \text{ V}$	2.5	4.5		
Common Base, Open Circuit, Output Capacitance	I _E = 0, V _{CB} = 10V		4.8	10	pF
Common Base, Open Circuit, Input Capacitance	$I_{C} = 0, V_{BE} = 0.5V$		40	55	pF

Note 1: Ratings refer to a high-current point where collector-to-emitter voltage is lowest

Note 2: Pulse conditions Length = 300 μ s, duty cycle = 1%.



LH2111/LH2211/LH2311 dual voltage comparator

general description

The LH2111 series of dual voltage comparators are two LM111 type comparators in a single hermetic package. Featuring all the same performance characteristics of the single, these duals offer in addition closer thermal tracking, lower weight, reduced insertion cost and smaller size than two singles. For additional information see the LM111 data sheet and National's Linear Application Handbook

The LH2111 is specified for operation over the -55°C to $+125^{\circ}\text{C}$ military temperature range. The LH2211 is specified for operation over the -25°C to $+85^{\circ}\text{C}$ temperature range. The LH2311 is specified

fied for operation over the 0°C to 70°C temperature range.

features

■ Wide operating supply range ±15V to a single +5V

■ Low input currents 6 nA

■ High sensitivity 10 µV


Wide differential input range

±30V


High output drive

50 mA, 50V


connection diagram




auxiliary circuits




Offset Balancing







Increasing Input Stage Current*




Driving Ground-Referred Load




Using Clamp Diodes to Improve Responses



Comparator and Solenoid Driver



Strobing off Both Input* and Output Stages



TTL Interface with High Level Logic

Total Supply Voltage (V ⁺ – V ⁻)	36V
Output to Negative Supply Voltage (VOUT - V)	50V
Ground to Negative Supply Voltage (GND - V ⁻)	30V
Differential Input Voltage	±30V
Input Voltage (Note 1)	±15V
Power Dissipation (Note 2)	500 mW
Output Short Circuit Duration	10 sec
Operating Temperature Range LH2111	-55°C to 125°C
LH2211	-25°C to 85°C
LH2311	0°C to 70°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

electrical characteristics - each side (Note 3)

DADAMETER	CONDITIONS		LIMITS		
PARAMETER	CONDITIONS	LH2111	LH2211	LH2311	UNITS
Input Offset Voltage (Note 4)	$T_A = 25^{\circ}C, R_S \le 50k$	30	30	7 5	mV Max
Input Offset Current (Note 4)	$T_A = 25^{\circ}C$	10	10	50	nA Max
Input Bias Current	$T_A = 25^{\circ}C$	100	100	250	nA Max
Voltage Gain	$T_A = 25^{\circ}C$	200	200	200	V/mV Typ
Response Time (Note 5)	$T_A = 25^{\circ}C$	200	200	200	ns Typ
Saturation Voltage	$V_{IN} \le -5 \text{ mV}, I_{OUT} = 50 \text{ mA}$ $T_A = 25^{\circ}\text{C}$	15	15	15	V Max
Strobe On Current	T _A = 25°C	30	30	3.0	mA Typ
Output Leakage Current	$V_{IN} \ge 5 \text{ mV}, V_{OUT} = 35V$ $T_A = 25^{\circ}\text{C}$	10	10	50	nA Max
Input Offset Voltage (Note 4)	$R_S \le 50k$	4.0	40	10	mV Max
Input Offset Current (Note 4)		20	20	70	nA Max
Input Bias Current		150	150	300	nA Max
Input Voltage Range		±14	±14	±14	V Typ
Saturation Voltage	$V^{+} \ge 4.5V, V^{-} = 0$ $V_{1N} \le -5 \text{ mV}, I_{SINK} \le 8 \text{ mA}$	0.4	0.4	0.4	V Max
Positive Supply Current	$T_A = 25^{\circ}C$	60	60	75	mA Max
Negative Supply Current	T _A = 25°C	50	5.0	5.0	mA Max

Note 1: This rating applies for ±15V supplies. The positive input voltage limit is 30V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.

Note 2: The maximum junction temperature is 150°C. For operating at elevated temperatures, devices in the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inch-wide, 2 ounce copper conductor. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

Note 3: These specifications apply for $V_S=\pm 15V$ and $-55^{\circ}C \le T_A \le 125^{\circ}C$ for the LH2111, $-25^{\circ}C \le T_A \le 85^{\circ}C$ for the LH2211, and $0^{\circ}C \le T_A \le 70^{\circ}C$ for the LH2311, unless otherwise stated. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5V supply up to $\pm 15V$ supplies. For the LH2311, $V_{|N}=\pm 10$ mV. Note 4: The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1 mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.

Note 5: The response time specified is for a 100 mV input step with 5 mV overdrive



LM106/LM206 voltage comparator/buffer

general description

The LM106 and LM206 are high-speed voltage comparators designed to accurately detect low-level analog signals and drive a digital load. They are equivalent to an LM710, combined with a two input NAND gate and an output buffer. The circuits can drive RTL, DTL or TTL integrated circuits directly. Furthermore, their outputs can switch voltages up to 24V at currents as high as 100 mA. Other features include:


- Improved accuracy: 2 mV maximum worst case offset.
- Fan-out of 10 with DTL or TTL
- Added logic or strobe capability
- Useful as a relay or lamp driver
- Plug-in replacement for the LM710.


■ 40 ns maximum response time


The devices have short-circuit protection which limits the inrush current when it is used to drive incandescent lamps, in addition to preventing damage from accidental shorts to the positive supply. The speed is equivalent to that of an LM710. However, they are even faster where buffers and additional logic circuitry can be eliminated by the increased flexibility of the LM106 and LM206. They can also be operated from any negative supply voltage between -3V and -12V with little effect on performance.

The LM106 is specified for operation over the -55°C to +125°C military temperature range. The LM206 is specified for operation over the -25°C to +85°C temperature range.

schematic and connection diagrams **









typical applications

Level Detector and Lamp Driver





Positive Supply Voltage	15V	Power Dissipation (Note 1)	600 mW
Negative Supply Voltage	-15V	Output Short Circuit Duration	10 sec
Output Voltage	24V	Operating Temperature Range LM106	-55°C to 125°C
Output to Negative Supply Voltage	30V	LM206	-25° C to 85° C
Differential Input Voltage	±5V	Storage Temperature Range	-65°C to 150°C
Input Voltage	±7V	Lead Temperature (soldering, 10 sec)	300°C

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	Note 3		0.5	2 0	mV
Input Offset Current	Note 3		0 7	3.0	μΑ
Input Bias Current			10	20	μΑ
Response Time	Note 4, $R_L = 390\Omega$ to +5V, $C_L = 15 \text{ pF}$		28	40	ns
Saturation Voltage	$V_{IN} \le -5 \text{ mV}$, $I_{OUT} = 100 \text{ mA}$		10	15	V
Output Leakage Current	$V_{IN} \ge 5 \text{ mV}, 8V \le V_{OUT} \le 24V$		0 0 2	10	μΑ

electrical characteristics

The following specifications apply for $\,T_L \le T_A \le T_H \,\,(\text{Note 5})\,$

Input Offset Voltage	Note 3			3 0	mV
Average Temperature Coefficient of Input Offset Voltage			3 0	10	μV/°C
Input Offset Current	Note 3, $T_L \le T_A \le 25^{\circ}C$ $25^{\circ}C \le T_A \le T_H$		1 8 0 25	7 0 3 0	μΑ μΑ
Average Temperature Coefficient of Input Offset Current	$25^{\circ}C \le T_{A} \le T_{H}$ $T_{L} \le T_{A} \le 25^{\circ}C$		5 0 15	25 75	nA/°C nA/°C
Input Bias Current	$T_{L} \le T_{A} \le 25^{\circ}C$ $25^{\circ}C \le T_{A} \le T_{H}$			45 20	μ Α μ Α
Input Voltage Range	-7V ≥ V ⁻ ≥ -12V	±5 0]		V
Differential Input Voltage Range		±5 0			V
Saturation Voltage	$V_{IN} \le -5 \text{ mV}$, $I_{OUT} = 50 \text{ mA}$			10	V
Saturation Voltage	$V_{IN} \le -5 \text{ mV}$, $I_{OUT} = 16 \text{ mA}$			0 4	V
Positive Output Level	$V_{IN} \ge 5 \text{ mV}$, $I_{OUT} = -400 \mu\text{A}$	2 5		5 5	٧
Output Leakage Current	$V_{IN} \ge 5 \text{ mV}, 8V \le V_{OUT} \le 24V$ $T_L \le T_A \le 25^{\circ}C$			10	μΑ
	$25^{\circ}C < T_{A} \le T_{H}$			100	μΑ
Strobe Current	V _{strobe} = 0 4V		-1 7	-32	mA
Strobe ON Voltage		0.9	1 4		V
Strobe OFF Voltage	I _{sink} ≤16 mA		1 4	2 2	V
Positive Supply Current	V _{IN} = -5 mV		5 5	10	mA
Negative Supply Current			-1 5	-36	mA

Note 1. The maximum junction temperature of the LM106 is 150°C, while that of the LM206 is 110°C. For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of 150°C/W, junction to ambient, or 45°C/W, junction to case For the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with ten, 0.03-inch-wide, 2-ounce copper conductors.

Note 2. These specifications apply for $-3V > V^- > -12V$, $V^+ = 12V$ and $T_A = 25$ °C unless other wave conditional All currents and elevated prostives.

wise specified. All currents into device pins are considered positive.

Note 3: The offset voltages and offset currents given are the maximum values required to drive the output down to 0.5V or up to 5.0V. Thus, these parameters actually define an error band and take into account the worst-case effects of voltage gain, specified supply voltage variations, and common mode voltage variations

Note 4 The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive

Note 5: All currents into device pins are considered positive



LM306 voltage comparator/buffer general description


The LM306 is a high-speed voltage comparator designed to accurately detect low-level analog signals and drive a digital load. It is equivalent to an LM710C, combined with a two input NAND gate and an output buffer. The circuit can drive RTL, DTL or TTL integrated circuits directly. Furthermore, the output can switch voltages up to 24V at currents as high as 100 mA. Other features include.


- Improved accuracy. 5 mV (max) offset, 25,000 gain
- Fan-out of 10 with DTL or TTL
- Added logic or strobe capability

- Useful as a relay or lamp driver
- Plug-in replacement for the LM710C.

The device has short-circuit protection which limits the inrush current when it is used to drive incandescent lamps, in addition to preventing damage from accidental shorts. The speed is equivalent to that of an LM710C. However, it is even faster where buffers and additional logic circuitry can be eliminated by the increased flexibility of the LM306. It can also be operated from any negative supply voltage between –3V and –12V with little effect on performance. The LM306 is identical to the LM106, except that it is specified over a 0°C to 70°C temperature range.

schematic and connection diagrams







Note Pin 4 connected to case


typical applications

Level Detector and Lamp Driver





Adjustable Threshold Line Receiver



Positive Supply Voltage	15V
Negative Supply Voltage	-15V
Output Voltage	24V
Output to Negative Supply Voltage	30V
Differential Input Voltage	±5V
Input Voltage	±7V
Power Dissipation (Note 1)	600 mW
Output Short Circuit Duration	10 sec
Operating Temperature Range	0°C to 70°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature (soldering, 60 sec)	300°C

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	Note 3		1.6	5.0	mV
Input Offset Current	Note 3		1.8	50	μΑ
Input Bias Current			16	25	μΑ
Voltage Gain			40		V/mV
Response Time	Note 4		40		ns
Saturation Voltage	$V_{IN} \le -7 \text{ mV}$, $I_{sink} = 100 \text{ mA}$		0.8	2.0	V
Output Leakage Current	$V_{IN} \ge 7 \text{ mV}, 8V \le V_{OUT} \le 24V$		0.02	2.0	μΑ

electrical characteristics

The following specifications apply for $0^{\circ} C \leq T_A \leq 70^{\circ} C$

Input Offset Voltage	Note 3			6.5	mV
Average Temperature Coefficient of Input Offset Voltage			5	20	μV/°C
Input Offset Current	Note 3, T _A = 0°C		2.4	7.5	μΑ
Average Temperature Coefficient of Input Offset Current	$25^{\circ}C \le T_{A} \le 70^{\circ}C$ $0^{\circ}C \le T_{A} \le 25^{\circ}C$		15 24	50 100	nA/°C nA/°C
Input Bias Current			25	40	μΑ
Input Voltage Range	-7V ≥ V ⁻ ≥ -12V	±5.0	,		V
Differential Input Voltage Range		±5.0			V
Saturation Voltage	$V_{IN} \le -8 \mathrm{mV}$, $I_{sink} = 50 \mathrm{mA}$			1.0	V
Saturation Voltage	$V_{IN} \leq -8 \mathrm{mV}$, $I_{sink} \leq 16 \mathrm{mA}$			0.4	V
Positive Output Level	$V_{IN} \ge 8 \text{ mV}$, $I_{OUT} = 400 \mu A$	2.5		5.5	V
Output Leakage Current	$V_{IN} \ge 8 \text{ mV}, 8V \le V_{OUT} \le 24V$			100	μΑ
Strobe Current	V _{strobe} = 0.4V		1.7	3.3	mA
Strobe ON Voltage		0.9	1.4		V
Strobe OFF Voltage	I _{sink} ≤ 16 mA		1.4	2.5	V
Positive Supply Current	V _{IN} = -8 mV		5.5	10	mA
Negative Supply Current			1.5	3.6	mA

Note 1: For operating at elevated temperatures, the device must be derated based on a 85° C maximum junction temperature and a thermal resistance of 45° C/W junction to case or 150° C/W junction to ambient

Note 2. These specifications apply for $-3V \ge V^- \ge -12V$, $V^+ = 12V$ and $T_A = 25^{\circ}C$ unless otherwise specified.

Note 3: The offset voltages and offset currents given are the maximum values required to drive the output down to 0.5V or up to 5 0V. Thus, these parameters actually define an error band and take into account the worst-case effects of voltage gain and input impedance

Note 4: The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.



LM111/LM211 voltage comparator

general description

The LM111 and LM211 are voltage comparators that have input currents nearly a thousand times lower than devices like the LM106 or LM710. They are also designed to operate over a wider range of supply voltages: from standard ±15V op amp supplies down to the single 5V supply used for IC logic. Their output is compatible with RTL, DTL and TTL as well as MOS circuits. Further, they can drive lamps or relays, switching voltages up to 50V at currents as high as 50 mA.

features

- Operates from single 5V supply
- Input current: 150 nA max, over temperature
- Offset current: 20 nA max, over temperature

- Differential input voltage range: ±30V
- Power consumption: 135 mW at ±15V

Both the inputs and the outputs of the LM111 or the LM211 can be isolated from system ground, and the output can drive loads referred to ground, the positive supply or the negative supply. Offset balancing and strobe capability are provided and outputs can be wire OR'ed. Although slower than the LM106 and LM710 (200 ns response time vs 40 ns) the devices are also much less prone to spurious oscillations. The LM111 has the same pin configuration as the LM106 and LM710.

The LM211 is identical to the LM111, except that its performance is specified over a -25°C to 85°C temperature range instead of -55°C to 125°C.

NC 5

NOTE Pin 6 connected to be

Schematic diagram and auxiliary circuits MALARCEGROBE MALARCE M

TOP VIEW

*Pin connections shown on schematic diagram and typical applications are for TO-5 package.

Total Supply Voltage (V _{8.4})	36V
Output to Negative Supply Voltage (V ₇₄)	50V
Ground to Negative Supply Voltage (V14)	30V
Differential Input Voltage	±30V
Input Voltage (Note 1)	±15V
Power Dissipation (Note 2)	500 mW
Output Short Circuit Duration	10 sec
Operating Temperature Range LM111	–55°C to 125°C
LM211	-25° C to 85° C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (soldering, 10 sec)	300°C

electrical characteristics (Note 3)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage (Note 4)	$T_A = 25^{\circ} C, R_S \le 50k$		0 7	3.0	mV
Input Offset Current (Note 4)	$T_A = 25^{\circ}C$		4 0	10	nA
Input Bias Current	T _A = 25°C		60	100	nA
Voltage Gain	$T_A = 25^{\circ}C$		200		V/mV
Response Time (Note 5)	$T_A = 25^{\circ}C$		200		ns
Saturation Voltage	$V_{IN} \le -5 \text{ mV}, I_{OUT} = 50 \text{ mA}$ $T_A = 25^{\circ}\text{C}$		0.75	1.5	V
Strobe On Current	$T_A = 25^{\circ}C$		3.0		mA
Output Leakage Current	$V_{IN} \ge 5 \text{ mV}, V_{OUT} = 35V$ $T_A = 25^{\circ}C$		0.2	10	nA
Input Offset Voltage (Note 4)	$R_S \leq 50k$			4.0	mV
Input Offset Current (Note 4)				20	nA
Input Bias Current				150	nA
Input Voltage Range			±14		V
Saturation Voltage	$V^{+} \ge 4.5V, V^{-} = 0$ $V_{IN} \le -6 \text{ mV}, I_{SINK} \le 8 \text{ mA}$		0 23	0.4	٧
Output Leakage Current	$V_{IN} \ge 5 \text{ mV}, V_{OUT} = 35V$		0 1	0.5	μΑ
Positive Supply Current	$T_A = 25^{\circ}C$		5.1	6.0	mA
Negative Supply Current	$T_A = 25^{\circ}C$		4.1	5.0	mA

Note 1. This rating applies for $\pm 15 \text{V}$ supplies. The positive input voltage limit is 30V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less

Note 2. The maximum junction temperature of the LM111 is 150°C , while that of the LM211 is 110°C For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of 150°C/W , junction to ambient, or 45°C/W , junction to case For the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with ten, 0 03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line package is 100°C/W , junction to ambient


Note 3. These specifications apply for $V_S = \pm 15V$ and $-55^{\circ}C \le T_A \le 125^{\circ}C$, unless otherwise stated With the LM211, however, all temperature specifications are limited to $-25^{\circ}C \le T_A \le 85^{\circ}C$. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5V supply up to $\pm 15V$ supplies

Note 4: The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1 mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance


Note 5: The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive

9


typical applications




10 Hz to 10 kHz Voltage Controlled Oscillator




Low Voltage Adjustable Reference Supply Zero Crossing Detector driving MOS logic







100 kHz Free Running Multivibrator



Zero Crossing Detector Driving MOS Switch




Detector for Magnetic Transducer




Comparator and Solenoid Driver


typical applications (con't)




Frequency Doubler




TTL Interface with High Level Logic




Precision Photodiode Comparator




Strobing off Both Input* and Output Stages



Digital Transmission Isolator





typical applications (con't) Negative Peak Dectector Crowbar Over-Voltage Protector Positive Peak Detector Driving Ground-Referred Load Using Clamp Diodes to Improve Response Relay Driver with Strobe **Switching Power Amplifier** Switching Power Amplifier



LM311 voltage comparator general description

The LM311 is a voltage comparator that has input currents more than a hundred times lower than devices like the LM306 or LM710C. It is also designed to operate over a wider range of supply voltages: from standard ±15V op amp supplies down to the single 5V supply used for IC logic. Its output is compatible with RTL, DTL and TTL as well as MOS circuits. Further, it can drive lamps or relays, switching voltages up to 40V at currents as high as 50 mA.

features

- Operates from single 5V supply
- Maximum input current: 250 nA


■ Maximum offset current: 50 nA


■ Differential input voltage range: ±30V

■ Power consumption: 135 mW at ±15V

Both the input and the output of the LM311 can be isolated from system ground, and the output can drive loads referred to ground, the positive supply or the negative supply. Offset balancing and strobe capability are provided and outputs can be wire OR'ed. Although slower than the LM306 and LM710C (200 ns response time vs 40 ns) the device is also much less prone to spurious oscillations. The LM311 has the same pin configuration as the LM306 and LM710C.


schematic diagram and auxiliary circuits







Increasing Input Stage Current*

connection diagrams *



*Pin connections shown on schematic diagram and typical applications are for TO-5 package.





9

36V Total Supply Voltage (V_{8.4}) Output to Negative Supply Voltage (V74) 40V Ground to Negative Supply Voltage (V14) 30V Differential Input Voltage ±30V ±15V Input Voltage (Note 1) Power Dissipation (Note 2) 500 mW 10 sec Output Short Circuit Duration 0° C to 70° C Operating Temperature Range -65°C to 150°C Storage Temperature Range Lead Temperature (soldering, 10 sec)

electrical characteristics (Note 3)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage (Note 4)	$T_A = 25^{\circ}C$, $R_S \leq 50K$		2.0	7.5	mV
Input Offset Current (Note 4)	T _A = 25°C		6.0	50	nA
Input Bias Current	T _A = 25°C		100	250	nΑ
Voltage Gain	T _A = 25°C		200		V/mV
Response Time (Note 5)	T _A = 25°C		200		ns
Saturation Voltage	$V_{IN} \le -10 \text{ mV}, I_{OUT} = 50 \text{ mA}$ $T_A = 25^{\circ}\text{C}$		0.75	1.5	V
Strobe On Current	T _A = 25°C		3.0		mA
Output Leakage Current	$V_{IN} \ge 10 \text{ mV}, V_{OUT} = 35V$ $T_A = 25^{\circ}C$		0.2	50	nA
Input Offset Voltage (Note 4)	$R_S \le 50K$		'	10	mV
Input Offset Current (Note 4)				70	nA
Input Bias Current				300	nΑ
Input Voltage Range			±14		V
Saturation Voltage	$V^{+} \ge 4.5V, V^{-} = 0$ $V_{1N} \le -10 \text{ mV}, I_{SINK} \le 8 \text{ mA}$		0 23	0.4	V
Positive Supply Current	T _A = 25°C		5.1	7 5	mA
Negative Supply Current	T _A = 25 C		4.1	5 0	mA

Note 1° This rating applies for $\pm 15 \text{V}$ supplies. The positive input voltage limit is 30V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less


Note 2. The maximum junction temperature of the LM311 is 85°C For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of 150°C/M , junction to case For the flat package, the derating is based on a thermal resistance of 185°C/M when mounted on a 1/16-inch-thick epoxy glass board with ten, 0.03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line package is 100°C/M , junction to ambient

Note 3: These specifications apply for V_S = $\pm 15V$ and $0^{\circ}C \le T_A \le 70^{\circ}C$, unless otherwise specified The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5V supply up to $\pm 15V$ supplies


Note 4: The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with 1 mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.

Note 5: The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive


typical applications




10 Hz to 10 kHz Voltage Controlled Oscillator




Low Voltage Adjustable Reference Supply




Zero Crossing Detector driving MOS logic




100 kHz Free Running Multivibrator



Zero Crossing Detector Driving MOS Switch




Detector for Magnetic Transducer




Comparator and Solenoid Driver


typical applications (con't)




Frequency Doubler




TTL Interface with High Level Logic




Precision Photodiode Comparator




Strobing off Both Input* and Output Stages



Digital Transmission Isolator




Precision Squarer




Crystal Oscillator


typical applications (con't)




Crowbar Over-Voltage Protector




Negative Peak Dectector




Positive Peak Detector




Driving Ground-Referred Load




Using Clamp Diodes to Improve Response



Relay Driver with Strobe



Switching Power Amplifier



Switching Power Amplifier



LM350,LM75450A dual peripheral drivers


general description

The LM350 and LM75450A are general purpose dual peripheral drivers. The design employs two standard TTL gates (NOR in LM350, NAND in LM75450A) and two totally uncommitted, high-voltage, high-current n-p-n transistors. These transistors are capable of sinking 300 mA and will withstand 30V in the OFF state. Inputs are fully DTL/TTL compatible. The LM75450A meets or exceeds the specifications for both the SN75450 and the SN75450A and is a pin-for-pin replacement.

features

- High speed
- High sink current 300 mA
- Separate gates and transistors
- Both transistors can sink 300 mA simultaneously
- Transistors withstand 30V collector to emitter in the OFF state
- Input clamp diodes

schematic and connection diagrams




Dual-In-Line Package
LM350


Vcc A2 X2 B2 C2 E2 SUB

14 13 12 11 10 9 8

S A1 X1 B1 C1 E1 6ND

Positive Logic: $\overline{A+S} = X$





Positive Logic: $\overline{A \cdot S} = X$

absolute maximum ratings (Note 1)

Supply Voltage V_{CC} Input Voltage V_{CC} -to-Substrate Voltage Emitter-Base Voltage 5 5V Continuous Collector Current 300 mA Continuous Total Power Dissipation (Note 3) 35V 800 mW Collector-to-Substrate Voltage Operating Free-Air Temperature Range 0°C to 70°C 35V Collector-Base Voltage Storage Temperature Range -65°C to 150°C Collector-Emitter Voltage (Note 2)

electrical characteristics

The following apply for $0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 70^{\circ}\text{C}$, $\text{V}_{\text{CC}} = 5\text{V} \pm 5\%$, for LM350 and LM75450A unless otherwise specified.

TTI GATES

PARAMETER	COMMENTS	LOGIC INPUT	LOGIC OUTPUT	SUPPLY VOLTAGE	MIN	TYP	MAX	UNIT
Logical "1" Input Voltage	Logic Output ≤ 0 4V	VIN	16 mA	4 75V	2			V
Logicai "0" Input Voltage	Logic Output ≥ 2 4V	VIN	-400 mA	4 75V			0 8	V
Logical "1" Output Voltage		08V	-400 mA	4 75V	24			V
Logical "0" Output Voltage		2V	16 mA	4 75V			0 4	V
Logical "1" Input Current	A Input	2 4V		5 25V			40	μΑ
	S Input	2 4V		5 25V			80	μΑ
	A Input	5 5 V		5 25V			1	mA
	S Input	5 5V		5 25V			2	mA
Logical "0" Input Current	A Input	0 4V		5 25V			-16	mA
(S Input	0 4V		5 25V			-32	mA
Output Short Circuit Current	Note 4	0V	0V	5 25V	-18		-55	mA
Supply Current								
Output Low LM350	Per Package	5V		5 25V		8	14	mA
LM75450A	Per Package	5V		5 25V		6	11	mA
Output High LM350	Per Package	ov		5 25V		4	7	mA
LM75450A	Per Package	ov		5 25V		2	4	mA
Input Diode Clamp Voltage	T _A = 25°C, V _{SUB} = 0V	-12 mA		5V			-15	٧

TRANSISTORS

PARAMETER	COMMENTS	BASE	EMITTER	COLLECTOR	MIN	TYP	MAX	UNIT
ВV _{сво}		0V		100 μΑ	35			V
BV _{CER}	$R_{BE} \le 500\Omega$		0V	100 μΑ	30			V
BV _{EBO}		0V	100 μΑ		5			V
V _{BE}		10 mA 30 mA	0V 0V	100 mA 300 mA		0 85 1 05	1 12	V V
V _{CE(sat)}		10 mA 30 mA	0V 0V	100 mA 300 mA		0 25 0 5	0 4 0 7	V V
h _{FE}	$V_{CE} = 3V$, $T_A = 0$ °C, Note 5 $V_{CE} = 3V$, $T_A = 0$ °C, Note 5 $V_{CE} = 3V$, $T_A = 25$ °C, Note 5 $V_{CE} = 3V$, $T_A = 25$ °C, Note 5	I _B	0V 0V 0V	100 mA 300 mA 100 mA 300 mA	20 25 25 30			

The following apply for $V_{CC} = 5V$, $T_A = 25^{\circ}C$

TTL GATES (Note 6)

PARAMETER	TYP	MAX
t _{pd1}	10 ns	22 ns
t _{pd0}	5 ns	15 ns

TRANSISTORS

PARAMETER	TYP	MAX
t _d	6 ns	15 ns
t _r	12 ns	20 ns
t _s	6 ns	15 ns
t _f	8 ns	15 ns

GATES AND TRANSISTORS (Note 7)

PARAMETER	TYP
t _{pd1}	14 ns
t _{pd0}	18 ns
t _r	5 ns
, t _f	10 ns

Note 1: All voltage values are with respect to ground terminal. Positive current is defined to be current into referenced pin.

Note 2: With base-emitter resistance $\leq 500\Omega$.

Note 3: The maximum junction temperature is 150°C. For operating at elevated temperatures the package must be derated based on a thermal resistance of 150°C/W θ JA.

Note 4: Only one output should be shorted at a time.

Note 5: These parameters are to be measured with less than 2% duty cycle.

Note 6: Delays measured with fanout of 10, 15 pF total load capacitance, measured from 1.5V input to 1.5V output.

Note 7: Delays measured with 50Ω load to 10V, 15 pF total load capacitance, measured from 1.5V input to 50% of output.



LM710 voltage comparator general description


The LM710 is a high-speed voltage comparator intended for use as an accurate, low-level digital level sensor or as a replacement for operational amplifiers in comparator applications where speed is of prime importance. The circuit has a differential input and a single-ended output, with saturated output levels compatible with practically all types of integrated logic.

The device is built on a single silicon chip which insures low offset and thermal drift. The use of a minimum number of stages along with minority-carrier lifetime control (gold doping) makes the circuit much faster than operational amplifiers in

saturating comparator applications. In fact, the low stray and wiring capacitances that can be realized with monolithic construction make the device difficult to duplicate with discrete components operating at equivalent power levels.

The LM710 is useful as a pulse height discriminator, a voltage comparator in high-speed A/D converters or a go, no-go detector in automatic test equipment. It also has applications in digital systems as an adjustable-threshold line receiver or an interface between logic types. In addition, the low cost of the unit suggests it for applications replacing relatively simple discrete component circuitry.

schematic* and connection diagrams



Metal Can Package

GROUND CONNECTION


INPUTS

O CONNECTION


V

typical applications*

Schmidt Trigger




Pulse Width Modulator




*Pin connections shown are for metal can.

Line Receiver With Increased Output Sink Current



Level Detector With Lamp Driver



Positive Supply Voltage 14.0V Negative Supply Voltage -7.0V 10 mA Peak Output Current Differential Input Voltage ±5.0V ±7.0V Input Voltage Power Dissipation TO-99 (Note 1) 300 mW 200 mW Flat Package (Note 2) -55°C to +125°C Operating Temperature Range -65°C to +150°C Storage Temperature Range Lead Temperature (Soldering, 60 sec) 300°C

electrical characteristics (Note 3)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Input Offset Voltage	$T_A = 25^{\circ}C, R_S \le 200\Omega$ $V_{CM} = 0V$		0 6	20	mV
Input Offset Current	T _A = 25°C, V _{OUT} = 1 4V		0 75	30	μΑ
Input Bias Current	T _A = 25°C		13	20	μΑ
Voltage Gain	T _A = 25°C	1250	1700		
Output Resistance	T _A = 25°C		200		Ω
Output Sink Current	T _A = 25°C	20	2.5		mA
	V _{OUT} = 0	ł			
Response Time	T _A = 25°C		40		ns
(Note 4)					
Input Offset Voltage	$R_S \leq 200\Omega$, $V_{CM} = 0V$			30	m√
Average Temperature	-55°C≤T _A ≤125°C				
Coefficient of Input	$R_{S} \leq 50\Omega$		30	10	μ∨
Offset Voltage					
Input Offset Current	T _A = 125°C		0 25	30	μΑ
	T _A = -55°C		18	70	μΑ
Average Temperature	25°C≤T _A ≤125°C		5 0	25	nA
Coefficient of Input	-55°C≤T _A ≤25°C		15	75	nA
Offset Current			27	45	
Input Bias Current	T _A = -55°C	l	2/	40	μΑ
Input Voltage Range	V = -7 0V	±5 0			V
Common Mode Rejection Ratio	$R_S \le 200\Omega$	80	100		dB
Differential Input Voltage Range		±5 0V			V
Voltage Gain		1000			
Positive Output Level	$V_{IN} \ge 5 \text{ mV},$ $0 \le I_{OUT} \le -5 \text{ mA}$	2 5	32	40	٧
Negative Output Level	$V_{iN} \leq -5 \text{ mV}$	-10	-0 5	0	v
Output Sink Current	T_A = 125°C, $V_{IN} \leq -5 \text{ mV}$	0.5	17		mA
	$V_{OUT} = 0$				
	$T_A = -55^{\circ}C$, $V_{1N} \leq -5 \text{ mV}$	10	2 3		m.A
	$V_{OUT} = 0$				m.A
Positive Supply Current	$V_{IN} \le -5 \text{ mV}$		5 2	90	
Negative Supply Current			4.6	70	mA
Power Consumption	$V_{IN} \leq -5 \text{ mV}$		90	150	mW
	I _{OUT} = 0				l

Note 1: Rating applies for case temperatures to +125°C, derate linearly at 5 6 mW/°C for ambient temperatures above +105°C

Note 2: Derate linearly at 4.4 mW/°C for ambient temperatures above +100°C

Note 3: These specifications apply for $V^+=12\,0V$, $V^-=-6.0V$, $-55^{\circ}C\leq T_A\leq +125^{\circ}C$ unless otherwise specified The input offset voltage and input offset current (see definitions) are specified for a logic threshold voltage of 1 8V at -55° C, 1 4V at $+25^{\circ}$ C, and 1 0V at $+125^{\circ}$ C

Note 4: The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive



LM710C voltage comparator general description

The LM710C is a high-speed voltage comparator intended for use as an accurate, low-level digital level sensor or as a replacement for operational amplifiers in comparator applications where speed is of prime importance. The circuit has a differential input and a single-ended output, with saturated output levels compatible with practically all types of integrated logic.


The device is built on a single silicon chip which insures low offset and thermal drift. The use of a minimum number of stages along with minoritycarrier lifetime control (gold doping) makes the circuit much faster than operational amplifiers in saturating comparator applications. In fact, the low stray and wiring capacitances that can be realized with monolithic construction make the device difficult to duplicate with discrete components operating at equivalent power levels.

The LM710C is useful as a pulse height discriminator, a voltage comparator in high-speed A/D converters or a go, no-go detector in automatic test equipment. It also has applications in digital systems as an adjustable-threshold line receiver or an interface between logic types. In addition, the low cost of the unit suggests it for applications replacing relatively simple discrete component circuitry.


The LM710C is the commercial/industrial version of the LM710. It is identical to the LM710 except that operation is specified over a 0°C to 70°C temperature range.

Metal Can Package


schematic and connection diagrams




Dual-In-Line Package



typical applications




Pulse Width Modulator



Increased Output Sink Current

Line Receiver With



Positive Supply Voltage 14.0V Negative Supply Voltage -7.0V Differential Input Voltage ±5.0V Input Voltage ±7.0V Power Dissipation (Note 1) 300 mW Output Short Circuit Duration 10 sec $0^{\circ}C$ to $70^{\circ}C$ Operating Temperature Range -65° C to $+150^{\circ}$ C Storage Temperature Range 300°C Lead Temperature (Soldering, 10 sec)

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNI
Input Offset Voltage	$T_A = 25^{\circ}C, R_S < 200\Omega$ $V_{OUT} = 1.4V$		16	5 0	mV
Input Offset Current	T _A = 25°C, V _{OUT} = 1 4V		18	5 0	μΑ
Input Bias Current	T _A = 25°C		16	25	μΑ
Voltage Gain	T _A = 25°C	1000	1500		
Output Resistance	T _A = 25°C		200		Ω
Output Sink Current	$T_A = 25^{\circ}C, \Delta V_{IN} \ge 5 \text{ mV}$ $V_{OUT} = 0$	17	2 5		mA
Response Time (Note 3)			40		ns
Input Offset Voltage	R _s ≤200Ω			65	mV
Average Temperature Coefficient of Input Offset Voltage	$0^{\circ}C \le T_{A} \le 70^{\circ}C$ $R_{S} \le 50\Omega$		5.0	20	μV/°
Input Offset Current				75	μΑ
Average Temperature Coefficient of Input Offset Current	25°C≤T _A ≤70°C 0°C≤T _A ≤25°C		15 24	50 100	nA/° nA/°
Common Mode Rejection Ratio	$R_S \leq 200\Omega$	70	98		
Input Bias Current	T _A = 0°C		25	40	μΑ
Input Voltage Range	V = -7 0V	±5 0			٧
Differential Input Voltage Range		±5 0			٧
Voltage Gain		800			
Positive Output Level	$V_{IN} \ge 5 \text{ mV},$ $0 \le I_{OUT} \le -5 \text{ mA}$	2 5	3 2	40	٧
Negative Output Level	$V_{IN} \le -10 \text{ mV}$	-10	- 0 5	0	٧
Output Sink Current	$V_{IN} \le -10 \text{ mV}, V_{OUT} = 0$	0 5			mA
Positive Supply Current	$V_{IN} \leq -10 \text{ mV}$		5 2	9	mA
Negative Supply Current			4 6	70	mA
Power Consumption				150	mW

Note 1 Ratings apply for ambient temperatures to 70°C Note 2 These specifications apply for V * = 12.0V, V $^-$ = 6.0V, 0°C \leq T $_A$ \leq 70°C and for a logic threshold voltage of 1 5V at 0°C, 1 4V at 25°C and 1 2V at 70°C unless otherwise

Note 3 The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.



LM711 dual comparator

general description


The LM711 contains two voltage comparators with separate differential inputs, a common output and provision for strobing each side independently. Similar to the LM710, the device features low offset and thermal drift, a large input voltage range, low power consumption, fast recovery from large overloads and compatibility with most integrated logic circuits.

With the addition of an external resistor network, the LM711 can be used as a sense amplifier for core memories. The input thresholding, combined with the high gain of the comparator, eliminates many of the inaccuracies encountered with con-

ventional sense amplifier designs. Further, it has the speed and accuracy needed for reliably detecting the outputs of cores as small as 20 mils.

The LM711 is also useful in other applications where a dual comparator with OR'ed outputs is required, such as a double-ended limit detector. By using common circuitry for both halves, the device can provide high speed with lower power dissipation than two single comparators. The LM711 is available in either an 10-lead low profile TO-5 header or a 1/4" by 1/4" metal flat package.

schematic and connection diagrams




GROUND OUTPUT STROBE 2 STROBE 1NPUTS - 0 5 6 NPUTS

Metal Can Package


NOTE Pin 5 connected to case

typical applications

Sense Amplifier With Supply Strobing for Reduced Power Consumption*



Double-Ended Limit Detector With Lamp Driver



Positive Supply Voltage +14 0V Negative Supply Voltage -7.0V Peak Output Current 25 mA Differential Input Voltage ±5.0V Input Voltage ±7 0V Strobe Voltage 0 to +6.0V Internal Power Dissipation (Note 1) 300 mW -55°C to 125°C Operating Temperature Range -65°C to 150°C Storage Temperature Range 300°C Lead Temperature (Soldering, 10 sec)

electrical characteristics (Note 2)

(These specifications apply for $T_A = 25^{\circ}C$, $V^+ = 12V$, $V^- = -6V$)

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input Offset Voltage	$R_S \leq 200\Omega$, $V_{CM} = 0$		10	3.5	mV
	$R_{S} \leq 200\Omega$	1	10	5.0	mV
Input Offset Current			05	10.0	μΑ
Input Bias Current			25	75	μΑ
Voltage Gain		750	1500	100	
Response Time (Note 2)			40		ns
Strobe Release Time			12		ns
Input Voltage Range	V = -7.0V	±5 0			V
Dıfferential Input Voltage Range		±5 0			V
Output Resistance			200		Ω
Positive Output Level	$V_{IN} \ge 10 \text{ mV}$		4.5	5.0	. v -
Loaded Positive Output Level	$V_{IN} \ge 10 \text{ mV}, I_{O} = -5 \text{ mA}$	2 5	3.5		V
Negative Output Level	$V_{IN} \leq -10 \text{ mV}$	-1.0	-0.5	0	V
Strobed Output Level	V _{STROBE} ≤ 0.3V	-10		0	V
Output Sink Current	$V_{IN} \leq -10 \text{ mV}, V_{OUT} \geq 0$	0.5	0 8		mA
Strobe Current	V _{STROBE} = 0		12	2.5	mA
Positive Supply Current	$V_{IN} \leq -10 \text{ mV}$		8 6		mA
Negative Supply Current			3 9		mA
Power Consumption			130	200	mW
The following specifications app	Ty for -55° C \leq T _A \leq 125 $^{\circ}$ C:			3	
Input Offset Voltage (Note 3)	$R_S \leq 200\Omega$, $V_{CM} = 0$			4.5	mV
	$R_{S} \leq 200\Omega$			6.0	mV
Input Offset Current (Note 3)				20	μΑ
Input Bias Current				150	μΑ
Average Temperature Coefficient of Input Offset Voltage			5.0		μV/°C
Voltage Gain		500	5.0		μν, Ο
V Ortuge Guill	L	1 300	L		

Note 1: Rating applies for case temperatures to $\pm 125^{\circ}$ C; derate linearly at 5.6 mW/°C for ambient temperatures above $\pm 105^{\circ}$ C.

Note 2: The input offset voltage and input offset current (see definitions) are specified for a logic threshold voltage of 1 8V at -55° C, 1.4V at $+25^{\circ}$ C, and 1.0V at $+125^{\circ}$ C.

Note 3: The response time specified is for a 100 mV input step with 5 mV overdrive (see definitions).



LM711C dual comparator


general description

The LM711C contains two voltage comparators with separate differential inputs, a common output and provision for strobing each side independently. Similar to the LM710C, the device features low offset and thermal drift, a large input voltage range, low power consumption, fast recovery from large overloads and compatibility with most integrated logic circuits.

With the addition of an external resistor network, the LM711C can be used as a sense amplifier for core memories. The input thresholding, combined with the high gain of the comparator, eliminates many of the inaccuracies encountered with con-

ventional sense amplifier designs. Further, it has the speed and accuracy needed for reliably detecting the outputs of cores as small as 20 mils.

The LM711C is also useful in other applications where a dual comparator with OR'ed outputs is required, such as a double-ended limit detector. By using common circuitry for both halves, the device can provide high speed with lower power dissipation than two single comparators. The LM711C is the commercial/industrial version of the LM711. It is identical to the LM711, except that operation is specified over a 0°C to 70°C temperature range.



Positive Supply Voltage +14.0V Negative Supply Voltage -7.0V Peak Output Current 25 mA Differential Input Voltage ±5.0V Input Voltage ±7.0V Strobe Voltage 0 to +6.0V Internal Power Dissipation (Note 1) 300 mW $0^{\circ}C$ to $70^{\circ}C$ Operating Temperature Range Storage Temperature Range -65°C to 150°C 300°C Lead Temperature (Soldering, 10 sec)

electrical characteristics (Note 1)

(These specifications apply for $T_A = 25^{\circ}C$, $V^+ = 12V$, $V^- = -6V$)

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input Offset Voltage	$R_S \leq 200\Omega$, $V_{CM} = 0$		1.0	5.0	mV
	$R_S \leq 200\Omega$		1.0	7.5	mV
Input Offset Current			0.5	15	μΑ
Input Bias Current			25	100	μΑ
Voltage Gain		700	1500		
Response Time (Note 2)			40		ns
Strobe Release Time			12		ns
Input Voltage Range	V=-7.0V	±5 0			V
Differential Input Voltage Range		±5 0			V
Output Resistance			200		Ω
Positive Output Level	$V_{IN} \ge 10 \text{ mV}$		4.5	5.0	V
Loaded Positive Output Level	$V_{IN} \ge 10 \text{ mV}$, $I_O = -5 \text{ mA}$	2.5	3.5		V
Negative Output Level	$V_{IN} \leq -10 \text{ mV}$	-1.0	-0.5	0	V
Strobed Output Level	$V_{STROBE} \leq 0.3V$	-10		0	V
Output Sink Current	$V_{IN} \le -10 \text{ mV}, V_{OUT} \ge 0$	0.5	0.8		mA
Strobe Current	V _{STROBE} = 0		1.2	2.5	mA
Positive Supply Current	$V_{IN} \leq -10 \text{ mV}$		8.6		mA
Negative Supply Current			3.9		mA
Power Consumption			130	230	mW
The following specifications appl	y for 0°C ≤ T _A ≤ 70°C:				
Input Offset Voltage (Note 3)	$R_S \leq 200\Omega$, $V_{CM} = 0$			6.0	mV
	$R_{S} \leq 200\Omega$			10	mV
Input Offset Current (Note 3)		1		25	μΑ
Input Bias Current				150	μΑ
Average Temperature Coefficient of input Offset Voltage			5.0		μV/°C
Voltage Gain		500			

Note 1: Ratings apply for ambient temperatures to 70°C

Note 2: These specifications apply for V⁺ = 12 0V, V⁻ = 6 0V, 0° C < T_{A} < 70° C and for a logic threshold voltage of 1 5V at 0° C, 1.4V at 25°C and 1 2V at 70° C unless otherwise specified

Note 3: The response time specified is for a 100 mV input step with 5 mV overdrive (see definitions).



LM1488 quad line driver


general description


The LM1488 is a quad line driver which converts standard DTL/TTL input logic levels through one stage of inversion to output levels which meet EIA Standard No. RS-232C and CCITT Recommendation V. 24.

features

- Current limited output
- $\pm\,10$ mA typ
- Power-off source impedance
- 300Ω min
- Simple slew rate control with external capacitorFlexible operating supply range
- Inputs are DTL/TTL compatible

schematic and connection diagrams





absolute maximum ratings (Note 1)

Supply Voltage V⁺ +15V ٧~ -15V $-15V \leq V_{\text{IN}} \leq 7.0V$ Input Voltage (V_{IN}) Output Voltage Power Derating (Note 2) (Package Limitation, J Package) 1000 mW Derating above $T_A = +25^{\circ}C (1/\theta_{JA})$ $6.7 \text{ mW/}^{\circ}\text{C}$ 0°C to +75°C Operating Temperature Range -65° C to $+175^{\circ}$ C Storage Temperature Range Lead Temperature (Soldering, 10 sec) 300°C

electrical characteristics (Note 3)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNIT	
Logic "0" Input Current	V _{IN} = 0V			-1 0	-1.3	mA	
Logic "1" Input Current	V _{IN} = +5 0V			.005	10.0	μΑ	
High Level	$R_L = 3.0 k\Omega$	$\begin{cases} V^{+} = 9.0V \\ V^{-} = -9.0V \end{cases}$	6.0	7 0		v	
Output Voltage	$V_{IN} = 0.8V$	V ⁺ = 13.2V V ⁻ = -13.2V	9.0	10 5		v	
Low Level	$R_L = 3.0k\Omega$ $V_{IN} = 1.9V$	$V^{+} = 9.0V$ $V^{-} = -9.0V$	-6.0	-6.8		v	
Output Voltage		$V^{+} = 13.2V$ $V^{-} = -13.2V$	-9.0	-10 5		V	
High Level Output Short-Circuit Current	$V_{OUT} = 0V$ $V_{IN} = 0.8V$		-6 0	-10 0	-12 0	m <i>P</i>	
Low Level Output Short-Circuit Current	$V_{OUT} = 0V$ $V_{IN} = 19V$		60	10 0	12.0	m <i>P</i>	
Output Resistance	$V^{+} = V^{-} = 0V$ $V_{OUT} = \pm 2V$		300			Ω	
Positive Supply	V _{IN} = 1 9V	$\begin{cases} V^{+} = 9.0V, V^{-} = -9.0V \\ V^{+} = 12V, V^{-} = -12V \\ V^{+} = 15V, V^{-} = -15V \end{cases}$		15 0 19 0 25.0	20 0 25.0 34.0	m A m A m A	
Current (Output Open)	V _{IN} = 0.8V	$\begin{cases} V^{+} = 9.0V, V^{-} = -9.0V \\ V^{+} = 12V, V^{-} = -12V \\ V^{+} = 15V, V^{-} = -15V \end{cases}$		4 5 5.5 8.0	6.0 7.0 12.0	mA mA mA	
Negative Supply Current (Output Open)	V _{IN} = 1.9V	$\begin{cases} V^{+} = 9 \text{ OV}, V^{-} = -9 \text{ OV} \\ V^{+} = 12 \text{V}, V^{-} = -12 \text{V} \\ V^{+} = 15 \text{V}, V^{-} = -15 \text{V} \end{cases}$		-13.0 -18 0 -25.0	-17 0 -23 0 -34 0	mA mA mA	
	V _{IN} = 0.8V	$\begin{cases} V^{+} = 9 \text{ OV}, V^{-} = -9 \text{ OV} \\ V^{+} = 12V, V^{-} = -12V \\ V^{+} = 15V, V^{-} = -15V \end{cases}$		001 001 01	-1.0 -1.0 -2.5	mA mA mA	
Power Dissipation	V ⁺ = 9.0V, V ⁻ V ⁺ = 12V, V ⁻			252 444	333 576	mV mV	
Propagation Delay to "1" (t _{pd1})	$R_L = 3.0 \text{ k}\Omega$	C _L = 15 pF, T _A = 25°C		230	300	ns	
Propagation Delay to "0" (t _{pd0})	R_L = 3.0 k Ω	C _L = 15 pF, T _A = 25°C		70	175	ns	
Rise Time (t _r)	R_L = 3.0 k Ω	C _L = 15 pF, T _A = 25°C		75	100	ns	
Fall Time (t _f)	$R_L = 3.0 \text{ k}\Omega$	C _L = 15 pF, T _A = 25°C		40	75	ns	

Note 1: Voltage values shown are with respect to network ground terminal. Positive current is defined as current into the referenced pin.

Note 2: The maximum junction temperature of the LM1488 is 150°C. For operating at elevated temperatures the cavity Dual-In-Line Package (J) must be derated based on a thermal resistance of 85°C/W, junction to ambient.

Note 3: These specifications apply for $V^{\dagger}=+9.0V\pm1\%$, $V^{-}=-9.0V\pm1\%$, $T_{A}=0^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ unless otherwise noted. All typicals are for $V^{\dagger}=9.0V$, $V^{-}=-9.0V$, and $T_{A}=25^{\circ}\text{C}$.

applications

By connecting a capacitor to each driver output the slew rate can be controlled utilizing the output current limiting characteristics of the LM1488. For a set slew rate the appropriate capacitor value may be calculated using the following relationship


$$C = I_{SC} (\triangle T / \triangle V)$$

where C is the required capacitor, I_{SC} is the short circuit current value, and $\Delta V/\Delta T$ is the slew rate.

RS232C specifies that the output slew rate must not exceed 30V per microsecond. Using the worst case output short circuit current of 12 mA in the above equation, calculations result in a required capacitor of 400 pF connected to each output.

typical applications

RS232C Data Transmission




*OPTIONAL FOR NOISE FILTERING


DTL/TTL-to-MOS Translator

DTL/TTL DTL/TTL 1/4 LM1488 1K 10K -12V -12V

DTL/TTL-to-HTL Translator



DTL/TTL-to-RTL Translator





LM1489/LM1489A quad line receiver


general description

The LM1489/LM1489A are quad line receivers designed to interface data terminal equipment with data communications equipment. They are constructed on a single monolithic silicon chip. These devices satisfy the specifications of EIA standard No. RS232C. The LM1489/LM1489A meet and exceed the specifications of MC1489/MC1489A and are pin-for-pin replacements. The LM1489/LM1489A are available in 14 lead ceramic dual-in-line package.


features

- Four totally separate receivers per package
- Programmable threshold
- Built-in input threshold hysteresis
- "Fail safe" operating mode
- Inputs withstand ±30V


schematic and connection diagrams




Dual-In-Line Package



typical applications



RS232C Data Transmission



MOS to T²L/DTL Translator

absolute maximum ratings (Note 1)

The following apply for $T_A = 25^{\circ}C$ unless otherwise specified.

 Power Supply Voltage
 10V

 Input Voltage Range
 ±30V

 Output Load Current
 20 mA

 Power Dissipation (Note 2)
 1W

 Operating Temperature Range
 0°C to +75°C

 Storage Temperature Range
 -65°C to +175°C

electrical characteristics (Note 3)

LM1489/LM1489A The following apply for V_{CC} = 5 0V \pm 1%, 0°C \leq T $_{A}$ \leq +75°C unless otherwise specified

DADAMETED	COMPLETIONS	LM1489			LM1489A			
PARAMETER	CONDITIONS	MIN	IN TYP MAX		MIN TYP MAX		UNITS	
Input High Threshold Voltage	$T_A = 25^{\circ}C$, $V_{OUT} \le 0.45V$, $I_{OUT} = 10 \text{ mA}$	10		15	1 75		2 25	٧
Input Low Threshold Voltage	$T_A = 25^{\circ}C, V_{OUT} \ge 2.5V, I_{OUT} = -0.5 \text{ mA}$	0 75		1 25	0 75	ĺ	1 25	v
Input Current	V _{IN} = +25V	+36	+56	+8 3	+3 6	+5 6	+83	mA
	V _{IN} = -25V	-36	-56	-8 3	-3 6	-56	-83	mA
	V _{IN} = +3V	+0 43	+0 53		+0.43	+0 53		mA
	V _{IN} = -3V	-0 43	-0 53		-0 43	-0 53		mA
Output High Voltage	V _{IN} = 0 75V, I _{OUT} = -0 5 mA	26	38	50	26	38	50	٧
	Input = Open, I _{OUT} = -0 5 mA	26	38	50	26	38	50	٧
Output Low Voltage	V _{IN} = 3 0V, I _{OUT} = 10 mA	}	0 33	0 45		0 33	0 45	٧
Output Short Circuit Current	V _{IN} = 0 75V		30			30		mA
Supply Current	V _{IN} = 5 0V		14	26		14	26	mA
Power Dissipation	V _{IN} = 5 0V		70	130		70	130	mW
LM1489/LM1489A. The follow	ving apply for V_{CC} = 5 0V \pm 1%, T_A = 25°C						,	
Input to Output "High" Propagation Delay (tpd1)	R _L = 3 9k (Figure 1) (AC Test Circuit)		28	85		28	85	ns
Input to Output "Low" Propagation Delay (tpd0)	$R_L = 390\Omega$ (Figure 1) (AC Test Circuit)		20	50		20	50	ns
Output Rise Time	R _L = 3 9k (Figure 1) (AC Test Circuit)		110	175		110	175	ns
Output Fall Time	R _L = 390Ω (Figure 1) (AC Test Circuit)		9	20		9	20	ns

Note 1: Voltage values shown are with respect to network ground terminal. Positive current is defined as current into the referenced pin.

Note 2: For operation at elevated temperatures, the device must be derated based on a 125° C maximum junction temperature and a thermal resistance of 85° C/W junction to case

Note 3: These specifications apply for response control pin = open.



LM1514/LM1414 dual differential voltage comparator

general description

The LM1514/LM1414 is a dual differential voltage comparator intended for applications requiring high accuracy and fast response times. The device is constructed on a single monolithic silicon chip.


The LM1514/LM1414 is useful as a variable threshold Schmitt trigger, a pulse height discriminator, a voltage comparator in high-speed A-D converters, a memory sense amplifier or a high noise immunity line receiver. The output of the comparator is compatible with all integrated logic forms. The LM1514/LM1414 meet or exceed the specifications for the MC1514/MC1414 and are pin-for-pin replacements. The LM1514 is available in the ceramic

dual-in-line package. The LM1414 is available in either the ceramic or molded dual-in-line package.


features

- Two totally separate comparators per package
- Independent strobe capability
- High speed 30 ns typ
- Low input offset voltage and current
- High output sink current over temperature
- Output compatible with TTL/DTL logic
- Molded or ceramic dual-in-line package

schematic and connection diagram



Dual-In-Line Package



9

absolute maximum ratings (Note 1)

600 mW Positive supply voltage +14 0V Power dissipation (Note 2) -7 OV LM1514 -55°C to +125°C Negative supply voltage Operating temperature Range 10 mA LM1414 0°C to +70°C Peak output current Differential input voltage ±5.0V Storage temperature range -65°C to +150°C 300°C ±7 0V Lead temperature (Soldering, 10 sec) Input voltage

electrical characteristics for $T_A = 25^{\circ}C$, $V^+ = +12V$, $V^- = -6V$, unless otherwise specified

PARAMETER	CONDITIONS		LM1514			LM1414		UNITS
PANAMEIEN	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONTIS
nput Offset Voltage	$R_{S} \le 200\Omega$, $V_{CM} = 0V$, $V_{OUT} = 1.4V$		06	2.0		10	50	mV
nput Offset Current	V _{CM} = 0V, V _{OUT} = 1 4V		0.8	30		12	50	μΑ
nput Bias Current				20			25	μΑ
Voltage Gain		1250	i		1000			
Output Resistance			200			200		Ω
Differential Input Voltage Range		±5 0			±5.0			V
Input Voltage Range	V = -7.0V	±5 0			±5.0			V
Common Mode Rejection Ratio	$R_S \le 200\Omega$, $V^- = -7.0V$	80	100		70	100		dB
Positive Output Voltage	$V_{IN} \ge 7.0 \text{ mV}, 0 \le I_{OUT} \le -5.0 \text{ mA}$	25	32	40	25	32	40	V
Negative Output Voltage	V _{IN} ≤ -7 0 mV	-10	-0 5	0	-10	-05	0	v
Strobed Output Voltage	V _{STROBE} ≤ 0 3V	~10	-05	0	-10	-05	0	V
Strobe "0" Current	V _{STROBE} = 100 mV		-12	-2 5		-12	-2 5	mA
Positive Supply Current	$V_{IN} \leq -7 \text{ mV}$			18		1	18	mA
Negative Supply Current	$V_{iN} \leq -7 \text{ mV}$			-14			-14	mA
Power Consumption			180	300		180	300	mW
Response Time	(Note 3)		30	l		30		ns
LM1514/LM1414. The following	apply for $T_L \le T_A \le T_H$ (Note 4) unless of	herwise spe	cified					
Input Offset Voltage	$R_S \le 200\Omega$, $V_{OUT} = 1.8V$ for $T_A = T_L$			30			6 5	mV
	$V_{CM} = 0V$, $V_{OUT} = 1 0V$ for $T_A = T_H$			30		1	65	m∨
Input Bias Current				45			40	μΑ
Temperature Coefficient of Input Offset Voltage			30			50		μV/°C
Input Offset Current	V _{CM} = 0V, V _{OUT} = 1.8V, T _A = T _L			70			7.5	μΑ
	$V_{CM} = 0V, V_{OUT} = 1.0V, T_{A} = T_{H}$!		3.0	1	l	7.5	μΑ
Voltage Gain		1000	·		800			

Note 1: Voltage values are with respect to network ground terminal. Positive current is defined as current into the referenced pin. Note 2: LM1514 ceramic package: The maximum junction temperature is +150°C, for operating at elevated temperatures, devices must be derated linearly at 12.5 mW/°C LM1414 ceramic package. The maximum junction temperature is +95°C for operating at elevated temperatures, devices must be derated linearly at 12.5 mW/°C LM1414 molded package. The maximum

junction temperature is +115°C, for operating at elevated temperatures, devices must be derated linearly at 6.7 mW/°C.

Note 3. The response time specified (see Definitions) for a 100 mV input step with 5 mV overdrive.

Note 4: For LM1514, T_L = -55°C, T_H = +125°C For LM1414, T_L = 0°C, T_H = +70°C



LM5520/LM7520 series dual core memory sense amplifiers general description

The devices in this series of dual core sense amplifiers convert bipolar millivolt-level memory sense signals to saturated logic levels. The design employs a common reference input which allows the input threshold voltage level of both amplifiers to be adjusted. Separate strobe inputs provide time discrimination for each channel. Logic inputs and outputs are DTL/TTL compatible. All devices of the series have identical preamplifier configurations, while various logic connections are provided to suit the specific application.

The LM5520/LM7520 has output latch capability and provides sense, strobe, and memory function for two sense lines. The LM5522/LM7522 contains a single open collector output which may be used to expand the number of inputs of the LM5520/LM7520, or to drive an external Memory Data Register (MDR). Intended for small memories, the two channels of the LM5524/LM7524 are independent with two separate outputs. The LM5534/LM7534 is similar to the LM5524/ LM7524 but has uncommitted, wire-ORable outputs. The LM5528/LM7528 has the same logic configuration of the LM5524/LM7524 and in addition provides separate low impedance Test Points at each preamplifier output. A similar device having uncommitted, wire-ORable outputs is the LM5538/LM7538.

features

- High speed
- Guaranteed narrow threshold uncertainty over temperature.

- Adjustable input threshold voltage
- Fast overload recovery times
- Two amplifiers per package
- Molded or cavity dual-in-line package
- Six logic configurations

The part number ending with an even number (e.g., LM5520) designates a tighter guaranteed input threshold uncertainty than the subsequent odd number ending (e.g., LM5521). The remaining specifications for the two are identical. All devices meet or exceed the specifications for the corresponding device (where applicable) in the SN5520/SN7520 series and are pin-for-pin replacements.

absolute maximum ratings

 Supply Voltage
 ±7V

 Differential or Reference Input
 5V

 Voltage
 ±5V

 Logic Input Voltage
 +5.5V


Operating Temperature Range

LM55XX -55°C to +125°C LM75XX 0°C to +70°C

Storage Temperature Range

-65°C to +150°C

typical application



9

LM5520/LM7520 and LM5521/LM7521 electrical characteristics

LM5520/LM5521: The following apply for $-55^{\circ}C < T_{\Delta} < 125^{\circ}C$ (Note 1)

LM5520/LM5521		10110	willig ap	PIY IC	, 55	<u> </u>		C (NOTE				
							TE	ST CONDI	TIONS (EA	CH AMPLIFIE	ER)	
PARAMETER	MIN	ТҮР	MAX	UNIT	DIFF INPUT	REF. INPUT	STROBE INPUT	GATE Q INPUT	GATE Q INPUT	LOGIC OUTPUT (NOTE 3)	SUPPLY VOLT	COMMENTS
Differential Input Threshold Voltage (V _{TH}) (Note 2)	10(8) 35(33)	15 15 40 40	20(22) 45(47)	mV mV mV	±V _{TH} ±V _{TH} ±V _{TH} ±V _{TH}	15 mV 15 mV 40 mV 40 mV	+5V +5V +5V +5V	+5V +5V +5V +5V		+16 mA(Q) -400 μA(Q) +16 mA(Q) -400 μA(Q)	±5V ±5V ±5V ±5V	Logic Output <0 4V Logic Output >2 4V Logic Output <0 4V Logic Output >2 4V
Differential & Reference Input Bias Current		30	100	μΑ	0V	0٧	+5 25V	+5 25V	+5 25V		±5 25∨	
LM7520/LM752	1: The	follo	wing apı	ply fo	r 0°C	≤T _A ≤	≤ 70°C					
Differential Input Threshold Voltage (V _{TH}) (Note 4)	11(8) 36(33)	15 15 40 40	19(22) 44(47)	mV mV mV	±V _{TH} ±V _{TH} ±V _{TH} ±V _{TH}	15 mV 15 mV 40 mV 40 mV	+5V +5V +5V +5V	+5V +5V +5V +5V	,	+16 mA(Q) -400 μA(Q) +16 mA(Q) -400 μA(Q)	±5V ±5V ±5V ±5V	Logic Output <0 4V Logic Output >2 4V Logic Output <0 4V Logic Output >2 4V
Differential & Reference Input Bias Current		30	75	μА	0V	ov	+5 25V	+5 25∨	+5 25∨		±5 25∨	
LM5520/LM552 LM7520/LM752 Differential Input Offset Current	1: The	follov 0 5	ving app	ly fo	r 0°C ≤	$\leq T_A \leq$	70°C	+5 25V	+5 25V		±5 25V	
Logic "1" Input Voltage (Strobes) (Gate Q) (Gate Q)	2 2 2			> > >	40 mV 40 mV 40 mV	20 mV 20 mV 20 mV	+2V 0V 0V	+4 75V +2V 0V	+2V	-400 µA(Q) +16 mA(Q) +16 mA(Q)	±5V ±5V ±5V	Logic Output >2 4V Logic Output <0 4V Logic Output <0 4V
Logic "O" Input Voltage (Strobes) (Gate Q) (Gate Q)			0 8 0 8 0 8	> > >	40 mV 40 mV 40 mV	20 mV 20 mV 20 mV	+0 8V 0V 0V	+4 75V +0 8V 0V	+0 8V	+16 mA(Q) -400 μA(Q) -400 μA(Q)	±5V ±5V ±5V	Logic Output <0 4V Logic Output >2 4V Logic Output >2 4V
Logic "0" Input Current Logic "1" Input Current (Strobe & Gate Q) (Gate Q)		-1 5 02 5 02	-1.6 40 1 40 1	mA μA mA μA mA	40 mV 0V 0V 40 mV 40 mV	20 mV 20 mV 20 mV 20 mV 20 mV	+0 4V +2 4V +5 25V +5 25V +5 25V	+0 4V +5 25V +5 25V +2 4V +5 25V	+0 4V +2 4V +5 25V		±5 25V ±5 25V ±5 25V ±5 25V ±5 25V	Each Input Each Input Each Input
Logic "1" Output Voltage (Strobe) (Gate Q) (Gate Q)	2 4 2 4 2 4	39 39 39		> > >	40 mV 40 mV 40 mV	20 mV 20 mV 20 mV	+2 0V 0V +4 75V	+5 25V +0 8V 0V	+0 8V	-400 μA(Q) -400 μA(Q) -400 μA(Q)	±4 75V ±4 75V ±4 75V	
Logic "O" Output Voltage (Strobe) (Gate Q) (Gate Q)		0 25 0 25 0 25	0 40 0 40 0 40	> > >	40 mV 0V 0V	20 mV 20 mV 20 mV	+0 8V 0V 0V	+4 75V +2V 0V	+2V	+16 mA(Q) +16 mA(Q) +16 mA(Q)	±4 75V ±4 75V ±4 75V	
Q Output Short Circuit Current	-3	-4	-5	mA	0∨	20 mV	ov	0V		0 V(Q)	±5 25V	
Q Output Short Circuit Current	-2 1	-28	-3 5	mA	0∨	20 mV	0V	ov	ov	0 V(Q)	±5 25V	
V+ Supply Current		21	35	mA	0٧	20 mV	ov	0V	0V		±5 25V	

Note 1 For $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ operation, electrical characteristics for LM5520 and LM5521 are guaranteed the same as LM7520 and LM7521, respectively

0٧

20 mV

0٧

0V

0V

±5 25V

Note 2: Limits in parentheses pertain to LM5521, other limits pertain to LM5520

Note 3 $\, \, {\bf Q} \,$ or $\, \overline{{\bf Q}} \,$ in parentheses indicate $\, {\bf Q} \,$ or $\, \overline{{\bf Q}} \,$ logic output, respectively

-13

Note 4: Limits in parentheses pertain to LM7521, other limits pertain to LM7520 Note 5 Positive current is defined as current into the referenced pin

Note 6 Pin 1 to have ≥100 pF capacitor connected to ground

V- Supply Current

LM5520/LM7520 and LM5521/LM7521


electrical characteristics

LM5520/LM5521 and LM7520/LM7521: The following apply for $T_A = 25^{\circ}C$, $V^+ = 5V$, $V^- = -5V$

		1		i	TEST CONDITIONS				
PARAMETER	MIN	ТҮР	MAX	UNIT	DIFF	REF INPUT	STROBE AND GATE INPUTS	Q LOGIC OUTPUT	AC TEST CIRCUIT
AC Common Mode Input Firing Voltage		±2 5		v	PULSE	20 mV	+5V	SCOPE	
Propagation Delays									
Differential Input to Logical "1" Q Output		20	40	ns		20 mV			1
Differential Input to Logical "O" Q Output		28		ns		20 mV			1
Differential Input to Logical "1" Q Output		36		ns		20 mV			1
Differential Input to Logical "0" Q Output		28	55	ns		20 mV			1
Strobe Input to Logical "1" Q Output		10	30	ns		20 mV			1
Strobe Input to Logical "0" Q Output		20		ns		20 mV			1
Strobe Input to Logical "1" Q Output		33		ns		20 mV			1
Strobe Input to Logical "0" Q Output		16	55	ns		20 mV			1
Gate Q Input to Logical "1" Q Output		12	20	ns		20 mV			2
Gate Q Input to Logical "0" Q Output		6		ns		20 mV			2
Gate Q Input to Logical "1" Q Output		17		ns		20 mV			2
Gate Q Input to Logical "0" \overline{Q} Output		19	30	ns		20 mV			2
Gate $\overline{\mathbf{Q}}$ Input to Logical "1" $\overline{\mathbf{Q}}$ Output		12		ns		20 mV			2
Gate $\overline{\Omega}$ Input to Logical "0" $\overline{\Omega}$ Output		6	20	ns		20 mV			2
Diff Input Overload Recovery Time		10		ns					
Common Mode Input Overload Recovery Time		5		ns ,					
Min Cycle Time		200		ns					

LM5520/LM7520 and LM5521/LM7521

schematic diagram



connection diagram

Dual-In-Line Package V STROBE CATE OUTPUT OUTPUT STROBE GATE OUTPUT STROBE GATE OUTPUT STROBE GATE OUTPUT STROBE GATE OUTPUT STROBE OND OUTPUT STROBE OND OUTPUT STROBE OUTPUT S

LM5522/LM7522 and LM5523/LM7523 electrical characteristics

LM5522/LM5523: The following apply for $-55^{\circ}\mathrm{C} \le T_{A} \le 125^{\circ}\mathrm{C}$ (Note 1)

							TEST CO	ONDITION	IS (EACH A	MPLIFIER	1)
PARAMETER	MIN	ТҮР	MAX	UNIT	DIFF INPUT	RÉF INPUT	STROBE INPUT	GATE INPUT	LOGIC OUTPUT	SUPPLY VOLT	COMMENTS
Differential Input Threshold Voltage (V _{TH}) (Note 2)	10(8) 35(33)	15 15 40 40	20(22) 45(47)	E > E > E >	±V _{TH} ±V _{TH} ±V _{TH} ±V _{TH}	15 mV 15 mV 40 mV 40 mV	+5V +5V +5V +5V	+5V +5V +5V +5V	-400 μA +16 mA -400 μA +16 mA	±5V ±5V ±5V ±5V	Logic Output >2 4V Logic Output <0 4V Logic Output >2 4V Logic Output >2 4V Logic Output <0.4V
Differential & Reference Input Bias Current		30	100	μΑ	0V	0V	+5 25V	+5 25V		±5 25V	Logic Gatpat (G.17)
_M7522/LM7523: The	follo	wing a	pply fo	or 0°C	$\leq T_A$	≤ 70°	,c			L	
Differential Input	11(8)	15		mV	±V _{TH}	15 mV	+5V	+5V	-400 µA	±5V	Logic Oútput >2 4V
Threshold Voltage	36(33)	15 40	19(22)	mV mV	±V _{TH}	15 mV 40 mV	+5V +5V	+5V +5V	+16 mA -400 μA	±5V ±5V	Logic Output <0 4V Logic Output >2 4V
(V _{TH}) (Note 3)	30(33)	40	44(47)	mV	±V _{TH}	40 mV	+5V	+5V	+16 mA	±5∨	Logic Output <0 4V
Differential & Reference Input Bias Current		30	75	μА	0٧	0V	+5 25∨	+5 25V		±5 25V	
_M5522/LM5523: The	follo	wing a	pply fo	or –55	s°c≤	T _A < '	125°C				
_M7522/LM7523: The											
Diff Input Offset Current		0.5	<u> </u>	μА	0V	ov	+5 25V	+5 25V		±5 25V	
Logic "1" Input Voltage						1			1		
(Strobes) (Gate)	2 2			V V	40 mV 40 mV	20 mV 20 mV	+2V 0V	+4 75V +2V	+16 mA -400 μA	±5V ±5V	Logic Output <0 4V Logic Output >2 4V
Logic "0" Input Voltage					701117	201117	"		-400 μΑ	-3,	Logic Output /2 4V
(Strobes)			08	v	40 mV	20 mV	+0 8V	+4 75V	-400 μA	±5V	Logic Output >2 4V
(Gate)			0.8	V	40 mV	20 mV	0V	+0 8V	+16 mA	±5V	Logic Output <0 4V
Logic "0" Input Current		-1	-16	mA	40 mV	20 mV	+0 4V	+0 4V		±5 25V	Each Input
Logic "1" Input Current (Strobes)			40	μА	0∨	20 mV	+2 4V	+5 25V		±5 25∨	
10			1	mΑ	0V	20 mV	+5 25V	+5 25V		±5 25∨	
(Gate)			40 1	μA mA	40 mV 40 mV	20 mV 20 mV	+5 25V +5 25V	+2 4V +5 25V		±5 25V ±5 25V	
Logic "1" Output Voltage	2 4	39		v	40 mV	20 mV	+0 8V	+2V	-400 μA	±4 75∨	
Logic "O" Output Voltage											
(Strobes) (Gate)		0 25 0 25	0 40 0 40	v v	40 mV 40 mV	20 mV 20 mV	+2V 0V	+4.75V +0.8V	+16 mA +16 mA	±4 75∨ ±4 75∨	Tie Pins 10 and 12 Tie Pins 10 and 12
Output Short Circuit	-2 1	-28	-35	mA	40 mV	20 mV	ov	+5 25V	0V	±5 25V	Tie Pins 10 and 12
Current	-2 1										THE FIRS TO SAID 12
Output Leakage Current		0 01	250	μΑ	0V	20 mV	0∨	+2V	+5 25V	±4 75V	
V ⁺ Supply Current		23	36	mA	0V	20 mV	0V	0V		±5 25V	
V Supply Current	L	-13	-18	mA	0V	20 mV	0V	0V		±5 25V	
_M5522/LM5523 and L	.M752	2/LM	7523.	The	follow	ing app	oly for T	Γ _A = 2	5°C, V ⁺	= 5V, '	V ⁻ = -5V
AC Common Mode Input Firing Voltage		±2 5		٧	PULSE	20 mV	+5V	+5V	SCOPE		
Propagation Delays Differential Input to Logical "1" Output		26		ns		20 mV					AC Test Circuit
Differential Input to Logical "0" Output		21	45	ns		20 mV					AC Test Circuit
Strobe Input to Logical "1" Output		22		ns		20 mV					AC Test Circuit
Strobe Input to Logical "0" Output		12	40	ns		20 mV					AC Test Circuit
Gate Input to Logical "1" Output		4		ns		20 mV					AC Test Circuit
Gate Input to Logical "0" Output		15	25	ns		20 mV					AC Test Circuit
Differential Input Over load Recovery Time		10		ns							
Common Mode Input Overload Recovery		5	-	ns							
Time			l								l

Note 1: For $0^{\circ}\text{C} \le T_A \le 70^{\circ}\text{C}$ operation, electrical characteristics for LM5522 and LM5523 are guaranteed the same as LM7522 and LM7523, respectively

Note 2 Limits in parentheses pertain to LM5523, other limits pertain to LM5522


Note 3. Limits in parentheses pertain to LM7523, other limits pertain to LM7522

Note 4 Positive current is defined as current into the referenced pin

Note 5° Pin 1 to have ≥100 pF capacitor connected to ground

LM5522/LM7522 and LM5523/LM7523

schematic diagram



connection diagram

Dual-In-Line Package STROBE GATE GHO 2 OUTPUT STROBE R, GHO 1 115 15 14 113 12 11 10 9 CEXT DIFFERENTIAL INPUT A REFERENCE DIFFERENTIAL INPUT INPU

LM5524/LM7524 and LM5525/LM7525 electrical characteristics

LM5524/LM5525: The following apply for $-55^{\circ}C < T_A \le 125^{\circ}C$ (Note 1)

	1					TE	ST CONDIT	TIONS (EAC	H AMPLIF	IER)
PARAMETER	MIN	TYP	MAX	UNIT	DIFF.	REF INPUT	STROBE INPUT	LOGIC OUTPUT	SUPPLY VOLT.	COMMENTS
Differential Input	10(8)	15		mV	±V _{TH}	15 mV	+5V	+16 mA	±5V	Logic Output <0 4V
Threshold Voltage		15	20(22)	mV	±V _{TH}	15 mV	+5V	-400 μA	±5∨	Logic Output >2 4V
(V _{TH}) (Note 2)	35(33)		45(47)	mV	±V _{TH}	40 mV	+5V	+16 mA	±5V	Logic Output <0 4V
		40	45(47)	mV	±V _{TH}	40 mV	+5∨	-400 μA	±5V	Logic Output >2 4V
Differential & Reference Input Bias Current		30	100	μΑ	0٧	0V	+5 25V		±5 25V	
И7524/LM7525: The f	ollowi	ng app	oly for 0	°C ≤	$T_A \le 7$	o°C				
Differential Input	11(8)	15		mV	±V _{TH}	15 mV	+5V	+16 mA	±5V	Logic Output <0 4V
Threshold Voltage		15	19(22)	mV	±V _{TH}	15 mV	+5V	-400 μA	±5V	Logic Output >2 4V
(V _{TH}) (Note 3)	36(33)	40 40	44(47)	mV mV	±V _{TH}	40 mV 40 mV	+5V +5V	+16 mA -400 μA	±5V ±5V	Logic Output <0 4V Logic Output >2 4V
	1	40	44(47)	1110	±V _{TH}	40 111 0	75 V	-400 μΑ	150	Logic Output >2 4V
Differential & Reference Input Bias Current	<u></u>	30	75	μΑ	0V	0V	+5 25V		±5 25V	
5524/LM5525: The f 7524/LM7525: The f	ollowi						+5 25V		±5 25V	
	2	0.5		V	40 mV	20 mV	+2V	-400 μA	±5V	Logic Output >2 4V
Logic "1" Input Voltage	2			· ·	i	i	l		i	1
Logic "0" Input Voltage			08	٧	40 mV	20 mV	+0 8V	+16 mA	±5V	Logic Output <0 4V
Logic "0" Input Current		-1	-16	mA	40 mV	20 mV	+0 4V		±5 25V	
Logic "1" Input Current		5 0 02	40 1	μA mA	0V 0V	20 mV 20 mV	+2 4V +5 25V		±5 25V ±5 25V	
Logic "1" Output Voltage	2 4	39		v	40 mV	20 mV	+2 0V	-400 μA	±4 75V	
Logic "0" Output Voltage	e	0 25	0 40	v	40 mV	20 mV	+0 8V	+16 mA	±4 75V	
Output Short Circuit Current	-2 1	-28	-35	mA	40 mV	20 mV	+5 25V	0V	±5 25∨	
V ⁺ Supply Current		29	40	mΑ	ov	20 mV	0V		±5 25V	
V Supply Current		-13	-18	mΑ	ov	20 mV	0٧		±5 25V	
AC Common-Mode Input		LM75	525: Th	e follo	PULSE		or T _A = :	SCOPE	= 5V, \	√ = -5V
Propagation Delays	1									
Differential Input to Logical "1" Output		20	40	ns		20 mV				AC Test Circuit
Differential Input to Logical "O" Output		28		ns		20 mV				AC Test Circuit
Strobe Input to Logical "1" Output		10	30	ns		20 mV				AC Test Circuit
Strobe Input to Logical "0" Output		20		ns		20 mV				AC Test Circuit
Differential Input Over-		10		ns						
load Recovery Time	1	1	1							
load Recovery Time Common-Mode Input Overload Recovery Time		5		ns						

Note 1 $\,$ For $0^{\circ}C \le T_{\rm A} \le 70^{\circ}C$ operation, electrical characteristics for LM5524 and LM5525 are guaranteed the same as LM7524 and LM7525 respectively

Note 2 Limits in parentheses pertain to LM5525, other limits pertain to LM5524


Note 3. Limits in parentheses pertain to LM7525, other limits pertain to LM7524

Note 4 Positive current is defined as current into the referenced pin


Note 5: Pin 1 to have \geq 100 pF capacitor connected to ground

LM5524/LM7524 and LM5525/LM7525

schematic diagram



connection diagram



LM5528/LM5529 · The following apply for –55°C \leq $T_{A} \leq$ 125°C (Note 1)

							EST COND			rien,
PARAMETER	MIN	TYP	MAX	UNIT	DIFF. INPUT	REF INPUT	STROBE INPUT	LOGIC	SUPPLY VOLT	COMMENTS
Differential Input	10(8)	15	00/05	m۷	±V _{TH}	15 mV	+5V	+16 mA	±5V	Logic Output <0 4V
Threshold Voltage	35(33)	15 40	20(22)	mV mV	±V _{TH}	15 mV 40 mV	+5V +5V	-400 μA +16 mA	±5∨ ±5∨	Logic Output >2 4V Logic Output <0 4V
(V _{TH}) (Note 2)	35(33)	40	45(47)	mV	±V _{TH} ±V _{TH}	40 mV	+5V	-400 μA	±5V	Logic Output >2 4V
Differential & Reference Input Bias Current		30	100	μΑ	0V	0V	+5 25V		±5 25∨	2030000
	L	L							L	Learning of the second
_M7528/LM7529: Th	e follo	owing a	apply fo	or 0°C	\leq T _A	≤ 70°C	: 			
Differential Input	11(8)	15		mV	±V _{TH}	15 mV	+5V	+16 mA	±5V	Logic Output <0 4V
Threshold Voltage	36(33)	15 40	19(22)	mV	±V _{TH}	15 mV	. +5V	-400 μA	±5V ±5V	Logic Output >2 4V Logic Output <0 4V
(V _{TH}) (Note 3)	36(33)	40	44(47)	mV mV	±V _{TH} ±V _{TH}	40 mV	+5V +5V	+16 mA -400 µA	±5V	Logic Output <0 4V
Differential & Reference			,				•			
Input Bias Current		30	75	μΑ	0V	0V	+5 25V		±5 25∨	
_M5528/LM5529: Th _M7528/LM7529. Th										
Diff Input Offset Current		05		μΑ	0V	0V	+5 25V		±5 25V	
Logic "1" Input Voltage	2			v	40 mV	20 mV	+2V	-400 μA	±5V	Logic Output >2 4V
Logic "0" Input Voltage			0.8	v	40 mV	20 mV	+0.8∨	+16 mA	±5V	Logic Output <0 4V
Logic "O" Input Current		-1	-16	mA	40 mV	20 mV	+0 4V		±5 25∨	209.0 00.00
-					1	~				
Logic "1" Input Current		5 0 02	40 1	μA mA	0V 0V	20 mV 20 mV	+2 4V +5 25V		±5 25V ±5 25V	
Logic "1" Output Voltage	2 4	39		٧	40 mV	20 mV	+2 0V	-400 μA	±4 75V	
Logic "0" Output Voltage		0 25	0 40	v	40 mV	20 mV	+0 8∨	+16 mA	±4 75V	
Output Short Circuit Current	-2 1	-28	-3 5	mA	40 mV	20 mV	+5 25∨	0∨	±5 25∨	
V ⁺ Supply Current		29	40	mA	0∨	20 mV	0∨		±5 25∨	
V Supply Current		-13	-18	mA	ov	20 mV	ov		±5 25∨	
 _M5528/LM5529 and	LM75	I	I					= 25°C,	L	V, V ⁻ = -5V
AC Common Mode Input Firing Voltage		±2 5		v	PULSE	20 mV	+5V	SCOPE		
Propagation Delays										
									ĺ	
Differential Input to Logical "1" Output		20	40	ns		20 mV				AC Test Circuit
Differential Input to Logical "O" Output		28		ns		20 mV				AC Test Circuit
Strobe Input to Logical "1" Output		10	30	ns		20 mV				AC Test Circuit
Strobe Input to Logical "O" Output		20		ns		20 mV				AC Test Circuit
Differential Input Over- load Recovery Time		10		ns						
Common-Mode Input Overload Recovery		5		ns						
Time										
Min Cycle Time										

Note 1 For $0^{\circ}C \le T_{A} \le 70^{\circ}C$ operation, electrical characteristics for LM5528 and LM5529 are guaranteed the same as LM7528 and LM7529 respectively

Note 2 Limits in parentheses pertain to LM5529, other limits pertain to LM5528

Note 3. Limits in parentheses pertain to LM7529, other limits pertain to LM7528

Note 4: Positive current is defined as current into the referenced pin


Note 5. Pin 1 to have ≥100 pF capacitor connected to ground

Note 6: Each test point to have \leq 15 pF capacitive load to ground

9

LM5528/LM7528 and LM5529/LM7529

schematic diagram



connection diagram

Dual-In-Line Package TEST POINT STROBE OUTPUT OUTPUT STROBE POINT A A A B B B C CND 16 15 14 13 12 11 10 8 CEXT DIFFERENTIAL REFERENCE DIFFERENTIAL INPUT A INPUT A INPUT B

LM5534/LM7534 and LM5535/LM7535 electrical characteristics

LM5534/LM5535: The following apply for $-55^{\circ}C \le T_{A} \le 125^{\circ}C$ (Note 1)

	1 !				<u> </u>			OITIONS (E		IFIER)
PARAMETER	MIN	TYP	MAX	UNIT	DIFF INPUT	REF INPUT	STROBE INPUT	LOGIC OUTPUT	SUPPLY VOLT	COMMENTS
Differential Input	10(8)	15		mV	±Vтн	15 mV	+5V	+5 25V	±5∨	Logic Output <250 μA
Threshold Voltage		15	20(22)	mV	±V _{TH}	15 mV	+5V	+20 mA	±5V	Logic Output <0 4V
(V _{TH}) (Note 2)	35(33)	40 40	45(47)	mV mV	±V _{TH}	40 mV 40 mV	+5V +5V	+5 25V +20 mA	±5V ±5V	Logic Output <250 µA Logic Output <0 4V
Differential & Reference		30	100	μΑ	±V _{тн} 0V	0V	+5 25V	720 IIIA	±5 25V	Logic Output <0 44
Input Bias Current				<u> </u>				<u> </u>		
LM7534/LM7535: The	follov	ving ap	ply for	0°C ≤	≤ T _A ≤	≤ 70°C				
Differential Input	11(8)	15		mV	±V⊤н	15 mV	+5V	+5 25V	±5V	Logic Output <250 μA
Throshold Voltage		15	19(22)	mV	±V _{TH}	15 mV	+5V	+20 mA	±5V	Logic Output <0 4V
(V _{TH}) (Note 3)	36(33)	40 40	44/47)	mV	±V _{TH}	40 mV 40 mV	+5∨ +5∨	+5 25V +20 mA	±5∨ ±5∨	Logic Output <250 μA Logic Output <0 4V
	1 1	40	44(47)	mV	±V _{TH}	40 m v	+5 V	+20 mA	150	Logic Output <0 4V
Differential & Reference Input Bias Current		30	75	μΑ	0∨	0∨	+5 25V		±5 25V	
LM5534/LM5535: The LM7534/LM7535: The	follov	ving ap	ply for	0°C ≤	≤T _A ≤	₹70°C		r	Lisasii	
Diff Input Offset Current		05		μΑ	0∨	0∨	+5 25V		±5 25V	
Logic "0" Input Voltage			0 8	٧	40 mV	20 mV	+0 8V	+5 25V	±5V	Logic Output <250 μA
Logic "1" Input Voltage	20			٧	40 mV	20 mV	+2 0V	+20 mA	±5V	Logic Output <0 4V
Logic "0" Input Current		-1	-16	mΑ	40 mV	20 mV	+0 4V		±5 25V	
Logic "1" Input Current		5 0 02	4 0	μA mA	0V 0V	20 mV 20 mV	+2 4V +5 25V		±5 25V ±5 25V	
Logic "0" Output Voltage		0 25	0 40	v	40 mV	20 mV	+2V	+20 mA	±4 75V	
Output Leakage Current		0 01	250	μΑ	40 mV	20 mV	+0 8V	+5 25V	±4 75V	
V ⁺ Supply Current		28	38	mA	0∨	20 mV	0V		±5 25V	
V Supply Current				Ι.	ov '		0∨		±5 25V	
v Supply Current	L	-13	-18	mA	UV	20 mV	UV		±5 25 V	
LM5534/LM5535 and L	M753	4/LM7		he fo	llowing	apply	for T _A	, <u> </u>		, V ⁻ = -5V
LM5534/LM5535 and L AC Common-Mode Input Firing Voltage	M753	L		L				= 25°C,		', V ⁻ = -5V
LM5534/LM5535 and L AC Common-Mode Input Firing Voltage Propagation Delays	M753	4/LM7		he fo	llowing	apply	for T _A	, <u> </u>		, V ⁻ = -5V
LM5534/LM5535 and L AC Common-Mode Input Firing Voltage Propagation Delays Differential Input to Logical "1" Output	M753	4/LM7		he fo	llowing	apply	for T _A	, <u> </u>		, V = -5V AC Test Circuit
LM5534/LM5535 and L AC Common-Mode Input Firing Voltage Propagation Delays Differential Input to	M753	4/LM7 ±2 5		The fo	llowing	g apply	for T _A	, <u> </u>		
LM5534/LM5535 and L AC Common-Mode Input Firing Voltage Propagation Delays Differential Input to Logical "1" Output Differential Input to	M753	4/LM7 ±2 5	535: 1	The fo	llowing	g apply 20 mV 20 mV	for T _A	, <u> </u>		AC Test Circuit
AC Common-Mode Input Firing Voltage Propagation Delays Differential Input to Logical "1" Output Differential Input to Logical "0" Output Strobe Input to	M753	4/LM7 ±2 5 24 20	535: 1	The fo	llowing	g apply 20 mV 20 mV 20 mV	for T _A	, <u> </u>		AC Test Circuit AC Test Circuit
AC Common-Mode Input Firing Voltage Propagation Delays Differential Input to Logical "1" Output Differential Input to Logical "0" Output Strobe Input to Logical "1" Output	M753	4/LM7 ±2 5 24 20	535: 1	rs ns	llowing	20 mV 20 mV 20 mV 20 mV	for T _A	, <u> </u>		AC Test Circuit AC Test Circuit AC Test Circuit
AC Common-Mode Input Firing Voltage Propagation Delays Differential Input to Logical "1" Output Differential Input to Logical "0" Output Strobe Input to Logical "1" Output Strobe Input to Logical "1" Output Strobe Input to Logical "0" Output Strobe Input to Logical "0" Output Differential Input Over-	M753	4/LM7 ±2 5 24 20 16	535: 1	ns ns ns	llowing	20 mV 20 mV 20 mV 20 mV	for T _A	, <u> </u>		AC Test Circuit AC Test Circuit AC Test Circuit

Note 1 $\,$ For 0°C \leq T $_A \leq$ 70°C operation, electrical characteristics for LM5534 and LM5535 are guaranteed the same as LM7534 and LM7535 respectively


Note 2: Limits in parentheses pertain to LM5535, other limits pertain to LM5534 Note 3: Limits in parentheses pertain to LM7535, other limits pertain to LM7534

Note 4: Positive current is defined as current into the referenced pin

Note 5. Pin 1 to have \geq 100 pF capacitor connected to ground

LM5534/LM7534 and LM5535/LM7535

schematic diagram



connection diagram

Dual-In-Line Package STROBE OUTPUT GNO2 B B CONN GNO1 18 15 14 13 12 11 10 8 Cext DIFFERENTIAL BEFFFFFECE DIFFERENTIAL

LM5538/LM7538 and LM5539/LM7539 electrical characteristics

LM5538/LM5539: The following apply for $-55^{\circ}\mathrm{C} \le \mathrm{T_A} \le 125^{\circ}\mathrm{C}$ (Note 1)

					TEST CONDITIONS (EACH AMPLIFIER)						
PARAMETER	MIN	TYP	MAX	UNIT	DIFF INPUT	REF INPUT	STROBE INPUT	LOGIC OUTPUT	SUPPLY VOLT	COMMENTS	
Differential Input Threshold Voltage (V _{TH}) (Note 2)	10(8) 35(33)	15 15 40 40	20(22) 45(47)	mV mV mV	±V _{TH} ±V _{TH} ±V _{TH} ±V _{TH}	15 mV 15 mV 40 mV 40 mV	+5V +5V +5V +5V	+5 25V +20 mA +5 25V +20 mA	±5V ±5V ±5V ±5V	Logic Output <250 µA Logic Output <0 4V Logic Output <250 µA Logic Output <0 4V	
Differential & Reference Input Bias Current		30	100	μΑ	0V	ov	+5 25V		±5 25V		
LM7538/LM7539 Th	e foll	owing a	apply fo	or 0°C	$C \le T_A$	≤ 70°	С				
Differential Input Threshold Voltage (V _{TH}) (Note 3) Differential & Reference	11(8) 36(33)	15 15 40 40	19(22) 44(47)	mV mV mV	±V _{TH} ±V _{TH} ±V _{TH} ±V _{TH}	15 mV 15 mV 40 mV 40 mV	+5V +5V +5V +5V	+5 25V +20 mA +5 25V +20 mA	±5V ±5V ±5V ±5V	Logic Output <250 μA Logic Output <0 4V Logic Output <250 μA Logic Output <0 4V	
Input Bias Current		30	75	μΑ	0V	0V	+5 25V		±5 25V		
LM5538/LM5539. Th LM7538/LM7539: Th											
Diff Input Offset Current		05		μΑ	0V	0٧	+5 25V		±5 25V		
Logic "1" Input Voltage	2			v	40 mV	20 mV	+2V	+20 mA	±5∨	Logic Output <0 4V	
Logic "0" Input Voltage			0.8	V	40 mV	20 mV	+0 8V	+5 25V	±5V	Logic Output <250 μA	
Logic "0" Input Current		-1	-16	mA	40 mV	20 mV	+0 4V		±5 25∨		
Logic "1" Input Current		5 0 02	40 1	μA mA	0V 0V	20 mV 20 mV	+2 4V +5 25V		±5 25V ±5 25V		
Logic "0" Output Voltage		0 25	0 40	V	40 mV	20 mV	+2 0V	+20 mA	±4 75∨		
Output Leakage Current		0 01	250	μΑ	40 mV	20 mV	+0 8V	+5 25V	±4 75∨		
V ⁺ Supply Current		28	38	mΑ	0٧	20 mV	0V		±5 25∨		
V Supply Current		-13	-18	mA	0V	20 mV	0V		±5 25∨		
LM5538/LM5539 and	LM75	38/LN	17539:	The	followi	ng app	ly for T	= 25°C	C, V ⁺ = 5	5V, V ⁻ = -5V	
AC Common-Mode Input Firing Voltage		±2 5		٧	PULSE	20 mV	+5V	SCOPE			
Propagation Delays											
Differential Input to Logical "1" Output		24		ns		20 mV				AC Test Circuit	
Differential Input to Logical "O" Output		20	40	ns		20 mV				AC Test Circuit	
Strobe Input to Logical "1" Output		16		ns		20 mV				AC Test Circuit	
Strobe Input to Logical "O" Output		10	30	ns		20 mV				AC Test Circuit	
Differential Input Over load Recovery Time		10		ns							
Common-Mode Input Overload Recovery Time		5		ns							
Min Cycle Time		200		ns							

Note 1 $\,$ For 0°C \leq T $_A \leq$ 70°C operation, electrical characteristics for LM5538 and LM5539 are guaranteed the same as LM7538 and LM7539 respectively

Note 2 Limits in parentheses pertain to LM5539, other limits pertain to LM5538

Note 3. Limits in parentheses pertain to LM7539, other limits pertain to LM7538

Note 4. Positive current is defined as current into the referenced pin


Note 5 Pin 1 to have \geq 100 pF capacitor connected to ground

Note 6. Each test point to have ≤ 15 pF capacitive load to ground

9


LM5538/LM7538 and LM5539/LM7539

schematic diagram



connection diagram

Dual-In-Line Package





LM75451A, LM75452, LM75453 dual peripheral drivers


general description


These devices are general purpose dual peripheral drivers, each capable of sinking two independent 300 mA loads to ground. In the off state (or with $V_{\rm CC}=0V)$ the outputs will withstand 30V. Inputs are fully DTL/TTL compatible. The LM75451A meets or exceeds the specifications for both the \$N75451 and SN75451A and is a pin-for-pin replacement. The LM75452 and LM75453 meet or exceed the specifications for SN75452 and SN75453, respectively, and are pin-for-pin replacements.


features

- High speed 20 ns max (LM75451A, LM75453)
 25 ns max (LM75452)
- Both outputs can sink 300 mA simultaneously
- Withstands 30V on output with V_{CC} = 0V for power strobing applications
- Input clamp diodes
- Two separate drivers per package


schematic diagrams









connection diagrams







truth tables

Positive logic AB=X

i	Α	В	OUTPUT X*	
i	0	0	0	
	1	0	0	
	0	1	0	
	1	1	1	

^{*&#}x27;'0'' Output ≤ 0 7V ''1'' Output ≤ 100 μA

Positive logic AB=X

		OSITIFE	Togic AD A	
	Α	В	OUTPUT X*	
	0	0	1	
	1	0	1	
ļ	0	1	1	
	1	1	0	

^{*&}quot;0" Output ≤ 0 7V "1" Output < 100 μA

Positive logic A + B = X

		9,0 ,, 0 ,,
Α	В	OUTPUT X*
0	0	0
1	0	1
0	1	1
1	1	1

^{*&}quot;0" Output \leq 0 7V "1" Output \leq 100 μ A

absolute maximum ratings (Note 1)

Supply Voltage V_{CC} 7V Input Voltage 5.5V Output Voltage (Note 2) 30V Continuous Output Current 300 mA Continuous Total Power Dissipation (Note 3) 800 mW $0^{\circ}C$ to $70^{\circ}C$ Operating Free Air Temperature Range -65°C to 150°C Storage Temperature Range Lead Temperature (soldering, 10 sec) 300°C

electrical characteristics

The following apply for 0° C \leq T_A \leq 70° C, V_{CC} = 5V \pm 5%, unless otherwise specified (Note 4)

PARAMETER	LOGIC INPUT	ОИТРИТ	SUPPLY VOLTAGE	COMMENTS	MIN	ТҮР	MAX	UNIT
Logic "1" Input Voltage	V _{IN}	30V (300 mA)	4 75V	Output ≤ 100 μA (≤0 7V)	2			V
Logic "0" Input Voltage	V _{IN}	300 mA (30V)	4 75V	Output ≤ 0 7V (≤100 μA)			08	V
Output Leakage Currents	2V (0 8V)	30V 30V	4 75V 0V				100 100	μΑ μΑ
Output LOW Voltages	0 8V (2V) 0 8V (2V)	100 mA 300 mA	4 75V 4 75V			0 25 0 5	0 4 0 7	V V
Logic "1" Input Currents	2 4V 5 5V		5 25V 5 25V		i	}	40 1	μA mA
Logic "0" Input Current	0 4V		5 25V			-1	-16	mA
Supply Currents Output Low LM75451A LM75452 LM75453	0V 5V 0V		5 25V 5 25V 5 25V	Per Package Per Package Per Package		48 51 50	60 65 63	mA mA mA
Output High LM75451A LM75452 LM75453	5V 0V 5V		5 25V 5 25V 5 25V	Per Package Per Package Per Package		7 9 9	11 14 14	mA mA mA
Input Diode Clamp Voltage	-12 mA		5V	T _A = 25°C			-15	V
The following apply for V _{CC} =	5V, T _A = 25°C							
Propagation Delay Times Input to Output HIGH LM75451A & LM75453 LM75452			(Note 5) (Note 5)			11 13	20 25	ns ns
Input to Output LOW LM75451A & LM75453 LM75452			(Note 5) (Note 5)			16 19	20 25	ns ns
Output Risetime Output Falltime						4 10		ns ns

Note 1: All voltage values are with respect to ground terminal. Positive current is defined to be current into referenced pin.

Note 2: Maximum voltage to be applied to either output in the off state

Note 3: The maximum junction temperature is 150°C For operating at elevated temperatures, the package must be derated based on a thermal resistance of 110°C/W θ_{JA}

Note 4: Test conditions in parentheses pertain to LM75452, other test conditions pertain to LM75451A and LM75453

Note 5: Delays measured with 50Ω load to 10V, 15 pF total load capacitance, measured from 1 5V input to 50% of output.



LM75454 dual NOR peripheral line driver


general description

The LM75454 is a dual NOR peripheral line driver with output transistors rated up to 300mA continuous current. Both output transistors can sink this current at the same time, bringing maximum chip power dissipation to 820mW. Switching speeds are compatible with standard TTL and logic levels interface directly with TTL, DTL, and LPTTL logic families. The overall input to output NOR function allows pin for pin replacement with TI's SN75454 positive logic NOR driver.

features

- High speed, 25 ns maximum
- Both outputs can sink 300 mA simultaneously
- Withstands 30V on outputs
- Input clamp diodes
- \blacksquare Maximum package power dissipation at maximum current rating $\leq 820 \text{ mW}$

schematic diagram



connection diagram

Dual-In-Line Package V_{CC} B₂ A₂ X₂ B 7 6 5 1 2 3 4 A₁ B₁ X₁ GND

TOP VIEW

truth table

Α	В	Х
0	0	1
0	1	0
1	0	0
1	1	0

absolute maximum ratings (Note 1

Supply Voltage, V_{CC} 7V Input Voltage 5.5V 30V Output Voltage (Note 4) Continuous Output Current 300mA Continuous Total Power Dissipation (Note 2) 820mW 0° C to $+70^{\circ}$ C Operating Free Air Temperature Range -65°C to +150°C Storage Temperature Range 300°C Lead Temperature (soldering, 10 sec)

$\textbf{electrical characteristics} \ \ \text{The following apply at 0}^{\circ}\text{C} \leqq \text{T}_{\text{A}} \leqq +70^{\circ}\text{C}, \ \text{V}_{\text{CC}} = 5\text{V} + 5\% \ \text{unless otherwise noted}$

PARAMETER	LOGIC INPUT	ООТРОТ	SUPPLY VOLTAGE	COMMENTS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V _{IN}	300mA	4 75V	Output ≤ 0 7V	20			V
Logical "0" Input Voltage	VIN	30V	4 75V	Output ≤ 100μA	l		0.8	V
Logical "1" Input Current	2 4V		5 25V				40	μΑ
	5 5V		5 25V				1	mA
Logical "0" Input Current	0 4 V		5 25V			-10	-1 6	mA
Output Low Voltage	2 O V	100mA	4 75V			0 25	0 4	٧
	2 OV	300mA	4 75V			0.5	07	V
Output Leakage Current	0.87	30∨	4 75V		ł		100	μΑ
	0 8 V	30V	ov				100	μΑ
Supply Currents Output Low	A ₁ = 5V B ₁ = 0V	! !	5 25V	Per Package		61	79	mA
Output High	A ₁ = B ₁ = 0V		5 25V	Per Package		13	17	mA
Input Clamp Diode Voltage	-12mA		5V	T _A = 25°C			-1 5	٧
Propagation Delay Times The f	i ollowing Apply for V	' _{CC} = 5V, T _A =	25°C		'	•	•	
t _{pd1} , Input "0" to Output "1"	!		(Note 3)		1	13	25	ns
tpd1, Input "1" to Output "0"			(Note 3)			19	25	ns
Output Risetime			Į			Į.		ns
Output Falltime	1	1	l			1		ns

Note 1: All voltage values are with respect to ground Positive current is defined to be current into referenced pin.

Note 2: Maximum junction temperature is $150^{\circ}C$ For operating at elevated temperatures, the package must be derated based on a thermal resistance, $\theta_{\rm JA}$, of $110^{\circ}C/W$.

Note 3: Delay is measured with a 50Ω load to 10V, 15pF load capacitance, measured from 1.5V input to 50% point on output. Unused inputs should be grounded for this test.

Note 4: Maximum voltage to be applied to either output in the off state



MH0007/MH0007C dc coupled MOS clock driver


general description

The MH0007 is a voltage translator and power booster designed for interfacing between conventional TTL or DTL voltage levels and those levels associated with inputs or clocks of MOS FET type devices. The design allows the user a wide latitude in selection of supply voltages, and is especially useful in normally "off" applications, since power dissipation is typically only 5 milliwatts in the "off" state.


features

- 30 volts (max) output swing
- Standard 5V power supply
- Peak currents in excess of ±300 mA available
- Compatible with all MOS devices
- High speed: 5 MHz with nominal load
- External trimming possible for increased performance

schematic and connection diagram




10 Pin TO-100 Package




typical applications

Switching Time Test Configuration



High Speed Operation



absolute maximum ratings

abooiato maximam ratingo	
V _{CC} Supply Voltage	8V
V Supply Voltage	-40V
V ⁺ Supply Voltage	+28V
(V ⁺ – V ⁻) Voltage Differential	30V
Input Voltage	5.5V
Power Dissipation (T _A = 25°C)	800 mW
Peak Output Current	+500 mA
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range MH0007	-55°C to +125°C
MH0007C	0°C to +85°C
Lead Temperature (Soldering, 10 sec)	300,,C


electrical characteristics (Note 1)

			TYP		
PARAMETER	CONDITIONS	MIN	(Note 2)	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 4.5V	2.2			V
Logical "0" Input Voltage	V _{CC} = 4.5V			0.8	V
Logical "1" Input Current	$V_{CC} = 5.5V, V_{IN} = 5.5V$			100	μΑ
Logical "0" Input Current	$V_{CC} = 5.5V, V_{IN} = 0.4V$		1.0	1.5	mA
Logical "1" Output Voltage	V_{CC} = 5.5V, I_{OUT} = 30 mA, V_{IN} = 0.8V V_{CC} = 5.5V, I_{OUT} = 1 mA, V_{IN} = 0.8V	V ⁺ - 4.0 V ⁺ - 2.0			V V
Logical "0" Output Voltage	$V_{CC} = 4.5V$, $I_{OUT} = 30$ mA, $V_{IN} = 2.2V$			V ⁻ + 2.0	V
Transition Time to Logical ''0'' Output	C _L = 200 pF (Note 3)		50		ns
Transition Time to Logical ''1'' Output	C _L = 200 pF (Note 3)		75		ns


Note 1: Min/max limits apply across the guaranteed range of –55°C to +125°C for the MH0007, and from 0°C to +85°C for the MH0007C, for all allowable values of V $^{-}$ and V $^{+}$

Note 2: All typical values measured at T_A = 25°C with V_{CC} = 5 0 volts, V^- = -25 volts, V^+ = 0 volts. Note 3: Transition time measured from time V_{IN} = 50% value until V_{OUT} has reached 80% of final value

Allowable Values for V and V



Maximum Power Dissipation





MH0009/MH0009C dc coupled two phase MOS clock driver


general description

The MH0009/MH0009C is high speed, DC coupled, dual MOS clock driver designed to operate in conjunction with high speed line drivers such as the DM8830, DM7440, or DM7093. The transition from TTL/DTL to MOS logic level is accomplished by PNP input transistors which also assure accurate control of the output pulse width.

features

- DC logically controlled operation
- Output Swings to 30V
- Output Currents in excess of ±500 nA
- High rep rate in excess of 2 MHz
- Low standby power

schematic and connection diagrams



12-Lead TO-8 Package \$\phi_1 \text{ INPUT A} \\ \phi_1 \text{ INPUT B} \\ \phi_2 \text{ INPUT B} \\ \phi_2 \text{ INPUT B} \\ \phi_2 \text{ INPUT B} \\ \phi_2 \text{ INPUT A} \\ \phi_2 \text{ INPUT A} \\ \phi_2 \text{ INPUT A} \\ \phi_2 \text{ INPUT A} \\ \phi_2 \text{ INPUT A} \\ \phi_3 \text{ INPUT A} \\ \phi_4 \text{ INPUT A} \\ \phi_5 \text{ INPUT A} \\ \phi_5 \text{ INPUT A} \\ \phi_5 \text{ INPUT A} \\ \phi_7 \text{ INPUT A

typical application




FIGURE 1

9

-12V

absolute maximum ratings

V Supply Voltage. Differential (Pin 5 to Pin 3) or

(Pin 5 to Pin 7) -40V V⁺Supply Voltage: Differential (Pin 11 to Pin 5) 30V Input Current: (Pin 2, 4, 6 or 8) ±75 mA Peak Output Current ±500 mA Power Dissipation (Note 2 and Figure 2) 1.5W Storage Temperature -65° C to $+150^{\circ}$ C

Operating Temperature: MH0009 -55°C to +125°C MH0009C 0°C to 85°C

Lead Temperature (Soldering, 10 Sec.)

electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t _{ON}	$C_{1N} = .0022 \mu\text{F}$ $C_{L} = .001 \mu\text{F}$		10	35	ns
t _{rise}	$C_{IN} = 0022 \mu\text{F}$ $C_L = 001 \mu\text{F}$		40	50	ns
Pulse Width (50% to 50%)	$C_{IN} = 0022 \mu\text{F}$ $C_L = 001 \mu\text{F}$	340	400	440	ns
t _{fall}	$C_{IN} = 0022 \mu\text{F}$ $C_{L} = 001 \mu\text{F}$		80	120	ns
^t _{delay}	C _{IN} = 600 pF		10		ns
t _{rise}	C _{IN} = 600 pF		15		ns
Pulse Width (50% to 50%)	C _{IN} = 600 pF	40	70	120	ns
t _{fall}	C _{IN} = 600 pF		40		ns

300°C

Note 1: Characteristics apply for circuit of Figure 1 With $V^- = -20$ volts, $V^+ = 0$ volts, $V_{CC} = 50$ volts Minimum and maximum limits apply from -55°C to +125°C for the MH0009 and from 0°C to Note 2: Transient power is given by $P = fC_L (V^+ - V^-)^2$ watts, where $f = repetition rate, <math>C_L = load$

capacitance, and $(V^+ - V^-) = output$ swing

Note 3: For typical performance data see the MH0013/MH0013C data sheet




FIGURE 2. Maximum Power Dissipation



MH0012/MH0012C high speed MOS clock driver


general description


The MH0012/MH0012C is a high performance clock driver that is designed to be driven by the DM7830/DM8830 or other line drivers or buffers with high output current capability. It will provide a fixed width pulse suitable for driving MOS shift registers and other clocked MOS devices.

features


- High output voltage swings—12 to 30 volts
- High output current drive capability-1000 mA peak
- High repetition rate—10 MHz at 18 volts into 100 pF
- Low standby power-less than 30 mW

schematic and connection diagrams






typical application (ac test circuit)



timing diagram



absolute maximum ratings

V" Supply Voltage Differential (Pin 1 or 2 to Pin 5) -40V V Supply Voltage Differential (Pin 8 or 9 to Pin 1 or 2) 30V Input Current (Pin 3 or 7) ±75 mA Peak Output Current ±1000 mA

Maximum Output Load-See Figure 2 Power Dissipation-See Figure 1 Storage Temperature Operating Temperature MH0012 MH0012C Lead Temperature (Soldering, 10 sec)

-65°C to +150°C -55°C to +125°C 0°C to +85°C 300°C

dc electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logic "1" Input Voltage (Pins 7 and 3)	$V' - V^- = 20V, V_{OUT} < V^- + 2V$		10	2 0	V
Logic ''0'' Input Voltage (Pins 7 and 3)	$V' - V'' = 20V, V_{OUT} > V' - 1.5V$	0 4	06		V
Logic "1" Output Voltage	V' - V ⁻ = 20V, I _{OUT} = 1mA, V _{IN} = 2 0V		V + 10	V - + 20	٧
Logic ''0'' Output Voltage	$V' - V^- = 20V, I_{OUT} = -1mA,$ $V_{IN} = 0.4V$	V ⁺ - 15	V ⁺ - 07		V
I _{DC} (V Supply)	V' - V" = 20V, V _{IN} = 2 0V		34	60 .	mA


ac electrical characteristics


PARAMETER	CONDITIONS (Note 3)	MIN	TYP	MAX	UNITS
Turn-On Delay (t _{ON})			10	15	ns
Rise Time (t _r)	$V' - V'' = 20V, V_{CC} = 5.0V$ $C_1 = 200 pF, f = 1.0 MHz$		5	10	ns
Turn-Off Delay (t _{OFF})	T _A = 25"C		35	50	ns
Fall Time (t _f)		1	35	45	ns

Note 1: Characteristics apply for circuit of Figure 1 Min and max limits apply from -55° C to $+125^{\circ}$ C for the MH0012 and from 0°C to $+85^{\circ}$ C for the MH0012C Typical values are for T_A = 25° C


Note 2: Due to the very fast rise and fall times, and the high currents involved, extremely short connections and good by passing techniques are required

Note 3: All conditions apply for each parameter









applications information

Power Dissipation Considerations

The power dissipated by the MH0012 may be divided into three areas of operation = ON, OFF and switching The OFF power is approximately 30 mW and is dissipated by R_2 when Pin 3 is in the logic "1" state The OFF power is neglible and will be ignored in the subsequent discussion. The ON power is dissipated primarily by Q₃ and R₉ and is given by:

$$P_{ON} \cong [N^-|I_{IN}| + \frac{(V^+ - V^-)^2}{R_9}] DC$$

$$I_{1N}$$
 is given by $\frac{V_{1N} - V_{BE3}}{R_1}$ and equation (1)

$$P_{ON} = \left[\frac{(V_{1N} - V_{BE3})|V^-|}{R_1} + \frac{(V^+ - V^-)^2}{R_9} \right] DC (2)$$

 $P_{ON} \cong [N^{-1}I_{IN} + \frac{(V^{+} - V^{-})^{2}}{R_{9}}] \quad DC \qquad (1) \qquad For \ V_{IN} = 25V, \ V_{BE3} = 07V, \ V^{+} = 0V, \ V^{-} = -20V, \\ \text{For the above example, } P_{T} = 600 \ \text{mW}$

The transient power incurred during switching is

$$P_{AC} = (V^{+} - V^{-})^{2} C_{L} f$$
 (3)
For $V^{+} = 0V$, $V^{-}|_{=} -20V$, $C_{L} = 200$ pF, and $f = 5.0$ MHz, $P_{AC} = 400$ mW

The total power is given by

$$P_{T} = P_{AC} + P_{ON}$$

$$P_{T} \le P_{MAX}$$
(4)



MH0013/MH0013C two phase MOS clock driver


general description


The MH0013/MH0013C is a general purpose clock driver that is designed to be driven by DTL or TTL line drivers or buffers with high output current capability. It will provide fixed width clock pulses for both high threshold and low threshold MOS devices. Two external input coupling capacitors set the pulse width maximum, below which he output pulse width will closely follow the input pulse width or logic control of output pulse width may be obtained by using larger value input capacitors and no input resistors.

features


- High Output Voltage Swings—up to 30V
- High Output Current Drive Capability—up to 500 mA
- High Repetition Rate-up to 50 MHz
- Pin Compatible with the MH0009/MH0009C
- "Zero" Quiescent Power

schematic and connection diagrams





typical applications



9

absolute maximum ratings

(V+ - V-) Voltage Differential 30V Input Current (Pin 2, 4, 6 or 8) ±75 mA Peak Output Current ±600 mA Power Dissipation (Figure 7) 1.5W -65°C to +150°C Storage Temperature Operating Temperature MH0013 -55°C to +125°C MH0013C 0°C to +85°C Lead Temperature (Soldering, 10 sec 1/16" from Case) 300°C

electrical characteristics (Note 1 and Figure 8)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Logical "0" Output Voltage	$I_{OUT} = -50 \text{ mA}$ $I_{IN} = 1.0 \text{ mA}$ $I_{OUT} = -10 \text{ mA}$ $I_{IN} = 1.0 \text{ mA}$	V* - 3 0	V* - 10 V* - 07	V* - 0 5	V V
Logical "1" Output Voltage	$I_{OUT} = 50 \text{ mA}$ $I_{IN} = 10 \text{ mA}$		V + 15	V ⁻ + 2 0	v v
Power Supply Leakage Current	$(V^{+} - V^{-}) = 30V$ $I_{OUT} = I_{IN} = 0 \text{ mA}$		10	100	μΑ
Negative Input Voltage Clamp	$I_{1N} = -10 \text{ mA}$	V" - 12	V ⁻ - 0 8		V
^t d O N		1	20	35	ns
t _{rise}			35	50	ns
t _{d OFF} (Note 2)	$C_{IN} = 0.0022 \mu\text{F}$ $R_{IN} = 0\Omega$		30	60	ns
t _{fali} (Note 2)	$C_1 = 0.001 \mu\text{F}$	40	50	80	ns
t _{fall} (Note 3)		40	70	120	ns
Pulse Width (50% to 50%) (Note 3)		340	420	490	ns
t _{rise}	C _{IN} = 500 pF		15		ns
t _{fall}	$R_{IN} = 0\Omega$		20		ns
Pulse Width (50% to 50%) (Note 3)	C _L = 200 pF		110		ns
Positive Output Voltage Swing			V* - 0 7V		v
Negative Output Voltage Swing			V" + 0 7V		٧

Note 1: Min/Max limits apply over guaranteed operating temperature range of -55° C to $+125^{\circ}$ C for MH0013 and 0° C to $+85^{\circ}$ C for MH0013C, with $V^{-} = -20V$ and $V^{+} = 0V$ unless otherwise specified. Typical values are for 25° C

Note 2: Parameter values apply for clock pulse width determined by input pulse width

Note 3: Parameter values apply for input pulse width greater than output clock pulse width

TABLE I. Typical Drive Capability of One Half MH0013 at 70°C Ambient

(V ₃ - V ₂) VOLTS	FREQUENCY MHz	PULSE WIDTH ns	TYPICAL R _{IN}	TYPICAL C _{IN} pF	OUTPUT DRIVE CAPABILITY IN pF	RISE TIME LIMIT ns ²
28 20 16	4 0	100	0	750	50 200 350	7 10
28 20 16	2 0	200	10	1600	100 400 700	5 14 19
28 20 16	10	200	o	2300	400 1000 1700	19 34 45
28 20 16	0 5	500	10	4000	2800 5500 9300	130 183 248

Note 1: Output load is the maximum load that can be driven at 70°C without exceeding the package rating under the given conditions.

Note 2: The rise time given is the minimum that can be used without exceeding the peak transient output current for the full rated output load.

circuit operation

Input current forced into the base of Q1 through the coupling capacitor C_{IN} causes Q1 to be driven into saturation, swinging the output to $V^- + V_{CE}$ (SAT) + V_{DIODE} .

When the input current has decayed, or has been switched, such that Q1 turns off, Q2 receives base

drive through R2, turning Q2 on. This supplies current to the load and the output swings positive to V^{+} – $V_{BE}.\;$

It may be noted that Q1 always switches off before Q2 begins to supply current; hence, high internal transient currents from V⁺ to V⁻ cannot occur.

typical performance characteristics

FIGURE 1. Output Load vs Voltage Swing




FIGURE 2. Transient Power vs Rep.




FIGURE 3. Transient Power vs Rep. Rate vs CL





FIGURE 4. Average Internal Power vs Output Swing vs Duty Cycle



vs Ambient Temperature




FIGURE 5. Typical Clock Pulse Variations FIGURE 6. RIN vs CIN vs Pulse Width






FIGURE 7. Package Power Derating



ac test circuit



timing diagram




Figure 8

9-83

pulse width

Maximum output pulse width is a function of the input driver characteristics and the coupling capacitance and resistance. After being turned on, the input current must fall from its initial value I_{IN} peak to below the input threshold current I_{1N} min $\simeq V_{BF}/R1$ for the clock driver to turn off. For example, referring to the test circuit of Figure 8, the output pulse width, 50% to 50%, is given by

$$\begin{split} & pw_{OUT} \cong \frac{1}{2} \left(t_{rise} + t_{fall} \right) \\ & + R_{O} C_{IN} \; In \; \frac{I_{IN} \; peak}{I_{IN} \; min} \cong 400 \; ns. \end{split}$$

For operation with the input pulse shorter than the above maximum pulse width, the output pulse width will be directly determined by the input pulse width.

$$pw_{OUT} = pw_{IN} + t_{dOFF} + t_{dON} + \frac{1}{2} (t_{fall} + t_{rise})$$

Typical maximum pulse width for various C_{IN} and R_{IN} values are given in Figure 6.

fan-out calculation

The drive capability of the MH0013 is a function of system requirements, i.e., speed, ambient temperature, voltage swing, drive circuitry, and stray wiring capacity.

The following equations cover the necessary calculations to enable the fan-out to be calculated for any system condition. Some typical fan-outs for conditions are given in Table 1.

Transient Current

The maximum peak output current of the MH0013 is given as 600 mA. Average transient current required from the driver can be calculated from:

$$I = \frac{C_{L} (V^{+} - V^{-})}{T_{B}}$$
 (1)

This can give a maximum limit to the load.

Figure 1 shows maximum voltage swing and capacitive load for various rise times.

1. Transient Output Power

The average transient power $(P_{A,C})$ dissipated is equal to the energy needed to charge and discharge the output capacitive load (C1) multiplied by the frequency of operation (F).

operation (F).

$$P_{AC} = C_L \times (V^+ - V^-)^2 \times F$$
 (2)

Figures 2 and 3 show transient power for two different values of (V+ - V-) versus output load and frequency.

2. Internal Power

"O" State

Negligible (<3 mW)

"1" State
$$P_{INT} = \frac{(V^{+} - V^{-})^{2}}{R_{2}} \times Duty Cycle$$
 (3)

Figure 4 gives various values of internal power versus ouptut voltage and duty cycle.

3 Input Power

The average input power is a function of the input current and duty cycle. Due to input voltage clamping, this power contribution is small and can therefore be neglected. At maximum duty cycle of 50%, at 25°C, the average input power is less than 10 mW per phase for R_{IN}C_{IN} controlled pulse widths For pulse widths much shorter than RINCIN, and maximum duty cycle of 50%, input power could be as high as 30 mW, since I_{IN} peak is maintained for the full duration of the pulse

4 Package Power Dissipation

Total Average Power = Transient Output Power + Internal Power + Input Power

Typical Example Calculation for One Half

How many MM506 shift registers can be driven by an MH0013C driver at 1 MHz using a clock pulse width of 400 ns, rise time 30-50 ns and 16 volts amplitude over the temperature range 0-70°C?

Power Dissipation

From the graph of power dissipation versus temperature, Figure 7, it can be seen that an MH0013C at 70°C can dissipate 1W without a heat sink, therefore, each half can dissipate 500 mW.

Transient Peak Current Limitation

From Figure 1 (equation 1), it can be seen that at 16V and 30 ns, the maximum load that can be driven is limited to 1140 pF.

Average Internal Power

Figure 4 (equation 3) gives an average power of 102 mW at 16V 40% duty cycle.

Input power will be a maximum of 8 mW

Transient Output Power

For one half of the MH0013C

500 mW = 102 mW + 8 mW

+ transient output power

390 mW = transient output power

Using Figure 2 (equation 2) at 16V, 1 MHz and 390 mW, each half of the MH0013C can drive a 1520 pF load. This is, however, in excess of the load derived from the transient current limitation (Figure 1, equation 1), and so a maximum load of 1140 pF would prevail.

From the data sheet for the MM506, the average clock pulse load is 80 pF. Therefore the number of devices driven is $\frac{1140}{80}$ or 14 registers.

For nonsymmetrical clock widths, drive capability is improved



MH0025/MH0025C two phase MOS clock driver

general description


The MH0025/MH0025C is monolithic, low cost, two phase MOS clock driver that is designed to be driven by TTL/DTL line drivers or buffers such as the DM932, DM8830, or DM7440. Two input coupling capacitors are used to perform the level shift from TTL/DTL to MOS logic levels. Optimum performance in turn-off delay and fall time are obtained when the output pulse is logically controlled by the input. However, output pulse widths may be set by selection of the input capacitors eliminating the need for tight input pulse control.

features


- 8-lead TO-5 or 8-lead dual-in-line package
- High Output Voltage Swings—up to 30V
- High Output Current Drive Capability—up to 15A
- Rep Rate 10 MHz into > 1000 pF
- Driven by DM932, DM8830, DM7440(SN7440)
- "Zero" Quiescent Power

connection diagrams


Metal Can Package



Note Pin 4 connected to case TOP VIEW




typical application



ac test circuit

timing diagram



9

absolute maximum ratings

(V+ - V-) Voltage Differential 30V 100 mA Input Current Peak Output Current 1.5A See Curves Power Dissipation -65° C to $+150^{\circ}$ C Storage Temperature Operating Temperature MH0025 -55°C to +125°C MH0025C 0° C to $+85^{\circ}$ C Lead Temperature (Soldering, 10 sec) 300°C


electrical characteristics (Note 1) See test circuit.

PÁRAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
T _{dON})		15	30	ns
T _{rise}	C _{IN} = .001 μF		25	50	ns
T _{dOFF} (Note 2)	$R_{IN} = 0\Omega$		30	60	ns
T _{fall} (Note 2)	C _L = .001 μF	60	90	120	ns
T _{fall} (Note 3)		100	150	250	ns
P.W. (50% to 50%) (Note 3)	J		500		ns
Positive Output Voltage Swing	V _{IN} = 0V, I _{OUT} = -1 mA	V ⁺ - 1.0	V ⁺ - 0.7V		V
Negative Output Voltage Swing	I _{IN} = 10 mA, I _{OUT} = 1 mA		V ⁻ + 0.7V	V ⁻ + 1.5V	V

Note 1. Min/Max limits apply across the guaranteed operating temperature range of -55° C to $+125^{\circ}$ C for MH0025 and 0°C to 85° C for MH0025C. Typical values are for $+25^{\circ}$ C

Note 2. Parameter values apply for clock pulse width determined by input pulse width.

Note 3. Parameter values apply for input pulse width greater than output clock pulse width



applications information

Circuit Operation

Input current forced into the base of Q_1 through the coupling capacitor C_{IN} causes Q_1 to be driven into saturation, swinging the output to $V^- + V_{CE}(sat) + V_{Diode}$.

When the input current has decayed, or has been switched, such that Q_1 turns off, Q_2 receives base drive through R_2 , turning Q_2 on. This supplies current to the load and the output swings positive to $V^+ - V_{BE}$.

It may be noted that Q_1 must switch off before Q_2 begins to supply current, hence high internal transients currents form V^- to V^+ cannot occur.




FIGURE 1. MH0025 Schematic (One-Half Circuit)

Fan-Out Calculation

The drive capability of the MH0025 is a function of system requirements, i.e. speed, ambient temperature, voltage swing, drive circuitry, and stray wiring capacity.

The following equations cover the necessary cal-

culations to enable the fan-out to be calculated for any system condition

Transient Current

The maximum peak output current of the MH0025 is given as 1.5A. Average transient current required from the driver can be calculated from

$$I = \frac{C_{L} (V^{+} - V^{-})}{t_{r}}$$
 (1)

Typical rise times into 1000 pF load is 25 ns For $V^+ - V^- = 20V$, I = 0.8A.

Transient Output Power

The average transient power (P_{ac}) dissipated, is equal to the energy needed to charge and discharge the output capacitive load (C_L) multiplied by the frequency of operation (f).

$$P_{AC} = C_L \times (V^+ - V^-)^2 \times f$$
 (2)

For $V^+ - V^- = 20V$, f = 1.0 MHz, $C_L = 1000$ pF, $P_{AC} = 400$ mW.

Internal Power

"0" State Negligible (<3 mW)
"1" State

$$P_{int} = \frac{(V^+ - V^-)^2}{R_2} \times Duty Cycle$$
 (3)

$$= 80 \text{ mW for V}^+ - \text{V}^- = 20\text{V}, DC = 20\%$$

Package Power Dissipation

Total average power = transient output power + internal power

example calculation

How many MM506 shift registers can be driven by an MH0025CN driver at 1 MHz using a clock pulse width of 200 ns, rise time 30–50 ns and 16V amplitude over the temperature range $0-70^{\circ}$ C?

Power Dissipation:

At 70°C the MH0025CN can dissipate 630 mW when soldered into printed circuit board

Transient Peak Current Limitation:

From equation (1), it can be seen that at 16V and 30 ns, the maximum load that can be driven is limited to 2800 pF.

Average Internal Power:

Equation (3), gives an average power of 50 mW at 16V and a 20% duty cycle.

For one half of the MH0025C, 630 mW \div 2 can be dissipated.

315 mW = 50 mW + transient output power

265 mW = transient output power

Using equation (2) at 16V, 1 MHz and 250 mW, each half of the MH0025CN can drive a 975 pF load. This is, less than the load imposed by the transient current limitation of equation (1) and so a maximum load of 975 pF would prevail

From the data sheet for the MM506, the average clock pulse load is 80 pF. Therefore the number of devices driven is $\frac{975}{80}$ or 12 registers.



MH0026/MH0026C 5 MHz two phase MOS clock driver

general description

The MH0026/MH0026C is a low cost monolithic high speed two phase MOS clock driver and interface circuit. Unique circuit design along with advanced processing provide both very high speed operation and the ability to drive large capacitive loads. The device accepts standard TTL/DTL outputs and converts them to MOS logic levels. It may be driven from standard 54/74 series gates and flip-flops or from drivers such as the DM8830 or DM7440. The MH0026 is intended for applications in which the output pulse width is logically controlled i.e., the output pulse width is equal to the input pulse width.

features

- Fast rise and fall times—20 ns with 1000 pF load
- High output swing-20V
- High output current drive-±1.5 amps
- TTL/DTL compatible inputs
- High rep rate—5 to 10 MHz depending on load

- Low power consumption in MOS "0" state— 2 mW
- Drives to 0.4V of GND for RAM address drive


The MH0026 is intended to fulfill a wide variety of MOS interface requirements. As a MOS clock driver for long silicon gate shift registers, a single device can drive over 10k bits at 5 MHz. Six devices provide input address and precharge drive for a 8k by 16 bit MM1103 RAM memory system. Information on the correct usage of the MH0026 in these as well as other systems is included in the application section starting on page 5. A thorough understanding of its usage will insure optimum performance of the device.

The device is available in 8-lead TO-5, one watt copper lead frame 8-pin mini-DIP, and one and a half watt TO-8 packages.

schematic diagram


(1/2 of Circuit Shown)

connection diagrams




MH0026H/MH0026CH

8-Lead Dual-In-Line Package




MH0026CN

12-Lead TO-8



MH0026G/MH0026CG



Lead Temperature (Soldering, 10 sec)

V⁺-V⁻ Differential Voltage 22V Input Current 100 mA Input Voltage $(V_{IN} - V^{-})$ 5.5V Peak Output Current 1.5A Power Dissipation See curves Operating Temperature Range MH0026 -55°C to +125°C MH0026C 0°C to 85°C Storage Temperature Range -65° C to $+150^{\circ}$ C

dc electrical characteristics (Notes 1 & 2)

DADAMETED	CONDITIONS		UNITS		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logic "1" Input Voltage	V _{OUT} = V ⁻ + 1.0V	2.5	1.5		V
Logic "1" Input Current	$V_{IN} - V^{-} = 2.5V, V_{OUT} = V^{-} + 1.0V$		10	15	mA
Logic "0" Input Voltage	$V_{OUT} = V^{+} - 1.0V$		0.6	0.4	V
Logic "0" Input Current	$V_{IN} - V^{-} = 0V, V_{OUT} = V^{+} - 1.0V$		-0.005	-10	μΑ
Logic "0" Output Voltage	$V^+ = +5.0V, V^- = -12.0V$ $V_{1N} = -11.6$	4.0	4.3		v
Logic "0" Output Voltage	$V_{1N} - V^{-} = 0.4V$	V ⁺ - 1.0	V ⁺ - 0.7		v
Logic "1" Output Voltage	$V^+ = +5.0V, V^- = -12.0V$ $V_{1N} = -9.5V$		-11.5	-11.0	v
Logic "1" Output Voltage	$V_{IN} - V^{-} = 2.5V$		V ⁻ + 0.5	V ⁻ + 1.0	V
"ON" Supply Current	$V^{+} - V^{-} = 20V, V_{1N} - V^{-} = 2.5V$		30	40	mA
"OFF" Supply Current	$V^{+} - V^{-} = 20V, V_{1N} - V^{-} = 0.0V$		10	100	μΑ

300°C

ac electrical characteristics (Notes 1 & 2, AC test circuit, T_A = 25°C)

Turn-On Delay (t _{ON})		5.0	7.5	12	ns
Turn-Off Delay (t _{OFF})		5.0	12	15	ns
Rise time (t_r) — Note 3	V ⁺ - V ⁻ = 17V, C _L = 250 pF		12		ns
	$V^{+} - V^{-} = 17V, C_{L} = 500 pF$		15	18	ns
	C _L = 1000 pF		20	35	ns
Falltime (t_f) — Note 3	V ⁺ - V ⁻ = 17V, C _L = 250 pF		10		ns
	$V^{+} - V^{-} = 17V, C_{L} = 500 pF$		12	16	ns
	C _L = 1000 pF		17	25	ns

Note 1: These specifications apply for $V^+ - V^- = 10V$ to 20V, $C_L = 1000$ pF, over the temperature range $-55^{\circ}C$ to $+125^{\circ}C$ for the MH0026 and $0^{\circ}C$ to $+85^{\circ}C$ for the MH0026C, unless otherwise specified.


Note 2: All typical values for the $T_A = 25^{\circ}C$


Note 3: Rise and fall time are given for MOS logic levels, i.e., rise time is transistion from logic "0" to logic "1" which is voltage fall. See waveforms on the following pages.


ac test circuit

100 pF 100 pF 100 pF 100 pF 100 pF 100 pF 100 pF 100 pF 100 pF 100 pF 100 pF 100 pF 100 pF 100 pF

switching time waveforms









typical applications


D€ Coupled MOS Clock Driver



Transistor Coupled MOS Clock Driver



Logically Controlled AC Coupled Clock Driver



application information

1.0 Introduction

The MH0026 is capable of delivering 30 watts peak power (1.5 amps at 20V needed to rapidly charge large capacitative loads) while its package is limited to the watt range. This section describes the operation of the circuit and how to obtain optimum system performance. If additional design information is required, please contact your local National field application engineer.

2.0 Theory of Operation

Conventional MOS clock drivers like the MH0013 and similar devices have relied on the circuit configuration in Figure 1. The AC coupling of an input pulse allows the device to work over a wide range of supplies while the output pulse width may be controlled by the time constant – $R_1 \times C_1$.




FIGURE 1. Conventional MOS Clock Drive

 D_2 provides 0.7V of dead-zone thus preventing Q_1 and Q_2 from conducting at the same time. In order to drive large capacitive loads, Q_1 and Q_2 are large geometry devices but C_{ob} now limits useful output rise time. A high voltage TTL output stage (Figure 2) could be used; however, during switching until the stored charge is removed from Q_1 , both output devices conduct at the same time. This is familiar in TTL with supply line glitches in the order of 60 to 100 mA. A clock driver built this way would introduce 1.5 amp spikes into the supply lines.




FIGURE 2. Alternate MOS Clock Drive

Unique circuit design and advanced semiconductor processing overcome these clasic problems allowing the high volume manufacture of a device, the MH0026, that delivers 1.5A peak output currents with 20ns rise and fall times into 1000pF loads. In

a simplified diagram, D_1 (Figure 3) provides 0.7V dead zone so that Q_3 is turned ON for a rising input pulse and Q_2 OFF prior to Q_1 turning ON a few nanoseconds later. D_2 prevents zenering of the emitter-base junction of Q_2 and provides an initial discharge path for the load via Q_3 During a falling input, the stored charge in Q_3 is used beneficially to keep Q_3 ON thus preventing Q_2 from conducting until Q_1 is OFF. Q_1 stored charge is quickly discharged by means of common-base transistor Q_4

The complete circuit of the MH0026 (see schematic on page 1) basically makes Darlingtons out of each of the transistors in Figure 3.




FIGURE 3. Simplified MH0026

When the output of the TTL input element (not shown) goes to the logic "1" state, current is supplied through C_{1N} to the base of Q_1 and Q_2 turning them ON, and Q3 and Q4 OFF when the input voltages reaches 0.7V. Initial discharge of the load as well as E-B protection for Q_3 and Q_4 are provided by D₁ and D₂. When the input voltage reaches about 1.5V, Q_6 and Q_7 begin to conduct and the load is rapidly discharged by Q_7 . As the input goes low, the input side of CIN goes negative with respect to V^- causing Ω_8 and Ω_9 to conduct momentarily to assure rapid turn-off of Q_2 and Q_7 respectively. When Q_1 and Q_2 turn OFF, Darlington connected Q₃ and Q₄ rapidly charge the load toward V^+ volts R_6 assures that the output will reach to within one VBF of the V⁺ supply

The real secret of the device's performance is proper selection of transistor geometries and resistor values so that Q_4 and Q_7 do not conduct at the same time while minimizing delay from input to output.

3.0 Power Dissipation Considerations

There are four considerations in determining power dissipations.

- 1 Average DC power
- 2. Average AC power
- 3. Package and heat sink selection
- 4. Remember-2 drivers per package



application information (cont.)

The total average power dissipated by the MH0026 is the sum of the DC power and AC transient power. The total must be less than given package power ratings.

$$P_{DLSS} = P_{AC} + P_{DC} \le P_{MAX}$$

Since the device dissipates only 2mW with output voltage high (MOS logic "0"), the dominating factor in average DC power is duty cycle or the percent of time in output voltage low state (MOS logic "1"). Percent of total power contributed by $P_{\rm DC}$ is usually neglible in shift register applications where duty cycle is less than 25%. $P_{\rm DC}$ dominates in RAM address line driver applications where duty cycle can exceed 50%.

3.I DC Power (per driver)

DC Power is given by:

$$P_{DC} = (V^+ - V^-) \times (I_{S(Low)}) \times$$

or $P_{DC} = (Output Low Power) \times (Duty Cycle)$

where:
$$I_{S(LOW)} = I_S @ (V^+ - V^-)$$

Example 1:
$$(V^+ = +5V, V^- = -12V)$$

a) Duty cycle = 25%, therefore

$$P_{DC} = 17V \times 40mA \times 17/20 \times 25\%$$

P_{D.C} = 145mW worst-case, each side

P_{DC} = 109mW typically

b) Duty cycle = 5%

$$P_{DC} = 21 \text{mW}$$

c) See graph on page 3

The above illustrates that for shift register applications, the minimum clock width allowable for the given type of shift register should be used in order to drive the largest number of registers per clock driver.

Example 2:
$$(V^+ = +17V, V^- = GND)$$
:

a) Duty cycle = 50%

P_{D.C} = 290mW worst-case

P_{DC} = 218mW typically

b) Duty cycle = 100%

 $P_{D,C} = 580 \text{mW}$

Thus for RAM address line applications, package type and heat sink technique will limit drive capability rather than AC power.

3.2 AC Transient Power (per driver)

AC Transient power is given by:

$$P_{\Delta C} = (V^+ - V^-)^2 \times f \times C_1$$

where: f = frequency of operation

C_L = Load capacitance (including all strays and wiring)

Example 3: $(V^+ = +5V, V^- = -12V)$

$$P_{AC} = 17 \times 17 \times f(MHz) \times 10^6 \times$$

$$C_1 (nF) \times 10^{-9}$$

PAC = 290mW per MHz per 1000pF

Thus at 5MHz, a 1000pF load will cause any driver to dissipate one and one half watts. For long shift registers, a driver with the highest package power rating will drive the largest number of bits for the lowest cost per bit.

3.3 Package Selection

Power ratings are based on a maximum junction rating of 175°C. The following guidelines are suggested for package selection. Graphs on page 3 illustrate derating for various operating temperatures.

3.31 TO-5 ("H") Package: Rated at 600mW still air (derate at 4.0mW/°C above 25°C) and 900mW with clip on heat sink (derate at 6.0mW/°C above 25°C). This popular hermetic package is recommended for small systems. Low cost (about 10¢) clip-on-heat sink increases driving capability by 50%.

3.32 8-Pin ("N") Molded Mini-DIP: Rated at 600mW still air (derate at 4.0mW/°C above 25°C) and 1.0 watt soldered to PC board (derate at 6.6mW/°C). Constructed with a special copper lead frame, this package is recommended for medium size commercial systems particularly where automatic insertion is used. (Please note for prototype work, that this package is only rated at 600mW when mounted in a socket and not one watt until it is soldered down.)

3.33 TO-8 ("G") Package: Rated at 1.5 watts still air (derate at 10mW/°C above 25°C) and 2.3 watts with clip on heat sink (Wakefield type 215-1.9 or equivalent—derate at 15mW/°C). Selected for its power handling capability and moderate cost, this hermetic package will drive very large systems at the lowest cost per bit.

application information (cont.)

3.4 Summary-Package Power Considerations

The maximum capacitative load that the MH0026 can drive is thus determined by package type, heat sink technique, ambient temperature, AC power (which is proportional to frequency and capacitive load) and DC power (which is principally determined by duty cycle). Combining equations previously given, the following formula is valid for any clock driver with negligible input power and negligible power in output high state:

$$\begin{split} C_L \; (\text{max in pF}) = & \frac{10^{-3}}{n} \times \\ & \frac{P_{max(mW)}(T_A, pkg) \times R_{eq} - (V^+ - V^-)^2 \times (Dc) \times 10^3}{(V^+ - V^-)^2 \times Req \times f(MHz)} \end{split}$$

or:
$$C_L \text{ (max in pF)} = 5 \times 10^{-3} \times \frac{P_{max} \text{ (mW)} \times 500 - V_S^2 \times Dc \times 10^3}{V_S^2 \times 500 \times f \text{(MHz)}}$$

Where: n = number of drivers per pkg. (2 for the MH0026)

P_{max(mW)}(T_A, pkg) = Package power rating in milliwatts for given package, heat sink, and max, ambient temperature (See graphs)

R_{eg} = equivalent internal resistance

$$V_S = (V^+ - V^-) = \text{total supply voltage across}$$
 device

Dc = Duty Cycle =

Time in output low state

Time in output low + Time in output high state

Table I illustrates MH0026 drive capability under various system conditions.

4.0 Pulse Width Control

The MH0026 is intended for applications in which the input pulse width sets the output pulse width; i.e., the output pulse width is logically controlled by the input pulse. The output pulse width is given by:

$$(PW)_{OUT} = (PW)_{IN} + \frac{t_r + t_f}{2} = PW_{IN} + 25ns$$

Two external input coupling capacitors are required to perform the level translation between TTL/DTL and MOS logic levels. Selection of the capacitor size is determined by the desired output pulse width. Minimum delay and optimum performance is attained when the voltage at the input of the MH0026 discharges to just above the devices threshold (about 1.5V). If the input is allowed to discharge below the threshold, $t_{\rm O\,F\,F}$ and $t_{\rm f}$ will be degraded. The graph on page 3 shows optimum values for $C_{\rm IN}$ vs desired output pulse width. The value for $C_{\rm IN}$ may be roughly predicted by:

$$C_{IN} = (2 \times 10^{-3}) (PW)_{OUT}$$

For an output pulse width of 500ns, the optimum value for C_{LN} is:

$$C_{IN} = (2 \times 10^{-3})(500 \times 10^{-9}) \cong 1000 pF$$

TABLE 1. Worst Case Maximum Drive Capability for MH0026*

PACKAG	SE TYPE	TO-8 N		TO FREE		MINI SOLDERE			MINI-DIP AIR
Max Operating Frequency	Max. Ambient Temp. ↓ Duty Cycle	60°C	85°C	60°C	85°C	60°C	85°C	60°C	85°C
100kHz	5%	30 k	24 k	19 k	15 k	13 k	10k	7.5k	5.8k
500kHz	10%	6.5k	5.1k	4.1k	3.2k	2 7k	2k	1.5k	1.1k
1MHz	20%	2.9k	2 2k	1.8k	1.4k	1 1k	840	600	430
2MHz	25%	1.4k	1.1k	850	650	550	400	280	190
5MHz	25%	620	470	380	290	240	170	120	80
10MHz	25%	280	220	170	130	110	79	-	_

*Note Values in pF and assume both sides in use as non-overlaping 2 phase driver, each side operating at same frequency and duty cycle with (V⁺ – V⁻) = 17V. For loads greater than 1200 pF, rise and fall times will be limited by output current, see Section 5.0.

application information (cont.)

5.0 Rise & Fall Time Considerations(Note 3)

The MH0026's peak output current is limited to 1.5A. The peak current limitation restricts the maximum load capacitance which the device is capable of driving and is given by:

$$I = C_1 \frac{dv}{dt} \le 1.5A$$

The rise time, t_r , for various loads may be predicted by:

$$t_r = (\triangle V)(250 \times 10^{-12} + C_1)$$

Where: $\triangle V$ = The change in voltage across C_L

$$\cong$$
 V⁺ - V⁻
 C_L = The load capacitance
For V⁺ - V⁻ = 20V, C_L = 1000pF, t_r is:
 $t_r \cong (20V)(250 \times 10^{-12} + 10^{-12})$
= 25ns

For small values of C_L , equation above predicts optimistic values for t_r . The graph on page 3 shows typical rise times for various load capacitances.

The output fall time (see Graph) may be predicted by:

$$t_{\rm f} \cong 2.2 R (C_{\rm S} + \frac{C_{\rm L}}{h_{\rm FE} + 1})$$

6.0 Clock Overshoot

The output waveform of the MH0026 can overshoot. The overshoot is due to finite inductance of the clock lines. It occurs on the negative going edge when Ω_7 saturates, and on the positive edge when Ω_3 turns OFF as the output goes through V $^+$ – V $_{be}$. The problem can be eliminated by placing a small series resistor in the output of the MH0026. The critical valve for $R_s = 2 \sqrt{L/C \ell L}$ where L is the self-inductance of the clock line. In

practice, determination of a value for L is rather difficult. However, R_s is readily determined emperically, and values typically range between 10 and 51 ohms. R_s does reduce rise and fall times as given by: $t_r = t_f \cong 2.2 R_S C_L \label{eq:reduce}$

7.0 Clock Line Cross Talk

At the system level, voltage spikes from ϕ_1 may be transmitted to ϕ_2 (and vice-versa) during the transition of ϕ_1 to MOS logic "1". The spike is due to mutual capacitance between clock lines and is, in general, aggravated by long clock lines when numerous registers are being driven. Transistors Q_3 and Q_4 on the ϕ_2 side of the MH0026 are essentially "OFF" when ϕ_2 is in the MOS logic "0" state since only micro-amperes are drawn from the device. When the spike is coupled to ϕ_2 , the output has to drop at least 2 $\rm V_{B\,E}$ before $\rm Q_{\! 2}$ and Q_4 come on and pull the output back to V^+ . A simple method for eliminating or minimizing this effect is to add bleed resistors between the MH0026 outputs and ground causing a current of a few milliamps to flow in Q4. When a spike is coupled to the clock line Q4 is already "ON" with a finite h_{fe} . The spike is quickly clamped by Q_4 . Values for R depend on layout and the number of registers being driven and vary typically between 2k and 10k ohms.

8.0 Power Supply Decoupling

Power supply decoupling is a widespread and accepted practice. Decoupling of V $^+$ to V $^-$ supply lines with at least 0.1 μ F noninductive capacitors as close as possible to each MH0026 is strongly recommended. This decoupling is necessary because otherwise 1.5 ampere currents flow during logic transition in order to rapidly charge clock lines



Interface Circuits

MH0027C dual high speed MOS interface driver

general description

The MH0027C is a dual high current active pull-up designed to operate with a high current sink such as the DH0034 or LM7541A and thus provides fully TTL compatible DC coupled inputs. The partitioning of current sinks and sources into separate packages provides higher overall power drive capability while minimizing system cost. The device is intended for use as a driver for MOS RAM memories such as the MM1103. The MH0027C is capable of sourcing over 1 ampere peak current with a risetime of 25 ns into 600 pF loads.


features

■ Fast rise times — 25 ns into 600 pF load


- Peak output current in excess of 1 ampere
- Fully compatible with DH0034 dual level shifter and LM75450 series peripheral drivers.
- Wide operating supply range 5V to 25V
- Output voltage clamp
- Low power dissipation 1 mW typical in logic "1" state

The MH0027C operates over an ambient temperature range of 0°C to +85°C and is supplied in a miniature 8-pin molded dual-in-line package.

schematic and connection diagrams



Dual-In-Line Package



9

absolute maximum ratings

Continuous Supply Voltage	25V
Peak Supply Voltage (10 ms)	30V
Input Voltage	25V
Output Voltage	V _{cc}
Peak Output Current (each side)	1.2A
Power Dissipation (Note 1)	1.0W
Operating Temperature Range	0°C to 85°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C

electrical characteristics $(T_A = +25^{\circ}C, V^{+} = 24V, V_{CL} = 21V, unless otherwise specified)$

PARAMETER	CONDITIONS		LIMITS			
FARAWETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Low Level Input Current (I _{IL})	V _{IN} = 0V	18	25	32	mA	
High Level Output Voltage (V _{OH})	I _{OH} = 4 mA	20 75	21 0	21.25	V	
Low Level Output Voltage (V _{OL})	I _{OL} = 100 mA		0 7	1.0	V	
Turn-On Time (t _{dON})	C _L = 600 pF		5	15	ns	
Turn-Off Time (t _{dOFF})	C _L = 600 pF		5	15	ns	
Rise Time (t _r)	C _L = 600 pF		20	45	ns	
Fall Time (t _f)	C _L = 600 pF		15	35	ns	

Note 1: Rating applies for device soldered to a printed circuit board with 8 copper conductors 03 inches wide. For ambient temperatures above 25°C, derate linearly at 6.7 mW/°C

For specifications on other National MOS clock drivers and interface circuits, see the following data sheets:

MOS Clock Drivers

Single Phase, TTL Input DC Coupled — MH0007 Two Phase DC Coupled — MH0009 Single Phase, High Speed DC Coupled — MH0012 Two Phase AC Coupled — MH0013 Two Phase Low Cost — MH0025 Two Phase High Speed AC Coupled — MH0026

MOS Interface Circuits


Dual Voltage Translator – DM7800/DM8800
Dual High Speed Translator – DH0034/DH0034C
Quad 2-Input NAND TTL/MOS Interface –
DM8810,DM8811

Quad 2-Input AND TTL/MOS Interface — DM8810 Hex Inverter TTL/MOS Interface — DM8812 Dual Peripherial Drivers — LM350,LM351/ LM75450A,LM75451A

Analog Comparator to MOS — LM111 series Dual Analog Comparator to MOS — LH2111 series


typical applications

TTL to MM1103 High Speed Memory Interface



te Minimize stray bosed capacitance on interconnections between LM75451A and MH0027CT Optional external pull up resistors (R_X = 1k) may be added to improve rise time by about a factor of 2

TTL to Negative Level Interface (DC Coupled MOS Clock)



Note R_x (1k) Optional to decrease rise time



Interface Circuits

MH8808 dual high speed MOS clock driver

general description


The MH8808 is a high speed dual MOS clock driver intended to drive the two phases of a memory array of 500 pF per phase at rates up to 4 MHz. The design includes output current limiting for controlled rise and fall times, and thermal shutdown which protects the chip against excessive power dissipation or accidental output shorts Two DTL/TTL compatible status outputs monitor clock outputs and provide a corresponding TTL logic level for status indication. Both direct and internally damped outputs are available for each phase to suit the particular application. It is ideally suited for driving MM5262 2k RAMs.

features

- High Speed 18 ns typ delay and 20 ns typ rise and fall times with 500 pF load
- Current limited outputs ±450 mA typ
- Direct and damped outputs available
- Thermal shutdown protection
- TTL compatible status outputs
- 1W dissipation capability at 25°C T_A
- 16 pin cavity dual-in-line package
- Output high level clamped to +5V

connection diagram

Dual-In-Line Package



TOP VIEW

9

absolute maximum ratings

 $\begin{array}{ccc} V_{SS} & +7V \\ V_{BB} - V_{DD} & 26V \\ Total Power Dissipation (Note 1) & 1W \\ Operating Temperature Range & 0°C to +70°C \\ \end{array}$

electrical characteristics

The following apply for V_{BB} = +7V, V_{SS} = +5V, V_{DD} = -15V, T_A = 25°C unless otherwise stated

PARAMETER	CONDITIONS	MIN	MAX	UNITS	
Input Current	V _{IN} = -9V (Note 2)		10	mA	
Output Low Voltage	I _{OUT} = +1 mA, V _{IN} = -10V -14 (Note 2)			V	
Output High Voltage	I _{OUT} = -1 mA, V _{IN} = -14V	4 5	5 3	V	
Status "1" Voltage	Ι _{ΟυΤ} = -250 μΑ, V _{IN} = -14V	3		V	
Status "0" Voltage	I _{OUT} = 20 mA, V _{IN} = -10V (Note 2)		0,5	V	
Output Leakage Current Damping Resistor	$V_{BB} = +85V, V_{SS} = 5V$ $V_{DD} = -175V, V_{OUT} = +85V$ $V_{IN} = open$	4	100	μA Ω	
I _{BB}	V _{IN} = -11 5V V _{SS} = +6 5V, V _{DD} = -17 5V V _{BB} = +8 5V (Note 2)		32	mA	
Iss	V _{IN} = -11 5V V _{SS} = +6 5V, V _{DD} = -17 5V V _{BB} = +8 5V (Note 2)		23	mA	
I _{DD}	V _{IN} = -11 5V V _{SS} = +6 5V, V _{DD} = -17 5V V _{BB} = +8 5V (Note 2)		-55	mA	
Output Rise Time	C _L = 500 pF		26	ns	
Output Fall Time	C _L = 500 pF		26	ns	
Delay to Negative-Going Output	C _L = 500 pF	7	22	ns	
Delay to Positive-Going Output	C _L = 500 pF	10	25	ns	

Note 1 Maximum junction temperature is 110 $^{\circ}$ C. For operation above 25 $^{\circ}$ C derate at 85 $^{\circ}$ C/W $\theta_{\rm JA}$ for still air

Note 2 Test only one input high (more positive) at a time



New Products

DM5485/DM7485(SN5485/SN7485) 4-bit magnitude comparator

general description

The DM5485/DM7485 performs magnitude comparison of straight binary and BCD (8421) codes. Three fully decoded decisions on two 4-bit words (A & B) are made and brought to three outputs.

This device is fully expandable by use of cascading inputs. When expanded the total comparison time is a function of word length and is two gate delays (\approx 12 ns) for each four bit section added to the basic device delay.

features

- Greater than, less than and equal to in one package
- Easily expandable through high speed cascading inputs
- Typical power


275 mW

truth table

	COMPARING INPUTS			CASCADING INPUTS			OUTPUTS		
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A > B	A < B	A = B
A3 > B3	Х	Х	×	х	X	х	Н	L	L
A3 < B3	×	×	×	×	X	×	L	н	L
A3 = B3	A2 > B2	×	×	×	×	×	[н	L	L
A3 = B3	A2 < B2	X	×	×	Х	×	L	н	L
A3 = B3	A2 = B2	A1 > B1	×	×	×	×	н	L	L
A3 = B3	A2 = B2	A1 < B1	×	×	Х	×	L	н	L
A3 = B3	A2 = B2	A1 = B1	A0 > B0	×	Х	×	н	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < B0	×	X	×	L	н	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	н	L	L	н	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	н	L	L	н	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	н	L	L	Н

NOTE: H = high level, L = low level, X = irrelevant

connection diagram



10

DM5491A/DM7491A(SN5491/SN7491) 8-bit shift register

general description

The DM5491A/DM7491A is a serial-in, serial-out, 8-bit shift register utilizing TTL technology. It is composed of eight RS master/slave flip flops, input gating, and a clock driver. The register is capable of storing and transferring data at clock rates up to 18 MHz while maintaining a typical noise-immunity level of 1.0V. Power dissipation is typically 175 mW; a full fan out of 10 is available from the outputs.

Data and input control are gated through inputs A and B to the first bit of the shift register. Drive for the common clock line is provided by an internal clock buffer. Each of the inputs $(A, B, and \overline{CP})$ appear as only one TTL input load.


The clock pulse inverter/driver causes these circuits to shift information to the output on the positive edge of an input clock pulse, thus enabling the shift-register to be fully compatible with other edge-triggered synchronous functions.

features

- High speed 18 MHz typ.
- Gated data input
- Both true and complement outputs of last bit
- Input loading of 1 on each input
- Typical power

175 mW

connection diagram



DM54123/DM74123(SN54123/SN74123) TTL/monostable multivibrator

general description

The DM54123/DM74123 is a dual retriggerable, resettable monostable multivibrator providing an output pulse whose duration and accuracy is a function of external timing components. Its inputs and outputs are standard TTL and compatible with all 5400 and 7400 products.


There are two inputs per function, one active LOW and one active HIGH. This permits triggering on either the leading (positive going) or trailing (negative going) edge. Triggering is independent of input transition time or pulse width. An input cycle time shorter than the output R*C cycle time will retrigger the DM54123 and result in a continuous output.

Retriggering may be inhibited by tying the \overline{Q} output to the active LOW trigger input or the Q output to the active HIGH input.

The true output may be forced LOW during any phase of input or output timing by connecting a logic LOW level to the reset input.

features

- Retriggerable 0% to 100% duty cycle
- TTL compatible inputs and outputs
- Triggers on leading or trailing edge
- Complementary outputs
- Compensated for temperature and power supply variations
- High speed trigger to Q 21 ns (typ.)



DM54141/DM74141 (SN54141/SN74141) BCD to decimal decoder/driver

general description

The DM54141/DM74141 is a second-generation BCD-to-decimal decoder designed specifically to drive cold cathode indicator tubes. This decoder demonstrates an improved capability to minimize switching transients in order to maintain a stable display.


Full decoding is provided for all possible input states. For binary inputs 10 through 15, all the outputs are off. Therefore the DM54141/DM74141, combined with a minimum of external circuitry, can use these invalid codes in blanking leading-and/or trailing-edge zeros in a display as shown in the typical application data. The ten high-performance NPN output transistors have a maximum reverse current of 50µA at 55V.

Low-forward-impedance diodes are also provided for each input to clamp negative-voltage transitions in order to minimize transmission-line effects. Power dissipation is typically 55 mW, which is about one-half the power requirement of earlier designs.

features

- Drives cold cathode numeric indicator tubes directly
- Low leakage current at 55V (50µA max.)
- Low power dissipation of 55 mW (typ.)
- Fully decoded inputs ensure all outputs off for invalid codes
- Input clamp diodes for minimizing transmission line effects

connection diagram



DM54160/DM74160(SN54160/SN74160), DM54161/DM74161 (SN54161/SN74161), DM54162/DM74162(SN54162/SN74162), DM54163/DM74163(SN54163/SN74163), synchronous 4-bit counter

general description

These synchronous, presettable counters feature an internal carry-look-ahead for applications in totally synchronous high speed counting schemes. The DM54160/DM74160 and DM54162/DM74162 are BCD decade counters and the DM54161/DM74161 and DM54163/DM74163 are 4-bit binary counters. All counting flip flops are triggered simultaneously from a common clock buffer, counting on the rising (positive going) edge of the clock input waveform.

All counters are synchronously presettable to either state. With a Low logic level on the Load input, the next rising edge of the clock will transfer into the counting register data present on the inputs A, B, C, and D.

The Clear functions for the DM54160/DM74160 and DM54161/DM74161 are asynchronous and a Low logic level on the Clear inputs will set all outputs Low regardless of the state of the clock or any other input (i.e., clear overrides all other functions).


The Clear function for the DM54162/DM74162 and DM54163/DM74163 are totally synchronous. A Low logic level on the Clear input will set the outputs Low *after* the next clock pulse. This synchronous clear allows simplified count sequences as the maximum count can be decoded with one extra NAND gate. This gate then synchronously sets the counter to 0000 (all Low).

The internal carry-look-ahead provides for cascading up to 10 counters in totally synchronous applications without additional gating.

features

- Internal look-ahead for fast counting
- Terminal count output for ripple cascading
- Synchronous counting
- Synchronous loading
- Typical count frequencies over 32 MHz
- DM54160/DM74160 equal to FSC 9310
- DM54161/DM74161 equal to FSC 9316

connection diagram




10


DM54174/DM74174(SN54174/SN74174) hex D flip flop DM54175/DM74175(SN54175/SN74175) quad D flip flop features

general description

Both devices contain positive edge-triggered Dtype flip flops. Q outputs only appear on the DM54174/DM74174 whereas both Q and Q outputs are available on the DM54175/DM74175. Overriding Clear inputs are used to set the Q outputs to the logic "0" state.

connection diagrams





- Buffered clock and direct clear inputs
- Individual data input to each flip flop

truth table

	INPUTS				
CLEAR	CLOCK	D	a	₫*	
L	×	х	L	н	
н	1	н	Н	L	
н	1	L	L	н	
н	L	×	Ω_0	$\overline{\Omega}_0$	

*Available on the DM54175/DM74175

- X = Don't care
- † = Transition from low to high

DM54196/DM74196(SN54196/SN74196) presettable decade counter DM54197/DM74197(SN54197/SN74197) presettable binary counter general description


These high-speed counters consist of four M/S flip flops which are internally connected to provide either a divide-by-two and a divide-by-five counter (DM54196/DM74196); or a divide-by-two and a divide-by-eight counter (DM54197/DM74197). The outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs, independent of the state of the clocks.

features

- Performs BCB, bi-quinary, or binary counting
- Fully programmable
- Fully independent clear input
- Guaranteed to count at input frequencies from 0 to 50 MHz

- Input clamping diodes simplify system design
- Output Q_A will drive clock-2 input plus ten series 54/74 loads

connection diagram



DM54197/DM74197 (See Note 1)

COUNT	OUTPUT					
CODIVI	α _D	ď	ΩB	Q_A		
0	L	L	L	L		
1	L	L	L	н		
2	L	L	н	L		
3	L	L	н	н		
4		н	L	L		
5	L	н	L	н		
6	L	н	н	L		
7	L	н	н	н		
8	н	L	L	L		
9	н	L	L	н		
10	н	L	Н	L		
11	н	L	н	н		
12	н	н	L			
13	н	н	L	н		
14	н	н	н	TILI		
15	н	н	н	н		

truth tables

DM54196/DM74196 DECADE

(BCD) (See Note 1)

COUNT	OUTPUT				
COONT	Q _D	ď	QΒ	QA	
0	L	L	L	L	
1	L	L	L	н	
2	L	L	н	L	
3	L	L	н	н	
4	L	н	L	L	
5	L	н	L	н	
6	L	н	н	L	
7	L	н	н	н	
8	н	L	L	L	
9	Н	L	L	Н	

Note 1. Output QA connected to CLOCK-2 input Note 2. Output QD connected to CLOCK-1 input

BI-QUINARY

(5-2) (See Note 2)

D _A	OUT Q _D L L	PUT Q _C L L	Q _B L Н
7 7 7	L	L L	L
L	- 1	L	н
L	- 1	_	ı
-	L	Н	l 1
. 1			
L	L	н	н
L	н	L	L
н	L	L	L
н	L	L	н
н	L	н	L
н	L	н	Н
н	н	L	L
	L H H H H	H L H L H L	H L L H L H H L H

DM7512/DM8512 dual gated master/slave JK/D flip flop


general description


The DM7512/DM8512 is a dual flip flop which can operate in either a J, K mode or in a D-type mode. Both flip flops operate from a common clock and a common asynchronous clear but have separate mode inputs so that one can operate as a J, K flip flop while the other is operating as a D-type flip flop. (See truth table.)

features

- Positive-edge-triggered
- High speed, 40 MHz typical operation
- DM75L12/DM85L12 pin compatible
- Target power dissipation 270 mW max.

logic and connection diagrams





truth table

J	к	М	CLR	Q _{N+1}
0	0	1.	0	Q _N
1	0	1	0	1
0	1	1	0	0
1	1	1	0	\overline{Q}_N
х	х	0	0	D
×	Х	х	1	0*

*Asynchronous transition X = Don't care

DM7555/DM8555 TRI-STATE®programmable decade counter


general description

The DM7555/DM8555 is a TRI-STATE four-bit decade counter which has both conventional and TRI-STATE outputs. When the TRI-STATE outputs are in the high-impedance mode, they can be used to load information into the subsequent stage. This is particularly useful in applications involving program counters. Fully synchronous operation results when these devices are cascaded.


features

Typical power dissipation
 Target propagation delay
 Target clock frequency
 50 MHz

connection diagram



logic diagram





DM7556/DM8556 TRI-STATE®programmable binary counter


general description

The DM7556/DM8556 is a TRI-STATE four-bit binary counter which has both conventional and TRI-STATE outputs. When the TRI-STATE outputs are in the high-impedance mode they can be used to load information into the subsequent stage. This is particularly useful in applications involving program counters. Fully synchronous operation results when these devices are cascaded.


features

Typical power dissipation
 Target propagation delay
 Target clock frequency
 Target clock frequency

connection diagram



logic diagram



DM7613/DM8613 quad gated D flip flop


general description


DM7613/DM8613 is a positive-edge-triggered quad gated D flip flop with direct clear and gated inputs. The gate, if set to a logical "1" level, will inhibit data entry from the data input.

features

- Positive-edge-triggered, buffered clock
- Target power dissipation 380 mW max.
- Target propagation delay 42 ns max.
- Target clock rate 20 MHz min.

logic and connection diagrams





·	ıu	u	La	v	. 6	

D	G	CLR	Q _{N+1}
1	0	0	1
0	0	0	0
x	1	0	Q _N
х	×	1	0*

X = Don't care *Asynchronous transition

DM7833/DM8833,DM7834/DM8834, DM7835/DM8835, DM7839/DM8839 quad TRI-STATE® transceivers

general description

This family of TRI-STATE® party line transceivers offer extreme versatility in bus organized data transmission systems. The data bus may be unterminated, or terminated DC or AC at one or both ends. Drivers in the third (high impedance) state load the data bus with a negligible leakage current. The receiver input current is low allowing at least 100 driver/receiver pairs to utilize a single bus. The bus loading is unchanged when $V_{CC} = 0V$. The receiver incorporates hysteresis to provide greater noise immunity. All devices utilize a high current TRI-STATE output driver. The DM7833/ DM8833 and DM7835/DM8835 employ TRI-STATE outputs on the receiver also, while on the DM7834/DM8834 and DM7839/DM8839 the receiver outputs are standard active pull up T2L.

The DM7833/DM8833 are non-inverting quad transceivers with a common driver disable control and a common receiver disable control.

The DM7839/DM8839 are non-inverting quad transceivers with a common two-input driver disable control.

The DM7834/DM8834 are inverting quad transceivers with a common two input driver disable control

The DM7835/DM8835 are inverting quad transceivers with a common driver disable control and a common receiver disable control.

features

=	Receiver hysteresis	450 mV (typ)
=	Receiver noise immunity	1.4V (typ)
•	Receiver input current	$50 \mu\text{A} (\text{max})$
	for normal V _{CC} or	
	$V_{CC} = 0V$	


Receivers


Sink	16 mA at 0.4V (max
Source	2.0 mA (mil)
	5.2 mA (com) at 2.4V (min

Drivers


110013	
Sink	50 mA at 0.5V (max) or
	32 mA at 0.4V (max)
Source	10.4 mA at
	2 4\/ (min)

- Drivers have TRI-STATE outputs
- DM7833/DM8833 and DM7835/DM8835 receivers have TRI-STATE outputs
- lacktriangle Capable of driving 100 Ω DC terminated buses
- 74 series TTL compatible






DM7835/DM8835



DM7834/DM8834



DM7839/DM8839



DM9602/DM8602 dual TTL/monostable multivibrator

general description

The DM9602/DM8602 is a dual retriggerable, resettable monostable multivibrator providing an output pulse whose duration and accuracy is a function of external timing components. Its inputs and outputs are standard TTL and compatible with all 7400, 74H and 74S families.


There are two inputs per function, one active Low and one active High. This permits triggering on either the leading (positive going) or trailing (negative going) edge. Triggering is independent of input transition time or pulse width. An input cycle time shorter than the output R*C cycle time will retrigger the DM9602 and result in a continuous output.

Retriggering may be inhibited by tying the $\overline{\mathbf{Q}}$ output to the active Low trigger input or the \mathbf{Q} output to the active High input.

The true output may be forced Low during any phase of input or output timing by connecting a logic Low level to the reset input.

features

- Resettable and retriggerable0% to 100% duty cycle
- TTL compatible inputs and outputs
- Triggers on leading or trailing edge
- Complementary outputs
- Compensated for temperature and power supply variations



DM54L89A/DM74L89A 64-bit random access memory

general description

The DM54L89A/DM74L89A is a fully decoded 64-bit RAM organized as 16 4-bit words. The memory is addressed by applying a binary number to the four Address inputs. After addressing, information may be either written into or read from the memory. To write, both the Memory Enable and the Write Enable inputs must be in the logical "0" state. Information applied to the four Write inputs will then be written into the addressed location. To read information from the memory the Memory Enable input must be in the logical "0" state and the Write Enable input in the logical "1" state. Information will be read as the complement of what was written into the memory. When the Memory Enable input is in the logical "1" state,

the outputs will go to the logical "1" state.

The "A" suffix is used to denote that full "tenth-power" technology has been employed in building this RAM.

features

- Series 54L/74L compatible
- Organized as 16 4-bit words
- Typical access from chip enable


50 ns

Typical power dissipation

55 mW


- Open collector outputs to permit "wire OR" capability
- Pin compatible with SN5489/7489, 3101, 5501

logic diagram



connection diagram

truth table



MEMORY ENABLE	WRITE ENABLE	OPERATION	OUTPUTS
0	0	Write	Logical "1" State
0	1	Read	Complement of Data
1			Stored in Memory
1	X	Hold	Logical "1" State



DM54L123/DM74L123(SN54L123/SN74L123) dual TTL/monostable multivibrator

general description

The DM54L123 is a low power dual retriggerable, resettable monostable multivibrator providing an output pulse whose duration and accuracy is a function of external timing components. Its inputs and outputs are compatible with all 54L and 74L products.

There are two inputs per function, one active LOW and one active HIGH. This permits triggering on either the leading (positive going) or trailing (negative going) edge. Triggering is independent of input transition time or pulse width. An input cycle time shorter than the output R*C cycle time will retrigger the DM54L123 and result in a continuous output.


Retriggering may be inhibited by tying the $\overline{\mathbf{Q}}$ output to the active LOW trigger input or the \mathbf{Q} output to the active HIGH input.

The true output may be forced LOW during any phase of input or output timing by connecting a logic LOW level to the reset input.

features

- Low power 25 mW
 Resettable and 0% to 100% retriggerable duty cycle
- Low power TTL compatible inputs and outputs
- Triggers on leading or trailing edge
- Complementary outputs
- Compensated for temperature power supply variations
- High speed, trigger to Q

50 ns (typ)



DM54L187A/DM74L187A 1024-bit read only memory

general description

The DM54L187A/DM74L187A is a custom-programmed read-only-memory organized as 256 four-bit words. Selection of the proper word is accomplished through the eight select inputs.

The "A" suffix is used to denote that full "tenth-power" technology has been employed in building this ROM.

Two overriding memory enable inputs are provided which when mask-programmed in one of the three options described will cause all four outputs to

read either the normal memory contents or go to the logical "1" state.


features

- Full tenth-power technology
- Pin compatible with SN54187/SN74187
- Typical power dissipation


60 mW

- Typical access time
- 85 ns
- Custom-programmed memory enable inputs
- Open-collector outputs

logic diagram



connection diagram



truth table

OPTION	ME ₁	ME ₂	OUTPUTS
1	0	0	Normal
	1	×	Logical 1
	×	1	Logical 1
2	1	1	Normal
	0	x	Logical 1
	×	0	Logical 1
3	1	0	Normal
}	x	1	Logical 1
	0	×	Logical 1

X = Don't care



DM70L95, DM70L97 TRI-STATE® hex buffers

general description

The DM70L95 and DM70L97 are a collection of six non-inverting buffer gates which can be disabled to provide a high impedance (TRI-STATE) output. The disable function is performed by two inputs, DIS $_1$ and DIS $_2$, which produce the TRI-STATE when taken high. For the DM70L95 all outputs go to the Hi-z STATE if DIS $_1$ or DIS $_2$ are disabled (Hi-z) when DIS $_1$ = "1" and outputs 5 and 6 are disabled (Hi-z) for DIS $_2$ = "1."

features

■ TRI-STATE outputs

Typical power dissipation


22 mW

Typical propagation delay


40 ns

 DM70L95 and DM70L97 have same pinouts as DM7095 and DM7097 respectively

connection diagrams



DM70L95



DM70L97

DM70L96, DM70L98 TRI-STATE® hex buffers

general description

The DM70L96 and DM70L98 are a collection of six inverting buffer gates which can be disabled to provide a high impedance (TRI-STATE) output. The disable function is performed by two inputs, DIS $_1$ and DIS $_2$, which produce the TRI-STATE when taken high. For the DM70L96 all outputs go to the Hi-z STATE if DIS $_1$ or DIS $_2$ are high. For the DM70L98, outputs 1, 2, 3, and 4 are disabled (Hi-z) when DIS $_1$ = "1" and outputs 5 and 6 are disabled (Hi-z) for DIS $_2$ = "1."

features


■ TRI-STATE outputs

17 mW


Typical power dissipationTypical propagation delay

30 ns

 DM70L96 and DM70L98 have same pinouts as DM7096 and DM7098 respectively



DM70L96



DM70L98

DM76L13/DM86L13 quad gated D flip flop

general description

The DM76L13/DM86L13 is a low power TTL quad gated D flip flop with direct clear and gated inputs. The gate, if set to a logical "1" level, will inhibit data entry from the data input.

features

- Positive-edge-triggered, buffered clock
- Typical power dissipation


25 mW

Typical propagation delay


70 ns

■ Pin compatible with std. TTL DM7613/DM8613

logic diagram



connection diagram



truth table

D	G	CLR	O _{N+1}
1	0	0	1
0	0	0	0
х	1	0	Ω _N 0*
X	х	1	0*

*Asynchronous transition

X = Don't care

DM76L97/DM86L97 TRI-STATE® 1024-bit read only memory

general description

The DM76L97/DM86L97 is a custom-programmed read-only-memory organized as 256 four-bit words. Selection of the proper word is accomplished through the eight select inputs.

Two overriding memory enable inputs are provided which when mask-programmed in one of the three options described will cause all four outputs to read either the normal memory contents or go to the high impedance state.

features

- Full tenth-power technology
- Pin compatible with SN54187/SN74187

Typical power dissipation


60 mW

■ Typical access time


70 ns

- Custom-programmed memory enable inputs
- TRI-STATE outputs

logic diagram



connection diagram



truth table

OPTION	ME ₁	ME ₂	OUTPUTS
1	0	0	Normal
	1	×	Logical 1
	×	1	Logical 1
2	1	1	Normal
	0	X	Logical 1
	×	0	Logical 1
3	1	0	Normal
Í	×	1	Logical 1
	0	×	Logical 1

X = Don't care

DM76L99/DM86L99 TRI-STATE® 64-bit random access memory

general description

The DM76L99/DM86L99 is a fully decoded 64-bit RAM organized as 16 4-bit words. The memory is addressed by applying a binary number to the four Address inputs. After addressing, information may be either written into or read from the memory. To write, both the Memory Enable and the Write Enable inputs must be in the logical "0" state. Information applied to the four Write inputs will then be written into the addressed location. To read information from the memory the Memory Enable input must be in the logical "0" state and the Write Enable input in the logical "1" state. Information will be read as the complement of what was written into the memory. When the Memory Enable input is in the logical "1" state, the outputs will go to the high-impedance state. This allows up to 75 memories to be connected to a common bus-line without the use of pull-up resistors. All memories except one are gated into the high-impedance while the one selected memory exhibits the normally totem-pole low impedance output characteristics of TTL.

features

- Series 54L74L compatible
- Same pin-out as SN5489/SN7489, 3101, 5501
- Organized as 16 4-bit words
- Expandable to 1200 4-bit words without additional resistors

Typical access from chip enable

50 ns


Typical access time

80 ns

Typical power dissipation


55 mW

logic diagram



connection diagram

truth table



MEMORY ENABLE	WRITE ENABLE	OPERATION	OUTPUTS
0	0	Write	Logical "1" State
0	1	Read	Complement of Data Stored in Memory
1	X	Hold	Logical "1" State



LM160 high speed differential voltage comparator

general description

The LM160 high speed comparator is designed to be used in D to A and disc file pre amp applications where speed is critical. It is designed with a high impedance differential input stage and provides complementary saturated logic output levels, with minimum skew between outputs. The device operates off of $\pm 4.5 \text{V}$ to $\pm 6.0 \text{V}$ supplies and has outputs which are compatible with standard DTL/TTL levels. This product is pin and function compatible with the μA760 . TO-5, dual-in-line and


flat package versions of this product will be available.

features


■ Response time	15 ns
Bias current max.	10 μΑ
 Offset voltage 	2 mV
 Voltage gain 	3000

connection diagrams

Metal Can Package



Dual-In-Line Package



LM161 high speed differential voltage comparator

general description

The LM161 high speed comparator is designed for D to A and disc file pre amp applications where speed is critical. It features a high impedance differential input stage and provides complementary saturated logic output levels with minimum skew between outputs. Each output is individually strobed and is compatible with standard DTL/TTL levels. The preamplifier section is capable of operating from $\pm 4.5 \text{V}$ to $\pm 15 \text{V}$ supplies, and is independent of supply symmetry. This comparator is pin and function compatible with the NE529.

TO-5, dual-in-line and flat package versions of the product will be available.

features

- Op amp supply compatible
- Common mode range
- Individual output strobing
- Maximum bias current
- Response time15 ns


±7V

10 µA

- Offset voltage 2 mV
- Voltage gain 3000


connection diagrams

Metal Can Package



TOP VIEW

Dual-In-Line Package



LM55325/LM75325 memory driver

general description

The LM55325 and LM75325 are monolithic memory drivers which feature high current outputs as well as internal decoding of logic inputs. These circuits are designed for use with magnetic memories.

The circuit contains two 600 mA sink-switch pairs and two 600 mA source-switch pairs. Inputs A and B determine source selection while the source strobe (S1) allows the selected source turn on. In the same manner, inputs C and D determine sink selection while the sink strobe (S2) allows the selected sink turn on.

Sink-output collectors feature an internal pull-up resistor in parallel with a clamping diode connected to V_{CC2} . This protects the outputs from voltage surges associated with switching inductive loads.

The source stage features node R which allows extreme flexibility in source current selection by controlling the amount of base drive to each source transistor. This method of setting the base drive brings the power associated with the resistor


outside the package thereby allowing the circuit to operate at higher source currents for a given junction temperature. If this method of source current setting is not desired, then nodes R and $R_{\rm INT}$ can be shorted externally. This activates an internal resistor connected from $V_{\rm CC2}$ to node R. This method provides adequate base drive for source current up to 375 mA with $V_{\rm CC2}$ = 15V or 600 mA with $V_{\rm CC2}$ = 24V.

The LM55325 operates over the full military temperature range of -55° C to 125° C, while the LM75325 operates from 0° C to 70° C.

features

- 600 mA output capability
- 24 volt output capability
- Dual sink and dual source outputs
- Fast switching times
- Source base drive externally adjustable
- Input clamping diodes
- DTL/TTL compatible

connection diagram



truth table

	AD	DRESS	INPUT	-s	STROBE	NPUTS	OUTPUTS			
Е	SOU	RCE	SIN	١K	SOURCE	SOURCE SINK		SINK		
	Α	В	С	D	S1	S2	w x	ΥZ		
Г	L	Н	Х	Х	L	Н	ON OFF	OFF OFF		
1	Н	L	Х	Х	L	Н	OFF ON	OFF OFF		
	Х	Χ	L	Н	н	L	OFF OFF	ON OFF		
1	Х	X	Н	L	н	L	OFF OFF	OFF ON		
	Х	X	х	Х	н	н	OFF OFF	OFF OFF		
L	Н	Н	Н	Н	х	Х	OFF OFF	OFF OFF		

H = high level, L = low level, X = irrelevant

Note Not more than one output is to be on at any one time



LM75324 memory driver with decode inputs


general description


The LM75324 is a monolithic memory driver which features two 400 mA (source/sink) switch pairs along with decoding capability from four address lines. Inputs B and C function as mode selection lines (source or sink) while lines A and D are used for switch-pair selection (output pair Y/Z or W/X).

features

- 400 mA output capability
- High voltage outputs
- Dual sink/source outputs
- Internal decoding and timing circuitry
- Fast switching times
- 0°C to 70°C operation
- DTL/TTL compatible

connection diagrams





truth table

	INPUTS							OUT	PUTS	
A	ADDRESS TIMING				SINK	sou	RCES	SINK		
Α	В	С	D	Е	F	G	W	х	Υ	Z
0	0	1	1	1	1	1	ON	OFF	OFF	OFF
0	1	0	1	1	1	1	OFF	ON	OFF	OFF
1	1	0	0	1	1	1	OFF	OFF	ON	OFF
1	0	1	0	1	1	1	OFF	OFF	OFF	ON
×	Х	Х	Х	0	Х	X	OFF	OFF	OFF	OFF
×	Х	Х	Х	x	0	Х	OFF	OFF	OFF	OFF
X	х	х	х	х	х	0	OFF	OFF	OFF	OFF

Note 1: X - Logical 1 or logical 0

Note 2: Not more than one output is to be allowed to be ON at one time. When all timing inputs are at a logical 1, two of the address inputs must be at a logical 0.

LM75461, LM75462, LM75463, LM75464 dual peripheral drivers (high voltage)


general description


These circuits are high voltage versions of the LM75451A, LM75452, LM75453, and LM75454 series. Pin configurations for the corresponding parts in the two series are identical. Each circuit contains two independent high voltage transistors each capable of sinking 300 mA at the same time.


features


- High breakdown
- Outputs withstand high voltage with V_{CC} = 0V for power strobing applications

- Both outputs can sink 300 mA simultaneously
- Two separate drivers per package
- 0°C to 70°C operation
- Identical pin configurations as the lower voltage LM75450 series equivalents
- 8-pin mıni-dual-in-line package
- Inputs have clamp diodes and are DTL/TTL compatible











MH7803/MH8803, MH7807/MH8807 oscillator/clock drivers

general description


The MH7803/MH8803 and MH7807/MH8807 are complete self-contained two-phase oscillators and clock driver subsystems for MOS micro-computer, calculator and shift register systems.


features

- No external timing components
- Two non-overlapping outputs
- Both frequency and pulse width are voltage controlled


- Frequency adjustable from 100 kHz to 500 kHz (MH7803/MH8803) and from 400 kHz to 2 MHz (MH7807/MH8807)
- Pulse width adjustable from 300 ns to 2μ s
- Low power for battery operation
- TTL outputs for verification and synchronization
- Both direct and damped MOS outputs

logic diagram





MH7803/MH8803



MH7807/MH8807

0.3V

MH8804, MH8805 quad, dual MOS memory drivers

general description


The quad MH8804 and the dual MH8805 are bipolar to MOS drivers specifically designed to drive input address lines for MOS memory arrays using MM1103 type RAMs. The MH8804 is pin compatible with the 13207 and the MH8805 with the SN75361.


features

Low output voltage

Current mode output drive
 Rise and fall times
 Delay times
 High output voltage
 ±500 mA
 20 ns
 15 ns
 V_{SS} - 1.0V

■ Input levels TTL/DTL












AC Test Circuits






Test Circuit 2




	S ₁	S ₂	CL
t _{pd1}	Closed	Closed	50 pF
t _{pd0}	Closed	Closed	50 pF
t _{o H}	Closed	Closed	5 pF*
t _{1 H}	Closed	Closed	5pF*
t _{HO}	Closed	Open	50 pF
t _{H1}	Open	Closed	50 pF


*Approximate value of jig capacitance only


Test Circuit 3






Test Circuit 5






Test Circuit 7






Test Circuit 8



Test Circuit 9



ALL INPUT AND OUTPUT CABLES TO THE SCOPE ARE EQUAL LENGTHS OF 50-0HM COAXIAL CABLE WIRE LENGTH SHOULD BE < 1/4 Inch from TP_in to input PIN and TP_out to output PIN.

Test Circuit 10





Figure 1 (Test Circuit)

TEST	INPUT CONDITIONS							
	OD1	OD2	CE	CLEAR	PRESET	СР	TRANSFER ENABLE	
t _{pd0}	GND	GND	V _{cc}	GND	GND	See Note 1	V _{cc}	
t _{pd1}	GND	GND	V _{cc}	GND	GND	See Note 1	V _{cc}	
t _{pd(TE)}	GND	GND	Vcc	GND	GND	See Note 1	See Note 2	
t _{1H}	See Note 3	See Note 3	GND	GND	Vcc	GND	V _{cc}	
t _{OH}	See Note 3	See Note 3	GND	Vcc	GND	GND	Vcc	
t _{H1}	See Note 3	See Note 3	GND	GND	Vcc	GND	V _{cc}	
t _{HO}	See Note 3	See Note 3	GND	V _{cc}	GND	GND	V _{cc}	
f _{clock}	GND	GND	V _{cc}	GND	GND	See Note 8	V _{cc}	

Table 1




NOTE 1 PULSE GEN PRR \leq MHz, $t_v \leq$ 15 ms, $t_g \leq$ 5 ms, $t_p \in$ (CLOCK) \geq 200 ms NOTE 2 See AC SWITCHING TIME WAVEFORMS NOTE 3 TIE THESE INPUTS TOGETHER, SEE SWITCHING TIME WAVEFORMS NOTE 4 INCLUDES JIG CAPACITANCE NOTE 5 ALL DIODES ARE FOIDO OR EQUIVALENT NOTE 6 OPEN SWITCH S₃ FOR $t_{poid}(TC)$, $t_{poit}(TC)$, $t_{poit}(TC)$, $t_{poit}(TC)$, and $t_{poit}(TC)$ JIG CAPACITANCE NOTE 8 t_{CLOCK} USE 50% DUTY CYCLE

Figure 2 (Load Circuit)

TEST	SWITCH S ₁	SWITCH S ₂	C _L	
t _{pd0}	Closed	Closed	50 pF	
t _{pd1}	Closed	Closed	50 pF	
t _{pd(TE)}	Closed	Closed	50 pF	
t _{1H}	Closed	Closed	5 pF (See Note 7)	
t _{oH}	Closed	Closed	5 pF (See Note 7)	
t _{H1}	Open	Closed	50 pF	
t _{HO}	Closed	Open	50 pF	
f _{clock}	Closed	Closed	50 pF	

Table 2


Test Circuit 11



NOTE 1. USE LOAD CIRCUIT 2 FOR A = 8 OUTPUT ONLY LOAD CIRCUIT 1 SHOULD BE USED TO TEST THE REST OF THE OUTPUTS NOTE 2 FOR INPUT PULSE, F = 1 MHz, $Z_{OUT} \sim 50\Omega$ 50% DUTY CYCLE, $V_{IN\ PP}$ = 3V $\tau_c = \tau_c \leq 10$ and

NOTE 3 C $_{L}$ INCLUDES PROBE AND JIG CAPACITANCE NOTE 4 $\,$ ALL DIODES ARE IN3064


Test Circuit 12




	S ₁	S ₂	CL
t _S , t _h , t _{pdR}	Closed	Closed	50 pF
t _{wpw} , t _{rpw}	Closed	Closed	50 pF
t _{OH}	Closed	Closed	5 pF*
t _{1H}	Closed	Closed	5 pF*
t _{HO}	Closed	Open	50 pF
t _{H1}	Open	Closed	50 pF

^{*}Approximate value of jig capacitance only

Test Circuit 13




Test Circuit 14




Test Circuit 15




Switching Time Waveforms






Waveform 1


Waveform 2






Waveform 3

Waveform 4





Waveform 5




NOTE 1 J AND K INFORMATION WILL REGISTER PROPERLY EVEN THOUGH THE INFORMATION IS REMOVED 5 NS BEFORE THE CLOCK PULSE VOLTAGE FALLS HOWEVER WHEN THIS OCCURS IT MUST BE ASSURED THAT THE LOGICAL "I" CLOCK PULSE LEVEL AND THE DESIRED J AND K INFORMATION OCCUR SIMULTANEOUSLY FOR AT LEAST 20 NS

Waveform 6












FREQUENCY = 1 MHz DUTY CYCLE = 50% t_r = t_f = 10 ns








 t_{r} = t_{f} = 10 ns (10% to 90%) ON CLOCK AND INPUT DATA WAVEFORMS


NOTE 1 INPUT DATA IS APPLIED TO SERIAL INPUT WHEN MODE CONTROL EQUALS A LOGICAL ZERO IMPUT DATA IS APPLIED TO INPUT A, B, C, OR D, WHEN MODE CONTROL EQUALS A LOGICAL ONE

Waveform 14



 $t_r = t_f = 10 \text{ ns}$ PW = 100 ns FREQUENCY = 1 MHz $V_{CC} = +5 \text{ OV}$

Waveform 15



(a)

Write Cycle

ADDRESS

DATA


ME


Twho


Unitry


To those


(b)














Clear Pulse Width and Delay




Data Setup and Hold






(c)

tH0



t₁H



(e)

DISABLE INPUT
LOGICAL "1" LEVEL

1 5V

OUTPUT


(f)

INPUT CHARACTERISTICS
FREQ 1 MHz
PULSE WIDTH 100 ms


= t < 10 ms

AMPLITUDE = 3V


tH1





Waveform 28




NOTE 1. CLOCK MAY BE AT EITHER A LOGICAL "1" OR A LOGICAL "0" WHILE CLEARING NOTE 2. NEGATIVE HOLD TIME VALUES INDICATES $_{\rm A}$ "S₀ INFORMATION MAY BE RELEASED PRIOR TO THE TIME THE CLOCK PULSE REACHES TIST 15 VEVEV NOTE 3. CLEAR AND CLOCK WAVEFORMS $_{\rm L}$ = $_{\rm L}$ = 10 ms (10%-90%, 90%-10% TRANSITION), 1-1 MW2









Waveform 34




Waveform 35









Waveform 36






Waveform 37




NOTE CAPACITANCE INCLUDES JIG AND PROBE



SELECT DATA INPUT TO OUTPUT VOLTAGE WAVEFORMS EIS LOGICAL 0", In IS LOGICAL 1'& V1 = 0V PINS 3, 5, 11 = GND

(a)

PINS 4, 6, 7, 9, 10, 12 = V_{CC}




DATA INPUT TO OUTPUT VOLTAGE WAVEFORMS PINS 5, 6, 7, 9, 10, 11 = $V_{\rm CC}$ E & So ARE LOGICAL "0" & V1 = 4 5V

PINS 3, 13 = GND

(b)

FREQUENCY = 1 MHz DUTY CYCLE = 50% t_r = t_f = 10 ns AMPLITUDE = 3V


Waveform 39



ENABLE TO OUTPUT VOLTAGE WAVEFORMS

So is logical "0" io is logical "1" & V₁ = 4 5V


(a)



SELECT DATA INPUT TO-OUTPUT VOLTAGE WAVEFORMS E IS LOGICAL "O", Io IS LOGICAL "1" & V1 = 0V


FREQUENCY = 1 MHz DUTY CYCLE = 50% t, = t, = 10 ns AMPLITUDE = 3V

(b)




DATA INPUT-TO OUTPUT VOLTAGE WAVEFORMS E & S_0 are logical "0" & V_1 = 45V

(c)



Waveform 41



Waveform 42



Physical Dimensions

PACKAGES

DUAL-IN-LINE PACKAGES

- (N) All devices ordered with the "N" suffix are supplied in either the 14-p-n, 16-pin, or 24-pin molded dual-in-line package. Molding material is EPOXY B, a highly reliable compound suitable for military as well as commercial temperature range applications. Lead material is Alloy 42 with a hot solder dipped surface to allow for ease of solderability.
- (J) All devices ordered with the "J" suffix are supplied in either the 14-pin, 16-pin, or 24-pin ceramic dual-in-line package. The body of the package is made of ceramic and hermeticity is accomplished through a high temperature sealing of the package. Lead material is tin-plated kovar.
- (D) All devices ordered with the "D" suffix are supplied in either 14-pin or 16-pin glass/metal dual-in-line package. The top and bottom of the package are gold-plated kovar as are the leads. The side walls are glass, through which the leads extend forming a hermetic seal.

METAL CAN PACKAGES

- (H) All devices ordered with the "H" suffix are supplied in either 8-pin or 10-pin TO-5 style metal can package. The cap is chrome-pl. ted kovar and the leads are gold-plated kovar.
- (G) All devices ordered with the "G" suffix are supplied in a 12-pin TO-8 style metal can package. The cap is chrome-plated kovar and the leads are gold plated kovar.

FLAT PACKAGES


- (W) All devices ordered with the "W" suffix are supplied in either the 14-pin, 16-pin, or 24-pin ceramic flat package. The body of the package is made of ceramic and hermeticity is accomplished through a high temperature sealing of the package. Lead material is tin-plated kovar.
- (F) All devices ordered with the "F" suffix are supplied in either the 14-pin, 16-pin, or 24-pin glass/metal flat package. The top and bottom of the package are gold-plated kovar as are the leads. The side walls are glass, through which the leads extend forming a hermetic seal.


Four combinations of bottom insulator and formed leads are supplied. Suffix coding is as follows:


Suffix	Bottom Insulator	Formed Leads	
-00 (Ex: DM54L00F-00)	No	No	
-01	Yes	Yes	
-06	Yes	No	
-07	No	Yes	


If no suffix is added, parts will be supplied as if the -00 suffix had been ordered.

Note: All dimensions are in inches.












Package 16 16 Lead Flat Package (F)




Package 17 24 Lead Flat Package (F)




Package 18 14 Lead Flat Package (W)




Package 19 16 Lead Flat Package (W)





Package 20 8 Lead Metal Can Package (H)






Package 21 10 Lead Metal Can Package (H)






Package 22 10 Lead Metal Can Package (H) (Hybrids Only)





Package 23 12 Lead TO-8 Metal Can Package (G) (Hybrids Only)





Package 24 12 Lead TO-8 Metal Can Package (G)

INCHES TO MILLIMETERS CONVERSION TABLE					
INCHES	MM	INCHES	ММ	INCHES	ММ
001	.0254	.010	254	.100	2.54
002	0508	020	.508	.200	5.08
.003	.0762	.030	.762	300	7.62
004	1016	.040	1.016	400	10.16
005	.1270	.050	1.270	500	12 70
.006	.1524	060	1.524	600	15.24
007	1778	.070	1.778	700	17.78
.008	2032	.080	2.032	.800	20.32
.009	2286	090	2.286	900	22.86


All package dimensions are in inches.


Available Digital Applications Literature

The following is a listing of Digital applications literature. This literature, plus information on National's other product lines, is available through our sales offices, representatives, distributors, or our headquarters in Santa Clara.


application notes

AIN-IZ	Applications of the Divi7200/Divi0200 Digital Comparator
AN-17	Programmable Divider Applications
AN-22	Integrated Circuits for Digital Data Transmissions
AN-35	High-Speed TTL Adders
AN-36	TTL MSI Applications
AN-37	TTL MSI Multiplexers and Demultiplexers
AN-43	TRI-STATE [®] Logic in Modular Systems
AN-45	Characteristics and Applications of TRI-STATE® IC's
AN-47	TRI-STATE® Logic in High-Speed Memories of Microprogrammed Computers
AN-49	Pin Diode Drivers
AN-60	A Method of Implementing Stacks with Existing Minicomputer Memory
AN-61	The Application of ROMs
AN-68	Using TRI-STATE® Logic for "Rubber-Band" Memories
AN-73	${\sf TRI\text{-}STATE}^{\circledR} \ {\sf Logic} \ {\sf Applied} \ {\sf in} \ {\sf a} \ {\sf Computer} \ {\sf System} \ {\sf Can} \ {\sf Reduce} \ {\sf System} \ {\sf Cost} \ {\sf and} \ {\sf Provide} \ \\ {\sf Added} \ {\sf Performance} \ {\sf Performance} \ {\sf Computer} \ {\sf System} \ {\sf Cost} \ {\sf and} \ {\sf Provide} \ \\ {\sf Added} \ {\sf Performance} \ {\sf Cost} \ {\sf and} \ {\sf Provide} \ {\sf Added} \ {\sf Performance} \ {\sf Cost} \ {\sf and} \ {\sf Provide} \ {\sf Added} \ {\sf Performance} \ {\sf Cost} \ {\sf Added} \ {\sf Performance} \ {\sf Cost} \ {\sf Added} \ {\sf Performance} \ {\sf Cost} \ {\sf Co$
ΔN-84	Driving 7-Segment Gas Discharge Display Tubes with National Semiconductor Circuits





Notes	



Notes		



National Semiconductor Corporation

2900 Semiconductor Drive Santa Clara, California 95051 (408) 732-5000 TWX: 910-339-9240

National Semiconductor GmbH

8080 Fuerstenfeldbruck Industriestrasse 10 West Germany Telephone: 01841 1484 Telex: 527-649 National Semiconductor (UK) Ltd.

Larkfield Industrial Estates Greenock, Scotland Telephone: 33251 Telex: 778 632 National Semiconductor (Pte.) Ltd. No. 1100 Lower Delta Rd.

Singapore 3 Telephone: 630011 Telex: 402

REGIONAL AND DISTRICT SALES OFFICES

ALABAMA

SOUTH-EAST DISTRICT OFFICE 3322 Memorial Pkway, S.W. Huntsville, Alabama 35802 (205) 88'-0622 TWX: 810-726-2207

ARIZONA

ROCKY MOUNTAIN REGIONAL OFFICE 3313 North 68th, Street, No. 114 Scottsdale, Arizona 85251 (602) 945-8473

CALIFORNIA

NORTH-WEST FEGIONAL OFFICE 2680 Bayshore Frontage Road, Suite 112 Mountain View, California 9-049 (415) 961-4740 TWX: 910-379-6432

SOUTH-WEST REGIONAL OFFICE Valley Freeway Center Building 15300 Ventura Boulevard, Slitte 305 Sherman Oaks, California 91403 (213) 783-8272 TWX: 910-495-1773

DISTRICT SALES OFFICE, 17452 Irvine Boulevard, Suite 2 Tustin, California 92680 (714) 832-8113 TWX: 910-595-1523

INTERNATIONAL SALES OFFICES

AUSTRALIA

NATIONAL SEMICONDUCTOR ELECTRONICS PTY, LTD. Cpr. Stud Road & Mountain Highway Bayswater, Victoria 3153 Australia Telephone: 729-0733 Telex: 22096

CANADA

NATIONAL SEMICONDUCTOR LTD. 1111 Finch Avenue West Downsview, Ontario, Canada (416) 635-9880 TWX: 610-492-2510

DENMARK

NATIONAL SEMICONDUCTOR SCANDINAVIA Vordingborggade 22 2100 Copenhagen Denmark Telephone: (01) 92-OBRO-5610 Telex: DK 6827 MAGNA FLORIDA

REGIONAL SALES OFFICE 2721 South Bayshore Drive, Suite 121 Miami, Florida 33133 (305) 446-8309 TWX: 810-848-9725

ILLINOIS

NORTH-CENTRAL REGIONAL OFFICE 800 E. Northwest Highway, Suite 1060 Palatine, Illinois 60067 (312) 693-2660 TWX: 910-693-4805

KANSAS

DISTRICT SALES OFFICE 13201 West 82nd Street Lenexa, Kansas 66215 (816) 358-8102

MARYLAND

REGIONAL SALES OFFICE 300 Hospital Drive, No. 232 Glen Burnie, Maryland 21061 (301) 760-5220 TWX: 710-861-0519

MASSACHUSETTS

NORTH-EAST REGIONAL OFFICE No. 3 New England, Exec. Office Park Butlington, Massachusetts 01803 (617) 273-1350 TWX: 710-332-0166

ENGLAND

The Precinct Broxbourne, Hertfordshire England Telephone: 69571 Telex: 267-204

FRANCE

NATIONAL SEMICONDUCTOR FRANCE, S.A.R.L. 40 Boulevard Felix Faure 92. Chatilion Sous Bagneux France Telephone: 253 60 50 Telex: 25956 F

HONG KONG

NATIONAL SEMICONDUCTOR HONG KONG LTD. 9 Lai Yip Street Kwun Tung, Kowloon Hong Kong Telephone: 3-458888 Telex: HX3866 NEW JERSEY/NEW YORK CITY MID-ATLANTIC REGIONAL OFFICE 301 Sylvan Avenue Englewood Cliffs, New Jersey 07632

(201) 871-4410 TWX: 710-991-9734

NEW YORK (UPSTATE) DISTRICT SALES OFFICE 104 Pickard Drive Syracuse, New York 13211 (315) 455-5858

OHIO/PENNSYLVANIA/ W. VIRGINIA/KENTUCKY EAST-CENTRAL REGIONAL OFFICE Financial South Building 5335 Far Hills, Suite 214 Dayton, Ohio 45429 (513) 434-0097

OREGON

DISTRICT SALES OFFICE P.O. Box "B" Beaverton, Oregon 97005 (503) 643-5445

TEXAS

SOUTH-CENTRAL REGIONAL OFFICE 5925 Forest Lane, Suite 205 Dallas, Texas 75230 (214) 233-6801 TWX: 910-860-5091

JAPAN

NATIONAL SEMICONDUCTOR JAPAN New Ueno Building 1-24, Yotsuya, Shinjuku-ku Tokyo Japan Telephone: 03-359-7321 Telex: J 24952 ELEMART

SWEDEN

NATIONAL SEMICONDUCTOR SWEDEN Sikvagen 17 13500 Tyreso Stockholm Sweden Telephone: (08) 712-04-80

WEST GERMANY
NATIONAL SEMICONDUCTOR GMBH
8000 Munchen 81
Cosimastrasse 4

Telephone: (0811) 915-027