

2N6545

Designers Data Sheet


**SWITCHMODE SERIES
 NPN SILICON POWER TRANSISTOR**

The 2N6545 transistor is designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. It is particularly suited for 115 and 220 volt line operated switch-mode applications such as:

- Switching Regulators
- PWM Inverters and Motor Controls
- Solenoid and Relay Drivers
- Deflection Circuits

Specification Features —

- High Temperature Performance Specified for:
- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



**8 AMPERE
 NPN SILICON
 POWER TRANSISTOR**

**400 VOLTS
 125 WATTS**


**Designer's Data for
 "Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

| *MAXIMUM RATINGS | | | |
|--|----------------|-------------|---------------|
| Rating | Symbol | 2N6545 | Unit |
| Collector-Emitter Voltage | $V_{CEO(sus)}$ | 400 | Vdc |
| Collector-Emitter Voltage | $V_{CEX(sus)}$ | 450 | Vdc |
| Collector-Emitter Voltage | V_{CEV} | 850 | Vdc |
| Emitter Base Voltage | V_{EB} | 9.0 | Vdc |
| Collector Current — Continuous | I_C | 8.0 | Adc |
| — Peak (1) | I_{CM} | 16 | |
| Base Current — Continuous | I_B | 8.0 | Adc |
| — Peak (1) | I_{BM} | 16 | |
| Emitter Current — Continuous | I_E | 16 | Adc |
| — Peak (1) | I_{EM} | 32 | |
| Total Power Dissipation @ $T_C = 25^\circ C$ | P_D | 125 | Watts |
| Derate above $25^\circ C$ | | 71.5 | |
| @ $T_C = 100^\circ C$ | | 0.714 | W/ $^\circ C$ |
| Operating and Storage Junction Temperature Range | T_J, T_{stg} | -65 to +200 | $^\circ C$ |

| THERMAL CHARACTERISTICS | | | |
|--|-----------------|-----|--------------|
| Characteristic | Symbol | Max | Unit |
| Thermal Resistance, Junction to Case | $R_{\theta JC}$ | 1.4 | $^\circ C/W$ |
| Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds | T_L | 275 | $^\circ C$ |

*Indicates JEDEC Registered Data
 (1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.



- NOTES:
 1. DIMENSIONS Q AND V ARE DATUMS.
 2. \square IS SEATING PLANE AND DATUM.
 3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:
 $\pm 0.13 (0.005) \text{ T V Q}$
 FOR LEADS:
 $\pm 0.13 (0.005) \text{ T V Q Q}$
 4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

| DIM | MILLIMETERS | | INCHES | |
|-----|-------------|-------|--------|-------|
| | MIN | MAX | MIN | MAX |
| A | — | 39.37 | — | 1.550 |
| B | — | 21.08 | — | 0.830 |
| C | 6.35 | 7.62 | 0.250 | 0.300 |
| D | 0.97 | 1.09 | 0.038 | 0.043 |
| E | 1.40 | 1.78 | 0.055 | 0.070 |
| F | 30.15 | BSC | 1.187 | BSC |
| G | 10.92 | BSC | 0.430 | BSC |
| H | 5.46 | BSC | 0.215 | BSC |
| J | 16.89 | BSC | 0.665 | BSC |
| K | 11.18 | 12.19 | 0.440 | 0.480 |
| Q | 3.81 | 4.19 | 0.150 | 0.165 |
| R | — | 26.67 | — | 1.050 |
| U | 4.83 | 5.33 | 0.190 | 0.210 |
| V | 3.81 | 4.19 | 0.150 | 0.165 |

**CASE 1-05
 TO-204AA**

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

| Characteristic | Symbol | Min | Max | Unit | |
|---|--|-------------|-------------------|------|---------------|
| OFF CHARACTERISTICS (1) | | | | | |
| Collector-Emitter Sustaining Voltage ($I_C = 100\text{ mA}$, $I_B = 0$) | $V_{CE0}(\text{sus})$ | 400 | — | Vdc | |
| Collector-Emitter Sustaining Voltage ($I_C = 4.5\text{ A}$, $V_{\text{clamp}} = \text{Rated } V_{CEX}$, $T_C = 100^\circ\text{C}$) | $V_{CEX}(\text{sus})$ | 450 | — | Vdc | |
| ($I_C = 8.0\text{ A}$, $V_{\text{clamp}} = \text{Rated } V_{CE0} - 100\text{ V}$, $T_C = 100^\circ\text{C}$) | | 300 | — | | |
| Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(\text{off})} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(\text{off})} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$) | I_{CEV} | — | 0.5 2.5 | mAdc | |
| Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$) | I_{CER} | — | 3.0 | mAdc | |
| Emitter Cutoff Current ($V_{EB} = 9.0\text{ Vdc}$, $I_C = 0$) | I_{EBO} | — | 1.0 | mAdc | |
| SECOND BREAKDOWN | | | | | |
| Second Breakdown Collector Current with base forward biased $t = 1.0\text{ s}$ (non-repetitive) ($V_{CE} = 100\text{ Vdc}$) | $I_{S/b}$ | 0.2 | — | A | |
| ON CHARACTERISTICS (1) | | | | | |
| DC Current Gain ($I_C = 2.5\text{ Adc}$, $V_{CE} = 3.0\text{ Vdc}$) ($I_C = 5.0\text{ Adc}$, $V_{CE} = 3.0\text{ Vdc}$) | h_{FE} | 12 7.0 | 60 35 | — | |
| Collector-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 8.0\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$) | $V_{CE}(\text{sat})$ | — — — | 1.5 5.0 2.5 | Vdc | |
| Base-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$) | $V_{BE}(\text{sat})$ | — — | 1.6 1.6 | Vdc | |
| DYNAMIC CHARACTERISTICS | | | | | |
| Current-Gain – Bandwidth Product ($I_C = 300\text{ mA}$, $V_{CE} = 10\text{ Vdc}$, $f_{\text{test}} = 1.0\text{ MHz}$) | f_T | 6.0 | 28 | MHz | |
| Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{\text{test}} = 1.0\text{ MHz}$) | C_{ob} | 75 | 300 | pF | |
| SWITCHING CHARACTERISTICS | | | | | |
| Resistive Load | | | | | |
| Delay Time | ($V_{CC} = 250\text{ Vdc}$, $I_C = 5.0\text{ A}$, $I_{B1} = I_{B2} = 1.0\text{ A}$, $t_p = 100\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$) | t_d | — | 0.05 | μs |
| Rise Time | | t_r | — | 1.0 | μs |
| Storage Time | | t_s | — | 4.0 | μs |
| Fall Time | | t_f | — | 1.0 | μs |
| Inductive Load, Clamped | | | | | |
| Storage Time | ($I_C = 5.0\text{ A(pk)}$, $V_{\text{clamp}} = \text{Rated } V_{CEX}$, $I_{B1} = 1.0\text{ A}$, $V_{BE(\text{off})} = 5.0\text{ Vdc}$, $T_C = 100^\circ\text{C}$) | t_s | — | 4.0 | μs |
| Fall Time | | t_f | — | 0.9 | μs |
| Typical | | | | | |
| Storage Time | ($I_C = 5.0\text{ A(pk)}$, $V_{\text{clamp}} = \text{Rated } V_{CEX}$, $I_{B1} = 1.0\text{ A}$, $V_{BE(\text{off})} = 5.0\text{ Vdc}$, $T_C = 25^\circ\text{C}$) | t_s | — | 1.2 | μs |
| Fall Time | | t_f | — | 0.18 | μs |

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$.

DC CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – "ON" VOLTAGE




FIGURE 4 – TEMPERATURE COEFFICIENTS




FIGURE 5 – TURN-ON TIME




FIGURE 6 – TURN-OFF TIME




FIGURE 7 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 8 – REVERSE BIAS SAFE OPERATING AREA





FIGURE 9 – POWER DERATING




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 7 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 7, may be found at any case temperature by using the appropriate curve on Figure 9.

$T_J(\text{pk})$ may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. The reverse biased safe operating area (Figure 8) is the boundary the load line may traverse during turn-off.

FIGURE 10 – THERMAL RESPONSE



3