




MOTOROLA




MOTOROLA POWER MOSFET TRANSISTOR DATA



**POWER MOSFET
TRANSISTOR DATA**



The information in this book has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

Motorola, Inc. general policy does not recommend the use of its components in life support applications wherein a failure or malfunction of the component may directly threaten life or injury. Per Motorola Terms and Conditions of Sale, the user of Motorola components in life support applications assumes all risks of such use and indemnifies Motorola against all damages.

**Theory and Applications
Chapters 1 through 15**

1

Selector Guide


2

Data Sheets

3

Index and Cross Reference

4

Designer's, GEMFET, SENSEFET, E-FETs,
ICePAK, SMARTMOS, Switchmode, Thermopad, Thermowatt, TMOS and  are trademarks of Motorola Inc.

**MOTOROLA****POWER MOSFET TRANSISTOR DATA**

Prepared by
Technical Information Center

Preface

After several years of development, Motorola introduced its first power MOSFETs in 1980. Several technologies were evaluated and the final choice was the double diffused (DMOS) process which Motorola has acronymed TMOS. This process is highly manufacturable and is capable of producing devices with the best characteristics for product needed for power control. Most suppliers of power MOSFETs use the basic DMOS process.

The key to success of power MOSFETs is the control of vertical current flow, which enables suppliers to reduce chip sizes comparable to bipolar transistors. This development opens a new dimension for designers of power control systems.

This manual is intended to give the users of power MOSFETs the basic information on the product, application ideas of power MOSFETs and data sheets of the broadest line of power MOSFETs with a variety of package configurations. The product offering is far from complete. New products will be introduced and old products will be improved, offering designers an even better selection of products for their designs.

Motorola has a long history of supplying high quality power transistors in large volume to the military, automotive, consumer, industrial and computer markets. Being the leading supplier of power transistors in the world, we strive to serve our customers' needs to maintain our leadership position.

TABLE OF CONTENTS

CHAPTER 1:

Introduction to Power MOSFETs

Symbols, Terms and Definitions	1-1-1
Basic TMOS Structure, Operation and Physics	1-1-6
Distinct Advantages of Power MOSFETs	1-1-9

CHAPTER 2:

Basic Characteristics of Power MOSFETs

Output Characteristics	1-2-1
Basic MOSFET Parameters	1-2-1
Temperature Dependent Characteristics	1-2-2
Drain-Source Diode	1-2-3

CHAPTER 3:

Using the TMOS Power MOSFET Designer's Data Sheet	1-3-1
---	-------

CHAPTER 4:

Design Considerations in Using Power MOSFETs

Safe Operating Areas	1-4-1
Drain-Source Overvoltage Protection	1-4-3
dv/dt Limitations in Power MOSFETs	1-4-5
Protecting the Gate	1-4-7

CHAPTER 5:

Avalanche and dv/dt Limitations of the Power MOSFETs

	1-5-1
--	-------

CHAPTER 6:

Gate Drive Requirements

Input Capacitance	1-6-1
Gate Charge Requirements	1-6-3
Common Source Switching	1-6-8
High Side Switching	1-6-17

CHAPTER 7:

Paralleling Power MOSFETs

Paralleling Power MOSFETs in Switching Applications	1-7-1
Paralleling Power MOSFETs in Linear Applications	1-7-14
Applications of Paralleling MOSFETs	1-7-18

CHAPTER 8:

TMOS Applications

100 kHz Switchmode Power Supply	1-8-1
20 kHz Switchmode Power Supply	1-8-5
Automotive DC-DC Converter	1-8-5
High Voltage Flyback Converter	1-8-6
Switchmode Power Supply Configurations	1-8-8
Motor Controls	1-8-13
Horizontal Deflection Circuits	1-8-23
Fast, High Current MOSFET Device	1-8-25

CHAPTER 9:

Spin-off Technologies of TMOS

SENSEFETs	1-9-1
TMOS II and III	1-9-8
The GEMFET — A New Option for Power Control	1-9-16

CHAPTER 10:

Relative Efficiencies of TMOS and Other Semi-conductor Power Switches

Temperature Testing High Voltage Devices — TMOS versus Bipolar Switchmode I and II	1-10-1
Low Voltage Devices — TMOS versus Bipolar, Darlington and GTO Devices	1-10-6
The GEMFET versus the MOSFET and Bipolar	1-10-10

CHAPTER 11:

Hybrid Packaging of TMOS Die	1-11-1
------------------------------	--------

CHAPTER 12:

Characterization and Measurements

FBSOA Testing of Power MOSFETs	1-12-1
Switching Safe Operating Area (SSOA)	1-12-5
Characterizing Drain-to-Source Diodes of Power MOSFETs for Switchmode Applications	1-12-10
Commutating SOA in Monolithic Freewheeling Diodes	1-12-16
Thermal Measurements	1-12-20
Measuring Power MOSFET Capacitances	1-12-24
Characterizing Power MOSFETs for Unspecified Parameters	1-12-26
Power MOSFET Measurement Techniques for the Curve Tracer	1-12-28

CHAPTER 13:

Reliability and Quality

Reliability Tests	1-13-1
Audit Program and AOQ Monitors	1-13-6
Essentials of Reliability	1-13-7
MIL — Qualified TMOS	1-13-10

CHAPTER 14:


Mounting Techniques for Power MOSFETs	1-14-1
---------------------------------------	--------

CHAPTER 15:

Electrostatic Discharge and Power MOSFETs	1-15-1
---	--------

References

References	1-15-5
------------	--------



Chapter 1: Introduction to Power MOSFETs.....	1-1
Chapter 2: Basic Characteristics of Power MOSFETs.....	1-2
Chapter 3: Using the TMOS Power MOSFET Designer's Data Sheet	1-3
Chapter 4: Design Considerations in Using Power MOSFETs.....	1-4
Chapter 5: Avalanche and dv/dt Limitations of the Power MOSFET.....	1-5
Chapter 6: Gate Drive Requirements.....	1-6
Chapter 7: Paralleling Power MOSFETs.....	1-7
Chapter 8: TMOS Applications.....	1-8
Chapter 9: Spin-Off Technologies of TMOS.....	1-9
Chapter 10: Relative Efficiencies of TMOS and Other Semiconductor Power Switches.....	1-10
Chapter 11: Hybrid Packaging of TMOS Die	1-11
Chapter 12: Characterization and Measurements	1-12
Chapter 13: Reliability and Quality ...	1-13
Chapter 14: Mounting Techniques for Power MOSFETs.....	1-14
Chapter 15: Electrostatic Discharge and Power MOSFETs.....	1-15

Chapter 1: Introduction to Power MOSFETs

Symbols, Terms and Definitions

The following are the most commonly used letter symbols, terms and definitions associated with Power MOSFETs.

Symbol	Term	Definition
C_{ds}	drain-source capacitance	The capacitance between the drain and source terminals with the gate terminal connected to the guard terminal of a three-terminal bridge.
C_{dg}	drain-gate capacitance	The same as C_{RSS} — See C_{RSS} .
C_{gs}	gate-source capacitance	The capacitance between the gate and source terminals with the drain terminal connected to the guard terminal of a three-terminal bridge.
C_{iss}	short-circuit input capacitance, common-source	The capacitance between the input terminals (gate and source) with the drain short-circuited to the source for alternating current. (Ref. IEEE No. 255)
C_{oss}	short-circuit output capacitance, common-source	The capacitance between the output terminals (drain and source) with the gate short-circuited to the source for alternating current. (Ref. IEEE No. 255)
C_{rss}	short-circuit reverse transfer capacitance, common-source	The capacitance between the drain and gate terminals with the source connected to the guard terminal of a three-terminal bridge.
g_{FS}	common-source large-signal transconductance	The ratio of the change in drain current due to a change in gate-to-source voltage
I_D	drain current, dc	The direct current into the drain terminal.
$I_{D(on)}$	on-state drain current	The direct current into the drain terminal with a specified forward gate-source voltage applied to bias the device to the on-state.
I_{DSS}	zero-gate-voltage drain current	The direct current into the drain terminal when the gate-source voltage is zero. This is an on-state current in a depletion-type device, an off-state in an enhancement-type device.
I_G	gate current, dc	The direct current into the gate terminal.
I_{GSS}	reverse gate current, drain short-circuited to source	The direct current into the gate terminal of a junction-gate field-effect transistor when the gate terminal is reverse biased with respect to the source terminal and the drain terminal is short-circuited to the source terminal.

Symbol	Term	Definition
I_{GSSF}	forward gate current, drain short-circuited to source	The direct current into the gate terminal of an insulated-gate field-effect transistor with a forward gate-source voltage applied and the drain terminal short-circuited to the source terminal.
I_{GSSR}	reverse gate current, drain short-circuited to source	The direct current into the gate terminal of an insulated-gate field-effect transistor with a reverse gate-source voltage applied and the drain terminal short-circuited to the source terminal.
I_S	source current, dc	The direct current into the source terminal.
P_T, P_D	total nonreactive power input to all terminals	The sum of the products of the dc input currents and voltages.
Q_g	total gate charge	The total gate charge required to charge the MOSFETs input capacitance to $V_{GS(on)}$.
$r_{DS(on)}$	static drain-source on-state resistance	The dc resistance between the drain and source terminals with a specified gate-source voltage applied to bias the device to the on state.
$R_{\theta CA}$	thermal resistance, case-to-ambient	The thermal resistance (steady-state) from the device case to the ambient.
$R_{\theta JA}$	thermal resistance, junction-to-ambient	The thermal resistance (steady-state) from the semiconductor junction(s) to the ambient.
$R_{\theta JC}$	thermal resistance, junction-to-case	The thermal resistance (steady-state) from the semiconductor junction(s) to a stated location on the case.
$R_{\theta JM}$	thermal resistance, junction-to-mounting surface	The thermal resistance (steady-state) from the semiconductor junction(s) to a stated location on the mounting surface.
T_A	ambient temperature or free-air temperature	The air temperature measured below a device, in an environment of substantially uniform temperature, cooled only by natural air convection and not materially affected by reflective and radiant surfaces.
T_C	case temperature	The temperature measured at a specified location on the case of a device.
t_c	turn-off crossover time	The time interval during which drain voltage rises from 10% of its peak off-state value and drain current falls to 10% of its peak on-state value, in both cases ignoring spikes that are not charge-carrier induced.
T_J	channel temperature	The temperature of the channel of a field-effect transistor.
T_{stg}	storage temperature	The temperature at which the device, without any power applied, may be stored.
$t_{d(off)}$	turn-off delay time	Synonym for current turn-off delay time (see Note 1)*.
$t_{d(off)i}$	current turn-off delay time	The interval during which an input pulse that is switching the transistor from a conducting to a nonconducting state falls from 90% of its peak amplitude and the drain current waveform falls to 90% of its on-state amplitude, ignoring spikes that are not charge-carrier induced.
$t_{d(off)v}$	voltage turn-off delay time	The time interval during which an input pulse that is switching the transistor from a conducting to a nonconducting state falls from 90% of its peak amplitude and the drain voltage waveform rises to 10% of its off-state amplitude, ignoring spikes that are not charge-carrier induced.
$t_{d(on)}$	turn-on delay time	Synonym for current turn-on delay time (see Note 1)*.

Symbol	Term	Definition
$t_{d(on)i}$	current turn-on delay time	The time interval during which an input pulse that is switching the transistor from a nonconducting to a conducting state rises from 10% of its peak amplitude and the drain current waveform rises to 10% of its on-state amplitude, ignoring spikes that are not charge-carrier induced.
$t_{d(on)v}$	voltage turn-on delay time	The time interval during which an input pulse that is switching the transistor from a nonconducting to a conducting state rises from 10% of its peak amplitude and the drain voltage waveform falls to 90% of its off-state amplitude, ignoring spikes that are not charge-carrier induced.
t_f	fall time	Synonym for current fall time (See Note 1)*.
t_{fi}	current fall time	The time interval during which the drain current changes from 90% to 10% of its peak off-state value, ignoring spikes that are not charge-carrier induced.
t_{fv}	voltage fall time	The time interval during which the drain voltage changes from 90% to 10% of its peak off-state value, ignoring spikes that are not charge-carrier induced.
t_{off}	turn-off time	Synonym for current turn-off time (see Note 1)*.
$t_{off(i)}$	current turn-off time	The sum of current turn-off delay time and current fall time, i.e., $t_{d(off)i} + t_{fi}$.
$t_{off(v)}$	voltage turn-off time	The sum of voltage turn-off delay time and voltage rise time, i.e., $t_{d(off)v} + t_{rv}$.
t_{on}	turn-on time	Synonym for current turn-on time (See Note 1)*.
$t_{on(i)}$	current turn-on time	The sum of current turn-on delay time and current rise time, i.e., $t_{d(on)i} + t_{ri}$.
$t_{on(v)}$	voltage turn-on time	The sum of voltage turn-on delay time and voltage fall time, i.e., $t_{d(on)v} + t_{fv}$.
t_p	pulse duration	The time interval between a reference point on the leading edge of a pulse waveform and a reference point on the trailing edge of the same waveform. Note: The two reference points are usually 90% of the steady-state amplitude of the waveform existing after the leading edge, measured with respect to the steady-state amplitude existing before the leading edge. If the reference points are 50% points, the symbol t_w and term average pulse duration should be used.
t_r	rise time	Synonym for current rise time (See Note 1)*.
t_{ri}	current rise time	The time interval during which the drain current changes from 10% to 90% of its peak on-state value, ignoring spikes that are not charge-carrier induced.
t_{rv}	voltage rise time	The time interval during which the drain voltage changes from 10% to 90% of its peak off-state value, ignoring spikes that are not charge-carrier induced.
t_{ti}	current tail time	The time interval following current fall time during which the drain current changes from 10% to 2% of its peak on-state value, ignoring spikes that are not charge-carrier induced.

Symbol	Term	Definition
t_w	average pulse duration	The time interval between a reference point on the leading edge of a pulse waveform and a reference point on the trailing edge of the same waveform, with both reference points being 50% of the steady-state amplitude of the waveform existing after the leading edge, measured with respect to the steady-state amplitude existing before the leading edge. Note: If the reference points are not 50% points, the symbol t_p and term pulse duration should be used.
$V_{(BR)DSR}$	drain-source breakdown voltage with (resistance between gate and source)	The breakdown voltage between the drain terminal and the source terminal when the gate terminal is (as indicated by the last subscript letter) as follows: R = returned to the source terminal through a specified resistance. S = short-circuited to the source terminal.
$V_{(BR)DSS}$	gate short-circuited to source	S = short-circuited to the source terminal.
$V_{(BR)DSV}$	voltage between gate and source	V = returned to the source terminal through a specified voltage.
$V_{(BR)DSX}$	circuit between gate and source	X = returned to the source terminal through a specified circuit.
$V_{(BR)GSSF}$	forward gate-source breakdown voltage	The breakdown voltage between the gate and source terminals with a forward gate-source voltage applied and the drain terminal short-circuited to the source terminal.
$V_{(BR)GSSR}$	reverse gate-source breakdown voltage	The breakdown voltage between the gate and source terminals with a reverse gate-source voltage applied and the drain terminal short-circuited to the source terminal.
V_{DD}, V_{GG} V_{SS}	supply voltage, dc (drain, gate, source) voltage	The dc supply voltage applied to a circuit or connected to the reference terminal.
V_{DG}	drain-to-gate	The dc voltage between the terminal indicated by the first subscript and the reference terminal indicated by the second subscript (stated in terms of the polarity at the terminal indicated by the first subscript).
V_{DS}	drain-to-source	
V_{GD}	gate-to-drain	
V_{GS}	gate-to-source	
V_{SD}	source-to-drain	
V_{SG}	source-to-gate	
$V_{DS(on)}$	drain-source on-state voltage	The voltage between the drain and source terminals with a specified forward gate-source voltage applied to bias the device to the on state.
$V_{GS(th)}$	gate-source threshold voltage	The forward gate-source voltage at which the magnitude of the drain current of an enhancement-type field-effect transistor has been increased to a specified low value.
$Z_{\theta JA}(t)$	transient thermal impedance, junction-to-ambient	The transient thermal impedance from the semiconductor junction(s) to the ambient.
$Z_{\theta JC}(t)$	transient thermal impedance, junction-to-case	The transient thermal impedance from the semiconductor junction(s) to a stated location on the case.

Note 1: As names of time intervals for characterizing switching transistors, the terms "fall time" and "rise time" always refer to the change that is taking place in the magnitude of the output current even though measurements may be made using voltage waveforms. In a purely resistive circuit, the (current) rise time may be considered equal and coincident to the voltage fall time and the (current) fall time may be considered equal and coincident to the voltage rise time. The delay times for current and voltage will be equal and coincident. When significant amounts of inductance are present in a circuit, these equalities and coincidences no longer exist, and use of the unmodified terms delay time, fall time, and rise time must be avoided.





FIGURE 1-1 — WAVEFORMS FOR RESISTIVE-LOAD SWITCHING



NOTE: V_{clamp} (in a clamped inductive-load switching circuit) or $V_{(BR)DSX}$ (in an unclamped circuit) is the peak off-state voltage excluding spikes.

FIGURE 1-2 — WAVEFORMS FOR INDUCTIVE LOAD SWITCHING, TURN-OFF

Basic TMOS Structure, Operation and Physics

Structures:

Motorola's TMOS Power MOSFET family is a matrix of diffused channel, vertical, metal-oxide-semiconductor power field-effect transistors which offer an exceptionally wide range of voltages and currents with low $r_{DS(on)}$. The inherent advantages of Motorola's power MOSFETs include:

- Nearly infinite static input impedance featuring:
 - Voltage driven input
 - Low input power
 - Few driver circuit components
- Very fast switching times
 - No minority carriers
 - Minimal turn-off delay time
 - Large reversed biased safe operating area
 - High gain bandwidth product
- Positive temperature coefficient of on-resistance
 - Large forward biased safe operating area
 - Ease in paralleling
- Almost constant transconductance
- High dv/dt immunity
- Low Cost

Motorola's TMOS power MOSFET line is the latest step in an evolutionary progression that began with the conventional small-signal MOSFET and superseded the intermediate lateral double diffused MOSFET (LDMOSFET) and the vertical V-groove MOSFET (VMOSFET).

The conventional small-signal lateral N-channel MOSFET consists of a lightly doped P-type substrate into which two highly doped N^+ regions are diffused, as shown in Figure 1-3. The N^+ regions act as source and drain which are separated by a channel whose length is determined by photolithographic constraints. This configuration resulted in long channel lengths, low current capability, low reverse blocking voltage and high $r_{DS(on)}$.

Two major changes in the small-signal MOSFET structure were responsible for the evolution of the power MOSFET. One was the use of self aligned, double diffusion techniques to achieve very short channel lengths, which allowed higher channel packing densities, resulting in higher current capability and lower $r_{DS(on)}$. The other was the incorporation of a lightly doped N^+ region between the channel and the N^+ drain allowing high reverse blocking voltages.

These changes resulted in the lateral double diffused MOSFET power transistor (LDMOS) structure shown in Figure 1-4, in which all the device terminals are still on the top surface of the die. The major disadvantage of this configuration is its inefficient use of silicon area due to the area needed for the top drain contact.




FIGURE 1-3 — CONVENTIONAL SMALL-SIGNAL MOSFET HAS LONG LATERAL CHANNEL RESULTING IN RELATIVELY HIGH DRAIN-TO-SOURCE RESISTANCE.




FIGURE 1-4 — LATERAL DOUBLE DIFFUSED MOSFET STRUCTURE FEATURING SHORT CHANNEL LENGTHS AND HIGH PACKING DENSITIES FOR LOWER ON RESISTANCE.

The next step in the evolutionary process was a vertical structure in which the drain contact was on the back of the die, further increasing the channel packing density. The initial concept used a V-groove MOSFET power transistor as shown in Figure 1-5. The channels in this device are defined by preferentially etching V-grooves through double diffused N^+ and P^- regions. The requirements of adequate packing density, efficient silicon usage and adequate reverse blocking voltage are all met by this configuration. However, due to its non-planar structure, process consistency and cleanliness requirements resulted in higher die costs.

The cell structure chosen for Motorola's TMOS power MOSFET's is shown in Figure 1-6. This structure is similar to that of Figure 1-4 except that the drain contact is dropped through the N^- substrate to the back of the die. The gate structure is now made with polysilicon sandwiched between two oxide layers and the source metal

applied continuously over the entire active area. This two layer electrical contact gives the optimum in packing density and maintains the processing advantages of planar LDMOS. This results in a highly manufacturable process which yields low $r_{DS(on)}$ and high voltage product.




FIGURE 1-5 — V-GROOVE MOSFET STRUCTURE HAS SHORT VERTICAL CHANNELS WITH LOW DRAIN-TO-SOURCE RESISTANCE.




FIGURE 1-6 — TMOS POWER MOSFET STRUCTURE OFFERS VERTICAL CURRENT FLOW, LOW RESISTANCE PATHS AND PERMITS COMPACT METALIZATION ON TOP AND BOTTOM SURFACES TO REDUCE CHIP SIZE.

Operation:

Transistor action and the primary electrical parameters of Motorola's TMOS power MOSFET can be defined as follows:

Drain Current, I_D :

When a gate voltage of appropriate polarity and magnitude is applied to the gate terminal, the polysilicon gate induces an inversion layer at the surface of the diffused channel region represented by r_{CH} in Figure 1-7 (page A-8). This inversion layer or channel connects the source to the lightly doped region of the drain and current begins to flow. For small values of applied drain-to-source voltage, V_{DS} , drain current increases linearly and can be represented by Equation (1).

$$(1) I_D \approx \frac{Z}{L} \mu C_o [V_{GS} - V_{GS(th)}] V_{DS}$$

As the drain voltage is increased, the drain current saturates and becomes proportional to the square of the applied gate-to-source voltage, V_{GS} , as indicated in Equation (2).

$$(2) I_D \approx \frac{Z}{2L} \mu C_o [V_{GS} - V_{GS(th)}]^2$$

Where μ = Carrier Mobility

C_o = Gate Oxide Capacitance per unit area

Z = Channel Width

L = Channel Length

These values are selected by the device design engineer to meet design requirements and may be used in modeling and circuit simulations. They explain the shape of the output characteristics discussed in Chapter 2.

Transconductance, g_{FS} :

The transconductance or gain of the TMOS power MOSFET is defined as the ratio of the change in drain current and an accompanying small change in applied gate-to-source voltage and is represented by Equation (3).

$$(3) g_{FS} = \frac{\Delta I_D(\text{sat})}{\Delta V_{GS}} = \frac{Z}{L} \mu C_o [V_{GS} - V_{GS(th)}]$$

The parameters are the same as above and demonstrate that drain current and transconductance are directly related and are a function of the die design. Note that transconductance is a linear function of the gate voltage, an important feature in amplifier design.

Threshold Voltage, $V_{GS(th)}$

Threshold voltage is the gate-to-source voltage required to achieve surface inversion of the diffused channel region, (r_{CH} in Figure 1-7 page A-8) and as a result, conduction in the channel.

As the gate voltage increases the more the channel is "enhanced," or the lower its resistance (r_{CH}) is made, the more current will flow. Threshold voltage is measured at a specified value of current to maintain measurement correlations. A value of 1.0 mA is common throughout the industry. This value is primarily a function of the gate oxide thickness and channel doping level which are chosen during the die design to give a high enough value to keep the device off with no bias on the gate at high temperatures. A minimum value of 1.5 volts at room temperature will guarantee the transistor remains an enhancement mode device at junction temperatures up to 150°C.

On-Resistance, $r_{DS(on)}$:

On-resistance is defined as the total resistance encountered by the drain current as it flows from the drain terminal to the source terminal. Referring to Figure 1-7, $r_{DS(on)}$ is composed primarily of four resistive components associated with:

The Inversion channel, r_{CH} ; the Gate-Drain Accumulation Region, r_{ACC} ; the junction FET Pinch region, r_{JFET} ; and the lightly doped Drain Region, r_D , as indicated in Equation (4).

$$(4) r_{DS(on)} = r_{CH} + r_{ACC} + r_{JFET} + r_D$$




FIGURE 1-7 — TMOS DEVICE ON-RESISTANCE




FIGURE 1-8 — TMOS DEVICE PARASITIC CAPACITANCES

Whereas the channel resistance increases with channel length, the accumulation resistance increases with poly width and the JFET pinch resistance increases with epi resistivity and all three are inversely proportional to the channel width and gate-to-source voltage. The drain resistance is proportional to the epi resistivity, poly width and inversely proportional to channel width. This says that the on-resistance of TMOS power FETs with the thick and high resistivity epi required for high voltage parts will be dominated by r_D .

Low voltage devices have thin, low resistivity epi and r_{CH} will be a large portion of the total on-resistance. This is why high voltage devices are "full on" with moderate voltages on the gate, whereas with low voltage devices

the on-resistance continues to decrease as V_{GS} is increased toward the maximum rating of the device.

Note: $r_{DS(on)}$ is inversely proportional to the carrier mobility. This means that the $r_{DS(on)}$ of the P-Channel MOSFET is approximately 2.5 to 3.0 times that of a similar N-Channel MOSFET. Therefore, in order to have matched complementary characteristics, the Z/L ratio of the P-Channel device must be 2.5–3.0 times that of the N-Channel device. This means larger die are required for P-Channel MOSFET's with the same $r_{DS(on)}$ and same breakdown voltage as an N-Channel device and thus device capacitances and costs will be correspondingly higher.

Breakdown Voltage, $V_{(BR)DSS}$:

Breakdown voltage or reverse blocking voltage of the TMOS power MOSFET is defined in the same manner as $V_{(BR)CES}$ in the bipolar transistor and occurs as an avalanche breakdown. This voltage limit is reached when the carriers within the depletion region of the reverse biased P-N junction acquire sufficient kinetic energy to cause ionization or when the critical electric field is reached. The magnitude of this voltage is determined mainly by the characteristics of the lightly doped drain region and the type of termination of the die's surface electric field.

Figure 1-9 shows a schematic representation of the cross-section in Figure 1-8 and depicts the bipolar transistor built in the epi layer. Point A shows where the emitter and base of the bipolar is shorted together. This is why $V_{(BR)DSS}$ of the power FET is equal to $V_{(BR)CES}$ of the bipolar. Also note the short brings the base in contact with the source metal allowing the use of the base-collector junction. This is the diode across the TMOS power MOSFET.




FIGURE 1-9 — SCHEMATIC DIAGRAM OF ALL THE COMPONENTS OF THE CROSS SECTION OF FIGURE 1-7.

TMOS Power MOSFET Capacitances:

Two types of intrinsic capacitances occur in the TMOS power MOSFET — those associated with the MOS structure and those associated with the P-N junction.

The two MOS capacitances associated with the MOSFET cell are:

Gate-Source Capacitance, C_{gs}

Gate-Drain Capacitance, C_{gd}

The magnitude of each is determined by the die geometry and the oxides associated with the silicon gate.

The P-N junction formed during fabrication of the power MOSFET results in the drain-to-source capacitance, C_{ds} . This capacitance is defined the same as any other planar junction capacitance and is a direct function of the channel drain area and the width of the reverse biased junction depletion region.

The dielectric insulator of C_{gs} and C_{gd} is basically a glass. Thus these are very stable capacitors and will not vary with voltage or temperature. If excessive voltage is placed on the gate, breakdown will occur through the

glass, creating a resistive path and destroying MOSFET operation.

Optimizing TMOS Geometry:

The geometry and packing density of Motorola's MOSFETs vary according to the magnitude of the reverse blocking voltage.

The geometry of the source site, as well as the spacing between source sites, represents important factors in efficient power MOSFET design. Both parameters determine the channel packing density, i.e.: ratio of channel width per cell to cell area.

For low voltage devices, channel width is crucial for minimizing $r_{DS(on)}$, since the major contributing component of $r_{DS(on)}$ is r_{CH} . However, at high voltages, the major contributing component of resistance is r_D and thus minimizing $r_{DS(on)}$ is dependent on maximizing the ratio of active drain area per cell to cell area. These two conditions for minimizing $r_{DS(on)}$ cannot be met by a single geometry pattern for both low and high voltage devices.

Distinct Advantages of Power MOSFETs

Power MOSFETs offer unique characteristics and capabilities that are not available with bipolar power transistors. By taking advantage of these differences, overall systems cost savings can result without sacrificing reliability.

Speed

Power MOSFETs are majority carrier devices, therefore their switching speeds are inherently faster. Without the minority carrier stored base charge common in bipolar transistors, storage time is eliminated. The high switching speeds allow efficient switching at higher frequencies which reduces the cost, size and weight of reactive components.

MOSFET switching speeds are primarily dependent on charging and discharging the device capacitances and are essentially independent of operating temperature.

Input Characteristics

The gate of a power MOSFET is electrically isolated from the source by an oxide layer that represents a dc resistance greater than 40 megohms. The devices are fully biased-on with a gate voltage of 10 volts. This significantly simplifies the drive circuits and in many instances the gate may be driven directly from logic integrated circuits such as CMOS and TTL to control high power circuits directly.

Since the gate is isolated from the source, the drive requirements are nearly independent of the load current. This reduces the complexity of the drive circuit and results in overall system cost reduction.

Safe Operating Area

Power MOSFETs, unlike bipolars, do not require de-

rating of power handling capability as a function of applied voltage. The phenomena of second breakdown does not occur within the ratings of the device. Depending on the application, snubber circuits may be eliminated or a smaller capacitance value may be used in the snubber circuit. The safe operating boundaries are limited by the peak current ratings, breakdown voltages and the power capabilities of the devices.

On-Voltage

The minimum on-voltage of a power MOSFET is determined by the device on-resistance $r_{DS(on)}$. For low voltage devices the value of $r_{DS(on)}$ is extremely low, but with high voltage devices the value increases. $r_{DS(on)}$ has a positive temperature coefficient which aids in paralleling devices.

Examples of Advantages Offered by MOSFETs

High Voltage Flyback Converter

An obvious way of showing the advantages of power MOSFETs over bipolars is to compare the two devices in the same system. Since the drive requirements are not the same, it is not a question of simply replacing the bipolar with the FET, but one of designing the respective drive circuits to produce an equivalent output, as described in Figures 1-10 and 1-11.

For this application, a peak output voltage of about 700 V driving a 30 k Ω load ($P_{O(pk)} \approx 16$ W) was required. With the component values and timing shown, the inductor/device current required to generate this flyback voltage would have to ramp up to about 3.0 A.




FIGURE 1-10 — T MOS OUTPUT STAGE




FIGURE 1-11 — BIPOLAR DRIVER AND OUTPUT STAGE

FIGURES 1-10 AND 1-11 — CIRCUIT CONFIGURATIONS FOR A T MOS AND BIPOLAR OUTPUT STAGE OF A HIGH VOLTAGE FLYBACK CONVERTER

Figure 1-10 shows the T MOS version. Because of its high input impedance, the FET, an MTM2N90, can be directly driven from the pulse width modulator. However, the PWM output should be about 15 volts in amplitude and for relatively fast FET switching be capable of sourcing and sinking 100 mA. Thus, all that is required to drive the FET is a resistor or two. The peak drain current of 3.2 A is within the MTM2N90 pulsed current rating of 7.0 A (2.0 A continuous), and the turn-off load line of 3.2 A, 700 V is well within the Switching SOA (7.0 A, 900 V) of the device. Thus, the circuit demonstrates the advantages of T MOS:

- High input impedance
- Fast Switching
- No Second breakdown

Compare this circuit with the bipolar version of Figure 1-11.

To achieve the output voltage, using a high voltage Switchmode MJ8505 power transistor, requires a rather complex drive circuit for generating the proper I_{B1} and I_{B2} . This circuit uses three additional transistors (two of which are power transistors), three Baker clamp diodes, eleven passive components and a negative power supply for generating an off-bias voltage. Also, the RBSOA capability of this device is only 3.0 A at 900 V and 4.7 A at 800 V, values below the 7.0 A, 900 V rating of the MOSFET. A detailed description of these circuits is shown in Chapter 7, T MOS applications.

20 kHz Switcher

An example of T MOS advantage over bipolar that il-




FIGURE 1-12 — T MOS VERSION




FIGURE 1-13 — BIPOLAR VERSION

**FIGURES 1-12 AND 1-13 — COMPARISON OF T MOS versus
BIPOLAR IN THE POWER OUTPUT STAGE OF A
20 kHz SWITCHER**

illustrates its superior switching speed is shown in the power output section of Figures 1-12 and 1-13. In addition to the drive simplicity and reduced component count, the faster switching speed offers better circuit efficiency. For this 35 W switching regulator, using the same small heat-sink for either device, a case temperature rise of only 18°C was measured for the MTP4N50 power MOSFET compared to a 46°C rise for the MJE13005 bipolar transistor.

Although the saturation losses were greater for the T MOS, its lower switching losses predominated, resulting in a more efficient switching device. A more detailed description of this Switcher is shown in Chapter 9.

In general, at low switching frequencies, where static losses predominate, bipolars are more efficient. At higher frequencies, above 30 kHz to 100 kHz, the power MOS-FETs are more efficient.

Chapter 2: Basic Characteristics of Power MOSFETs

Output Characteristics

Perhaps the most direct way to become familiar with the basic operation of a device is to study its output characteristics. In this case, a comparison of the MOSFET characteristics with those of a bipolar transistor with similar ratings is in order, since the curves of a bipolar device are almost universally familiar to power circuit design engineers.

As indicated in Figures 2-1 and 2-2, the output characteristics of the power MOSFET and the bipolar transistor can be divided similarly into two basic regions. The figures also show the numerous and often confusing terms assigned to those regions. To avoid possible confusion, this section will refer to the MOSFET regions as the "on" (or "ohmic") and "active" regions and bipolar regions as the "saturation" and "active" regions.




FIGURE 2-1 — I_D - V_{DS} TRANSFER CHARACTERISTICS OF MTP8N15. REGION A IS CALLED THE OHMIC, ON, CONSTANT RESISTANCE OR LINEAR REGION. REGION B IS CALLED THE ACTIVE, CONSTANT CURRENT, OR SATURATION REGION.




FIGURE 2-2 — I_C - V_{CE} TRANSFER CHARACTERISTICS OF MJE15030 (NPN, I_C CONTINUOUS = 8.0 A, $V_{CEO} = 150$ V) REGION A IS THE SATURATION REGION. REGION B IS THE LINEAR OR ACTIVE REGION.

One of the three obvious differences between Figures 2-1 and 2-2 is the family of curves for the power MOSFET is generated by changes in gate voltage and not by base current variations. A second difference is the slope of the curve in the bipolar saturation region is steeper than the slope in the ohmic region of the power MOSFET indicating that the on-resistance of the MOSFET is higher than the effective on-resistance of the bipolar.

The third major difference between the output characteristics is that in the active regions the slope of the bipolar curve is steeper than the slope of the TMOS curve, making the MOSFET a better constant current source. The limiting of I_D is due to pinch-off occurring in the MOSFET channel.

Basic MOSFET Parameters

On-Resistance

The on-resistance, or $r_{DS(on)}$, of a power MOSFET is an important figure of merit because it determines the amount of current the device can handle without excessive power dissipation. When switching the MOSFET from off to on, the drain-source resistance falls from a very high value to $r_{DS(on)}$, which is a relatively low value. To minimize $r_{DS(on)}$ the gate voltage should be large enough for a given drain current to maintain operation in the ohmic region. Data sheets usually include a graph, such as Figure 2-3, which relates this information. As Figure 2-4 indicates, increasing the gate voltage above 12 volts has a diminishing effect on lowering on-resistance (especially in high voltage devices) and increases the possibility of spurious gate-source voltage spikes exceeding the maximum gate voltage rating of 20 volts. Somewhat like driving a bipolar transistor deep into saturation, unnecessarily high gate voltages will increase turn-off time because of the excess charge stored in the input capacitance. All Motorola TMOS FETs will conduct the rated continuous drain current with a gate voltage of 10 volts.

As the drain current rises, especially above the continuous rating, the on-resistance also increases. Another important relationship, which is addressed later with the other temperature dependent parameters, is the effect that temperature has on the on-resistance. Increasing T_J and I_D both effect an increase in $r_{DS(on)}$ as shown in Figure 2-5.

Transconductance

Since the transconductance, or g_{FS} , denotes the gain of the MOSFET, much like beta represents the gain of the bipolar transistor, it is an important parameter when the device is operated in the active, or constant current, region. Defined as the ratio of the change in drain current corresponding to a change in gate voltage ($g_{FS} = dI_D/dV_{GS}$), the transconductance varies with operating conditions as seen in Figure 2-6. The value of g_{FS} is determined from the active portion of the V_{DS} - I_D transfer characteristics where a change in V_{DS} no longer significantly influences g_{FS} . Typically the transconductance rating is specified at half the rated continuous drain current and at a V_{DS} of 15 V.




FIGURE 2-3 — TRANSFER CHARACTERISTICS OF MTP4N50






FIGURE 2-4 — THE EFFECT OF GATE-TO-SOURCE VOLTAGE ON ON-RESISTANCE VARIES WITH A DEVICE'S VOLTAGE RATING

FIGURE 2-5 — VARIATION OF $r_{DS(on)}$ WITH DRAIN CURRENT AND TEMPERATURE FOR MTM15N45FIGURE 2-6 — SMALL-SIGNAL TRANSCONDUCTANCE versus V_{GS} OF MTP8N10

For designers interested only in switching the power MOSFET between the on and off states, the transconductance is often an unused parameter. Obviously when the device is switched fully on, the transistor will be operating in its ohmic region where the gate voltage will be high. In that region, a change in an already high gate voltage will do little to increase the drain current; therefore, g_{FS} is almost zero.

Threshold Voltage

Threshold Voltage, $V_{GS(th)}$, is the lowest gate voltage at which a specified small amount of drain current begins to flow. Motorola normally specifies $V_{GS(th)}$ at an I_D of one milliampere. Device designers can control the value of the threshold voltage and target $V_{GS(th)}$ to optimize device performance and practicality. A low threshold voltage is desired so the T MOS FET can be controlled by low voltage chips such as CMOS and TTL. A low value also speeds switching because less current needs to be transferred to charge the parasitic input capacitances. But the threshold voltage can be too low if noise can trigger the device. Also, a positive-going voltage transient on the drain can be coupled to the gate by the gate-to-drain parasitic capacitance and can cause spurious turn-on of a device with a low $V_{GS(th)}$.

Temperature Dependent Characteristics $r_{DS(on)}$

Junction temperature variations and their effect on the on-resistance, $r_{DS(on)}$, should be considered when designing with power MOSFETs. Since $r_{DS(on)}$ varies approximately linearly with temperature, power MOSFETs can be assigned temperature coefficients that describe this relationship.

Figure 2-7 shows that the temperature coefficient of $r_{DS(on)}$ is greater for high voltage devices than for low voltage MOSFETs. A graph showing the variation of $r_{DS(on)}$ with junction temperature is shown on most data sheets.

Switching Speeds are Constant with Temperature

High junction temperatures emphasize one of the most desirable characteristics of the MOSFET, that of low dynamic or switching losses. In the bipolar transistor, temperature increases will increase switching times, causing greater dynamic losses. On the other hand, thermal variations have little effect on the switching speeds of the power MOSFET. These speeds depend on how rapidly the parasitic input capacitances can be charged and discharged. Since the magnitudes of these capacitances are

essentially temperature invariant, so are the switching speeds. Therefore, as temperature increases, the dynamic losses in a MOSFET are low and remain constant, while in the bipolar transistors the switching losses are higher and increase with junction temperature.

Drain-To-Source Breakdown Voltage

The drain-to-source breakdown voltage is a function of the thickness and resistivity of a device's N-epitaxial region. Since that resistivity varies with temperature, so does $V_{(BR)DSS}$. As Figure 2-8 indicates, a 100°C rise in junction temperature causes a $V_{(BR)DSS}$ to increase by about 10%. However, it should also be remembered that the actual $V_{(BR)DSS}$ falls at the same rate as T_J decreases.




FIGURE 2-7 — THE INFLUENCE OF JUNCTION TEMPERATURE ON ON-RESISTANCE VARIES WITH BREAKDOWN VOLTAGE

Threshold Voltage

The gate voltage at which the MOSFET begins to conduct, the gate-threshold voltage, is temperature dependent. The variation with T_J is linear as shown on most data sheets. Having a negative temperature coefficient, the threshold voltage falls about 10% for each 45°C rise in the junction temperature.




FIGURE 2-8 — TYPICAL VARIATION OF DRAIN-TO-SOURCE BREAKDOWN VOLTAGE WITH JUNCTION TEMPERATURE

Importance of $T_J(\max)$ and Heat Sinking

Two of the packages that commonly house the TMOS die are the TO-220AB and the TO-204. The power ratings of these packages range from 40 to 250 watts depending on the die size and the type of materials used in construction. These ratings are nearly meaningless, however, unless some heat sinking is provided. Without heat sinking the TO-204 and the TO-220 can dissipate only about 4.0 and 2.0 watts respectively, regardless of the die size.

Because long term reliability decreases with increasing junction temperature, T_J should not exceed the maximum rating of 150°C. Steady-state operation above 150°C also invites abrupt and catastrophic failure if the transistor experiences additional transient thermal stresses. Excluding the possibility of thermal transients, operating below the rated junction temperature can enhance reliability. A $T_J(\max)$ of 150°C is normally chosen as a safe compromise between long term reliability and maximum power dissipation.

In addition to increasing the reliability, proper heat sinking can reduce static losses in the power MOSFET by decreasing the on-resistance. $r_{DS(on)}$, with its positive temperature coefficient, can vary significantly with the quality of the heat sink. Good heat sinking will decrease the junction temperature, which further decreases $r_{DS(on)}$ and the static losses.

Drain-Source Diode

Inherent in most power MOSFETs, and all TMOS transistors, is a "parasitic" drain-source diode. Figure 2-9, the illustration of cross section of the TMOS die, shows the P-N junction formed by the P-well and the N-Epi layer. Because of its extensive junction area, the current ratings of the diode are the same as the MOSFET's continuous and pulsed current ratings. For the N-Channel TMOS FET shown in Figure 2-10, this diode is forward biased when the source is at a positive potential with respect to the drain. Since the diode may be an important circuit element, Motorola Designer's Data Sheets specify typical values of the forward on-voltage, forward turn-on and reverse recovery time. The forward characteristics of the drain-source diodes of several TMOS power MOSFETs are shown in Figure 2-11.




FIGURE 2-9 — CROSS SECTION OF TMOS CELL




FIGURE 2-10 — N-CHANNEL POWER MOSFET SYMBOL INCLUDING DRAIN-SOURCE DIODE

Most rectifiers, a notable exception being the Schottky diode, exhibit a "reverse recovery" characteristic as depicted in Figure 2-12. When forward current flows in a standard diode, a carrier gradient is formed in the high resistivity side of the junction resulting in an apparent storage of charge. Upon sudden application of a reverse bias, the stored charge temporarily produces a negative current flow during the reverse recovery time, or t_{rr} , until the charge is depleted. The circuit conditions that influence t_{rr} and the stored charge are the forward current magnitude and the rate of change of current from the forward current magnitude to the reverse current peak. When tested under the same circuit conditions, the parasitic drain-source diode of a TMOS transistor has a t_{rr} similar to that of a fast recovery rectifier.

In many applications, the drain-source diode is never forward biased and does not influence circuit operation. However, in multi-transistor configurations, such as the totem pole network of Figure 2-13, the parasitic diodes

play an important and useful role. Each transistor is protected from excessive flyback voltages, not by its own drain-source diode, but by the diode of the opposite transistor. As an illustration, assume that Q2 of Figure 2-13 is turned on, Q1 is off and current is flowing up from ground, through the load and into Q2. When Q2 turns off, current is diverted into the drain-source diode of Q1 which clamps the load's inductive kick to V^+ . By similar reasoning, one can see that D2 protects Q1 during its turn-off.

As a note of caution, it should be realized that diode recovery problems may arise when using MOSFETs in multiple transistor configurations. A treatment of the subject in Chapter 5 gives greater details.

TMOS power MOSFET intrinsic diodes also have forward recovery times, meaning that they do not instantaneously conduct when they are forward biased. However, since those times are so brief, typically less than 10 ns, their effect on circuit operation can almost always be ignored. Package, lead and wiring inductance are often at least as great a factor in limiting current rise time.




FIGURE 2-12 — REVERSE RECOVERY CHARACTERISTICS OF MTP15N15 DRAIN-SOURCE DIODE




FIGURE 2-11 — FORWARD CHARACTERISTICS OF POWER MOSFETs D-S DIODES




FIGURE 2-13 — TMOS TOTEM POLE NETWORK WITH INTEGRAL DRAIN-SOURCE DIODES

Chapter 3: Using the TMOS Power MOSFET Designer's Data Sheets

Motorola Designer's Data Sheets are user oriented guides that provide information concerning all the basic TMOS parameters and characteristics needed for successful circuit design. An example of the MTM4N45 data


sheet is shown on the following pages. Helpful comments and explanations have been added to clarify some of the parameter definitions and device characteristics.

Designer's Data Sheet

N-CHANNEL ENHANCEMENT MODE SILICON GATE TMOS POWER FIELD EFFECT TRANSISTOR

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as line operated switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, SOA and $V_{GS(th)}$ Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MAXIMUM RATINGS

- Represent the extreme capabilities of the device.
- Not to be used as design condition.

V_{GS}

- Most Motorola TMOS power MOSFETs feature a rated $V_{GS(max)}$ of ± 20 V. Logic level devices are the exception.
- Exceeding $V_{GS(max)}$ may result in permanent device degradation.
- Limit gate voltage spikes with a small 20 V zener diode if required. (10 V for L^2 devices)

I_D — MAXIMUM CONTINUOUS DRAIN CURRENT
 I_{DM} — MAXIMUM PULSED DRAIN CURRENT MAY BE LIMITED BY

- P_D
- $r_{DS(on)}$
- Wire size and metallization
- Combination of the above

P_D — MAXIMUM POWER AT A CASE TEMPERATURE OF 25°C

- Limit P_D and T_C so that $T_C + P_D \cdot R_{\theta JC} < T_{J(max)}$

$T_{J(max)}$ — MAXIMUM JUNCTION TEMPERATURE

- Reflects a minimum acceptable device service lifetime.
- Presently specified at 150°C for all Motorola power MOSFETs.
- Operating at conditions that guarantee a junction temperature less than $T_{J(max)}$ may enhance long term operating life.

MAXIMUM RATINGS

Rating	Symbol	MTM4N45 MTP4N45	MTM4N50 MTP4N50	Unit
Drain-Source Voltage	V_{DSS}	450	500	Vdc
Drain-Gate Voltage ($R_{GS} = 1.0 \mu\Omega$)	V_{DGR}	450	500	Vdc
Gate-Source Voltage	V_{GS}	± 20		Vdc
Drain Current				Adc
Continuous	I_D	4.0		
Pulsed	I_{DM}	10		
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above 25°C	P_D	75		Watts
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.67	°C/W
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

TMOS and Designer's are trademarks of Motorola Inc.

1 Designer's Data Sheets

Motorola TMOS Power FETs are characterized on "Designer's Data Sheets." These data sheets permit the design of most circuits entirely with the information provided. Key parameters are specified at elevated temperature to provide practical circuit designs.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 5.0 mA)	V _{(BR)DSS}	450	—	Vdc
MTM4N45/MTP4N45 MTM4N50/MTP4N50		500	—	
Zero Gate Voltage Drain Current (V _{DS} = 0.85 Rated V _{DSS} , V _{GS} = 0) T _C = 100°C	I _{DSS}	—	0.25 2.5	mAdc
Gate-Body Leakage Current (V _{GS} = 20 Vdc, V _{DS} = 0)	I _{GSS}	—	500	nAdc

V_{(BR)DSS} (BV_{DSS})

- Maximum sustaining voltage
- No "negative resistance" region in the I-V characteristic
- Positive temperature coefficient, as shown in Figure 3-1

I_{DSS}

- Specified at 25°C and 100°C
- Gate must be terminated to source

I_{GSS}

- Specified at max. rated V_{GS}

ON CHARACTERISTICS*

Gate Threshold Voltage (I _D = 1.0 mA, V _{DS} = V _{GS}) T _J = 100°C	V _{GS(th)}	2.0 1.5	4.5 4.0	Vdc
Drain-Source On-Voltage (V _{GS} = 10 V) (I _D = 2.0 Adc) (I _D = 4.0 Adc) (I _D = 2.0 Adc, T _J = 100°C)	V _{DS(on)}	— — —	3.0 7.5 6.0	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 2.0 Adc)	r _{DS(on)}	—	1.5	Ohms
Forward Transconductance (V _{DS} = 15 V, I _D = 2.0 A)	g _{FS}	1.5	—	mhos

V_{GS(th)}

- The gate voltage that must be applied to initiate conduction (Figure 3-3).
- Specified at 25°C and 100°C
- Negative temperature coefficient of about -6.7 mV/°C (Figure 3-4).

V_{DS(on)}, r_{DS(on)}

$r_{DS(on)} = \frac{V_{DS(on)}}{I_D}$

- Analogous to the V_{CE(sat)} of a bipolar device
- Specified with a maximum V_{GS} of 10 V for Motorola TMOS power MOSFETs.
- Specified at 25°C and 100°C
- Positive temperature coefficient promotes current sharing when devices are paralleled.

g_{FS}

- The MOSFET "gain" parameter — analogous to h_{FE}
- Equal to the slope of the transfer characteristic (Figure 2-7).

$g_{FS} = \frac{\Delta I_D}{\Delta V_{GS}}$

- In current saturation region (Figure 3-3).
- I_D = g_{FS} (V_{GS} - V_{GS(th)})
- Relatively constant for V_{GS(th)} < V_{GS} < V_{DS} + V_{GS(th)}




FIGURE 3-1 — NORMALIZED BREAKDOWN VOLTAGE versus TEMPERATURE




FIGURE 3-2 — NORMALIZED ON-RESISTANCE versus TEMPERATURE




FIGURE 3-3 — TRANSFER CHARACTERISTICS




FIGURE 3-4 — GATE-THRESHOLD VOLTAGE VARIATION WITH TEMPERATURE

DYNAMIC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit
Input Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz}$)	C_{iss}	—	1200	pF
Output Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz}$)	C_{oss}	—	300	pF
Reverse Transfer Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz}$)	C_{rss}	—	80	pF

MOSFET CAPACITANCES

The physical structure of a MOSFET results in capacitors between the terminals. The metal oxide gate structure determines the capacitors from gate-to-drain (C_{gd}), and gate-to-source (C_{gs}). The PN junction formed during the fabrication of the TMOS FET results in a junction capacitance from drain-to-source (C_{ds}). These capacitances are characterized as input (C_{iss}), output (C_{oss}) and reverse transfer (C_{rss}) capacitances on data sheets.

Specification of MOSFET capacitance at a V_{DS} of 25 V has become somewhat of a standard, so that information is provided in all TMOS data sheets.

(continued)




FIGURE 3-5

MOSFET CAPACITANCE (continued)

However, its usefulness in determining or comparing switching speeds or input or output capacitance is diminished since the magnitude of the capacitances vary significantly during the switching transition. Curves showing capacitance versus voltage are more indicative of device performance since the curves clearly show the capacitance variation.

The capacitance curves shown in Figure 3-5 are an extension of those originally published in data sheets. The portion of the graph to the right of zero is equivalent to the traditional representation. The additional section to the left of zero gives an indication of the input capacitance when the MOSFET is "on" or entering into its "on" state.

A graph of gate charge versus gate voltage is another and often more descriptive means of relating the magnitude of the input impedance.

In driving a MOSFET, the input capacitance, C_{iss} is an important parameter. This capacitance must be charged and discharged by the drive circuit to effect the switching function. The impedance of the drive source strongly affects the switching speed of a MOSFET. The lower the driving source impedance, the faster the switching speeds. Temperature variations have little effect on the device capacitances; therefore, switching times are affected very little by temperature variations.

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Characteristic	Symbol	Min	Max	Unit
Turn-On Delay Time ($V_{DS} = 25\text{ V}, I_D = 2.0\text{ A}, R_{gen} = 50\text{ ohms}$)	$t_{d(on)}$	—	50	ns
Rise Time ($V_{DS} = 25\text{ V}, I_D = 2.0\text{ A}, R_{gen} = 50\text{ ohms}$)	t_r	—	100	ns
Turn-Off Delay Time ($V_{DS} = 25\text{ V}, I_D = 2.0\text{ A}, R_{gen} = 50\text{ ohms}$)	$t_{d(off)}$	—	200	ns
Fall Time ($V_{DS} = 25\text{ V}, I_D = 2.0\text{ A}, R_{gen} = 50\text{ ohms}$)	t_f	—	100	ns

Switching Characteristics

MOSFET switching speeds are very fast, relative to comparably sized bipolar transistors. Since they are majority carrier devices, there is no storage time associated with the turn-off time; consequently, the switching waveform components are associated with the charging and discharging of the interelectrode capacitances. Driving a MOSFET through a switching cycle involves driving these non-linear capacitances. Switching times, therefore, will strongly depend on the impedances of the driving source and drain load. Maximum limits are specified at elevated temperature.

Motorola normally uses a terminated, $50\ \Omega$ generator in the gate drive to specify switching speeds. Note that the generator and termination impedance combine to make a $25\ \Omega$ gate drive impedance. Using this gate drive as a standard helps facilitate correlation of test results. Typical switching times for various gate drive impedances, are shown in Figure 3-8.

For Resistive Switching:

- During $t_{d(on)}$ — The drive circuit charges C_{iss} to $V_{GS(th)}$. No drain current flows; V_{DS} remains essentially at V_{DD} .
- During t_r — C_{iss} is charged by the drive circuit to $V_{GS(on)}$. C_{oss} discharges from V_{DD} to approach $V_{DS(on)}$ and I_D increases from zero, approaching its maximum. As V_{DS} approaches $V_{DS(on)}$, the rapid rise of C_{oss} at low drain voltages delays the rise of I_D , likewise the increase of C_{iss} inhibits the rise of V_{GS} through the drive impedance.
- During $t_{d(off)}$ — C_{iss} begins to discharge through the gate circuit impedance. The transistor turns off and the drain supply charges C_{oss} through the load. The initial rise of V_{DS} is slowed by the high value of C_{oss} at low drain voltages.
- During t_f — C_{oss} diminishes rapidly as the drain voltage rises. Virtually no additional charge is required to be sourced by the drain supply; V_{DS} rises rapidly to V_{DD} (and beyond if inductance is present in the load).

Resistive Switching




FIGURE 3-6 — SWITCHING TEST CIRCUIT




FIGURE 3-7 — SWITCHING WAVEFORMS




FIGURE 3-8

GATE CHARGE CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit
Total Gate Charge	Q_g	27 (typ)	32	nC
Gate-Source Charge	Q_{gs}	17 (typ)	—	
Gate-Drain Charge	Q_{gd}	10 (typ)	—	

($V_{DS} = 0.8$ Rated V_{DSS} , $I_D = 4$ Amps, $V_{GS} = 10$ V)

Gate Charge Characteristics

Fundamentally, the gate charge versus gate-to-source voltage curves are used to determine the amount of charge, defined as Q_g , required to bring C_{iss} from zero volts to 10 V. Typically, the maximum rating is specified at an I_D equal to the device's continuous rating at 25°C and at a supply voltage of 80% of maximum rated V_{DS} . Gate charge is essentially independent of load current, but it does vary with supply voltage.

In addition to typical and maximum values of Q_g , the data sheets also specify typical values of Q_{gd} and Q_{gs} . Q_{gd} is the charge required by C_{rSS} (C_{gd}) during the fall of V_{DS} . This occurs during the plateau region of Figure 3-9. Q_{gs} refers to the total charge required by C_{iss} during the two intervals characterized by ramping up of V_{GS} before and after the plateau. During the first interval most of this charge flows into C_{gs} but during the second interval C_{rSS} takes on the majority of the charge. Hence, the term " Q_{gs} " is somewhat of a misnomer.

A substantial amount of other data may be extracted from the curve. Estimation of the required average gate current for a given switching speed, energy transferred to the gate, and magnitude of the input capacitance are some of its other uses.




FIGURE 3-9 — Q_g TOTAL GATE CHARGE (nC)

SOURCE-DRAIN DIODE CHARACTERISTICS*



Characteristic	Symbol	Typ	Unit
Forward On-Voltage	V_{SD}	1.1	Vdc
Reverse Recovery Time	t_{rr}	420	ns

Forward turn-on time is primarily limited by parasitic package and lead inductance.

*Pulse Test: Pulse Width $\leq 300 \mu s$, Duty Cycle $\leq 2\%$.


- An integral feature of all power MOSFET structures.
- Reverse recovery times are comparable with those of fast recovery rectifiers.
- Rated current equal to that of the MOSFET
- May be used as a commutator in complementary totem-pole or H-bridge configurations with inductive loads, or in a "Synchronous Rectifier" mode.

THE POWER MOSFET SOURCE-DRAIN DIODE


TOTEM-POLE
N-CHANNELCOMPLEMENTARY
P-CHANNEL/N-
CHANNEL

DURING TURN-OFF OF Q1, D2 PROTECTS
Q1; LIKEWISE
DURING TURN-OFF OF Q2, D1 PROTECTS
Q2

TMOS power MOSFET intrinsic diodes also have forward recovery times, meaning that they do not instantaneously conduct when they are forward biased. However, since those times are so brief, typically less than 10 ns, their effect on circuit operation can almost always be ignored. Package, lead and wiring inductance are often at least as great a factor in limiting current rise time.



EQUIVALENT TEST CIRCUIT



DUT WAVEFORM

FIGURE 3-10 — SOURCE-TO-DRAIN DIODE TEST CIRCUIT AND WAVEFORM

SAFE OPERATING AREA INFORMATION




FIGURE 3-11 — MAXIMUM RATED FORWARD BIASED SAFE OPERATING AREA




FIGURE 3-12 — MAXIMUM RATED SWITCHING SAFE OPERATING AREA

THERMAL RESPONSE




FIGURE 3-13 — MTM4N45/MTM4N50

Guaranteed Safe Operating Area

FBSOA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569. "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SSOA

The switching safe operating area in Figure 3-12 is the boundary that the load line may traverse without incurring damage to the device. The fundamental limits are the maximum rated peak drain current I_{DM} , the minimum drain to source breakdown voltage $V_{(BR)DSS}$ and the maximum rated junction temperature. The boundaries are applicable for both turn-on and turn-off of the devices for rise and fall times of less than one microsecond.

1

1-3

MOTOROLA TMOS POWER MOSFET DATA

1-3-8

Chapter 4: Design Considerations in Using Power MOSFETs

Protecting the Power MOSFET

Safe Operating Areas

To provide the designer with Safe Operating Area information for the various modes of operation the TMOS transistor may encounter, two different Safe Operating Areas are defined on the TMOS data sheets: the Forward Biased Safe Operating Area, or FBSOA (often referred to as simply SOA), and the Switching SOA or SSOA. The SSOA curves of MOSFETs describe the voltage and current limitations during turn-on and turn-off and are normally used in the same manner as the RBSOA curves of bipolar transistors.

FBSOA:

An FBSOA curve defines the maximum drain voltage and currents that a device can safely handle when forward biased, or while it is on or being turned on. Of the four limits dictated by the boundaries of the FBSOA curve, the most unforfeiting is the maximum drain-source voltage rating which is indicated by boundary A in Figure 4-1. If this rating is exceeded, even momentarily, the device can be damaged permanently. Thus, precautions should be taken if there may be transients in the drain supply voltage.

Maximum allowable drain current is time or pulse-width dependent and defines the second boundary of the FBSOA curve, represented by Line D. The limit is determined by the bonding wire diameter, the size of the source bonding pad, device characteristics and thermal resistance. Even though MOSFETs show rugged overcurrent capabilities, devices should not conduct more than their rated drain current for a given pulse duration. This includes transient currents such as the high in-rush current drawn by a cold incandescent lamp or the reverse recovery current required by a diode.

The third boundary, Line B is fixed by the drain-to-source on-resistance and limits the current at low drain-source voltages. Simply a manifestation of Ohm's Law, the limitation states that with a given on-resistance, current is limited by the applied voltage. The boundary does not describe a linear relationship, however, because the on-resistance increases gradually with increasing current.

The fourth limit, shown as Line C in Figure 4-1, is set by the package thermal limit. This power limited portion of the FBSOA curve is generated from the device thermal response curve, maximum allowable junction temperature and maximum $R_{\theta JC}$ rating. Operation inside this curve insures that the maximum junction temperature does not exceed the 150°C maximum rating.

Since the transient thermal resistance decreases dramatically for shorter pulse durations, the peak power handling capability increases accordingly. For example, Figure 4-2 shows that at 100 μ s the normalized single pulse transient resistance of the MTM8N40 is 0.033. Multiplication by $R_{\theta JC}$ (0.033 x 0.83°C/W) results in the effective thermal impedance for a single 100 μ s pulse. From the definition of thermal resistance ($R_{\theta JC} = \frac{T_J - T_C}{P_D}$)

the magnitude of the power pulse that coincides with a




FIGURE 4-1 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA OF THE MTM8N40

T_J of 150°C and a T_C of 25°C is easily determined. In this case, ($0.033 \times 0.83^\circ\text{C/W} = \frac{150 - 25^\circ\text{C}}{P_D}$), P_D is 4564 W.

Therefore, at a V_{DS} of 200 V, the MTM8N40 can conduct about 23 A during a 100 μ s pulse without exceeding the $T_{J(\text{max})}$ rating of 150°C.

Normally the portion of the FBSOA curves that is determined by the package thermal limit is only of interest to designers who foresee a condition of simultaneous high voltage and high current for periods greater than 10 μ s. This situation can occur in linear applications or in switching applications that experience a fault condition such as a shorted load. For those applications the information contained in Figure 4-1 is incomplete since the data is based on single pulse testing at a case temperature of 25°C. For multiple pulses and case temperatures other than 25°C, the maximum allowable power dissipation can be computed as shown in AN569, "Transient Thermal Resistance General Data And Its Use."

To a large extent, thermal limitations determine the SOA boundaries for MOSFETs used in linear applications. The maximum allowable junction temperature $T_{J(\text{max})}$ also affects the pulsed current ratings applicable when the MOSFET is used as a switch. With respect to current ratings, MOSFETs are more like rectifiers than bipolar transistors in that their peak current ratings are not gain limited, but thermally limited. Since $r_{DS(\text{on})}$, on-state power dissipation, switching losses, pulse width, duty cycle and junction to ambient thermal impedance all influence T_J , they also affect the maximum allowable pulsed drain current.

In switching applications the total power dissipation is comprised of switching losses and on-state losses. At low frequencies, the MOSFETs switching losses are small enough to ignore. However, as frequency increases the losses eventually become significant and force an increase in T_J . The break point between what is considered low and high frequencies depends on the gate drive impedance. With a low impedance gate-drive, switching losses are small below 40 to 50 kHz.




FIGURE 4-2 — THERMAL RESPONSE CURVE OF THE MTM8N40

Since the magnitude of the MOSFET capacitances and, therefore, switching speeds are nearly constant as T_J varies, power MOSFET switching losses are nearly temperature invariant. Without the additional complexity of temperature dependence, losses during the relatively high dissipation turn-on and turn-off intervals are easily modeled and estimated. These techniques are also shown in Motorola Application Note AN569.

Because on-state losses are often the bulk of the total power dissipation, they greatly affect the MOSFET's maximum allowable pulsed current capability. The computation of these losses is somewhat involved due to the variation of $r_{DS(on)}$ with temperature and drain current. After computing the heating component of the drain current (RMS value), an iterative technique is used to determine the on-state power dissipation. The following example illustrates how on-state losses and junction temperature can be determined.

Assume the drain current waveform of an MTM8N40 is trapezoidal with the current rising from 8.0 A in 25 μ s. The duty cycle is 50% and the frequency is 20 kHz. Heat sinking will be provided to keep the case temperature at 80°C. From Figure 4-2, the normalized transient thermal impedance for a 25 μ s pulse and 50% duty cycle is 0.5, yielding an effective thermal impedance of 0.415°C/W. [$r(t) \times R_{\theta JC} = 0.5 \times 0.83^\circ\text{C/W}$].

Before proceeding, the on-resistance and the RMS value of the I_D waveform must be determined. Since $r_{DS(on)}$ is temperature dependent, the junction temperature must be roughly estimated. A T_J of 110°C seems appropriate in this case. From Figure 4-3, $r_{DS(on)}$ at 110°C is 1.02 Ω .

This value of $r_{DS(on)}$ is derived from a typical curve and does not represent a worst case value. To obtain a worst case estimate, the ratio between the maximum rated $r_{DS(on)}$ and the typical $r_{DS(on)}$ under the same operating conditions can be used as a multiplier. In this situation, an $r_{DS(on)}$ maximum of 0.55 ohms is specified at an I_D of 4.0 A and a T_C of 25°C. At these same conditions, $r_{DS(on)}$ is typically at 0.45 ohms (Figure 4-3). Assuming the ratio between typical and worst case values remains




FIGURE 4-3 — ON-RESISTANCE versus DRAIN CURRENT FOR THE MTM8N40




FIGURE 4-4 — RMS VALUES OF SOME COMMON CURRENT WAVEFORMS

fairly constant, the multiplier is 1.22, $\left(\frac{r_{DS(on) MAX}}{r_{DS(on) TYP}} = \frac{0.55}{0.45}\right)$. Therefore, the worst case $r_{DS(on)}$ at 12 A, 110°C is approximately 1.22 x 1.02 ohms, or 1.24 ohms.

From the trapezoid waveform in Figure 4-4:

$$I_{RMS} = D \sqrt{\frac{a^2 + ab + b^2}{3}}$$

$$= 0.5 \sqrt{\frac{8^2 + 8 \cdot 16 + 16^2}{3}}$$

$$= 6.11 \text{ A}$$

$$\text{and } P_D = I_{RMS}^2 r_{DS(on)}$$

$$= (6.11)^2 \cdot 1.24$$

$$= 46.3 \text{ W}$$

If switching losses are significant, they should be included at this step. Proceeding with the computation of T_J ,

$$\Delta T_{JC} = P_D R_{\theta JC}$$

$$= (46.3) (0.415) = 19.2^\circ\text{C}$$

$$T_J = T_C + \Delta T_{JC}$$

$$= 80 + 19.2^\circ\text{C} = 99.2^\circ\text{C}$$

then the calculated T_J of 99.2°C replaces the original 110°C estimate and $r_{DS(on)}$, P_D and T_J are recomputed. The initial guess was close, and 97.3°C is the final solution. Therefore the transistor is operating within its thermal limitations and its current handling capabilities.

SSOA:

Switching Safe Operating Area defines the MOSFETs voltage and current limitations during switching transitions. Although an SSOA curve also outlines turn-on boundaries, it is normally used as a turn-off SOA. As such, it is the MOSFET equivalent of the Reverse Biased SOA (RBSOA) of bipolar.

Like RBSOA ratings, turn-off SOA curves are generated by observing device performance as it switches a clamped inductive load. An inductive load is used because it causes the greatest turn-off stress, but it must be clamped so as not to avalanche the transistor with an uncontrolled drain-source "flyback voltage." Switching speeds, which directly determine crossover times and switching losses, also influence the turn-off SOA.

As shown in Figure 4-5, the SSOA curve of the MOSFET is bounded by its maximum pulsed drain current, I_{DM} , and the maximum drain-source voltage, V_{DSS} , as long as switching times are less than 1.0 μs. If MOSFETs are operated within their I_{DM} , V_{DSS} and $T_{J(max)}$ ratings, their SSOA curves guarantee that a secondary breakdown derating is unnecessary.

Drain-Source Overvoltage Protection

The most common cause of failure in a power MOSFET is due to an excursion across an SOA boundary. A good portion of these failures are a result of exceeding the maximum rated drain-source voltage, $V_{(BR)DSS}$. Drain voltage transients caused by switching high currents through load or stray inductances can force V_{DS} to exceed $V_{(BR)DSS}$ and may contain enough energy to de-




FIGURE 4-5 — MAXIMUM RATED SWITCHING SAFE OPERATING ARE OF THE MTM8N40

stroy the device if it begins to avalanche. Transients on the drain supply voltage can also destroy the power MOSFET.

Fortunately, if there is any danger of these destructive transients, the solutions to the problems are fairly simple. Figure 4-6 illustrates a FET switching an inductive load in a circuit which provides no protection from excessive flyback voltages. The accompanying waveform depicts the turn-off voltage transient due to the load and the parasitic lead and wiring inductance. The MTM20N10 experiences the unrecommended avalanche condition for about 300 ns at its breakdown voltage of 122 volts.

One of the simplest methods of protecting devices from flyback voltages is to place a clamping diode across the inductive load. Using this method, the diode will clamp most, but not all, of the voltage transient. V_{DS} will still overshoot V_{DD} by the sum of the effects of the forward recovery characteristic of the diode, the diode lead inductance and the parasitic series inductances as shown in Figure 4-7.




FIGURE 4-6 — V_{DS} TRANSIENT DUE TO UNCLAMPED INDUCTIVE LOAD

If the series resistance of the load is small compared to its inductance, a simple diode clamp may allow current to circulate through the load-diode loop for a significant amount of time after the MOSFET is turned off. When this lingering current is unacceptable, a resistor can be inserted in series with the diode at the expense of increasing the peak flyback voltage seen at the drain.




FIGURE 4-7 — V_{DS} TRANSIENT WITH CLAMPING DIODE

Protecting the drain-source from voltage transients with a zener diode, which is a wide band device, is another simple and effective solution. Except for the effects of the lead and wiring inductances and the virtually negligible time required to avalanche, the zener will clip the voltage transient at its breakdown voltage. A transient with a slow dV_{DS}/dt will be clipped completely while a transient with a rapid dV_{DS}/dt might momentarily exceed the zener breakdown voltage. These effects are shown in Figure 4-8. Even though it is a very simple remedy, the zener diode is one of the most effective means of transient suppression. Obviously, the power rating of the zener should be scaled so that the clipped energy is safely dissipated.




FIGURE 4-8 — V_{DS} TRANSIENT WITH ZENER CLAMP

Figure 4-9 shows an RC clamp network that suppresses flyback voltages greater than the potential across the capacitor. Sized to sustain a nearly constant voltage during the entire switch cycle, the capacitor absorbs energy only during transients and dumps that energy into the resistance during the remaining portion of the cycle. Component values may be computed by considering the power




FIGURE 4-9 — V_{DS} TRANSIENT AND RC CLAMP VOLTAGE WITH RC CLAMP NETWORK

that the RC clamp network must absorb. From the power and the desired clamp voltage, the resistance can be sized. Finally, the magnitude of the capacitance may be determined by relating the RC time constant to the period of the waveform.

As an example, a similar circuit has the following characteristics:

- $L = 10 \mu H$
- $i = 3.0 A$ (load current just before turn-off)
- $f = 25 kHz$
- $V_C = 60 V$ (desired clamp voltage)

The power to be absorbed by the clamp network is:

$$P = 1/2 Li^2 \times f = 1.125 W$$

The component values can be determined:

$$\frac{V_C^2}{P} = R = 3.2K \approx 3.3K$$

$$\text{Let } \tau = RC = 5.0 \div f = 200 \mu s$$

$$C = 0.061 \mu F \approx 0.05 \mu F$$

While this is a common and efficient circuit, the switching speeds of MOSFETs may produce transients that are too rapid to be attenuated by this method. If the flyback voltage reaches its peak during the first 50 ns, the effectiveness of the circuit will be undermined due to the forward recovery characteristic of the clamp diode and any stray circuit inductance. It may be prudent in these cases to include a zener with a breakdown voltage slightly higher than the clamp voltage. When placed directly across the drain and source terminals, the lead lengths are short enough and the zener is fast enough to catch most transients. Since the zener's only purpose is to clip the initial flyback peak and not to absorb the entire energy stored in the inductor, the zener power rating can be smaller than that needed when one is used as the sole clamping element.

A fourth way to protect power MOSFETs from large drain-source voltage transients is to use an RC snubber network like that of Figure 4-10. Although it effectively reduces the peak drain voltage, the snubber network is not as efficient as a true clamping scheme. Whereas a clamping network only dissipates energy during the transient, the RC snubber also absorbs energy during portions of the switching cycle that are not overstressing the transistor. This configuration also slows turn-on due to the additional drain-source capacitance that must be discharged.

No matter which scheme is used, very rapid inductive turn-off can cause transients during the first tens of nanoseconds that may be overlooked unless a wideband oscilloscope (B.W. ≥ 200 MHz) is used to observe the V_{DS} waveform.




FIGURE 4-10 — V_{DS} TRANSIENT WITH RC SNUBBER

Package and Lead Inductance Considerations

The drain and source parasitic package inductance can influence the magnitude of V_{DS} during rapid switching of very large currents. In Figure 4-11, the drain and source package inductance has been combined and placed in the source because that wirebond and lead length accounts for the bulk of the inductance. The magnitudes of L_S in the TO-204, (TO-3) and the TO-220 packages are around 12 and 8 nH, which are large enough to produce appreciable voltage during a very rapid rate of change in drain current. The polarity of the induced voltage is such that the drain-source voltage appearing at the chip is greater than that appearing at the device terminals.

As an example, assume that an MTP25N06 is turned off in 50 ns after conducting 50 A. A di/dt of this magnitude will produce about 8.0 volts across the parasitic package inductance ($v = L di/dt = 8.0 \text{ nH } 50 \text{ A}/50 \text{ ns}$). If the drain-source voltage at the terminals is 50 V, then V_{DS} at the die is 58 volts.




FIGURE 4-11 — VERY RAPID TURN-OFF INCREASES DRAIN-SOURCE VOLTAGE STRESS

Although all power MOSFETs experience some internally generated voltages during rapid switching, peak di/dt 's are usually not extreme and the associated voltages are generally small. However, the current ratings of

power MOSFETs recently have increased rapidly and, consequently, their maximum di/dt capabilities have also risen. The MTM60N06, with its pulsed current rating of 300 A, falls into the category of such a device. The very large di/dt capabilities that accompany these current ratings can produce significant V_{DS} stress in addition to that observed at the drain-source terminals.

To assure that the peak V_{DS} at the chip does not exceed the maximum V_{DSS} rating of the device, the following equation can be used:

$$V_{DS(max)} = V_{(BR)DSS} - L(di/dt)$$

where $V_{DS(max)}$ is the maximum allowable voltage appearing across the drain-source terminals, $V_{(BR)DSS}$ is the maximum device rating, L is the parasitic source inductance and di/dt is the rate of change in I_D coincident with $V_{DS(max)}$.

Voltages appearing across the package source inductance also affect the magnitude of the gate-source voltage at the chip and are of such polarity that they slow both the turn-on and turn-off transitions. If large currents are being switched, the parasitic package inductance is large enough to be the factor that limits the MOSFET's switching speeds.

Except for circuits that produce very large di/dt 's, the proceeding discussion of package inductance is of academic interest only. However, wiring inductance is often much larger than the package inductance and its effects are proportionately greater. Therefore, the above considerations may become very practical problems in applications in which the di/dt 's are not extreme. The quality of the circuit layout dictates the degree of concern.

Avalanche and dv/dt Limitations of Power MOSFETs

Until recently a MOSFET's maximum drain-to-source voltage specification prohibited even instantaneous excursions beyond that voltage, since the first power MOSFETs were never intended to be operated in avalanche. As is still the case with most bipolar transistors, capability was simply not specified. Some devices happened to be quite rugged, while others were not. Now it is known that a power MOSFET can be constructed to sustain substantial currents in avalanche at elevated junction temperatures, so newly designed MOSFETs are replacing the original devices. "Ruggedized" is the term being used to refer to devices that carry some form of rating to define avalanche capability.

The MOSFET's ability to withstand rapid changes in drain-to-source voltage, especially during reverse recovery of the MOSFET's intrinsic diode, is another issue that has received much attention lately. In this case the first devices were very rugged except for the case of diode recovery. Again the latest devices show performance improvements and carry ratings to inform designers of their new strength.

Because of the interest in avalanche and dv/dt issues and their importance, a discussion of these topics is provided in Chapter 5, "Avalanche and dv/dt Limitations of the Power MOSFET."

Protecting the Gate

The gate of the MOSFET, which is electrically isolated from the rest of the die by a very thin layer of SiO_2 , may be damaged if the power MOSFET is handled or installed improperly. Exceeding the 20 V maximum gate-to-source voltage rating, $V_{GS(\text{max})}$, can rupture the gate insulation and destroy the FET. TMOS FETs are not nearly as susceptible as CMOS devices to damage due to static discharge because the input capacitances of power MOSFETs are much larger and absorb more energy before being charged to the gate breakdown voltage. However, once breakdown begins, there is enough energy stored in the gate-source capacitance to ensure the complete perforation of the gate oxide. To avoid the possibility of device failure caused by static discharge, precautions similar to those taken with small-signal MOSFET and CMOS devices apply to power MOSFETs.

When shipping, the devices should be transported only in antistatic bags or conductive foam. Upon removal from the packaging, careful handling procedures should be adhered to. Those handling the devices should wear grounding straps and devices not in the antistatic packaging

should be kept in metal tote bins. MOSFETs should be handled by the case and not by the leads, and when testing the device, all leads should make good electrical contact before voltage is applied. As a final note, when placing the FET into the system it is designed for, soldering should be done with a grounded iron.

The gate of the power MOSFET could still be in danger after the device is placed in the intended circuit. If the gate may see voltage transients which exceed $V_{GS(\text{max})}$, the circuit designer should place a 20 V zener across the gate and source terminals to clamp any potentially destructive spikes. Using a resistor to keep the gate-to-source impedance low also helps damp transients and serves another important function. Voltage transients on the drain can be coupled to the gate through the parasitic gate-drain capacitance. If the gate-to-source impedance and the rate of voltage change on the drain are both high, then the signal coupled to the gate may be large enough to exceed the gate-threshold voltage and turn the device on.

Chapter 5: Avalanche and dv/dt Limitations of the Power MOSFET

The power MOSFET's ability to withstand voltage and current transients inside and outside published safe operating areas is often of concern to design engineers. Since anticipating every possible fault condition that can occur in the field is very difficult, the use of a device that has some tolerance to transients is highly desirable.

By nature the power MOSFET is resistant to failure in certain modes. Its ability to withstand overcurrent stresses is a good example of one of its strengths. However, ruggedness in other modes is not a given, and device design and processing must target those types of failures if a MOSFET is to be robust in those modes, too.

Motorola's development of the E-FET, a "ruggedized" device sometimes referred to as TMOS IV, is a significant step toward extending the MOSFET's ruggedness to include several of the most common fault induced stresses. Designed-in ruggedness, combined with the MOSFET's ability to withstand forward bias stress, make the E-FET a very fault tolerant device in all major areas of concern, including what has been called the "commutating dv/dt " mode. The issues surrounding these significant modes of stress are discussed in detail below.

The Power MOSFET in Drain-to-Source Avalanche

The MOSFET's unique capability of high speed switching can lead to stresses that are not encountered with slower devices. Often gate drive circuits are designed for very fast switching speeds to lower switching times and increase circuit efficiency. These speeds may be so fast that the inductive kick occurring at turn off produces an extremely rapid rise in the drain-to-source voltage — perhaps so rapid that parasitic circuit elements and turn-on times undermine a protection clamp's ability to respond in time to protect the MOSFET. Such parasitics that diminish response times include the inductance in the wiring, leads, and packages. Forward recovery time of protection diodes may also delay response time.

Voltage transients of this type are usually brief, lasting only until the voltage clamp or snubber reacts. Nevertheless, for a short time the MOSFET is forced to conduct what may be a high avalanche current. Although the total energy that the device sees in breakdown is fairly small, failures may occur since ruggedness in avalanche is a strong function of the peak avalanche current. At high switching speeds such brief transients are a common source of overvoltage spikes.

Another cause of overvoltage transients is voltage spiking on the drain supply voltage. When this occurs, the peak magnitude of the associated avalanche current is difficult to predict since it depends on the nature of the transient. Pulse duration and energy may vary widely; consequently, the MOSFET's ability to survive high avalanche currents lasting for extended pulse widths is important.

The recent development of the E-FET has made available MOSFETs with the ability to survive both types of overvoltage transients. These new devices are sufficiently rugged to carry ratings that guarantee an avalanche current capability for the two types of overvoltage transients discussed above.

An energy rating alone is a poor indication of a device's ability to survive overvoltage transients. Manufacturers can easily fabricate high energy values by carefully choosing test conditions that allow dissipation of energy over a long pulse width. An extreme example is the 12 A, 60 V MTP3055E that can dissipate 75 joules if allowed to conduct 1 A in avalanche for 1 second. However, one of these devices is likely to fail with very little energy dissipation if it is forced to conduct more than 40 A in avalanche.

The bottom line is that the propensity for failure is almost exclusively a function of two parameters: peak current in avalanche and peak (not average) junction temperature. Except for raising the average junction temperature — thereby enhancing the chance of hotspot failure — the total energy dissipated has only secondary effects.

Avalanche Test Methods and Ratings

Understanding the causes of overvoltage transients and the conditions that determine the propensity for failure provide a foundation for defining the most appropriate avalanche test methods. There are two viable tests: each offers its own benefits. The most common test circuit and its associated current and voltage waveforms are shown in Figures 1 and 2. Testing in this circuit is appropriately referred to as Unclamped Inductive Switching, or UIS, as there is no diode clamp across the coil to limit the flyback voltage appearing at the drain.

Although there is controversy surrounding some of the test conditions (such as coil size, initial and final junction temperatures and peak current), circuit operation is very straightforward. The gate drive is turned on and current in the coil is allowed to ramp up to the desired test current, which is primarily set by the coil size, the supply voltage and the on time of the gate drive ($\Delta I = (V_{DD}/L)\Delta t$). When the load current reaches the desired value, the MOSFET is abruptly turned off. Since the load current cannot change instantaneously, the inductive energy drives the drain-to-source voltage to $V_{(BR)DSS}$; the MOSFET then dissipates the stored energy in avalanche.

In this circuit the total energy dissipated by the MOSFET may not be equal to that stored in the coil. During avalanche, additional energy is transferred from the V_{DD} supply to the MOSFET. For low test currents (<10 A) the total energy dissipated is approximately equal to $1/2LI^2$ times the multiplier, $V_{(BR)DSS}/(V_{(BR)DSS}-V_{DD})$, which accounts for the additional transferred energy. For higher test currents the energy dissipated in the coil's resistance may also become significant, subtracting from what is dissipated in the device. In such cases, the exact amount of energy transferred to the test unit is somewhat difficult

to calculate, but it can be accurately estimated by integrating the product of the drain-to-source voltage waveform and drain current waveform over the interval of avalanche.




FIGURE 5-1 — TYPICAL TEST CIRCUIT FOR UNCLAMPED INDUCTIVE SWITCHING




FIGURE 5-2 — WAVEFORMS ASSOCIATED WITH TEST CIRCUIT IN FIGURE 1

A second test circuit is shown in Figure 3, and again circuit operation is simple. In this case, the MOSFET conducts a fixed, controllable current in avalanche. Since there is no inductor in this circuit, results are independent of the series resistance of the test coil and the magnitude of V_{DD} . An important feature of this method is that the junction temperature continually increases during the time of avalanche. Therefore, it is clear that the greatest stress occurs at the end of the avalanche pulse when the avalanche current and junction temperature are at their maximum values.

Determining the moment of maximum stress during a UIS test is difficult since peak current occurs at the beginning of the avalanche period when the junction temperature is at its minimum. Because the relationship between failure, instantaneous current, degree of hotspotting, and average junction temperature is not well understood, it is difficult to pinpoint the moment of maximum stress or to compare the stress in the UIS test to the stress in the constant current test. Nevertheless, the UIS test is preferred over other methods since it is easy to implement and already enjoys wide acceptance as a meaningful test method.




FIGURE 5-3 — ALTERNATE ASC TEST CIRCUIT THAT FORCES A CONSTANT CURRENT IN AVALANCHE

Stresses expected in the field should be used to guide the setting of UIS test conditions. Test currents should be equal to or greater than the continuous rating of the device. Junction temperatures should be elevated, bound only by the maximum rating.

There are two ways to achieve the elevated junction temperature specified in a UIS rating. The first is simply to externally heat the case of the device and the second is to begin the test at room temperature and raise the junction temperature by controlling the energy that the device under test must dissipate. However, in avalanche the many FET cells of the die may not share current evenly. This may cause the peak junction temperature to be much higher than the average. Consequently, forcing an elevated junction temperature with self heating tends to detect devices prone to hotspotting and is a more rigorous test.

Motorola's Avalanche Ratings

Motorola's E-series MOSFETs, which carry an "E" suffix, are designed to withstand the stress of drain-to-source avalanche. For E-FETs introduced to date, UIS failure can only be induced by either exceeding the device's pulsed current rating or its maximum junction temperature rating. With such a capability, an appropriate method of rating avalanche energy becomes clear. Current in avalanche is bounded by the pulsed current rating and energy dissipation is limited by thermal impedance and maximum junction temperature. The following example shows how the energy rating of the MTP3055E is calculated.

Consider the UIS rating of the MTP3055E specified at its continuous current rating of 12 A, a duty cycle of 1% and a case temperature of 25°C. For a typical $V_{(BR)DSS}$ of 70 V, peak power in avalanche is 840 W. For a maximum junction temperature rating of 150°C and a case

temperature of 25°C the allowable ΔT_{JC} is 125°C.

$$\text{From } P_D (Z_{\theta JC}) = \Delta T_{JC} = 125^\circ\text{C, and} \\ Z_{\theta JC} = R_{\theta JC} (r(t)),$$

the transient thermal impedance $Z_{\theta JC}$ is calculated to be 0.149°C/W. From the thermal resistance rating of the MTP3055E ($R_{\theta JC} = 3.12^\circ\text{C/W}$), $r(t)$ is found to be equal to 0.048, a dimensionless number. The next step is to use the $r(t)$ curve on the MTP3055E data sheet to determine the pulse width corresponding to an $r(t)$ of 0.048. That pulse width, which is the time required to attain a 150°C junction temperature, is 38 μs . The device rating, 32 mJ, is obtained by computing the avalanche energy corresponding to 840 W dissipated for 38 μs . Similar computations yield ratings for other conditions such as elevated case temperature, other drain currents or multiple pulses. E-FETs introduced in the future are expected to have ratings that can be determined in a similar manner.

The above calculations are based on a constant current during avalanche, which is quite unlike the decaying avalanche current present in UIS testing. One way to determine coil size for UIS testing is to set the energy stored in the unknown coil equal to the energy rating calculated above. In this case the equation, $W = 1/2 LI^2 [V_{(BR)DSS} / V_{(BR)DSS} - V_{DD}]$, yields an inductance of 143 μH for $W = 32 \text{ mJ}$, $I = 12 \text{ A}$, $V_{(BR)DSS} = 70 \text{ V}$, and $V_{DD} = 25 \text{ V}$. Although the energies are the same, the UIS test is slightly less rigorous since the avalanche interval is roughly twice as long as the time of avalanche during a constant current test.

Four points regarding UIS testing are worth mentioning here. First, a UIS rating per se does not guarantee the ultimate goal, system reliability. Several other variables such as average and peak junction temperature, the quality of system design and reliability of system components also affect Mean Time Between Failure (MTBF). Millions of bipolar and MOSFET circuits have very satisfactory MTBFs even though the UIS capability of their power devices is unspecified.

Second, UIS ratings apply to only a specific set of test conditions and predictions of ruggedness outside those conditions are speculative. For example, in some devices elevated junction temperature or higher avalanche currents may substantially reduce energy handling capability.

Third, although excessive V_{DS} is a common cause of MOSFET failure, the incidence of overvoltage transients should not be blamed for all power MOSFET failures. The list of potential causes is long and investigations into the reason for failure should not be limited to the one that is currently receiving all the attention in the press. A similar situation occurred in recent years when two other prevailing scapegoats — electrostatic discharge and dv/dt — were faulted for causing many more problems than they probably deserved.

Finally, some have stated that a UIS test is a guarantee of a device's ability to handle diode recovery stress, which is discussed in detail below. Although a device that is rugged with respect to avalanching usually has a broad "Commutating Safe Operating Area," there are exceptions to this rule. In some devices, areas of the die other than those associated with the parasitic bipolar affect

CSOA. The converse is also true; devices with fairly broad CSOA may fail immediately in avalanche because of inadequate die design or layout.

Drain-to-Source dv/dt Ratings

Static dv/dt

Power MOSFET performance is eventually limited by extremely rapid changes in drain-to-source voltage. These very high dv/dt s can disturb proper circuit performance and even cause device failure in certain situations.

High dv/dt s occur under three conditions, and each has its own dv/dt threshold before problems arise. The first is called "static dv/dt " and occurs when the device is off and is intended to remain off. A voltage transient across the drain and source can be coupled to the gate via the drain-to-gate parasitic capacitance, C_{rSS} . Depending on the magnitude of the gate-to-source impedance and the displacement current flowing into the gate node ($i = C \, dv/dt$), V_{GS} may rise above $V_{GS(th)}$, causing false turn-on.

Obviously, for this case dv/dt immunity depends to a large extent on the gate-to-source impedance. This dependence underscores the importance of proper gate termination to promote good noise immunity and is one of several reasons why operation of power MOSFETs with the gate open circuited is a poor practice. With its gate shorted to its source, all Motorola TMOS devices will withstand static dv_{DS}/dts of greater than 30 V/ns, which is well in excess of values encountered in typical applications.

If the gate-to-source impedance is high and a voltage transient occurs between drain and source, false turn-on is more likely than device failure. Typically the transient will be coupled to the gate and cause the MOSFET to begin its turn-on. But as V_{GS} rises and the MOSFET begins to turn on, the rise in V_{DS} falters and the dv/dt is reduced. Thus, the phenomena is self-extinguishing and generally is not destructive to any circuit element.

Turn-on of the MOSFET's parasitic bipolar transistor, which is shown in Figure 4, is a potential route to device destruction due to static dv/dt . If the base-emitter shorting resistance is too large, displacement current flowing through C_{cb} will lower the parasitic BJT's ability to sustain collector-emitter voltage. Although such a scenario is plausible, concerns about spurious BJT turn-on are generally unnecessary because the resistance of R_{be} is kept




FIGURE 5-4 — INHERENT IN EVERY POWER MOSFET IS A PARASITIC BJT

low. Additionally, displacement current is lower at high voltage, when stand-off capability is most critical, because the magnitude of C_{cb} falls with increasing V_{DS} . So, the dv/dt turn-on threshold cited above (greater than 30 V/ns) also applies to the MOSFET's parasitic BJT.

Dynamic dv/dt

The second mode in which dv/dt may be a concern occurs when the MOSFET abruptly interrupts current in an inductive load and an extremely rapidly-rising flyback voltage is generated. Since the vast majority of loads appear inductive at very high switching speeds, the device experiences simultaneous stresses imposed by high drain current, high V_{DS} and displacement currents in the parasitic capacitances. Problems associated with this "dynamic dv/dt " (so named because the device is being switched off and is generating its own dv/dt) are evidenced by device failure.

Unless extraordinary circuit layout techniques are used (for example, hybrid circuits that minimize package and lead inductance) maximum attainable dv/dt s in the dynamic mode range from 10 to 50 V/ns, depending on the V_{DSS} rating of the device. Among the various MOSFET types, maximum turn-off speeds do not differ widely and maximum attainable dv/dt is largely determined by the magnitude of the voltage that the drain can be switched through. Consequently, a 1000 V MOSFET can generate a greater dynamic dv/dt than a 60 V device, regardless of die size.

MOSFETs fabricated from all TMOS mask sets are tested and have been found to be immune to self generated dv/dt s during very rapid, clamped inductive turn-off. The test circuit used has an extremely tight RF layout, and the switching speeds and dv/dt s generated are assumed to be practical limits.

Diode recovery " dv/dt "

The third instance in which rapidly rising drain-to-source voltage has been thought to cause failure is during the reverse recovery of the MOSFET's intrinsic diode. Those that first studied this problem believed that dv/dt was the prime cause of failure, but more recent work has shown that dv/dt is only one of several factors that induce stress in a source-drain diode during reverse recovery.[1,2] Consequently, in this text these stresses are not classified strictly as dv/dt induced problems and the mode of stress is referred to as "diode recovery stress." Unlike the dv/dt modes discussed above, diode recovery stress is an occasional cause of system failure, but only when three specific conditions are met.

The first prerequisite is that the MOSFET's diode must conduct during the switching cycle. This is a necessary but not a sufficient condition for device failure. Although the MOSFET is virtually immune to dv/dt related failures, its area of safe operation may decrease greatly during reverse recovery of its diode. This dichotomy of capabilities is caused by a change in the means of conduction from minority to majority current carrier.

When a MOSFET operates as a transistor, it is not troubled by storage times or stored charge, since the MOSFET is a majority carrier device. Its diode, on the other hand, is a minority carrier device. Consequently, it

has forward and reverse recovery times due to the storage of minority carrier charge.

The second condition required to induce failure due to commutating stress is that charge stored during reverse recovery must be removed rapidly. Faster removal of charge increases current densities and peak electric fields. Since the turn-on speed of the transistor in the opposite leg of the half bridge has the greatest effect on the speed of commutation, it has a great influence on device stress.

The third and final requirement is that the stored charge must be extracted through a reapplied voltage of at least 30 to 50% of the device's maximum V_{DS} rating. During reverse recovery, as the diode is driven from forward to reverse conduction, the rapidly rising drain voltage forces the stored charge into the base of the parasitic bipolar transistor. If the resulting emitter current is sufficiently high, it can, in conjunction with the re-applied drain voltage, induce the phenomenon of avalanche injection[3], the cause of bipolar transistor "second breakdown."

The criteria above excludes most circuits as candidates for diode recovery problems. All single transistor topologies are immune, and many multiple transistor topologies are not subjected to commutation stress because the third condition is not met. The following examples help define which multiple transistor applications may develop problems. The first circuit is representative of the most commonly cited problem; the second is one in which commutating dv/dt is not normally a concern.

Consider the bidirectional DC motor speed controller illustrated in Figure 5. The direction of rotation depends upon which transistor receives the PWM signal at its gate; varying the duty cycle provides speed control. When one transistor is controlling motor speed, the opposite one is inactive as a MOSFET, but its diode serves as a commutating rectifier. To reduce audible noise, designers often operate their systems at frequencies greater than 20 kHz, so switching speeds are also high.

Reviewing the motor controller operation shows how turn-on of the drive transistor, in this case Q1, impresses commutating dv/dt stress on Q2's diode. A cycle begins with the turn on of Q1, which delivers current to the load. Q1 then turns off and remains off for the rest of the cycle,




FIGURE 5-5 — A PWM DC MOTOR CONTROLLER IMPRESSES DIODE RECOVERY STRESS ON THE POWER TRANSISTORS

and the inductive load draws current from the negative supply through D2. When Q1 turns on at the beginning of the next cycle, load current begins to be supplied by Q1 instead of Q2's diode. But of greater importance, Q1 also supplies the reverse recovery charge for D2. Current in D2 and Q2's drain-to-source voltage are shown in Figure 6. The time thought to be most stressful is also depicted in the figure. Note that the three elements required for diode recovery stress are present. The diode of Q2 is experiencing the combined stress of reapplied high voltage, presence of minority carriers, and rapid extraction of charge, as evidenced by high di/dt and dv/dt .




FIGURE 5-6 — TYPICAL WAVEFORMS IN A PWM DC MOTOR CONTROLLER

A second example, although it is in many ways similar to the first, is not usually subjected to commutating diode stress. It is the 1/2 bridge switch mode power supply, whose basic configuration is shown in Figure 7. The crucial difference between this system and the motor control circuit in Figure 5 is that the transistors are switching alternatively. Under normal operation one transistor will not turn on into a diode that is conducting current (which is a second, abbreviated, way to state the criteria for failure).

The idealized waveforms in Figure 8 show that output rectifiers D1 and D2 are the primary freewheeling rectifiers and the MOSFET diodes are essentially inactive. In reality, however, each intrinsic diode must clamp the energy in the transformer's leakage inductance when the opposite transistor turns off. Generally this is an acceptable situation since energies involved are small, diode conduction is brief, reapplied voltage is only a fraction of the device rating, and reverse recovery is slowed by parasitic inductance. Consequently, in these circumstances the intrinsic diode's commutation characteristics are usually not an issue.

For applications satisfying the three requirements, there are circuit solutions that deal with the problem if it occurs. One such approach is shown in Figure 9. Obviously, the intent of this circuit is to circumvent the MOSFET's limitations by not allowing the intrinsic diode to conduct and thereby accumulate stored charge. However, the higher parts count, additional cost and the voltage drop due to the diode in series with the FET are undesirable. Another solution is to limit dv/dt and voltage stress by using snubbers or by slowing the turn-on of the MOSFET in the opposite leg of the 1/2 bridge.

The optimum solution is to use devices that are indifferent to recovery stress and that have safe operating area curves that define and guarantee their capability. With the introduction of the E-FET, Motorola is making strides in both of these areas.




FIGURE 5-7 — ALTHOUGH THE MOSFETs INTRINSIC DIODES ACT AS FREEWHEELING RECTIFIERS IN THE 1/2 BRIDGE SMPS, THEY GENERALLY DO NOT EXPERIENCE DIODE RECOVERY STRESS




FIGURE 5-8 — TYPICAL WAVEFORMS OF A 1/2 BRIDGE SWITCHED-MODE POWER SUPPLY

Proposed CSOA Specification

One of the tasks before the power electronics community is to eliminate commutation problems associated with the MOSFET's intrinsic diode. The necessary steps are: 1) develop devices that are more resistant to commutation stress, 2) define a test method to determine device capability, and 3) provide ratings that detail the safe operating area for the diode recovery mode. The suggested rating is a Commutating Safe Operating Area, or CSOA.

Motorola has already introduced the E-FET, which has greater CSOA than its predecessors. But even with the introduction of improved devices, users will remain cautious, unless the new capability is defined and guaranteed. Lack of a universally accepted test method to standardize CSOA specifications is now the major hindrance in this effort. Although this is unfortunate, it is understandable since specifying CSOA is fairly complex.

Figure 10 shows the relationships between the various parameters that influence CSOA. Upon inspection choosing the most meaningful and convenient independent variables for testing is not obvious. Motorola's test results indicate that the best approach is to use the three most critical circuit dependent parameters. They are the forward current in the diode just before commutation (I_{FM}), reapplied voltage (or peak drain-to-source voltage when




FIGURE 5-9 — ONE WAY TO AVOID REVERSE RECOVERY STRESS IN THE MOSFET'S INTRINSIC DIODE IS TO USE A SCHOTTKY IN SERIES WITH THE MOSFET AND AN ULTRAFAST RECTIFIER IN PARALLEL WITH THE MOSFET AND THE SCHOTTKY

$V_{DS(PK)} > V_R$), and speed of commutation.

An example of a CSOA specification for a 15 A, 60 V device is shown in Figure 11. This representation has the advantage of using voltage and current axes, which are common in other SOA curves. The third variable, di/dt during the first part of reverse recovery, provides the measure of commutation speed.

Establishing the format shown in Figure 11 was a key step toward quantifying the CSOA of many device families. With that information design engineers were able to identify device features that give a broad CSOA, and they are now implementing improvements in device design and processing to enhance performance in the commutating mode. An example of such a device is the recently introduced MTP3055E, a 12 A, 60 V replacement for the MTP3055A. Within its voltage, current, and temperature ratings it is virtually indestructible during rapid commutation, as shown by the square SOA of Figure 12. The practical limit of reverse recovery di/dt is bounded by the parasitic inductance of the test circuit and the voltage that is applied to the diode to force reverse recovery. For example, a supply voltage of 50 V in a circuit with 100 nH of stray inductance allows a maximum di/dt of 500 A/ μ s ($di/dt = V_{DD}/L$). For a point of reference, total D-S package inductance of the TO-220 is about 10 nH.




FIGURE 5-10 — DURING COMMUTATION MANY PARAMETERS AFFECT TOTAL DEVICE STRESS




FIGURE 5-11 — TYPICAL COMMUTATING SAFE OPERATING AREA OF A 15 A, 60 V DEVICE NOT DESIGNED TO WITHSTAND DIODE RECOVERY STRESSES




FIGURE 5-12 — COMMUTATING SAFE OPERATING AREA OF THE MTP3055E IS MUCH BROADER THAN ITS PREDECESSORS

Other methods of specifying diode recovery stress have been proposed. Using a single dv/dt value was the initial favorite because of its simplicity and the suspicion that failures are predominantly dv/dt induced. This idea was discarded for several reasons. First, devices do not fail solely due to dv/dt . In fact, when failures occur, they are rarely noted during peak dv/dt but are found later during maximum voltage stress and reduced dv/dt . Second, dv/dt varies considerably during reverse recovery and selecting a single representative value is difficult and too simplistic. Third, dv/dt during commutation is a function of

device characteristics and circuit conditions and is not something that the user can easily control, except with snubbers. Fourth, displacement current caused by diode recovery dv/dt is dwarfed by reverse recovery current, making the rate of extraction of stored charge much more important. Finally, some intrinsic diodes are much snappier than others (that is, the return of the diode current from the reverse recovery peak to zero is very abrupt and the rise in V_{DS} to V_R is very fast), and those diodes should have to withstand the dv/dt s that they inherently create.

1 A High Voltage, High Speed CSOA Test Fixture

Several CSOA test circuits have been built at Motorola. One was targeted for high current, high speed testing; in another the layout and associated slower switching speeds were intended to be similar to those of a typical motor control circuit; and a third was designed to handle a wide range of voltages and currents. A fourth fixture, the one described here, has as its strength the ability to switch the DUT into voltages up to 450 V at very fast commutation speeds.

This CSOA tester, whose schematic is shown in Figure 13, is designed to impart maximum DUT stress for a given I_{FM} , V_R and di/dt . Circuit features include a well bypassed reapplied voltage to allow maximum dv/dt and voltage stress, a drive transistor with a very low $R_{DS(on)}$ for high I_{FM} , and a complementary emitter follower gate drive for Q2 to reduce dv/dt effects on the driver when the diode under test snaps off. (The drive transistor must support a dv/dt of equal magnitude and opposite polarity of the dv/dt that appears at the DUT. A drive transistor with a

high gate drive impedance will consequently limit voltage during reverse recovery.)

An important assumption that influenced circuit design is that test results are independent of duty cycle, or that failures are caused by peak instantaneous stresses and not by multiple exposures to lower levels of stress. (This is not to say, however, that propensity for failure is independent of T_J .) If this assumption is true, and testing indicates that it is, then circuit simplicity is vastly improved. Also the layout can be much tighter and speeds much faster if the Device Under Test, the DUT, requires very little heatsinking.

The circuit's timing waveforms are also illustrated in Figure 13, and circuit operation is as follows. Nor gates A1 and A2 are connected as an astable multivibrator to generate a relatively low clock frequency of 10 to 1000 Hz. The clock's rising edge triggers two monostable multivibrators formed by A3 and A4 and B1 and B2. The signal from A3 and A4 ultimately controls the on-time of the MJE13009, which acts as a constant current source to deliver the forward current, I_{FM} , to the MOSFET's intrinsic diode. I_{FM} is set by varying R1.




FIGURE 5-13 — SCHEMATIC AND TIMING WAVEFORMS OF A HIGH VOLTAGE, HIGH SPEED CSOA TEST CIRCUIT

The second monostable, B1 and B2, provides a delay before Q_2 is turned on. Minimum delay is set to 10 μs to allow accumulation of stored charge in the diode's junction. After that delay the monostable formed by B3 and B4 sends a turn-on signal for 2 to 10 μs . For the duration of the turn-on pulse, Q_2 applies reverse voltage to the DUT's source-drain diode and forcefully extracts reverse recovery charge. During reverse recovery the current burden of Q_2 includes the current delivered by the current source. After Q_2 turns off the current source is also gated off and the system remains at rest until the next cycle.

A few circuit features make device testing easier. First, the drain of the DUT is attached directly to the system groundplane. This greatly simplifies monitoring V_{DS} and improves measurement accuracy since using a differential measurement technique or floating an oscilloscope is unnecessary with this layout. Additionally, this method allows use of a probe tip adaptor that provides an excellent ground connection for the oscilloscope. These pains are needed because the magnitude of V_{DS} is the most important CSOA parameter and its rate of change can be greater than 10 V/ns.

A second mundane but very necessary feature is the capability of the circuit to withstand DUT failure. Current surges at failure are principally limited by the $r_{\text{DS(on)}}$ of the drive transistor Q_2 or its cut off current at the gate-to-source voltage that is applied. In either case the MOSFET's ruggedness with respect to current surges and the low duty cycle and limited on-time give the driver the margin of safety it needs to survive.

Using the CSOA Specification

The CSOA format was chosen to make the rating easy to relate to operating conditions in an application. The designer must only maintain V_{DS} and I_{FM} within specified limits and remember that di/dt is specified as a maximum allowable value. Pushing devices to their limit in a 1/2 bridge PWM DC motor controller produces failures that

track those seen in the CSOA testers. Therefore, the test method and circuit are appropriate for simulating stress in common applications. Nevertheless, designers should be aware of how important circuit parameters can skew the comparison.

Three other circuit parameters can degrade CSOA. They are solely under the control of the design engineer and are therefore difficult to include in a CSOA specification. The first is the gate to source impedance of the DUT. If R_{GS} or L_{GS} is high during reverse recovery, V_{GS} can exceed $V_{\text{GS(th)}}$ due to the large dv/dt that the intrinsic diode generates. This dv/dt does not fully turn-on the MOSFET but forces it into the active region and slows the reverse recovery process, as seen in Figure 14. Since operating in this mode increases commutation power losses and clearly involves dv/dt turn-on (of the MOSFET, not the parasitic BJT), decreasing Z_{GS} is normally the best approach. However, slowing reverse recovery with higher gate-to-source impedance can reduce V_{DS} peaks and may even keep the device from avalanching, which is also shown in Figure 14.

Junction temperature is the second parameter that degrades CSOA. Although one might intuitively suspect that T_{J} has a first order effect on CSOA, test results to date indicate that it does not. These results are easier to believe when one recalls that RBSOA (Reversed Biased Safe Operating Area) of bipolars is also relatively independent of T_{J} . Another indication that T_{J} has a secondary effect is that DUT voltage and current waveforms are fairly constant as T_{J} changes. Varying other more dominant parameters often causes waveform changes that signal impending DUT failure.

The final parameter over which the circuit designer has strict control is the parasitic circuit inductance between the positive and negative rails of the 1/2 bridge. This inductance is unclamped and is likely to briefly avalanche the DUT at very high commutation speeds. In all cases this inductance should be minimized. The practical lower limit is in the 100 to 200 nH range.




FIGURE 5-14 — IF THE MOSFET OF THE REVERSE RECOVERING RECTIFIER HAS A HIGH GATE-TO-SOURCE IMPEDANCE, REVERSE RECOVERY TIME IS LONG AND PEAK VOLTAGE STRESS IS LESS

Relationship Between CSOA and UIS

It is tempting to believe that a UIS test (Unclamped Inductive Switching) is an adequate substitute for a CSOA test. The argument given is that the common cause of device failure in the two modes is activation of the parasitic bipolar transistor due to high R_{BE} , or base-emitter shorting resistance. Although this reasoning seems to make sense, it is flawed in two ways.

The first is that some devices may pass a UIS test and then fail in the commutating dv/dt mode due to device deficiencies other than high R_{BE} . With its voltage termination rings, gate feeds, bonding pads and cell interconnections, the power MOSFET is much more than a few thousand paralleled cells. In some manufacturer's devices it is clear that these secondary structural features can limit performance in one test and not the other.

The second problem with correlation of UIS and CSOA test results is caused by a flaw in the present UIS test method. A study of UIS waveforms clarifies this point. As evidenced by different voltage waveforms in Figure 15, a device may react to overvoltage stress in at least three ways. Some devices fail immediately in avalanche and V_{DS} collapses to about zero volts. Other MOSFETs can maintain their $V_{(BR)DSS}$ during the entire transient — if the current and pulse duration are not too great. In the third case, the drain-to-source voltage of some devices may collapse to a lower level. The lower voltage in avalanche is associated with activation of the MOSFET's parasitic bipolar transistor. Thus, the magnitude of V_{DS} during avalanche is the transistor's $V_{(BR)CEO}$.

If the UIS supply voltage is increased above $V_{(BR)CEO}$, there is no mechanism to limit avalanche current and the

DUT normally fails. Therefore, the magnitude of the supply voltage can have a great effect on a device's energy handling capability. Improving the present UIS test method to detect devices that exhibit $V_{(BR)CEO}$ snapback is relatively simple. Instead of checking only for device failure, the V_{DS} waveform in avalanche can be sampled to ensure that it remains above the transistor's maximum V_{DS} rating.

As switching speeds and test currents increase in the commutating dv/dt mode, the device under test is likely to see overvoltage transients. During the final phase of reverse recovery the diode current is returning from its negative peak toward zero. This current can be thought of as decreasing drain current. If the diode recovers abruptly, or snappily, the associated di/dt can be extremely large, perhaps greater than $1000 \text{ A}/\mu\text{s}$. These rates of change in current are opposed by parasitic inductances, and the polarity of the induced voltages is such that they add to the reapplied voltage and increase the voltage stress on the DUT.

Figure 16 shows the reverse recovery waveforms of a 10 A, 50 V device from manufacturer "A." The effect of the device's $V_{(BR)CEO}$ is clearly evident. The clipping of the V_{DS} waveform at the device's $V_{(BR)CEO}$ (which corresponds to the value observed in UIS testing) and the coincident drain current show that the device is in avalanche. Even though the device passes this test, reliability in this mode of operation is uncertain since the parasitic bipolar is clearly being activated. If V_R is increased to greater than $V_{(BR)CEO}$, failure is likely. Because of its tendency to break back to a $V_{(BR)CEO}$, this device could fail in the commutating dv/dt mode, yet survive a UIS test.




FIGURE 5-15 — A MOSFET CAN HAVE ONE OF THREE RESPONSES TO AN OVERVOLTAGE TRANSIENT




FIGURE 5-16 — COMMUTATION AT VERY HIGH SPEEDS CAN CAUSE AVALANCHING OF THE DUT

References:

1. D. W. Berning and D. L. Blackburn, "Power MOSFET Failure During Turn-Off: The Effect of Forward Biasing the Drain-Source Diode," Proceedings of the 1986 IEEE Industrial Applications Society Annual Meeting, October 1986.
2. K. Gauen, W. Schultz, "Proper Testing Can Maximize Performance in Power MOSFETs," *EDN*, May 14, 1987.
3. S. Krishna, and P. L. Hower, "Second Breakdown of Transistors During Inductive Turn Off," *Proc. of IEEE*, Vol. 62, March 1973.
4. W. Schultz, K. Gauen, "Commutating SOA in Monolithic Freewheeling Diodes," *Powertechnics*, January 1986.
5. *The Power Transistor in Its Environment*, Thompson-CSF, 1979.

1

1-5

Power MOSFET Gate Drive Requirements

Bipolar power transistors have been around for decades — drive circuits for these devices abound. Power MOSFETs are new arrivals. They differ from their bipolar counterparts especially in their input characteristics. These differences and their implications must be understood in order to insure that the MOSFET is operated in an optimum fashion.

Driving a power MOSFET is tantamount to driving a capacitive reactance network. Depending on the region of operation, the input “sees” either C_{ISS} , the Common-Source Input capacitance, or C_{RSS} , the Common-Source Reverse Transfer capacitance. C_{ISS} is the sum of the gate-to-source capacitance, C_{GS} , and the drain-to-gate capacitance, C_{DG} . C_{GS} is made up of a voltage independent capacitance between the gate structure and the source metallization and a gate-to-channel capacitance which varies significantly with operating conditions. C_{RSS} (C_{DG}) on the other hand, is mainly the MOS capacitance between gate and drain regions. Its value increases sharply during the latter stages of turn-on.

The device capacitances, especially the reverse transfer capacitance, and the gate-drive source impedance largely determine the device switching speed. Since the MOSFET input capacitances vary significantly with the die area, a given gate-drive will switch a smaller device such as the MTP5N06 more rapidly than the larger MTM15N40. However, two considerations complicate the task of estimating switching times. First, since the magnitude of the input capacitance, C_{ISS} , varies with V_{DS} , the RC time constant determined by the gate-drive impedance and C_{ISS} changes during the switching cycle. Consequently, computation of the rise time of the gate voltage by using a specific gate-drive impedance and input capacitance yields only a rough estimate. The second consideration is the effect of the “Miller” capacitance, C_{RSS} , which is referred to as C_{DG} in the following discussion. An example best explains why it influences switching times.

When a high voltage device is “on,” V_{DS} is fairly small and V_{GS} is about 15 V. C_{DG} is charged to $V_{DS(on)} - V_{GS}$, which is a small negative potential if the drain is considered the positive electrode. When the drain is “off” and is blocking a relatively high drain-to-source voltage, C_{DG} is charged to quite a different potential. In this case the voltage across C_{DG} is a high positive value since the potential from gate-to-source is near or below zero volts and V_{DS} is essentially the drain supply voltage.

During turn-on and turn-off, these large swings in gate-to-drain voltage tax the current sourcing and sinking capabilities of the gate-drive. In addition to charging and discharging C_{GS} , the gate-drive must also supply the displacement current required by C_{DG} ($i_{gate} = C_{DG} dV_{DG}/dt$). Unless the gate-drive impedance is very low, the V_{GS} waveform commonly plateaus during rapid changes in the drain-source voltage.

Input Capacitance

The traditional capacitance curves as shown in Figure 6-1 are somewhat meaningful, but they are not complete. Unfortunately, because they are incomplete, they can also be misleading. The fallacy of that presentation is that each capacitance is shown as a function of V_{DS} and not as a function of the voltage across that capacitor. For C_{OSS} , Figure 6-1 is correct as shown because the independent voltage is V_{DS} with $V_{GS} = 0$ V. However, these curves are normally used to determine input impedance, and for C_{ISS} and C_{RSS} the curves omit important information. A discussion of the variation of C_{RSS} with V_{DG} best illustrates this point.




FIGURE 6-1 — THIS TRADITIONAL REPRESENTATION OF POWER MOSFET CAPACITANCES IS ACCURATE BUT NOT COMPLETE.

The first step towards understanding the variation of C_{RSS} with voltage is to study the change in V_{DG} during the switching transition. When the device is off, V_{DS} is essentially at the drain supply voltage. At that same time V_{GS} is at or near zero volts, which means that V_{DG} is a high positive value. When the device is in the “on” state, a quite different situation occurs. V_{GS} is at roughly 10 V and V_{DS} is at $V_{DS(on)}$. Therefore V_{DG} is equal to $V_{DS(on)} - V_{GS(on)}$, which is normally a negative value. It is this negative swing in V_{DG} that the traditional curves do not address.

Now the importance of this additional information becomes evident. One possible presentation of the complete curve is given in Figure 6-2. The variables plotted on the abscissa (V_{GS} and V_{DS}) and the test conditions ($V_{DS} = 0$ and $V_{GS} = 0$) reflect the common source test circuit and the test conditions used to generate the two sections of the curves. Consequently, this is the format shown on Motorola’s data sheets. A C_{RSS} (or C_{ISS}) versus V_{DG} curve is identical except that the voltage axis is simply V_{DG} , where V_{DG} takes on negative values to the left of zero and positive values to the right of zero. The dramatic




FIGURE 6-2 — EXPANDING THE TRADITIONAL CAPACITANCE CURVES TO SHOW THE VALUES OF C_{ISS} AND C_{RSS} AS THE MOSFET MOVES INTO THE "ON" STATE GIVES A COMPLETE PICTURE OF THE CAPACITANCE VARIATION.

rise in C_{RSS} of the MTH6N60 (Figure 6-2) from around 50 pF at positive voltages to about 3300 pF at negative voltages simply cannot be ignored. This larger capacitance dominates the input impedance during the latter stages of turn-on and the first stages of turn-off.

Also it becomes apparent that the curves of C_{RSS} and C_{ISS} as traditionally represented often lull the user into a misconception. He might mistakenly assume that since V_{DS} never falls below $V_{DS(on)}$ in his system, then C_{RSS} never becomes greater than its value at a V_{DS} equal to $V_{DS(on)}$. Again, the problem with this reasoning is that the voltage across C_{RSS} when the device is "on" is not $V_{DS(on)}$ but $V_{DS(on)} - V_{GS(on)}$.

Integrating the C_{RSS} curve over the entire variation in V_{DG} to determine the amount of stored charge required by C_{RSS} is another convincing way to show the importance of providing the complete capacitance curves. A rough piece-wise linear approximation suffices to illustrate this point. For the two regions above and below $V_{DG} = 0$ V, the charge required is roughly the change in V_{DG} times the average value of C_{RSS} in each region. For a 480 V bus, for example, the charge to the right of zero is 24 nC




FIGURE 6-3 — INTEGRATING THE CAPACITANCE versus VOLTAGE CURVES GIVES ACCURATE VALUES OF GATE CHARGE

(480 V x 50 pF), and to the left the figure is 23 nC (7 V x 3300 pF). In this case the traditional approach of only specifying capacitances at positive voltages omits nearly half of the required gate charge and can lead to under-estimation of required gate drive.

Estimation of the amount of charge transferred to the gate-to-source capacitance is also enlightening. In this case ΔV_{GS} is roughly 10 V and $C_{GS} (= C_{ISS} - C_{RSS})$ is about 1100 pF. The charge in this instance is 11 nC (= 1100 pF x 10 V). Interestingly, even though C_{GS} is much larger than C_{RSS} at a V_{DS} of 25 V, C_{RSS} under these conditions requires about four times as much charge. Also, integrating each of the two input capacitance curves over the change in voltage that each one sees as the MOSFET switches theoretically yields the required gate charge. From the numbers computed above (24 + 23 + 11), the required Q_G is 58 nC, which closely tracks with the 10 V value (52 nC) shown in Figure 6-3.

One other problem area may arise when using capacitance measurements to compare input impedance of devices from different manufacturers. Typically, C_{ISS} and C_{RSS} are specified at a V_{DS} of 25 V, and comparisons at that value may be a poor indication of the relative sizes at other voltages. For instance, Figure 6-4 shows the C_{RSS} curves of two 500 V, 4.5 A devices from different manufacturers. At a V_{DS} of 25 V the device from manufacturer




FIGURE 6-4 — SINCE CAPACITANCE CURVES OF DEVICES FROM DIFFERENT MANUFACTURERS SOMETIMES CROSS, USING A SINGLE VALUE OF CAPACITANCE TO COMPARE INPUT IMPEDANCE IS NOT A GOOD IDEA. IN THESE TWO FIGURES THE SAME INFORMATION IS SHOWN IN TWO DIFFERENT FORMATS.

"B" has a C_{RSS} about 50% less than that of the device from manufacturer "A". However, the difference is actually pretty insignificant when compared to the large differences between values at other voltages. Note too that the curves cross and that overall the device from manufacturer "A" actually has the lower C_{RSS} .

Photographs of switching times in Figure 6-5 confirm what might be expected from a study of the complete

capacitance curves — device "A" is the faster switch. The gate charge waveforms shown in Figure 6-6 are a more dependable means of judging relative switching speed. For these reasons manufacturers are de-emphasizing the importance of capacitance specifications at a single value of V_{DS} , namely 25 V. Circuits for testing the MOSFETs inter-terminal capacitances are given in Chapter 12.




FIGURE 6-5 — ALTHOUGH DEVICE "B" HAS THE LOWER C_{RSS} AT A V_{DS} OF 25 V, DEVICE "A" IS THE FASTER SWITCH SINCE ITS CAPACITANCE IS LOWER AT OTHER VOLTAGES. $R_{GS} = 25 \Omega$, $I_D = 5 A$, $V_{DD} = 300 V$




FIGURE 6-6 — GATE CHARGE WAVEFORMS ARE A MORE ACCURATE MEANS OF PREDICTING SWITCHING SPEEDS THAN CAPACITANCE SPECIFICATIONS. $I_D = 5 A$, $V_{DD} = 300 V$, $I_G = 1 mA$

Gate Charge Specifications

Another means of specifying the size of the input impedance of a power MOSFET is to provide a gate charge curve. As the name suggests, such a curve indicates the amount of charge that must be supplied to the gate to effect the various stages of turn-on. These curves and the associated gate charge ratings are gradually replacing input capacitance specifications because of their simple format, ease of use, and the wealth of information they contain.

Understanding the gate charge test circuit aids in the interpretation of the gate charge waveforms. All gate charge test circuits, such as the one shown in Figure 6-7, employ a constant current source to charge the MOSFET's input capacitance. A constant I_G ensures that C_{ISS} is charged at a fixed rate ($i = q/t$). The V_{GS} waveform then, is a representation of V_{GS} versus gate charge as well as V_{GS} versus time.




FIGURE 6-7 — GATE CHARGE TEST CIRCUIT

A second current source is usually used in the drain to set the desired drain test current. As will be discussed shortly, using a current source as a load helps sharpen the inflection points of the V_{GS} waveform. Gate charge waveforms can be used to show turn-off behavior, but they are normally used to describe turn-on characteristics.

Figure 6-8 shows the gate-to-source voltage, the drain-to-source voltage and the drain current waveforms during turn-on of the MTP15N06. In this instance, the gate drive is a 1 mA current source and a 15 A current source is the load in the drain.

Each inflection point on the gate charge waveform defines the beginning or end of a distinct interval during the turn-on process. The time required to deliver charge Q_1 to the gate is the turn-on delay time. At Q_2 the drain-to-source voltage has fallen to $V_{DS(on)}$ and all switching is complete. When a charge equal to Q_3 is supplied, the gate is charged to $V_{GS(on)}$ and no more gate charge is required. The magnitude of $V_{GS(on)}$ is somewhat arbitrary, but in this case a $V_{GS(on)}$ of 10 V requires 15.5 nC of gate charge. During turn-off the amount of time required to remove Q_3 minus Q_2 is the delay time. Removal of Q_2 minus Q_1 allows the drain-to-source voltage to rise to the supply voltage, and discharging Q_1 brings V_{GS} back to zero volts. Obviously, to satisfy conservation of charge, the charge supplied to the gate during turn-on is equal to and opposite that required for turn-off.

The slope of curve at any point can be interpreted as being the reciprocal of the capacitance during that portion of the switching interval ($i = C dv/dt$ yields $C = \Delta Q_G/\Delta V_{GS}$). Even a brief look at a typical gate charge waveform reveals that the slope or input capacitance takes on at least three different values. As V_{GS} rises from zero volts, C_{ISS} is relatively small, which makes charging rather easy. During the next portion of the curve, the capacitance appears to be infinite since additional charge brings little, if any, change in V_{GS} . When the plateau ends, V_{GS} is free to rise again, but not nearly as fast as it did during the first interval. The capacitance curves and a description of the change in V_{DG} during the switching transition aid in explaining why there are three distinct slopes during the switching interval.





FIGURE 6-8 — GATE CHARGING WAVEFORMS ARE RIFE WITH INFORMATION REGARDING MOSFET SWITCHING

FIGURE 6-9 — AS V_{DG} APPROACHES ZERO VOLTS, SWITCHING SLOWS CONSIDERABLY DUE TO A DRAMATIC INCREASE IN C_{RSS} .

The slopes of the gate charge waveform in the first and third intervals can be directly related to capacitance values shown on the capacitance curves. In the first interval the slope of the gate charge curve indicates that C_{ISS} is equal to 4 nC/7 V or about 570 pF. The similarity between this value and the magnitude of C_{ISS} in Figure 6-10 at higher voltages is not a coincidence. Until V_{GS} rises beyond $V_{GS(th)}$, the MOSFET remains off and V_{DS} remains constant and equal to the supply voltage. Consequently, during this interval C_{ISS} is also constant.




FIGURE 6-10 — COMPLETE C_{ISS} AND C_{RSS} CURVES OF THE MTP15N06

On the other side of the plateau, C_{ISS} takes on a much larger value. There the change in charge divided by the change in V_{GS} yields a capacitance of around 1300 pF. This corresponds to the value of C_{ISS} at drain-to-gate voltages below -5 V. Therefore, for circuit modeling in the first and third intervals of turn-on the magnitude of C_{ISS} can be estimated by measuring slopes of the gate charge waveform or by selecting values of C_{ISS} from opposite ends of the capacitance curve.

Estimation of C_{ISS} during the plateau is also possible. Even though the slope of the curve is near zero, C_{ISS} is not infinite as it may first appear. In this region the delta V_{GS} is approximately zero, so no charge enters C_{GS} . All the charge instead enters C_{RSS} , which makes the magnitude of C_{RSS} and its variation with V_{DG} the parameters of importance. The analysis is simplified somewhat if it is recognized that since $\Delta V_{GS} = 0$, $\Delta V_{DG} = \Delta V_{DS}$. That allows computation of C_{RSS} from $\Delta Q/\Delta V_{DS}$ instead of $\Delta Q/\Delta V_{DG}$.

During the the V_{GS} plateau there is a distinct change in the slope of the V_{DS} waveform as the voltage nears $V_{DS(on)}$. In the first portion of the plateau C_{RSS} is approximately 100 pF (4 nC/40 V), which appropriately corresponds to the highest drain-to-gate voltage in Figure 6-10. After that inflection point the turn-on process slows considerably, hinting of a much larger capacitance. Indeed, C_{RSS} during the second portion of the plateau is roughly 7 nC/10 V or 700 pF. That value corresponds to a V_{DG} of around -5 V on the C_{RSS} versus V_{DG} curve. So although C_{RSS} varies throughout its entire range during the V_{DS} transition, it could be modeled as taking on only a pair of values. One value would correspond to positive drain-to-gate voltages and a second figure for negative voltages.

The drain-to-gate voltage waveform associated with Figure 6-8 is shown in Figure 6-9. This photograph clearly shows that just before V_{DG} changes polarity the slope changes and switching slows due to an abrupt increase in C_{RSS} .

A look at the gate-to-source capacitance and its variation with V_{GS} completes the analysis of how the input impedance varies during the switching cycle. From Figure 6-10 and the equation $C_{GS} = C_{ISS} - C_{RSS}$, C_{GS} is easily determined. It is commonly assumed that C_{GS} is an invariant capacitor formed by the polysilicon gate and the source metallization. This belief is supported by the traditional representation of the capacitance curves. However, for many devices a large portion of C_{GS} is the capacitance between the gate and the channel, and this capacitance varies considerably as the device turns on.

The now familiar pattern of modeling the capacitor with two values reappears. From Figure 6-10 the value of C_{GS} before and during turn-on is nearly 500 pF whereas after turn-on it falls to less than 200 pF. As was previously shown for the MTH6N60, integrating these curves over the correct voltage ranges yields gate charge figures that are very close to data on gate charge curves.

There is some confusion regarding the slope of the V_{GS} waveform during the plateau region. It is often stated that during the plateau the slope is an indication of the gain of the device. This is true for resistive loads, but the reactive nature of the load also strongly affects the magnitude of the slope.

In many gate charge test circuits a MOSFET that is the same device type as the device under test is used as a constant current source in the drain. For an ideal current source the turn-on load line is capacitive, that is, the drain current reaches its steady state value just as the drain voltage begins to fall. Except for the premature dip in V_{DS} due to the MOSFET being an imperfect current source, Figure 6-8 illustrates this phase relationship quite nicely.

Figure 6-8 also clearly shows that the slope of the V_{GS} waveform in the plateau region is zero. This should be expected from the load line shown in Figure 6-11. First I_D rises to 15 A before any appreciable change in V_{DS} . Then during the entire V_{DS} transition I_D is constant, requiring no change in V_{GS} .

Once the basic concepts of gate charge characterization are mastered, understanding the effect of varying load




FIGURE 6-11 — CURRENT SOURCE YIELDS A CAPACITIVE LOAD LINE AT TURN-ON

current and supply voltage is simple. As I_D increases, the required gate-to-source voltage, which is dictated by the transfer characteristics, also increases. As Figure 6-12 shows, this causes the plateau to occur at higher voltages. Figure 6-13 shows the effect of changing V_{DD} . Varying V_{DD} changes the potential through which C_{RSS} must be charged. The increased charge requirements account for the lengthening of the plateau at greater supply voltages.




FIGURE 6-12 — INCREASING DRAIN CURRENT RAISES THE HEIGHT OF THE PLATEAU




FIGURE 6-13 — INCREASING THE SUPPLY VOLTAGE CAUSES THE PLATEAU TO LENGTHEN

Uses of Gate Charge Data

Sometimes gate charge is politely thought of as an interesting, but not particularly useful, parameter. Often engineers do not develop an interest in the parameter simply because using gate charge is not the conventional method of determining input impedance. Although using gate charge may be somewhat different from typical approaches, it is not difficult, and it certainly is a useful and informative specification.

Of course, the most straightforward use of gate charge data is to help determine the amount of charge that must be supplied to the gate to fully turn-on a device. That charge can be separated into three parts, each of which coincides with the requirements of a portion of the switching interval. The first portion defines the charge needed during the turn-on delay; the second indicates the charge necessary to effect the rise or fall of V_{DS} ; and the charge in the third region is associated with the turn-off delay. Also the curve clearly defines the penalty of additional charge exacted for using an unnecessarily large gate-to-source voltage.

Once the amount of charge is known, determining the current required to obtain a desired switching speed is an exercise in basic algebra ($q = it$). In Figure 6-8 the voltage fall time occurs while a charge equal to $Q_2 - Q_1$, or 8 nC, is being supplied. Therefore, a 100 ns transition requires an average I_G of 8 nC/100 ns, or 80 mA.

The major limitation of this type of analysis is that gate drives are rarely constant current sources. Most are more accurately represented as a voltage source in series with a fixed internal resistance. Therefore, what is normally of interest to a designer is the value of resistance required for a given switching speed.


With a few reasonable assumptions, gate charge concepts can be successfully applied in this instance, too. The basic concepts here are (1) except for extraordinarily fast switching speeds (<50 ns) the rise of the gate-to-source voltage stalls in a plateau region, regardless of the type of gate drive and (2) the drain-to-source voltage excursions occur during the plateau of V_{GS} .

When the gate voltage stalls during turn-on, the voltage across the gate drive resistance is simply $V_{GG} - V_{GS}(\text{plateau})$ and I_G is equal to this voltage drop divided by the drive impedance (Figure 6-14c). The nearly constant I_G during the fall of V_{DS} is shown in Figure 6-14b. This provides the link to the use of gate charge data.


Suppose, for example, that the desired V_{DS} fall time during turn-on of the MTP15N06 is 2 μs . This time and the 8 nC of required gate charge, which is the charge during the plateau of Figure 6-12, fix the necessary gate drive current at 4 mA (8 nC/2 μs). For a 10 A load the plateau occurs at a V_{GS} of 7.5 V, and with a 10 V gate drive the potential across the gate drive internal impedance is only 2.5 V. These figures yield a gate resistance of 620 ohms ($= 2.5 \text{ V}/4 \text{ mA}$). As the oscilloscope waveforms of Figure 6-14 show, this method of selecting gate drive impedance is fairly accurate. As expected, decreasing the gate drive impedance by a factor of ten brings a tenfold decrease in switching time.

It is also enlightening to pursue the reason for the more rapid turn-off in Figure 6-14 even though the gate drive impedance at turn-on and turn-off are the same. The answer is simple; the gate current is greater due to a higher potential across the internal impedance. The current during the turn-off plateau is $V_{GS}(\text{plateau}) - V_{GS}(\text{off})$ divided by R_G . In this case the numbers are $(7.5 - 0 \text{ V}) \div 620 \text{ ohms}$, or about 12 mA, instead of the 4 mA at turn-on. As it should be, the ratio of currents is proportional to the switching speed.


The second major benefit of the concept of gate charge is that it enhances understanding of the MOSFET's switching behavior. Three examples prove this point. First,



(a) GATE-TO-SOURCE AND DRAIN-TO-SOURCE VOLTAGE WAVEFORMS DURING RESISTIVE SWITCHING



(b) GATE CURRENT



(c) SWITCHING SPEED TEST CIRCUIT

FIGURE 6-14 — BECAUSE THE GATE-TO-SOURCE VOLTAGE AND GATE CURRENT ARE RELATIVELY CONSTANT DURING THE V_{DS} EXCURSIONS, GATE CHARGE CAN BE USED TO ESTIMATE GATE DRIVER IMPEDANCE FOR A DESIRED SWITCHING SPEED.

understanding that the MOSFET is controlled by gate charge helps in predicting the effect of the gate drive impedance on switching speeds. Theoretically, halving the impedance of the gate drive should double the rate of charging and halve the switching times. This has been shown to hold true over a five decade change in gate drive current.

Second, the concepts reveal the weakness of using or specifying only the values of capacitance at a single point on the capacitance versus voltage curves. And third, they show that even though C_{GS} is the larger of the input capacitances at a V_{DS} of 25 V, C_{RSS} has the greater effect during most of the switching interval.

A more subtle benefit of the gate charge curve is that it provides the data required for accurate device modeling. As was shown earlier, the input impedance and the switching behavior of the MOSFET can be modeled by selecting values of C_{RSS} and C_{GS} from the slopes of the gate charge waveform. Using these values yields results that are much more meaningful than those obtained by using a single value of each capacitor at V_{DS} of 25 V.

The trend towards the use of higher switching frequencies in such applications as the series resonant power supply make estimation of required gate charge and transferred energy of increasing importance. As operating frequencies increase, the MOSFET's "high input impedance" eventually consumes substantial drive current. Charging and discharging C_{ISS} (and C_{OSS}) every cycle can result in an energy loss large enough to affect overall efficiency. In addition to its other more common uses, the gate charge curve also helps in estimating the energy consumed by the gate.

The familiar formulas, $E = 1/2 CV^2$ and $1/2 QV$, apply only to fixed values of capacitance. For voltage dependent capacitors such as the C_{ISS} of the power MOSFET, the gate voltage versus gate charge curve must be integrated between $V_{GS(off)}$ and $V_{GS(on)}$ to determine transferred energy. This energy is stored in C_{ISS} during turn-on and is normally lost when the gate is clamped to the source at turn-off. Multiplication of this energy by the switching frequency gives the associated power loss.

For example, consider the energy stored in the input capacitance of the MTM15N50. For a V_{GG} of 10 V the area under the curve in Figure 6-15 is $0.625 \mu J$. This loss




FIGURE 6-15 — THE GATE CHARGE CURVE OF THE MTM15N50 GIVES INFORMATION REGARDING THE ENERGY CONSUMED WHILE DRIVING THE MOSEFET'S GATE.

normally goes unnoticed even though this device is one of the largest available. Even at a switching frequency of 1 MHz, the dissipated energy is only 0.625 watts. Note, however, that if the gate is driven to a V_{GG} of 16 V then the losses rise to 1.275 μ J and 1.275 W.

Yet to be included in this analysis of drive losses is the energy consumed by the gate drive as it delivers the required gate charge. Figure 6-16 shows the equivalent circuit of an idealized gate drive network in which S_1 completes the charging path and S_2 controls discharging.




FIGURE 6-16 — IDEALIZED GATE DRIVE CIRCUIT

Regardless of the magnitude of the equivalent resistance and the rate of charging, the size of C_{iss} and $V_{GS(on)}$ determine the energy transferred during turn-on and dissipated at turn-off. Likewise, the energy dissipated in R_{On} is also independent of the size of R_{On} and the gate drive current. Again, integration of a Q versus V curve gives energy, but this time the appropriate voltage is $V_{GG} - V_{GS}$. This integration is equivalent to finding the area between the gate charge curve and $V_{GS} = V_{GG}$.

Now the picture of the gate drive losses is complete. Total losses are simply $V_{GS(on)}$ times the required gate charge.

Common Source Switching

TTL Gate-Drives

Driving a TMOS power transistor directly from a CMOS or open-collector TTL device is possible, but this circuit simplicity is obtained at the cost of slower switching speeds due to the charging current required by the MOSFET's parasitic input capacitance and the limited source and sink capabilities of these drivers.

A TTL device with a totem pole output and no additional circuitry is generally not an acceptable gate-drive network. In this case, the output voltage available is approximately 3.5 volts, which is insufficient to ensure the MOSFET will be driven into the ohmic region. A slightly more promising situation would be to use a pull-up resistor on the TTL output to utilize the entire 5.0 V supply, but even the full 5.0 V on the gate would not guarantee the MOSFET will conduct even half of its rated continuous drain current.

The open-collector TTL device, when used with a pull-up resistor tied to a separate 10 to 15 V supply, can guarantee rapid gate turn-off and ensure sufficient gate voltage to turn the MOSFET fully on (Figure 6-17). Turn-on is not as rapid because the pull-up resistor must be sized to limit power dissipation in the lower TTL output transistor. However, when concerned about dynamic losses incurred while switching an inductive load, the gate fall time is more critical than the rise time due to the phase relationship between the drain current and drain-source voltage. Figure 6-18 shows a configuration providing fast turn-on, yet reducing power dissipation in the TTL device.




FIGURE 6-17 — DRIVING TMOS WITH OPEN COLLECTOR TTL




FIGURE 6-18 — OPEN COLLECTOR TTL-TMOS INTERFACE FOR FASTER TURN-ON AND REDUCED POWER DISSIPATION

When the lower transistor in the TTL output stage is turned on, shunting the MOSFET input capacitance to ground, modeling the bipolar as a saturated device may not be appropriate. The current sinking capabilities of TTL devices in the low output state is limited by the beta of the pull-down transistor and its available base current, which varies with the product line and TTL family. Table 1 shows the current source and sink capabilities of various TTL families.

Although the TTL peak current sinking capability might be twice the continuous rating, faster turn-off can be achieved by using an onboard transistor to clamp the gate-to-ground (Figure 6-19). In this configuration, the bipolars are operating as emitter followers. As such, they are never driven into saturation and their associated storage times do not significantly affect the switching frequency limit.




FIGURE 6-19 — OPEN COLLECTOR TTL DRIVING COMPLEMENTARY EMITTER FOLLOWER

CMOS Gate Drives

Driving the power MOSFET directly from CMOS presents a different set of advantages and disadvantages. Perhaps most important, CMOS and power MOSFETs can be operated from the same 10 to 15 volt supply. A gate voltage of at least 10 volts will ensure the MOSFET is operating in its ohmic region when conducting its rated continuous current. This benefit allows the designer to directly interface CMOS and TMOS without any additional circuitry including external pull-up resistors. Again, however, circuit simplicity results in slower MOSFET switching due to the limited current source and sink capabilities of CMOS devices. Table 2 compares the output current capabilities of standard CMOS gates to that of the CMOS buffers (MC14049, 14050). Note that while the current sinking capacity of the buffers is improved significantly over that of the standard CMOS gate, the current sourcing capacity is not. The figures in Tables 1 and 2 indicate the current at which the device can still maintain its output voltage within the proper logic level for a given logic state.

TABLE 1 — TTL Output Current Source and Sink Capabilities

Family	Output Drive	
	High (Source)	Low (Sink)
74LS00	0.4 mA	8.0 mA
7400	0.8 mA	16 mA
9000	0.8 mA	16 mA
74H00	1.0 mA	20 mA
74S00	1.0 mA	20 mA

As an illustration, with a V_{DS} of 15 V, a standard CMOS gate can typically source 8.8 mA in the HIGH state without its output falling below 13.5 volts.

If the switching speeds of CMOS buffers are not rapid enough, the discrete buffers suggested for use with TTL devices (Figures 6-18 and 6-19) can also be used to interface CMOS to TMOS. The only difference is the pull-up resistors are unnecessary for CMOS. Another difference in the two technologies that may affect the maximum switching frequency limit is that the TTL gates typically have faster switching times.

Other Gate Drives

In certain situations pulse transformers are an effective means of driving the gate of a power MOSFET. They provide the isolation needed to drive bridge configurations or to control an N-Channel MOSFET driving a grounded load. One of the simplest examples of such a circuit is the first circuit in Table 3 where the rise, fall, and delay times for this and the other circuits to be discussed are tabulated.

The diode in Circuit 1 is present simply to limit the flyback voltage appearing across the drive transistor Q1. A transformer turns ratio of one-to-one was chosen to provide an appropriate voltage at the secondary given the 15 volt primary supply voltage. A potential problem with this circuit is that the duty cycle influences the magnitude of V_{GS} because the volt-seconds produced during the on and off intervals at the secondary must sum to zero. Figure 6-20 indicates that increasing the duty cycle decreases the maximum gate-source voltage. As the duty cycle increases above 33%, for the given primary voltage of 15 volts, the peak gate voltage falls below 10 volts and may eventually drop to a point where the device is no longer operating in the ohmic region. Increasing the primary voltage to 20 volts would increase the maximum allowable duty cycle.




FIGURE 6-20 — VARIATION OF V_{GS} WITH DUTY CYCLE IN PULSE TRANSFORMER GATE-DRIVE

The basic pulse transformer topology of Circuit 1 also has both maximum and minimum pulse width limitations in addition to those imposed by the volt-seconds requirements. The current in the primary winding may ramp-up to excessive levels due to magnetic saturation, especially

TABLE 2 — CMOS Current Source and Sink Capabilities

		V _{DD}	B-Series Gates (MC14001CP)		CMOS Buffers (MC14049, 14050CP)	
			Min (mA)	Typ (mA)	Min (mA)	Typ (mA)
Current Source Capability	V _{OH} = 2.5 V	5.0 V	-2.1	-4.2	-1.25	-2.5
	V _{OH} = 9.5 V	10 V	-1.1	-2.25	-1.25	-2.5
	V _{OH} = 13.5 V	15 V	-3.0	-8.8	-3.75	-10
Current Sink Capability	V _{OL} = 0.4 V	5.0V	0.44	0.88	3.2	6.0
	V _{OL} = 0.5 V	10 V	1.1	2.25	8.0	16
	V _{OL} = 1.5 V	15 V	3.0	8.8	24	40

in the smaller pulse transformers, if the pulse width is too wide. On the other hand, very short pulse widths may cause two different problems. First, transformer leakage inductance may limit current sourcing capability during a significant portion of the turn-on interval of a very small pulse width. Second, the pulse width must be wide enough to allow the magnetizing current (*I_m*) to ramp-up significantly, because the stored energy (defined by the current in the magnetizing inductance) provides turn-off drive to the MOSFET gate. To eliminate the problem of *I_m* varying with pulse width and to improve turn-off drive, the circuit shown in Figure 6-21 may be used.




FIGURE 6-21 — CIRCUIT TO ELIMINATE THE VARYING OF *I_m* WITH PULSE WIDTH

A modification to the basic transformer gate-drive circuit described above is the addition of a zener diode in series with the clamping diode (Circuit 2). The zener allows additional flyback voltage to appear across the primary terminal, when Q1 is turned off. When this additional potential is induced across the secondary, it initially provides greater reset voltage levels and, thus, more rapid gate turn-off. Naturally, inherent in this circuit are the same duty cycle, pulse width and frequency limitations that accompanied Circuit 1.

Circuit 3 is very similar to Circuit 1 except the gate resistances are scaled upward and one is shunted by a

diode. The purpose of this configuration is to speed up the MOSFET turn-on while leaving the turn-off slow in comparison. While the MOSFET input capacitance can charge rapidly through the diode, it must discharge through the two relatively high impedance gate resistances. This might be done to minimize inductive flyback voltage or any other undesired phenomena occurring during very rapid turn-off.

A variation of the push-pull converter is used to drive the gate of the MOSFET in Circuit 4. When Q1 is turned on, the 10 volts across the lower of the two primary windings induces the same potential in N₂. The voltage seen at the secondary, due to the 2:1 step-down ratio (N₁ + N₂/N₃), equals the primary supply voltage. At turn-off, the potential across N₂ reverses and is clamped to the 10 V supply by D1. Now N₂ induces its voltage in N₁ and the potential appearing at the secondary reverses in polarity but the magnitude is still 10 volts. If the pulse width is long enough to generate sufficient magnetizing current, this circuit yields good current sinking capabilities.

Two opto-coupled drive circuits are shown in Circuits 5 and 6. Circuit 5 is one of the most straightforward ways of developing a low impedance gate-drive from the output of the optocoupler. This circuit, however, is plagued by long switching delays that limit the useful operating frequency. These delays are inherent in the optocoupler and their magnitudes are affected by the phototransistor's output load impedance. If this impedance is lowered, as accomplished with Circuit 6, the gate-drive turn-off delay is significantly lower. Besides the complexity of these circuits, especially Circuit 6, the gate-drive's bipolar output transistor, Q2, must remain on the entire time that the MOSFET is off. The energy dissipated in these two drivers during low duty cycle operation may be critical if efficiency is a major concern.

Circuits 7 and 8 are similar versions of a circuit that can be used as a high performance gate-drive. The base currents for the bipolar drives must be push-pulled as shown in Figure 6-22. MOSFET turn-on is initiated during a positive transition of the input pulse. Q1 is turned on, supplying the required base current for Q3, which is Baker clamped to minimize its turn-off storage time. Both circuits have excellent turn-on times because of the low impedance path provided between the supply and the gate of the MOSFET.

**TABLE 3 — Switching Speeds
of Various TMOS Gate Drives**

		Gate Switching Times (ns)				Drain Switching Times (ns)			
		Turn-on Delay (V_{in} vs V_1)	Turn-on Rise Time	Turn-off Delay (V_{in} vs V_1)	Turn-off Fall Time	Turn-on Delay (V_{in} vs V_2)	Turn-on Fall Time	Turn-off Delay (V_{in} vs V_2)	Turn-off Rise Time
Circuit 1 Simple Pulse Transformer		15	85	35	230	25	25	185	20
Circuit 2 Pulse Transformer w/Flyback Zener		15	90	25	190	30	25	125	35
Circuit 3 Pulse Transformer w/Speed-up Diode		30	95	220	1250	60	35	640	230
		50	1500	280	1100	220	340	660	230




**TABLE 3 — Switching Speeds
of Various T MOS Gate Drives (continued)**

		Gate Switching Times (ns)				Drain Switching Times (ns)			
		Turn-on Delay (V_{in} vs V_1)	Turn-on Rise Time	Turn-off Delay (V_{in} vs V_1)	Turn-off Fall Time	Turn-on Delay (V_{in} vs V_2)	Turn-on Fall Time	Turn-off Delay (V_{in} vs V_2)	Turn-off Rise Time
Circuit 4 Quasi Push-Pull Transformer Drive		15	85	40	230	30	25	160	35
Circuit 5 Standard Opto-Coupling Circuit		3900	460	1600	140	4000	80	1750	20
Circuit 6 High B.W. Opto-Coupling Circuit		3700	420	450	120	3800	75	520	20
Circuit 7 High Performance Push-Pull Circuit		20	60	25	30	30	20	45	15

**TABLE 3 — Switching Speeds
of Various TMOS Gate Drives (continued)**

		Gate Switching Times (ns)				Drain Switching Times (ns)			
		Turn-on Delay (V_{in} vs V_1)	Turn-on Rise Time	Turn-off Delay (V_{in} vs V_1)	Turn-off Fall Time	Turn-on Delay (V_{in} vs V_2)	Turn-on Fall Time	Turn-off Delay (V_{in} vs V_2)	Turn-off Rise Time
Circuit 8 High Performance Push-Pull Circuit		20	60	45	70	40	25	85	15
Circuit 9 Low Power Schottky TTL		110	5000	60	600	480	1000	375	150
Circuit 10 Paralleled Low Power Schottky TTL		45	1800	30	210	180	310	140	50
Circuit 11 Paralleled SN7407 Buffers with Pull-Up Resistance		25	710	30	140	60	60	130	30

**TABLE 3 — Switching Speeds
of Various TMOS Gate Drives (continued)**

		Gate Switching Times (ns)				Drain Switching Times (ns)				
		Turn-on Delay (V_{in} vs V_1)	Turn-on Rise Time	Turn-off Delay (V_{in} vs V_1)	Turn-off Fall Time	Turn-on Delay (V_{in} vs V_2)	Turn-on Fall Time	Turn-off Delay (V_{in} vs V_2)	Turn-off Rise Time	
Circuit 12 SN7407 Buffer Driving a Complementary Emitter-Follower		R1 = 2.0 k	30	140	20	20	50	20	40	10
		R1 = 5.1 k	60	430	20	20	110	40	40	10
Circuit 13 Six Paralleled CMOS Inverters (MC14049UB)			30	920	20	130	100	160	90	30
Circuit 14 Dual Peripheral Driver (MC1472)			370	100	170	80	280	50	230	15
		<p>*Transformer Specs: Ferroxcube 3019P3CB $N_1 = N_2 = N_3 = 10$ Turns #19 Trifilar Wound $L_p \approx 0.6$ mH</p>								




FIGURE 6-22 — PUSH-PULL BASE DRIVE FOR CIRCUITS 7 AND 8

Turn-off occurs when the falling edge of the input pulse is differentiated by the series combination of R1 and C1, thus turning on Q2. Base current is then free to flow into Q4, clamping the gate-to-ground or a negative potential. The duration of the clamping interval may be adjusted by varying the RC network. Before the occurrence of another input pulse, the MOSFET will remain off due to the 470 Ω gate-source resistance.

Circuits 9 through 12 are examples of how TTL devices may interface with the TMOS power MOSFET. The first of the circuits, number 9, has a very simple interface be-

tween the open collector, Low Power Schottky SN74LS05 hex inverter and the MTP12N10. Turn-off speed is fair, considering the circuit simplicity, but turn-on speed is poor because of the large value of R1 needed to protect the inverter from excessive power dissipation when the TTL output is low. Putting three such buffers in parallel, Circuit 10, reduces all the associated switching times by a factor of nearly two-thirds.

Another TTL device with an open collector output is utilized in Circuit 11. Two of the six buffers in the SN7407 operate in parallel with only a pull-up resistor and the gate of the MOSFET connected to the collector of the high voltage (30 volts) output transistors. The associated switching times are quite respectable given the simplicity of the drive circuit.

Another application of the SN7407, as mentioned earlier, is to use it to drive a discrete complementary emitter-follower buffer (Circuit 12). Lowering the pull-up resistor, R1, increases the turn-on speed at the expense of increasing gate turn-off power dissipation.

Figure 6-23 shows an MTM12N10 being driven by a CMOS MC14050CL Hex Buffer. To obtain the maximum output current source and sink capability, all six buffer elements are paralleled.

While the pull-up resistor is not a necessity (as it is with open-collector TTL devices), it does balance the current source and sink capabilities of the CMOS buffer. Without that resistor, one could expect slower turn-on but the drive circuit would be more efficient because the CMOS device no longer must sink the current drawn through R1 when the CMOS outputs are low. Of course, fewer than the six paralleled inverters could be used at the cost of slower switching. Figure 6-24 shows the switching waveforms without a pull-up resistor. For the six buffer elements in parallel the peak I_G during turn-on is about 350 mA and 900 mA during turn-off.

While not as fast as other more elaborate drive circuits, the MC14050CL offers an inexpensive single power supply device that interfaces directly to CMOS and MHTL circuitry.




FIGURE 6-23 — MC14050CL HEX BUFFER AS A DRIVER FOR POWER MOSFET

1




FIGURE 6-24 — POWER MOSFET SWITCHING WAVEFORMS WITH MC14050CL HEX BUFFER (6 BUFFER ELEMENTS IN PARALLEL)

1-6




FIGURE 6-25 — POWER MOSFET SWITCHING WAVEFORMS WITH MC14050CL HEX BUFFER (SINGLE BUFFER ELEMENT)

Figure 6-25 shows the results of the MTM12N10 being driven by a single MC14050CL buffer element. Note the time scale has been doubled to allow V_{GS} to rise to its upper rail. The gate current scale is a factor of four smaller: peak gate currents of about 70 mA during turn-on and 240 mA during turn-off are seen.

Several ICs that were originally intended for other applications have been adopted by some circuit designers looking for fast, yet simple and efficient MOSFET gate-drive schemes. One such device is the MC1472, a dual peripheral driver, designed to interface MOS logic to high current loads such as relays, lamps and printer hammers. Because each of the two output transistors can sink 300 mA, MOSFET turn-off times are short when this device is used in a gate-drive network. Turn-on times are also short in Circuit 14 because the value of R1 is so low that it only minimally impedes the current during the charging of the MOSFET input capacitances. The advantage of this large current sourcing capability is once again offset by the significant currents that will flow whenever the MC1472 output is low to turn the MOSFET off. In fact, for the 25 ohm pull-up resistor and a V_{CC1} of 15 volts, that

current approaches the combined sinking capabilities of the two output transistors in that package.

The DS0026 Clock Driver has been designed to drive high capacitance loads. It features a peak output current of 1.5 A and transition times of about 30 ns when driving capacitance loads equivalent to the C_{ISS} of a power MOSFET. Input drive voltages for the DS0026 are compatible with Series 54/74 TTL devices, such as the MC7405 Hex Inverter (OC). Detailed information regarding transition times versus load capacitance and power dissipation can be found in the DS0026 data sheet.

Figure 6-26 identifies the DS0026 driving an MTM12N10. To illustrate the high peak gate currents that can be sourced by the DS0026, no resistance was included between driver output and MOSFET gate. It is important to remember that, with gate current transitions occurring in the low nanosecond range, any lead inductance between driver and gate will add (L/R_G) delay to the gate circuit. Keep the distance between driver output and gate terminal as short as possible when fast switching times are important.




FIGURE 6-26 — DS0026 CLOCK DRIVER AS A DRIVER FOR POWER MOSFET

Input/output waveforms of the MTM12N10 are shown in Figure 6-27. Although not shown, the maximum drain current was 5.8 A. Figure 6-27 shows that 1.2 A gate current spike that occurs during the turn-on phase, and the 1.5 A negative current pulse occurring during the turn-off phase as C_{Gd} is re-charged through the 3.7 ohm load resistor by the 25 V supply. The high voltage pulse that occurs as V_{DS} rises towards 25 V can be attributed to the kick-back of the 3.7 ohm load resistor's parasitic inductance of about 90 nH. This drain voltage spike can be limited by the insertion of an appropriately sized resistor in series with the DS0026 and the gate of the MTM12N10, to increase the $R_G C_{ISS}$ time constant, if the increase in turn-on time is acceptable.

Other examples of ICs that are used to drive the gate of a power MOSFET are the MC1555 timer, the TL494 pulse width modulation control circuit and the MC75451 peripheral driver. As power MOSFETs gain in popularity, more drivers specifically designed for MOSFETs will appear.

High Side Switching

In some situations, connecting the load to the negative bus is either convenient or necessary. In such instances the switching element must be referenced to the positive rail as shown in Figure 6-28. As with PNP and NPN bipolar, both P-channel and N-channel power MOSFETs




FIGURE 6-27 — POWER MOSFET SWITCHING WAVEFORMS WITH DS0026 CLOCK DRIVER

can perform this switching function. The following discussion of high side switching centers about the P-channel in a common source configuration, and an N-channel source follower as illustrated in Figures 6-29a and 6-29b. All of the concepts presented also apply to the upper switch (or switches) in totem pole or bridge configurations. Figure 6-29c shows that Q1 is essentially operating in a source follower mode when Q2 is turned off and is effectively out of the circuit.

P-Channel Power MOSFETs

To complement some of the N-channel devices, Motorola also produces P-channel power MOSFETs. Because current carriers in the P-channel devices are holes,

which have lower mobility than the electron carriers of the N-channel devices, the $r_{DS(on)}$ of P-channel MOSFETs is always greater for a given die size and drain-source breakdown voltage. This impedes the development of truly complementary devices. For instance, if equal on-resistances are desired, the unequal die dimensions will mandate differences in all die area dependent parameters such as capacitances, pulsed current ratings, thermal resistance and safe operating areas.

The application will determine which of the device parameters — whether it be the on-resistance, drain-source breakdown voltage, transconductance, etc. — need be matched closely. Table 4 compares the pertinent electrical




FIGURE 6-28 — HIGH SIDE SWITCHING




FIGURE 6-29a — P-CHANNEL IN A COMMON SOURCE CONFIGURATION




FIGURE 6-29b — N-CHANNEL AS A SOURCE FOLLOWER




FIGURE 6-29c — TOTEM POLE NETWORK REQUIRES HIGH SIDE SWITCHING

parameters of the MTP8P10 with those of N-channel devices that may be considered as device complements. Besides showing the MTP8N10 is not always the best choice for a complement to the MTP8P10, the table also indicates the die area of a P-channel device must be approximately doubled to achieve the on-resistance of an N-channel device with the same $V_{(BR)DSS}$ rating.

P-channel power MOSFETs can simplify certain circuit configurations much in the same way that PNP bipolars can. The circuit simplicity obtained when using P-channel devices to switch a grounded load, for instance, may more than offset the price differential between the N- and P-channel devices.

In Figure 6-30 the source is connected to the positive rail and the drain is attached to the load. As such, the MOSFET is off when $V_{GS} = 0$ V and begins to turn on as V_{GS} (a negative quantity) rises in absolute magnitude above the device threshold voltage. Current would then be free to flow from the source-to-drain and into the load. Still, a logic signal, which is normally referenced to ground, must be used to control the gate. A level shifter, followed by a discrete emitter-follower buffer can supply the proper logic levels while at the same time provide rapid MOSFET switching. The NPN-PNP buffer could be omitted if slower switching is desired.




FIGURE 6-30 — LEVEL SHIFTER FOR P-CANNEL MOSFET DRIVING A GROUNDED LOAD

N-Channel High Side Switching

Instead of using a P-channel as the high side switch, another choice is to use a less expensive N-channel power MOSFET with the load placed in the source circuit — a source follower.

Since there is no voltage gain in a source follower, the gate voltage must equal the output voltage plus the gate-source voltage at that particular load current. Also, for efficient power transfer, the source voltage, when switched on, should approach the positive rail (limited by $r_{DS(on)}$). Thus, the gate voltage should be well above the positive rail, i.e., $V_G = V_{GS(on)} + V_S \approx V_{GS(on)} + V_{DD}$. For hard gate turn-on, V_{GS} should be greater than

10 V. Consequently, the gate voltage for a 12 V system could approach 22 V. This higher than V_{DD} supply gate voltage can be achieved by several techniques:

1. A separate gate supply at least 10 V greater than V_{DD} .
2. Pulse Transformer
3. Optoisolator
4. Bootstrapping
5. Voltage doubler
6. Inductive (flyback)

TABLE 4 — Complements of MTP8P10

		P-Channel	N-Channel			Units
		MTP8P10	MTP8N10	MTP12N10	MTP20N10	
Drain-Source Voltage (Max)		100	100	100	100	Vdc
I_D	Continuous	8.0	8.0	12	20	Adc
	Pulsed	25	20	30	60	Adc
Max Power Dissipation		75	75	75	75	Watts
Threshold Voltage		2.0 to 4.5	2.0 to 4.5	2.0 to 4.5	2.0 to 4.5	Vdc
On-Resistance @ $I_D/2$ (Max)		0.4	0.5	0.18	0.15	ohms
Transconductance (Min)		2.0	1.5	3.0	6.0	mhos
Input Capacitance (Max)		1200	400	1200	1400	pF
Output Capacitance (Max)		600	350	500	1200	pF
Reverse Transfer Capacitance (Max)		180	150	250	400	pF
Fall Time (Max)		150	60	100	200	ns
Rise Time (Max)		150	120	150	450	ns
Normalized Die Area		1.0	0.45	0.66	1.0	—

SEPARATE SUPPLY

The most straightforward way to accomplish high side switching with an N-channel MOSFET is to drive its gate with a separate supply (Figure 6-31). The auxiliary supply must be from 10 to 20 volts greater than V_{DD} to initiate turn-on. Inherent in the circuit simplicity is the obvious disadvantage of the need of the second supply, especially since its output must be greater than what is commonly the system's high voltage bus. Another consideration is that turn-off switching speeds will be degraded due to the flyback voltage forward biasing the gate-source unless the load inductance is clamped with a free-wheeling diode.




FIGURE 6-31 — HIGH SIDE SWITCHING USING AN AUXILIARY SUPPLY

PULSE TRANSFORMERS

Pulse transformers are a very popular and practical way of driving an N-channel MOSFET serving as the upper element in a bridge network or as any other high side switch. The beauty of the transformer drive is that the gate-drive signal is easily referenced to the source of the MOSFET, as Figure 6-32 illustrates. Circuits 1 through 4, (page 1-6-11 and 1-6-12) will perform just as well with the load common to the source and the drain tied to the positive rail. Other considerations for pulse transformer gate-drive design are also addressed in that section.




FIGURE 6-32 — PULSE TRANSFORMER DRIVER

OPTOISOLATORS

A third way to drive a source follower is to reference the gate-drive signal to the source of the MOSFET with the aid of an optoisolator. Figure 6-33 is an example of such a drive network. As long as the V_{CC2} supply and the emitter of the optoisolator remain referenced to the source, the load can be common to either the source or the drain. The additional supply to power the output of the optoisolator must be able to raise the gate voltage above V_{DD} . Either the supply must be isolated from the V_{DD} supply or must be generated from it with a bootstrapping technique.




FIGURE 6-33 — DRIVING A SOURCE FOLLOWER WITH AN OPTOISOLATOR

BOOTSTRAPPING

The simplicity of bootstrapping makes that method the one of choice if its limitations are inconsequential in the specific application or they can somehow be circumvented. The bootstrapping circuit in Figure 6-34 generates the required gate-to-source signal. One of the main problems with this topology is that the load cannot remain in




FIGURE 6-34 — BOOTSTRAPPING CIRCUIT TO DRIVE A GROUNDED LOAD WITH N-CHANNEL TMOS




FIGURE 6-35 — N-CHANNEL SOURCE FOLLOWER WITH VOLTAGE DOUBLER DRIVE

the on state for an unlimited period of time because the finite charge stored in C1 is eventually bled off. A second problem is that this circuit cannot switch high voltages since C1 will be charged to the system supply voltage and then this potential will be impressed across the gate-to-source. Fortunately, in applications that require grounded loads, such as those in the automotive industry, the supply voltages are often compatible with this method of bootstrapping.

VOLTAGE DOUBLER

The gate voltage can be raised much higher than the source or supply voltage by using a voltage doubler, as shown in Figure 6-35. Voltage multipliers using diodes and capacitors require an oscillator input of which a simple and inexpensive method of obtaining this signal uses a CMOS astable multivibrator, designed with a quad two-input NOR gate MC14001. Gates G1 and G2 form the MV and the parallel connected gates G3 and G4 serve as a low output impedance buffer stage for driving the doubler

network. When these gates are powered with the same VDD supply as the power MOSFET high side switch, the output of the doubler (input to the FET gate) will approach twice VDD, due to the voltage doubling effect of diodes D1–D3, capacitors C1, C2 and the input capacitance Ciss of the FET switch. Obviously, VDD cannot exceed the maximum voltage of the CMOS (+18 V).

If greater switch output voltage is required with increasing VDD, the CMOS supply can be zenered and more diode-capacitor stages cascaded to raise the gate voltage.

With the component values shown, the astable MV will oscillate at about 350 kHz. This signal and, consequently, the switch can be gated ON and OFF by applying the indicated control voltage to the second input of gates G3 and G4. However, due to the low power output of the CMOS IC, switching speeds are quite slow — tens of milliseconds — limiting this circuit to slow switching applications. Turn-off time can be substantially improved by employing an input capacitance Ciss discharging clamp transistor.




FIGURE 6-36 — N-CHANNEL SOURCE FOLLOWER WITH FLYBACK CONVERTER DRIVE

FLYBACK CONVERTER

Another circuit for raising the gate voltage well above the supply voltage, one that uses a flyback converter, is shown in Figure 6-36. The power switch used in this converter, an MTP3N12 power MOSFET (Q1), is easily driven by the CMOS, 100 kHz, astable multivibrator (MV). This circuit uses two of the Hex Inverter MC14572 gates (G1 and G2) as the MV with the remaining four inverters, in parallel, providing the gate-drive to the FET, about 25 mA peak to charge C_{iss} . When Q1 turns on, the drain current ramps-up to about 0.8 A and upon turn-off, the flyback voltage reaches about 60 V. This inductor stored energy is then dumped into the diode-resistor-capacitor load circuit to provide the bias for the power FET switch Q2 (MTP12N05), about 13 V gate-source (28 V gate-ground). The series connected 15 V zener diode blocks the V_{DD} supply from reaching the gate of Q2, when Q1 is off.

With this amount of gate-drive, the V_{DS} of Q2, under a 6.0 A load, measured about 0.5 V, resulting in $r_{DS(on)}$ of 0.08 Ω . This calculates to about a 97% voltage transfer (94% power transfer).

As in the previous source follower gate-drive circuit, the power switch is enabled by a zero logic level to one input of NOR Gate G1. For this circuit, however, turn-off switching speeds are much faster — about 0.15 ms — due to the relatively higher power output of the converter gate-drive.

This type of gate-drive can also be used in totem-pole (half or full-bridge) configurations, where the upper switch is also essentially a source follower. For details, see the Motor Controller Section.

Chapter 7: Paralleling Power MOSFETs

Paralleling Power MOSFETs in Switching Applications

In some applications, the most beneficial characteristic of the power MOSFET is its ability to be paralleled to increase current conduction and power switching capabilities. Current sharing among devices is important in all of the modes in which the MOSFET may conduct current. These modes are:

- 1 — Fully "on" during static conditions.
- 2 — Switching applications including transient (turn-on and turn-off) and pulsed conditions.
- 3 — Applications in which the drain-source diode will conduct current.
- 4 — Linear applications.

Since the considerations for each case are quite different, each must be investigated independently before the MOSFET can be regarded as a device that is easily paralleled. The following sections show that the MOSFET can be paralleled in each of the four modes provided certain simple recommendations are followed.

Static Current Sharing Design Considerations

Although increasing junction temperature raises the on-resistance and the conduction losses of the power MOSFET, definite benefits are attributable to the positive temperature coefficient of $r_{DS(on)}$. If a portion of the chip begins to hog current, the localized temperature will increase, causing a corresponding increase in the $r_{DS(on)}$ of that portion of the chip, and current will shift away to the cooler, less active, portions of the die. This trait accounts for the tendency of the device to share current over the entire surface of the die's active region. Because current crowding and hotspotting are eliminated under normal operating conditions, there is no need to derate power MOSFETs to guard against secondary breakdown.

The argument supporting current sharing within a device, due to the positive temperature coefficient of $r_{DS(on)}$, is easily extended to the case of paralleled devices. As within a single device with some imbalance in $r_{DS(on)}$ over the die's active area, an imbalance or mismatch of $r_{DS(on)}$ between devices will cause an initial current loading imbalance between devices. The resulting rise in junction temperature and on-resistance of the device with the lowest $r_{DS(on)}$ will decrease that device's drain current and will establish a more equal distribution of the total load current in all paralleled devices.

While this tendency is definitely observable, its influence on the degree of current sharing is often overestimated. In the power MOSFET, the current sharing mechanism is not triggered simply by high junction temperature, but by the difference in T_J between the low and high $r_{DS(on)}$ devices. Due to the generally small thermal coefficient of $r_{DS(on)}$, this difference in junction temperature sometimes must be substantial to attain a high degree of current sharing.

Since the ultimate concern is for optimum reliability, the emphasis should not be placed on obtaining large deltas in T_J to force a greater degree of current sharing. On the contrary, the effort should be focused on decreasing T_J of the hottest device. This is accomplished by close thermal coupling of the paralleled devices, provided that the total heat sinking capability is not compromised by doing so. This will tend to minimize the differences in both case and junction temperature. Before a worst case example of these concepts can be examined, some knowledge of the range of the variation of $r_{DS(on)}$ within production devices must be obtained.

Unless devices are matched for identical on-resistances, there will be at least a slight mismatch in their individual drain currents. The worst case situation is obviously the paralleling of devices with the widest possible variation in $r_{DS(on)}$. Two wafer lots of the MTP8N18 were sampled to obtain some idea of the range of variation of $r_{DS(on)}$ within the same wafer lot and between wafer lots. In addition to information on $r_{DS(on)}$, Table 1 contains data on the parameters important to dynamic current sharing which will be addressed later. From this information, one will have to design for a worst case $r_{DS(on)}$ mismatch of 30%.

TABLE 1 — Variation of $r_{DS(on)}$, g_{FS} , and $V_{GS(th)}$ in Two Wafer Lots of the MTP8N20*

	$r_{DS(on)}$		g_{FS}		$V_{GS(th)}$		Sample Size
	Min	Max	Min	Max	Min	Max	
Wafer Lot I	0.231	0.297	3.704	4.878	2.300	4.080	100
Wafer Lot II	0.239	0.305	3.571	4.878	3.685	3.910	50

*Data was taken on first generation TMOS devices. The most recent devices may give different dispersions.

$r_{DS(on)}$ is influenced by the magnitude of the drain current and the junction temperature. I_D and T_J are, in turn, a function of the power dissipation, which is strongly dependent upon $r_{DS(on)}$. The quality of heat sinking and thermal coupling between devices also affects I_D and T_J . These interdependent relationships make an analytical attempt to determine the degree of current sharing between several devices with a given $r_{DS(on)}$ mismatch rather complicated. An example of an iterative analytical process used to accomplish this end follows. The estimated I_D mismatch is somewhat dependent on the initial assumptions.

Design requirements could include the following:

1. Maximum desired junction temperature is 125°C.
2. Sufficient heat sinking will be supplied to maintain a 90°C case temperature when $T_A = 35^\circ\text{C}$ during maximum power dissipation.
3. Assume worst case $r_{DS(on)}$ mismatch for the MTP8N20 is 0.230 to 0.400 ohms @ $I_D = 4.0\text{ A}$ and $T_J = 25^\circ\text{C}$.

From these conditions, the worst case variation in I_D , P_D and T_J needs to be determined. First, the thermal coefficient of $r_{DS(on)}$, C_T , must be determined from the on-resistance versus drain current curve (Figure 7-1).




FIGURE 7-1 — ON-RESISTANCE VERSUS DRAIN CURRENT — MTP8N18

$$C_T \Big|_{I_D=8.0 \text{ A}} = \frac{\Delta r_{DS(on)}}{\Delta T} = \frac{r_{DS(on)} \Big|_{T_J=100^\circ\text{C}} - r_{DS(on)} \Big|_{T_J=25^\circ\text{C}}}{100^\circ\text{C} - 25^\circ\text{C}}$$

$$= \frac{0.47 - 0.32 \text{ } \Omega}{75^\circ\text{C}} = 0.002 \text{ } \Omega/^\circ\text{C}$$

In addition to assuming that C_T is invariant with temperature and drain current, it is also supposed that thermal coupling between device heat sinks is negligible. From the maximum desired junction temperature ($T_J = 125^\circ\text{C}$), case temperature ($T_C = 90^\circ\text{C}$), and the junction to case thermal resistance ($R_{\theta JC} = 1.67^\circ\text{C/W}$) of the MTP8N20, the maximum power dissipation and case to ambient thermal resistance are easily calculated.

$$P_D = \frac{T_J - T_C}{R_{\theta JC}} = \frac{125 - 90^\circ\text{C}}{1.67^\circ\text{C/W}} = 20.96 \text{ W}$$

$$R_{\theta CA} = \frac{T_C - T_A}{P_D} = \frac{90 - 35^\circ\text{C}}{20.96 \text{ W}} = 2.62^\circ\text{C/W}$$

Attention is then focused on the device with the lowest $r_{DS(on)}$ since it will be dissipating the most power. At a T_J of 125°C its $r_{DS(on)}$, drain current, and V_{DS} are:

$$r_{DS(on)} \Big|_{T_J=125^\circ\text{C}} = r_{DS(on)} \Big|_{T_J=25^\circ\text{C}} + (T_J - 25^\circ\text{C}) C_T$$

$$= 0.230 + (125 - 25) \cdot 0.002$$

$$= 0.430 \text{ } \Omega$$

$$I_D = \sqrt{\frac{P_D}{r_{DS(on)}}} = \sqrt{\frac{20.96}{0.430}} = 6.98 \approx 7.0 \text{ Amp}$$

$$V_{DS} = I_D \cdot r_{DS(on)} = (7) \cdot (0.430) = 3.0 \text{ Volts}$$

To determine the operating conditions of a high resistance device operated in parallel with a low resistance device, an iterative technique must be employed. The approach is to estimate the junction temperature of the cooler device and from that, compute the $r_{DS(on)}$ at that T_J , the current and power dissipated, and the new junction temperature. The computations are then repeated until the process converges on the correct solution.

The first iteration proceeds as follows:

For $T_J = 100^\circ\text{C}$:

$$r_{DS(on)} \Big|_{T_J=100^\circ\text{C}} = r_{DS(on)} \Big|_{T_J=25^\circ\text{C}} + (T_J - 25^\circ\text{C}) C_T$$

$$= 0.400 + (100 - 25) \cdot 0.002 = 0.550 \text{ } \Omega$$

$$P_D = \frac{V^2}{r_{DS(on)}} = \frac{3^2}{0.550} = 16.36 \text{ W}$$

$$\Delta T_{JC} = P_D \cdot R_{\theta JC} = 16.36 \cdot 1.67 = 27.33^\circ\text{C}$$

$$\Delta T_{CA} = P_D \cdot R_{\theta CA} = 16.36 \cdot 2.62 = 42.87^\circ\text{C}$$

$$T_J = \Delta T_{JC} + \Delta T_{CA} + T_A = 27.33 + 42.87 + 35 = 105.2^\circ\text{C}$$

After two more iterations, the algorithm converges. The results are tabulated for comparison with those of the low resistance device in Table 2. In addition to the case of negligible thermal coupling, the idealized situation of perfect thermal coupling of the cases is also included for direct comparison. The performance trade-off between the two examples is that little thermal coupling will achieve a greater degree of current sharing at the expense of higher junction temperature in the hottest device (119°C versus 125°C). Since $T_{J(max)}$ most directly influences reliability, close thermal coupling of devices is encouraged. The manufacturer can best do this by paralleling chips on a common heat sink.

TABLE 2 — Static Current Sharing Performance of Mismatched MTP8N20

	Negligible Thermal Case Coupling		Perfect Thermal Case Coupling	
	$r_{DS(on)}$ Min Device	$r_{DS(on)}$ Max Device	$r_{DS(on)}$ Min Device	$r_{DS(on)}$ Max Device
$r_{DS(on)}$ @ $T_J = 25^\circ\text{C}$ (Ohms)	0.230	0.400	0.230	0.400
I_D (Amps)	7.00	5.38	7.14	5.24
P_D (Watts)	21.0	16.1	21.3	15.7
Steady State T_J ($^\circ\text{C}$)	125	104	119	110
$r_{DS(on)}$ @ Steady State T_J (Ω)	0.430	0.558	0.419	0.570

A point essential to the above calculations is that the steady state thermal resistance was employed to compute the junction temperatures. For pulsed conditions $R_{\theta JC}$ can vary significantly, and the transient thermal resistance obtained from the thermal response curves must be used to make this calculation. During switching transitions, there is insufficient time to establish differences in junction temperature and power MOSFETs may not current share in the same manner.

Dynamic Current Sharing Design Considerations

The term "dynamic" is broadened here to include not only current during turn-on and turn-off, but also peak current during narrow pulses and small duty cycles. Under these conditions, not enough RMS current is present to cause differential heating of the junctions which triggers the tendencies of the devices to share current. Since the argument supporting current sharing under static conditions is based on differences in junction temperature due to an imbalance of power dissipation and drain currents, that reasoning does not support the concept of current sharing during dynamic conditions. However, even without the benefit of the positive temperature coefficient, power MOSFETs can current share reasonably well with simple and efficient gate-drive circuitry.

The issues of greatest concern to those interested in dynamic current sharing of paralleled MOSFETs are listed and described in order below.

1. Device parameters that influence dynamic current sharing.
2. Variation of pertinent device parameters from lot to lot.
3. Required device parameter matching to achieve safe levels of current distribution.
4. The effects of switching speed on dynamic current sharing.
5. The requirements and effects of circuit layout.
6. The possibility of self-induced oscillations.

Device Parameters That Influence Dynamic Current Sharing

The device parameters that influence the degree of dynamic current sharing are the transconductance (g_{fs}), gate-source threshold voltage [$V_{GS(th)}$], input capacitance, and the on-resistance $r_{DS(on)}$. However, the device characteristic that most accurately predicts how well paralleled MOSFETs will current share during turn-on or turn-off is the transconductance curve, i.e., the relationship between the drain current and the gate-source voltage. To obtain optimum current distribution during turn-on and turn-off, the ideal situation is to have all gate-source voltages rising (or falling) simultaneously on devices with identical transconductance curves. This combination would ensure that as the devices switch through the active region, none would be overstressed by a current imbalance. Figures 7-2a, 7-2b and 7-2c show the nearly perfect degree of current sharing obtainable solely by matching the g_{fs} curves. The current probe used induced a 20 ns delay in the current waveform in the oscillograms shown.

Since plotting the entire g_{fs} curve of each device is very time consuming, matching $V_{GS(th)}$ or g_{FS} at some drain current has been suggested as a simpler criterion for matching paralleled MOSFETs. While much of the literature suggests the importance of matching $V_{GS(th)}$, which is normally defined as the minimum gate voltage at which a small drain current (usually specified as 1.0 mA) begins to flow, this does not accurately indicate the shape of the I_D versus V_{GS} curve at higher currents.




FIGURE 7-2a — PARALLELED TURN-ON




FIGURE 7-2b — PARALLELED TURN-OFF




FIGURE 7-2c — COMPOSITE I_D WAVEFORM FOR TURN-ON AND TURN-OFF

FIGURE 7-2 — INDIVIDUAL I_D WAVEFORMS OF FOUR PARALLELED MTP8N18 WITH MATCHED TRANSCONDUCTANCE CURVES — RESISTIVE LOAD (DRAIN CURRENT WAVEFORMS ARE DELAYED 20 ns)

Devices with 1.0 mA thresholds that vary by as much as 2.0 volts do not usually, but can, have nearly identical transconductance curves above 100 mA. Conversely, those devices out of a group of one hundred MTP8N20 found to have the widest variation of g_{FS} curves had thresholds that varied by only 4%. Therefore, for optimum current sharing, the ideal solution is to use devices with identical curves, and comparing thresholds may not be the best way to achieve this.

Another simple, yet more consistent, method is to match devices by comparing the maximum drain current they will conduct at a gate voltage higher than $V_{GS(th)}$. For example, all four devices shown in Figure 7-2 conduct an I_D of 4.0 A at a V_{GS} of 6.0 volts and were found to have nearly identical g_{FS} curves (Figure 7-3). Though similar to matching thresholds, this method matches points on the g_{fs} curve that are more germane to the intended application of the devices.

Variation of Pertinent Device Parameters from Lot to Lot

Before any definitive statement may be made concerning the degree or type of matching required for safe dynamic current sharing, the variation of pertinent device parameters from lot to lot must be known. Two wafer lots of the MTP8N20, with sample sizes of 100 and 50 units respectively, were characterized for this purpose. The maximum and minimum values of threshold voltage, transconductance, and on-resistance are shown in Table 1. Figure 7-4 illustrates the widest variation in g_{FS} curves within Wafer Lot I and is similar to the results obtained from Wafer Lot II.




FIGURE 7-3 — TRANSCONDUCTANCE CURVES OF MATCHED MTP8N20




FIGURE 7-4 — WIDEST VARIATION IN TRANSCONDUCTANCE CURVES FOUND IN WAFER LOT I

Obviously, the possibility of larger than expected variations in these pertinent parameters diminishes as the number of sampled wafer lots increases. To get an adequate sampling of available devices, the user could characterize devices with different date codes or obtain units from several distributors.

Required Matching for Safe Levels of Current Distribution

After characterization and determining the degree of variation possible, the effects of matching or mismatching the critical device characteristics can be observed. The circuit used for this study is shown in Figure 7-5. Some of the possible modifications of the circuit include adding resistors in series with the gate to slow the turn-on and turn-off, and a second MOSFET may be included to clamp the gate bus to ground to observe the effects of very rapid turn-off.

In this discussion of resistive switching, Figure 7-2 will serve as a standard for comparisons since matching transconductance curves has achieved such good performance. Extreme care was taken to provide as pure a resistive load as possible. The 1.6 ohm load was constructed from 39, 62-ohm carbon composition resistors connected in parallel between two copper plates. Though the drain wiring and load inductances were very small, during rapid turn-on, the L/R time constant of the circuit may be the factor that limits the current rise times and not the switching speed of the MOSFETs.

One of the worst case situations is to parallel devices with greatly mismatched g_{FS} curves. Representing the




FIGURE 7-5 — DYNAMIC CURRENT SHARING TEST CIRCUIT

widest variation in the g_{FS} curves in Wafer Lot I, Figure 7-4 shows the curve of a device that will begin to turn on with a rising V_{GS} slightly sooner than the other three devices. It may be expected that device #33 will turn on first and possibly fail due to current overload. However, since the variation in the I_D versus V_{GS} curves of these mismatched devices is small, the failure will not occur. As shown in Figure 7-6, parallel operation of these mis-

matched devices in the given circuit poses no significant reliability hazard.

Matching the 1.0 mA thresholds does not guarantee the nearly perfect results of matching the g_{FS} curves, as shown in Figure 7-7. Although their thresholds were matched to within 2%, these devices exhibited a fairly wide variation in g_{FS} curves (Figure 7-8) which resulted in device #45 beginning its turn-off slightly sooner than the




FIGURE 7-6a — PARALLELED TURN-ON




FIGURE 7-6b — PARALLELED TURN-OFF

FIGURE 7-6 — INDIVIDUAL I_D WAVEFORMS OF FOUR PARALLELED MTP8N18 WITH MISMATCHED TRANSCONDUCTANCE CURVES — RESISTIVE LOAD




FIGURE 7-7a — PARALLELED TURN-ON




FIGURE 7-7b — PARALLELED TURN-OFF

FIGURE 7-7 — INDIVIDUAL I_D WAVEFORM OF FOUR PARALLELED MTP8N18 WITH MATCHED THRESHOLD VOLTAGES — RESISTIVE LOAD

Waveform/Curve Relations

Note: The order of the device numbers shown in all the current waveforms is important. The first number indicates the upper current waveform in each group with succeeding curves corresponding to the following device numbers. The order of waveforms is identified to enable the reader to correlate the devices' performance in the current waveforms to the devices' g_{FS} curves provided.

rest. The waveform photos again indicate that the performance of this group is also quite adequate. For comparison, the devices in Figures 7-9 and 7-10 have fairly similar g_{FS} curves even though their 1.0 mA threshold voltages vary by as much as 33%. Turn-on times for this group are almost simultaneous while the turn-off is just short of ideal.

Because the MTP8N20 of the two wafer lots were so close in characteristics, the worst conceivable mismatch that might occur could not be found. In order to study the effects of such a wide disparity between parameters, an MTP12N10 was paired with three closely matched




FIGURE 7-8 — TRANSCONDUCTANCE CURVES OF MTP8N20 WITH MATCHED THRESHOLD VOLTAGES




FIGURE 7-9a — PARALLELED TURN-ON




FIGURE 7-9b — PARALLELED TURN-OFF

FIGURE 7-9 — INDIVIDUAL I_D WAVEFORMS OF FOUR MTP8N20 WITH MATCHED TRANSCONDUCTANCE CURVES AND MISMATCHED THRESHOLD VOLTAGES

TABLE 3 — Parameter Comparison of One MTP12N10 and Three MTP8N20s

Device Number	Device Type	$r_{DS(on)}$ $I_D = 4.0 \text{ A}$ (Ohm)	$V_{GS(th)}$ $I_D = 1.0 \text{ mA}$ (Volts)	g_{fs} $I_D = 4.0 \text{ A}$ $V_{GS} = 15 \text{ V}$ (Volts)	C_{rss} (pF)	C_{iss} (pF)	C_{oss} (pF)
#122	MTP12N10	0.145	3.600	4.300	90	685	395
#52	MTP8N20	0.238	3.955	4.762	45	700	220
#53	MTP8N20	0.256	3.900	4.444	45	700	245
#70	MTP8N20	0.255	3.930	4.444	45	700	235




FIGURE 7-10 — TRANSCONDUCTANCE CURVES OF MTP8N20 WITH THRESHOLD VOLTAGE $V_{GS(th)}$ MISMATCH




FIGURE 7-11 — TRANSCONDUCTANCE CURVES OF AN MTP12N10 AND THREE MTP8N20

MTP8N20. The MTP12N10 is a 12 A, 100 V device with the same die dimensions as the MTP8N20. Table 3 and Figure 7-11 compare the different device characteristics. The result of paralleling these four devices is shown in Figure 7-12.

The MTP12N10 is the last device to begin turn-on even though its transconductance curve rises earlier than those of the MTP8N20. This is due to the larger C_{RSS} (reverse transfer or gate-drain capacitance) which is effectively multiplied in value by the device gain due to the Miller effect. Although not completely simultaneous, the turn-off is smooth. By the time the MTP8N20 have completely switched off, the MTP12N10 has moved well into the active or constant current region. At that time, the total




FIGURE 7-12a — PARALLELED TURN-ON




FIGURE 7-12b — PARALLELED TURN-OFF

FIGURE 7-12 — INDIVIDUAL I_D WAVEFORMS OF AN MTP12N10 PARALLELED WITH THREE MTP8N20 — RESISTIVE LOAD




FIGURE 7-13a — PARALLELED TURN-ON




FIGURE 7-13b — PARALLELED TURN-OFF

FIGURE 7-13 — INDIVIDUAL I_D WAVEFORMS OF AN MTP12N10 PARALLELED WITH THREE MTP8N20 — RESISTIVE LOAD — SLOW SWITCHING

load current has been substantially reduced and the slightly unsynchronized turn-off poses no threat to the MTP12N10 at these switching speeds.

It is apparent that for this specific application, i.e., resistive switching at moderate switching speed, device matching improves paralleled performance but is not necessary for safe operation. This recommendation will be extended to include both fast and slow switching speeds for both resistive and inductive loads provided certain circuit layout criteria are met.

Effects of Switching Speed on Dynamic Current Sharing

The gate-drive circuit used to switch the MTP12N10 and the three MTP8N20 was altered to either increase or decrease the switching speed. The four $0.02 \mu\text{F}$ speed-up capacitors were removed to determine the quality of current sharing as the gate-source voltages rise or fall at speeds that are fairly slow for power MOSFETs. The MTP12N10 is the first to turn on and the last to turn off (Figure 7-13) due to the differences in the devices' g_{FS} curves. During slow switching, the I_D versus V_{GS} curves can be used to accurately predict the I_D curves. For instance, the MTP12N10 begins to turn on when the composite gate-source voltage waveform reaches 4.0 volts, but the MTP8N20 hesitate until V_{GS} reaches 4.5 volts. Since the I_D waveforms are easily related via the g_{FS} curves to the rising or falling gate voltages and the variation in the g_{FS} curves over a product line are fairly small, slow switching of unmatched TMOS power MOSFETs can be a safe undertaking.

To judge the effects of rapid turn-off, a second MOSFET was added to clamp the gate-to-ground. This method achieves the 20 ns current fall times depicted in Figure 7-14. During such rapid switching, the V_{GS} and g_{FS} curves can no longer be used to accurately predict device performance due to package and lead parasitics such as the package source inductance. Once again however, these mismatched devices performed well as they were switched very rapidly through the active region. Although

not quite as predictable, rapid resistive switching also appears safe.

A comparison of Figures 7-12, 7-13, and 7-14 indicates that faster switching tends to improve dynamic current sharing. This is in part a consequence of switching the devices through the active region at a much faster rate and correspondingly decreasing any difference in switching speeds. The parasitic source inductance also plays an important role as discussed below.

Dynamic Current Sharing With Inductive Loads

The investigation of the effects of current sharing with inductive loads was conducted using a fast recovery diode (40 A, 400 V) placed in parallel with a $135 \mu\text{H}$ inductor as a load. The diode was included not so much to protect the MOSFET against flyback voltages, but to test the paralleled transistors' ability to conduct the large peak reverse recovery current required by the diode. The standard of performance is again set by devices with matched g_{FS} curves and shown in Figure 7-15.




FIGURE 7-14 — INDIVIDUAL I_D WAVEFORMS OF AN MTP12N10 PARALLELED WITH THREE MTP8N20 — RESISTIVE LOAD — RAPID TURN-OFF




FIGURE 7-15a — PARALLELED TURN-ON




FIGURE 7-15b — COMPOSITE TURN-ON AND TURN-OFF WAVEFORM




FIGURE 7-15c — PARALLELED TURN-OFF

FIGURE 7-15 — INDIVIDUAL I_D WAVEFORMS OF MATCHED MTP8N20 SWITCHING AN INDUCTIVE LOAD — DEVICES #35, #52, #53, and #70

To obtain a larger sample size for the worst case inductive testing, 250 additional MTP8N20 of unknown wafer origin were characterized for their widest variation in g_{FS} curves. The mismatched transconductance curves are shown in Figure 7-16. Figure 7-17 depicts both rapid and slow inductive turn-on and turn-off. This group of figures represents the greatest current imbalance seen in any set of mismatched MTP8N20 under any load conditions. While there are obvious current mismatches, they require only a small amount of derating to guardband against possible harmful situations. The keys to success are: 1) that pertinent device characteristics do not vary widely; and, 2) strict attention is given to the symmetry of the circuit layout.

Circuit Layout — A Critical Concern

Even with identically matched devices, dynamic current sharing between MOSFETs will be poor if an asymmetrical circuit layout is used. Obviously, if the gate-drives are different, unequal rates of gate-source voltage rise and fall can cause unsynchronized switching and even device failure in extreme cases. As the switching speeds of these devices are increased, the designer's perception as to what may constitute an important parasitic circuit element must change. When approaching the maximum switching speeds of power MOSFETs, even small variations in lead length may influence their paralleled switching performance. Unequal source wiring inductances are especially deleterious.

Figures 7-18a and 7-18b illustrate the effects of an imbalance in source wiring inductance. The devices and circuit layout are both closely matched except that an additional source lead inductance of 50 nH (1.5 inches of #22 wire formed into a 1-1/2 turn loop) was added to one device. As can be seen in the photographs, any source lead or wiring inductance will degenerate both the turn-on and turn-off speeds. Fortunately, perhaps the most important consideration for successful operation of paralleled MOSFETs is completely within easy control of the circuit designer. The circuit should be free from parasitics and as symmetrical as possible, especially for higher switching speeds.

Another obvious consideration is that the output impedance of the gate-drive circuits must be matched. Mismatched gate-drives will cause unsynchronized charging or discharging of the input capacitances, forcing the devices to begin switching at different times and rates.

The Benefit of Parasitic Source Inductance

Provided that the circuit layout is symmetrical, especially with respect to the source wiring inductance, faster switching can actually benefit the degree of current sharing between paralleled MOSFETs. During switching transitions of less than 100 ns, the source package inductance (approximately 7.0 nH) plays an important part in determining the shape of the rising and falling drain current waveform. The following example assumes the wiring inductance is negligible and relates only the effect of the source package inductance. The intent of this illustration is to show the significance of the package inductance and by extension relate the importance of the usually much larger wiring inductance.




FIGURE 7-16 — WIDEST VARIATION IN TRANSCONDUCTANCE CURVES OF 250 ADDITIONAL MTP8N20

Assuming a very rapid turn-off accompanied by a di/dt of 8.0 A/50 ns, the voltage appearing across the parasitic lead inductance is approximately 1.1 volts ($v = L di/dt = 7.0 \text{ nH} \times 8.0 \text{ A}/50 \text{ ns}$). This inductive drop must be added to the voltage appearing across the gate-source terminals to reveal the potential impressed at the chip. A difference in gate voltage of this size makes a significant difference in the magnitude of the drain current as the device switches through the active region. Therefore, equal source inductances will tend to equalize the rate of the rise and fall of the individual drain currents during rapid switching of paralleled MOSFETs. In effect, source ballasting is achieved during rapid switching.

Protecting the Circuit From Self-Induced Oscillations

Two of the most highly esteemed characteristics of the power MOSFET can combine to cause a problem in paralleled devices. Their high input impedance and very high frequency response may cause parasitic oscillations at frequencies greater than 100 MHz. This problem occurs when all gates are driven directly from a common node as in the circuit in Figure 7-19. Without individual gate




FIGURE 7-17a — RAPID TURN-ON SUPPLYING REVERSE RECOVERY CURRENT OF FREEWHEELING DIODE




FIGURE 7-17b — SLOW TURN-ON SUPPLYING REVERSE RECOVERY CURRENT OF FREEWHEELING DIODE




FIGURE 7-17c — RAPID INDUCTIVE TURN-OFF




FIGURE 7-17d — SLOW INDUCTIVE TURN-OFF

FIGURE 7-17 — INDIVIDUAL I_D WAVEFORMS OF MISMATCHED MTP8N20 SWITCHING AN INDUCTIVE LOAD




FIGURE 7-18a — TURN-ON




FIGURE 7-18b — TURN-OFF

FIGURE 7-18 — EFFECTS OF IMBALANCED SOURCE INDUCTANCES ON PARALLELED PERFORMANCE

resistances a high-Q network (Figure 7-20) is established that may cause the device to oscillate when operating in or switching through the active region. The device transconductance, gate-to-drain parasitic capacitance, and drain and gate parasitic inductances have all been shown to influence the stability of the circuit.

Although potentially serious, this problem is easily averted. By decoupling the gates of each device with lossy elements such as resistors or ferrite beads, the Q of the circuit can be sufficiently degraded to the point that oscillations are no longer possible (note dotted resistors shown in Figure 7-19). For the maximum switching speeds, the value of gate decoupling resistors should be kept as low as safely allowable. A value in the range of 10 to 20 ohms is generally sufficient.

A Practical Application — An Inductive Load

To show the feasibility of paralleling power MOSFETs in an application that imposes stresses typical of an inductive load, four MTP8N20's were paralleled in the circuit




FIGURE 7-19 — METHOD FOR DRIVING PARALLELED MOSFETs USING GATE DECOUPLING RESISTORS

shown in Figure 7-21. At a 50% duty cycle and a V_{DD} of 44 V, the MOSFETs delivered about 450 W to the RC load. To minimize the power that the drain-source zener clamp must dissipate, MOSFET turn-off speed was limited by the placement of an 82 Ω resistor in series with each gate.

Again, the performance of interest is that of mismatched devices. In this case, fifty units from a newly designed mask set were tested for the widest variation in on-resistance (0.255 Ω to 0.230 Ω). The three highest $r_{DS(on)}$ devices were grouped with the lowest $r_{DS(on)}$ unit. Since a low $r_{DS(on)}$ usually indicates a high g_{FS} , the transconductance curves of these devices were also mismatched.

The degree of current sharing among these four units was well within safe operating limits. As expected, the lowest $r_{DS(on)}$ device carried the greatest on-state current. For clarity, only the on-state currents of the lowest and highest $r_{DS(on)}$ units are shown in Figure 7-22. The currents of the other two devices were nearly identical to device #8. As Figure 7-23 shows, the drain current of the lowest $r_{DS(on)}$ device, #11, peaked slightly due to its different g_{FS} curve.




FIGURE 7-20 — PARASITIC HIGH-Q EQUIVALENT CIRCUIT OF PARALLELED MOSFETs WITHOUT GATE DECOUPLING RESISTORS




FIGURE 7-21 — CURRENT SHARING TEST CIRCUIT WITH AN INDUCTIVE LOAD

Each device was mounted on a separate heat sink, and the case temperatures were monitored to detect any thermal imbalances. Because of its low $r_{DS(on)}$, theory predicts that the case temperature of device #11 will be higher than the others. However, since the operating frequency was fairly high (40 kHz), the difference in switching losses may have also influenced the temperature comparison. Whether it was due to a variation in $r_{DS(on)}$ or g_{FS} curves, the temperature difference was very small (54.3°C for device #11 and 52.3°C for device #8) and did not significantly affect device performance, i.e., the degree of current sharing.

The following is a summary of recommendations and findings concerning static and dynamic current sharing in paralleled power MOSFETs.

1. For static current sharing, the current mismatches are determined by the $r_{DS(on)}$ mismatch. A small degree of guardbanding or $r_{DS(on)}$ matching will ensure safe operation.
2. For dynamic current sharing, the turn-on and turn-off waveforms are largely determined by the transconductance curves. If matching is deemed necessary in a particular application, selecting devices by comparing g_{FS} curves is the most accurate approach. A simple, yet adequate, substitute is to match a single point on the g_{FS} curves at which the devices conduct significant drain currents.
3. Increasing the switching speeds in symmetrical circuits tends to equalize the rate of current rise and




FIGURE 7-22 — I_D WAVEFORMS OF LOW AND HIGH $r_{DS(on)}$ DEVICES — INDUCTIVE LOAD




FIGURE 7-23 — I_D TURN-OFF WAVEFORMS OF LOW AND HIGH $r_{DS(on)}$ DEVICES — INDUCTIVE LOAD

fall in paralleled devices due to the ballasting effect of the parasitic source inductance.

- 4. The circuit layout should be as symmetrical as possible with respect to the gate-drive and the source, gate, and drain parasitic inductances.
- 5. In all applications, the gates should be decoupled with small resistors or ferrite beads to eliminate parasitic oscillations.

Drain-to-Source Diodes

The previous text on paralleling power MOSFETs has shown the effects of parameter matching (or unmatching) on the degree of current sharing when the FETs are operating in either switching or linear applications. However, it has not described the effects on the paralleled drain-source diodes when these diodes are used as clamp or free-wheeling diodes in practical applications. These diodes can be used in multi-MOSFET switching applications (see Chapter 12 on characterizing D-S Diodes) when the diode switching speeds are commensurate with the application. In a half bridge, as an example, the diode of one FET protects the drain-source of the second FET and, conversely, the diode of the second FET protects the first FET. Whatever the circuit configuration, the equivalent circuit reduces to that of a clamped inductive load, whereby the drain-source diode is effectively across the load inductance (Figure 7-24).

When power MOSFETs are paralleled in switching applications, the question arises as to how well their intrinsic diodes share the clamped current. To determine this, three MOSFETs were paralleled in the circuit shown in Figure 7-25. The test circuit (a complete schematic is shown in Figures 12-19 of Chapter 12) was duty cycle controlled to produce a continuous load current; thus, the commutated diode current indicated both the reverse recovery time t_{rr} and turn-on time t_{on} . The individual and total diode currents, as well as the driver drain current, were monitored.




FIGURE 7-24 — INTRINSIC D-S DIODE CLAMPING AN INDUCTIVE LOAD

To obtain some indication of a worst case condition, a modest sample (20 pieces) of MTM20N15 were characterized for parameters that affect their paralleled performance. The forward on-voltage of the diodes at 10 A ranged from 1.05 to 1.20 volts, and t_{rr} varied from 0.25 to 0.32 μ s. Devices with the widest mismatch in parameters were grouped and tested in the circuit shown in Figure 7-25.

Testing indicated that current mismatches were small, even in devices with the greatest difference in D-S diode on-voltage. Figure 7-26 shows the current waveforms of




FIGURE 7-25 — TEST CIRCUIT TO OBSERVE CURRENT SHARING OF PARALLELED D-S DIODES




FIGURE 7-26 — DRAIN-SOURCE DIODE ON CHARACTERISTICS OF THREE MTM20N15 WITH MISMATCHED D-S DIODE ON-VOLTAGES

three paralleled diodes and the expected mild mismatch. Also shown is a representation of I_{TOTAL} , which is somewhat distorted due to the saturation of the current transformer that was used.

Current waveforms of devices with the widest variation in t_{rr} are shown in Figure 7-27. Again, even though the diodes are mismatched, the synchronized turn-on and turn-off transitions illustrate the high degree of current sharing that occurs as the load current is commutated between the freewheeling diodes and the drive transistor.




FIGURE 7-27 — PARALLELED DIODE TURN-ON AND TURN-OFF OF MTM15N20 WITH MISMATCHED t_{rr}

Paralleling Power MOSFETs in Linear Applications

Often lauded for their efficient high frequency switching capability, power MOSFETs are ideally suited for a myriad of switching applications. However, some of their other less renowned characteristics also make them attractive to designers of linear systems. Often the reason cited for their use is the inherent ruggedness of the MOSFET as evidenced by the lack of a second breakdown derating. Another characteristic that is appealing is the high input impedance that results in simplified gate-drive circuitry. Also, the transconductance is nearly linear over a wide operating range and its variation among devices in a given product line is small.

Although these benefits are significant, a method of predicting and stabilizing the operating point is necessary before linear operation can be successful. In the following sections a product line is characterized for the parameters pertinent to Q-point variation in the linear mode. The effects of a source resistor on the operating point and the small-signal transconductance are then discussed for single device operation. Finally, these concepts are extended to include the case of paralleled devices with special attention paid to the degree of current sharing.

Device Characteristics Important for Operating Point Stability

When developing a system that operates in the linear mode, it is often either desirable or imperative to accurately fix the system quiescent operating point (Q-point). The most pertinent graphs describing the operation of TMOS Power MOSFETs in the linear mode are those showing the output characteristics (Figure 7-28) and the transfer characteristics, or transconductance curves (Figure 7-29). However, since these are typical curves, they




FIGURE 7-28 — TYPICAL OUTPUT CHARACTERISTICS OF AN MTP8N20

relate no information concerning how the operating point may vary within a given product line. For example, on the transfer characteristics curve a desired quiescent drain current of 4.0 amps may correspond to a gate-source voltage of 5.75 volts in a typical device. This gate voltage applied to an atypical device of the same product line may result in a drain current that ranges from 2.5 to 4.5 A.

Matching device parameters is often proposed as a means of ensuring some minimum variation in the Q-point. This approach, especially using the threshold voltage, is not the optimum solution. The gate-threshold voltage is defined as the minimum gate-source voltage at which the MOSFET conducts some small drain current, usually specified as 1.0 mA. On the scale that the transfer characteristics are usually drawn, this 1.0 mA drain current is very small and the exact threshold voltage is indiscernible. It is not difficult to find two devices with nearly identical transfer characteristics that have thresholds that vary by nearly 2.0 volts. Conversely, devices with matched thresholds can have significantly different transfer curves, usually due to a g_{FS} mismatch. Attempting to match devices by comparing transconductance or on-resistance also gives little assurance that the transfer curves will be similar.

If component screening is desired, the most direct method is to actually compare each I_D versus V_{GS} curve. Since this is often impractical, one of two other courses may be taken. The criteria for matching could be the drain current at the gate voltage that is typical of the desired quiescent current. Referring back to the previous example, one may select devices on the basis of I_D at a V_{GS} of 5.75 volts. The other solution, which completely eliminates any device screening, involves the use of source resistors and is detailed in the next section.

Junction temperature is another important variable that influences the quiescent operation point. Figure 6-25 shows that the g_{FS} curve of the MOSFET can be divided into two regions. Below a V_{GS} of 6.1 volts, an increase in T_J increases I_D . This is due to the negative temperature coefficient of $V_{GS(th)}$ dominating the positive coefficient of $r_{DS(on)}$. As T_J rises, the threshold voltage falls and I_D increases despite an increase in $r_{DS(on)}$.




FIGURE 7-29 — TYPICAL TRANSCONDUCTANCE CURVES OF AN MTP8N20

At gate-to-source voltages greater than 6.1 volts, the temperature dependence of $r_{DS(on)}$ governs the change in I_D . Even though $V_{GS(th)}$ is falling as T_J rises, the effect of the increase in $r_{DS(on)}$ begins to dominate, causing I_D to decrease. The temperature dependence of I_D necessitates the consideration of the effect that T_J has on the Q-point, especially at low drain currents where the percentage change in I_D is high.

Using a Source Resistor to Stabilize the Q-Point

Operating point stability can be improved without preselecting devices by using a source resistor. The placement of such a resistor provides degenerative feedback to the gate by decreasing V_{GS} by an amount proportional to the drain current (Figure 7-30). Equations for the small-signal transconductance and voltage gain with and without the source resistor are derived in Table 4.

Determining the effect of a source resistor on the operating point of a power MOSFET is a simple geometric exercise. The first step is to obtain, usually with a curve tracer, the transconductance curve of the device in question. With no source resistance ($R_S = 0 \Omega$), a vertical




FIGURE 7-30 — SOURCE RESISTOR SUPPLIES NEGATIVE FEEDBACK TO THE GATE

TABLE 4 — Equations for the Small-Signal Transconductance and Voltage Gain With and Without a Source Resistor

	With No Source Resistor	With A Source Resistor
Small-Signal Transconductance	$g_{FS} = \frac{\Delta I_D}{\Delta V_{GS}}$	$g_{FS} = \frac{\Delta I_D}{\Delta V_{GS}}$ $g_{FS} (\Delta V_{GS} - \Delta I_D R_S) = \Delta I_D$ $g_{FS} \Delta V_{GS} = \Delta I_D (1 + R_S g_{FS})$ $g'_{FS} = \frac{\Delta I_D}{\Delta V_{GS}} = \frac{g_{FS}}{1 + R_S g'_{FS}}$
Small-Signal Voltage Gain	$A_v = \frac{-\Delta V_{DS}}{\Delta V_{GS}}$ $= \frac{-\Delta I_D R_L}{\Delta I_D / g_{FS}}$ $\therefore A_v = -g_{FS} R_L$	$A'_v = -g'_{FS} R_L$ $= \frac{-R_L g_{FS}}{1 + g_{FS} R_S}$ $\therefore A'_v = \frac{-R_L}{1/g_{FS} + R_S}$
Circuits		

Primed numbers indicate the effective values for the MOSFET and source resistor combination.

line through the g_{FS} curve will indicate the drain current at a given V_{GS} . For instance, the device depicted in Figure 7-31 will conduct 0.375 A at a V_{GS} of 4.7 volts.

If a source resistor is included, the abscissa represents the gate-to-ground voltage (V_{GG}). The relationship between V_{GG} and I_D is determined by an R_S load line through a given V_{GG} with a slope of $-1/R_S$. Figure 7-31 shows that for an R_S of $2.0\ \Omega$ and a V_{GG} of $5.45\ \text{V}$, the Q-point is fixed so that I_D is still $0.375\ \text{A}$. The effects of varying the gate-to-ground voltage can be determined by constructing parallel lines through the gate voltages of interest. Changing the slope of the line graphically models changes in R_S .

To use the technique of employing a source resistor to improve Q-point stability, the worst case variation in the gFS curves needs to be determined for the product line in question. For this study, 350 MTP8N18's from the same wafer lot were checked for the greatest difference in transconductance curves. The results are shown in Figure 7-32. With these curves, actually sizing R_S and determining the gate voltage for a desired operating point (with a defined allowable variation) is a very simple geometric exercise.

Assume that the desired conditions are as follows:

$$I_{D\text{ quiescent}} = 0.4\ \text{A}$$

Allowable I_{DQ} variation from $0.4\ \text{A}$ is $0.05\ \text{A}$

$$T_J = 100^\circ\text{C}$$

An R_S load line drawn through points A and B and extending down to the gate voltage axis determines both the required magnitude of R_S and the quiescent gate voltage. The figure could also be used to show the effects of swinging the gate voltage above and below the quiescent V_{GG} . The dashed curves in Figure 7-32 represent the transfer characteristics at a junction temperature of 25°C . Obviously, the curves vary enough to influence the selection of R_S if the device experiences large swings in T_J .




FIGURE 7-31 — GRAPHICAL METHOD OF PREDICTING THE EFFECT OF A SOURCE RESISTOR ON THE QUIESCENT OPERATING POINT




FIGURE 7-32 — USING A SOURCE RESISTOR TO STABILIZE THE QUIESCENT OPERATING POINT

Paralleling MOSFETs in the Linear Mode

In many applications using MOSFETs in the linear mode, the quest is to obtain large swings in the load voltage and utilize as much of the maximum drain-to-source voltage rating as possible. With a large quiescent drain voltage, I_{DQ} must be fairly small to keep the MOSFET power dissipation within manageable levels.

Unfortunately, paralleling in the linear mode at a low I_{DQ} and a high V_{DSQ} is not as straightforward as paralleling in switching applications, for instance. Since this is the most difficult and most common case of paralleling in the linear mode, it is the one that is addressed here.

One problem is that at low currents the potential I_D mismatches, as a percent of the total load current are much greater. As an illustration, one device may conduct $0.3\ \text{A}$ at a V_{GS} of $5.0\ \text{V}$, whereas a second device may conduct $1.25\ \text{A}$ at the same V_{GS} . If these two devices are operated in parallel in the linear mode, the second would dissipate far more power than the first. Unlike MOSFETs that are paralleled in switching applications, the difference in junction temperature forces an even greater disparity in the amount of current each device conducts.

As explained earlier, at low drain currents the temperature dependence of the drain current is dominated by the negative temperature coefficient of $V_{GS(th)}$ rather than the positive coefficient of $r_{DS(on)}$. Consequently, the device that is dissipating the most power will heat up, carry more current and dissipate even more power.

Although the situation appears to be hopeless — very wide variations in gFS curves causing even greater differences in power dissipation — the use of source resistors can minimize the differences and dramatically improve the chance of success.

Using a source resistor to stabilize the operating point of devices with widely differing g_{FS} curves is also applicable to improving current sharing among MOSFETs operated in the linear mode. If the Q-points are closely matched, then the paralleled devices will, by definition, carry nearly the same drain currents and incur approximately the same power dissipation.

In this study, the devices with widest variation in g_{FS} curves were paralleled in the circuit shown in Figure 7-33. Individual source resistances of 3.3Ω were chosen as a good compromise between a stable Q-point and the lower system gain are poorer efficiency attributable to an increase in R_S . Table 5 establishes the equations for g_{FS} and small signal voltage gain of paralleled MOSFETs with and without source resistors.

Figure 7-34 shows the results of pairing the devices with the widest mismatch in g_{FS} curves. Note how the drain currents can be predicted by relating the g_{FS} curves (Figure 7-35) to the instantaneous gate voltage. Case

temperatures were also monitored, but the difference was not as great as expected. While the device that carried the most current ran hotter, it did so by only a couple of degrees (83 versus 85°C). A difference of 5 to 10°C was expected but did not materialize, most likely due to slight variations in the heat sinks. The MOSFETs were mounted on separate heat sinks, again to simulate a worst case condition. Close thermal coupling by placing units on the same heat sink is recommended to minimize variations in T_C and T_J and therefore decrease any thermally induced differences in g_{FS} curves.

The benefits of device matching are shown in Figure 7-36. The nearly identical drain currents were obtained by matching devices by comparing the drain currents they would conduct at a V_{GS} of 4.7 volts and a junction temperature of 25°C . The slight mismatch at higher drain currents is mainly due to a small difference in g_{FS} curves at a T_J of 100°C . The case temperatures of these two devices were essentially identical. The 20Ω gate resistors




FIGURE 7-33 — CIRCUIT TO TEST CURRENT SHARING IN PARALLELED MOSFETs OPERATING IN THE LINEAR MODE

TABLE 5 — Equations for the Small-Signal Transconductance and Voltage Gain of Two Paralleled MOSFETs With and Without Individual Source Resistances.

	With No Source Resistors	With Individual Source Resistors, R_S
Small-Signal Transconductance	$\Delta I_{D1} = \frac{g_{FS1}}{\Delta V_{GS}}, \Delta I_{D2} = \frac{g_{FS2}}{\Delta V_{GS}}$ $\Delta I_{D1} + \Delta I_{D2} = \frac{g_{FS1} + g_{FS2}}{\Delta V_{GS}}$ $g_{FS1} + g_{FS2} = \frac{\Delta I_{D1} + \Delta I_{D2}}{\Delta V_{GS}}$ $\therefore g_{FST} = g_{FS1} + g_{FS2}$	$g_{FS1}(\Delta V_{GS1}) = \Delta I_{D1}, g_{FS2}(\Delta V_{GS2}) = \Delta I_{D2}$ $g_{FS1}(\Delta V_{GG} - \Delta I_{D1} R_S) + g_{FS2}(\Delta V_{GG} - \Delta I_{D2} R_S) = \Delta I_{D1} + \Delta I_{D2}$ $g_{FS1}(\Delta V_{GG}) + g_{FS2}(\Delta V_{GG}) = \Delta I_{D1}(1 + g_{FS1} R_S) + \Delta I_{D2}(1.0 + g_{FS2} R_S)$ $(g_{FS1} + g_{FS2})(\Delta V_{GG}) = (\Delta I_{D1} + \Delta I_{D2})(1.0 + \bar{g}_{FS} R_S),$ $\text{where } \bar{g}_{FS} = \frac{g_{FS1} + g_{FS2}}{2}$ $\therefore g'_{FST} = \frac{\Delta I_T}{\Delta V_{GG}} = \frac{g_{FS1} + g_{FS2}}{1.0 + \bar{g}_{FS} R_S}$
Small-Signal Voltage Gain	$A_v = \frac{-\Delta V_{DS}}{\Delta V_{GS}}$ $= \frac{-\Delta I_{DT} R_L}{\Delta I_{DT} / g_{FST}}$ $\therefore A_{vT} = -g_{FST} R_L$	$A'_{vT} = -g'_{FST} R_L$ $= \frac{-R_L(g_{FS1} + g_{FS2})}{1.0 + \bar{g}_{FS} R_S}$

Primed variables indicate the effective value for the MOSFET and source resistor combination. Subscript "T" indicates the total value for all MOSFETs in parallel.




FIGURE 7-34 — V_{GG} , I_D AND V_{DS} WAVEFORMS OF MISMATCHED MTP8N20 PARALLELED IN THE LINEAR MODE $R_S = 3.3 \Omega$




FIGURE 7-35 — TRANSFER CHARACTERISTICS AND R_S LOADLINE OF MISMATCHED MTP8N18

in Figure 7-33 serve an important function. The high input impedance and high frequency capabilities of the MOSFET present the possibility of self-induced oscillations in paralleled devices. Inserting small resistances in series with each gate defuses the problem by degrading the Q of the LC network formed by the gate-and-drain inductances and the MOSFETs gate-to-drain capacitance. The magnitude of R_S necessary to allow trouble-free operation depends on the value of each of the circuit parasitics. The circuit in Figure 7-33 oscillated with series gate resistances of 10Ω , but stabilized with 20Ω . Increasing R_S results in a more stable circuit at the expense of lower bandwidth.

In conclusion, the same method used to stabilize the operating quiescent point of small signal MOSFETs can be easily extended to linear applications of power MOSFETs. After sampling a product line to obtain the widest expected variation in g_{FS} curves, a simple graphical technique can be used to accurately predict the Q-point associated with a given source resistor and gate-to-ground voltage.

Since small variations in Q-point limit possible variations in drain current, successful paralleling is also achievable with this same method. The only additional consideration is the need to limit potential self-induced oscillations with individual gate suppression resistors.




FIGURE 7-36 — V_{GG} , I_D AND V_{DS} WAVEFORMS OF MATCHED MTP8N20 PARALLELED IN THE LINEAR MODE $R_S = 3.3 \Omega$

Applications of Paralleling MOSFETs

Paralleling Power MOSFETs in a Very Fast, High Voltage High Current Switch

There are many applications requiring an extremely fast high voltage, high current semiconductor switch, especially for device characterization, where the switch must be much faster than the device under test (DUT). Power MOSFETs serve this function extremely well, but they are presently limited in current capability. However, they can be readily paralleled to increase the current, without using current sharing ballast resistors, due to the inherent positive temperature coefficient of the drain-source ON-resistance $r_{DS(on)}$. For example, if the transconductance g_{FS} of the FETs are unmatched, the FET with the highest g_{FS} would tend to take initially the largest drain current, but due to the greater dissipation ($I_D^2 r_{DS(on)}$) and resulting temperature rise, $r_{DS(on)}$ would increase, thus self-limiting the current. This process tends to equalize the drain currents of the respective devices.

A circuit for generating this fast pulse is shown in Figure 7-38. It uses 15 N-Channel power MOSFETs in parallel as the output power switch to achieve the system capability of 150 A of peak, pulsed current. The FETs used were unmatched TO-220 MTP5N40 ($2.7 \text{ V} < V_{GS(th)} < 3.9 \text{ V}$) with 400 V blocking capability $V_{(BR)DSS}$, 5.0 A continuous drain current rating (10 A pulsed) and specified $r_{DS(on)}$ of 1.0Ω max. The TO-220 devices lend themselves to efficient circuit layout and packaging (Figure 7-37).

The particular application for which this circuit was designed required the DUT to be referenced to ground (drain circuit); consequently, the switch is powered with a negative, high voltage supply ($-V_{SS}$) tied to the FETs sources. Thus, the ground referenced pulse generator output must be level translated to this negative supply. For fast switching, this translator must have the current drive capability for quickly charging the power MOSFETs input capacitances C_{iss} and reverse transfer capacitance C_{rss} . To accomplish this, two P-Channel MTP2P45's are




FIGURE 7-37 — BREADBOARD LAYOUT OF THE SWITCH ILLUSTRATING TIGHT PACKAGING CONCEPTS




FIGURE 7-38 — PARALLELED POWER MOSFETs 150 A SWITCH

configured as a parallel connected, series switch. These FETs are turned on by the negative going input pulse derived from a 50 V, 10 ns rise time pulse generator. A 20 V zener diode is used to protect the gate-source and still allows adequate gate-drive for rapid switching of the drain circuit. Connected to the drain is a current limiting resistor R2 (with speed-up capacitor C2) feeding the 15 respective gate circuits (only circuits 1 and 15 are shown); each circuit consists of a direct-coupled resistor, speed-up capacitor and protection zener diodes. The zener diodes come into operation when high V_{SS} (-160 V) is used. When V_{SS} is reduced to as low as 40 V, the gate-drive voltage dividers still provide adequate drive. For low duty cycles ($< 1.0\%$), the resistors can be relatively low wattage. The circuit can be operated within the blocking voltage capability of the FETs (to 400 V), but the passive circuit elements should be scaled up accordingly.

To improve the turn-off switching times of the power switch, the FET capacitance must be quickly discharged. This is accomplished by the N-channel FET clamp Q18 which, when turned on, supplies the reverse gate voltage to the power switch through the voltage storing effect of C3 across R3. FET Q18 is turned on coincident with the trailing edge of the input pulse by means of the differentiating network C1-R1, the derived positive-going pulse supplying the gate-drive and duration for the clamp action.

The complete pulse-width voltage and current waveforms are shown in Figure 7-38 with the time expanded turn-on and turn-off waveforms shown in Figures 7-39 and 7-40.

For these test conditions ($V_{SS} = -160$ V, $R_1 \approx 0.93 \Omega$), approximately 150 A at 140 V (21 kW peak) was switched in extremely fast times; the voltage turn-on time was less than 10 ns and the current rise time being circuit inductance limited to about 250 ns.

Without the turn-off clamp circuit of Q18 the drain voltage (and resistive load drain current) turn-off time was about $1.0 \mu\text{s}$ (Figure 7-41a) due to the time required to discharge the FET's capacitances.

With the clamp, this time can be substantially reduced ($0.2 \mu\text{s}$) as shown in the photos of Figures 7-41b and 7-41c, the capacitance discharge limiting resistance R_D being 10Ω and 5.0Ω respectively. As this resistor value is decreased, the FET will turn-off faster, but consequently be subjected to greater switching perturbations (Figure 7-40, $R_D = 0$). Thus, the turn-off characteristics can be somewhat tailored to the requirements.

Care should be exercised in the layout of the fifteen parallel FET's, especially with the gate-source drive circuitry. The fifteen FET's are mounted side-by-side with the gates and sources tied to their two respective, parallel run busses (Figure 7-37). Device lead lengths should be made as short as possible and the source buss should be RF by-passed at several points along its length to minimize reactive effects.

Obtaining high power resistive loads with low inductance is a problem. For a pulsed current of 150 A and a low resistance of about 0.93Ω , the peak power would be about 21 kW. Obviously, the duty cycle has to be very low for this application to avoid overheating the load resistor. This resistor was fashioned with 216,200 Ω , 2.0 W, metal oxide resistors sandwiched in parallel. This resulted in a load resistor of approximately 430 W capability. Therefore,




FIGURE 7-38 — SWITCHED VOLTAGE AND CURRENT




FIGURE 7-39 — TURN-ON DRAIN VOLTAGE AND CURRENT







FIGURE 7-40 — TURN-OFF WITH CLAMP, $R_D = 0$

FIGURE 7-41a — TURN-OFF DRAIN VOLTAGE $R_D = \infty$ FIGURE 7-41b — TURN-OFF DRAIN VOLTAGE $R_D = 10 \Omega$ FIGURE 7-41c — TURN-OFF DRAIN VOLTAGE $R_D = 5.0 \Omega$

duty cycles of less than 1.0% should be used to ensure operation within the load rating while still offering good oscilloscope viewing.

Fast, Complementary Power MOSFET Switch

Many present day semiconductors require test circuits that can supply large pulsed currents and fast voltage transitions.

In today's real world circuits, rectifiers are vital components in motor controls and in switching power supplies as the operating frequency and power level increases. Rectifier characteristics and selection can be critical for these applications.

Due to its fast switching speed, the complementary power FET switch, shown in Figure 7-42, is useful in measuring forward (t_{fr}) and reverse (t_{rr}) recovery times of fast recovery rectifiers, as well as for general uses requiring a complementary power signal.

The internal collector-emitter diode in power Darlington transistors and the drain-source diode in power FETs can be of great interest to the circuit designer. Rectifier operation is dependent on several conditions, two of which are the turn-off rate (di/dt) of forward current and the rate of rise (dv/dt) of the reapplied blocking voltage.

In some switching power supplies, a designed-in dead time is required between the switching transistors to avoid simultaneous conduction. The duration of the dead time and the dv/dt of the reapplied blocking voltage can be

critical, especially for some power MOSFETs. This complementary switch, with dv/dt adjustment and control of the dead time, can help determine the capability of power FETs in circuits when the above conditions are important.


Circuit Configuration and Operation

Two CMOS Quad 2 input NOR gates (MC14001) are used for pulse generation and signal delay. Gates A1 and A2 are configured as an astable multivibrator (MV), clocking the respective delay and pulse width monostable MV's. The turn-on pulse is frequency (R1) and width adjustable (R4) whose output feeds, in order, cascaded bipolar transistors Q5, Q6, power FET Q7 and the N-Channel output switch Q8.

Pulse delay (R2) and width control (R3) for the P-Channel switch (Q4) are obtained with Gates B1, B2, B3 and B4 which drives two cascaded bipolar transistors Q1, Q2 and power FET Q3.

Transistor Q9 drives power FET Q10 as an optional clamp to turn-off Q8 rapidly by discharging gate capacitance through a low impedance path. Duration of the clamp interval is dictated by the RC differentiating circuit in the base of Q9.

The complementary output FETs Q4 and Q8 consist of four P-Channel (MTP8P10's) in parallel and four N-Channel (MTP20N10's) in parallel. A limiting resistor R_D is shown in the drain of Q8 but may be in the drain of Q4 or in both drains. The external load may be a test rectifier or any other load requiring the unique drive characteristics of this tester: fast, adjustable, complementary waveforms.



*Ferrite Beads

FIGURE 7-42 — FAST, COMPLEMENTARY POWER FET SWITCH

The negative output switch Q8 (N-Channel) is capable of switching at least 100 A, whereas the positive switch Q4 (P-Channel) is limited to about 50 A due to the differences in the respective on-resistances. Additional devices can be paralleled for either switch for higher currents, if so required. Also, power FETs with higher V_{DSS} ratings may be used.

Output Waveforms

The negative and positive switched output waveforms are shown in Figures 7-43a and 7-43b, with the positive voltage delayed about 2.0 μs , in Figure 7-43a. The external load resistor R_L is about 2.0 ohms, with the switched voltages of about ± 42 volts.

In Figure 7-43a, the switched negative and positive voltages have very fast leading edges (about 10 ns) and slow

trailing edges (about 3.0 μs and 1.0 μs , respectively). Figure 7-43b shows the same switched voltages but with the clamp transistor (Q10) switched on. This discharges Q8 gates through a low impedance path and speeds up the trailing edge of the negative voltage to about 25 ns instead of 3.0 μs .

In Figure 7-45, a MR821 fast recovery rectifier is shown as the load, with $I_{FM} = 40$ A, $di/dt = 300$ A/ μs , and the dv/dt of the applied blocking voltage about 2500 V/ μs .

Adjustment of dv/dt is accomplished with R5 for the positive switched voltage and with R6 for the negative voltage.

Figure 7-44 shows the transition time of about 35 ns between the negative and positive voltages, with both the clamp on and with Q4 diverting current from Q8.




FIGURE 7-43a — FAST LEADING EDGE




FIGURE 7-43b — FAST TRAILING EDGE, NEG. VOLTAGE, TURN-OFF CLAMP Q10 "ON"

FIGURE 7-43 — NEGATIVE AND POSITIVE SWITCHED OUTPUT VOLTAGE WITH $R_L = 2.0 \Omega$, V^- AND $V^+ \approx 42$ V, DRAIN Q8




FIGURE 7-44 — NEGATIVE AND POSITIVE TRANSITION, DRAIN Q8, TURN-OFF CLAMP Q10 "ON"




FIGURE 7-45 — REVERSE RECOVERY (t_{rr}) OF MR821 FAST RECOVERY RECTIFIER

Chapter 8: TMOS Applications

100 kHz Switch Mode Power Supply

Power FETs have proven themselves to be performance competitive and cost effective in flyback regulators operating at 100 kHz to 200 kHz.

The circuit described here proves the point. It is a 60 W 100 kHz FET switcher with four output voltages ± 5.0 V and ± 12 V. It operates from 120 Vac, has an efficiency of 75% and the total parts cost is approximately \$35.

Components unique to this high frequency design include the following:

- Motorola's MTP5N40 power FET. This 5.0 A, 400 V device has only one ohm of on-resistance and is driven directly from a linear IC. It not only switches in less than 50 ns but has enough RBSOA to eliminate the need for snubbers.
- Pulse Engineering's PE63133 power transformer. This is a continuous mode flyback transformer which is ideally suited to high frequency operation. Zener clamps are not required because the clamp winding is interleaved with primary halves. Regulation of the auxiliary outputs is within $\pm 10\%$ under varying conditions of line and load.
- Motorola's MC34060 Switchmode control IC, 4N27 optoisolator, and MC1723 linear regulator. These devices are used in a practical demonstration of a low-cost, three-chip control system. The MC1723 is the error amplifier, the MC34060 is a fixed frequency PWM, and the 4N27 couples the feedback signal from the MC1723 to the MC34060.
- Motorola's MBR1035 (TO-220) Schottky rectifier was used to rectify the +5.0 V output at half the cost of a comparable DO-4. Similar cost savings result from using the TO-220 fast recovery rectifiers, i.e., the MUR805 in the ± 12 V outputs.
- Mepco/Electra's 3428 series of output capacitors. These high frequency electrolytics feature low ESR and high RMS current ratings. Only 50 to 70 mV (PP)

of ripple occurs at the outputs. Power loss is less than 0.5 W.

Circuit Design

The goal of most low-power flyback designs is for reduced parts count (or size) and reduced cost. The 60 W 100 kHz switcher shown schematically in Figure 8-1, met these requirements. At 100 kHz, the transformer size and cost are reduced by about 30% compared with a 20 kHz design. Also, at 100 kHz, a FET can be driven directly from logic circuits (100 to 200 mA) and still switch very efficiently. This eliminates the need for drive interface circuits. The output caps used are about 50% smaller and they cost less as well. Finally, a relatively new three-chip control system is used. It replaces an expensive and performance limited drive transformer with a lower-cost optocoupler.

The FET is the control element for the flyback transformer and is directly driven from the MC34060 linear IC. A rather standard off line starter circuit is used to initially power the control circuit and this is also lower in cost than the filament transformer supply which is often used to power a single-chip system. The design procedure followed here was:

1. Design and test the power stage.
2. Add and stabilize the control loop.
3. Change from dc to ac power.

The FET waveforms obtained with the design are shown in Figure 8-2. The exceptional switching speed of the FET can be varied here (less than 50 ns) and ringing on the current waveform is due to the layout which includes a current-sense loop and noise pickup on the scope probe.

The input capacitor does not reduce in size like the outputs because it is needed for energy storage which still occurs at 60 Hz. Noise filters used here include a toroid from PE and the economical 41GS series of tan-




FIGURE 8-1 — REGULATOR BLOCK DIAGRAM

talum capacitor from M/E. The 12 V output rectifiers were Motorola's MUR805 ultrafast recovery button rectifiers which are housed in a TO-220 package. They were ideally suited to this relatively high current (10–15 A peak) application because the correct amount of heat sinking was easily attained by simply bolting a fin to the tab.

The relatively new MBR1035 TO-220 Schottky rectifier is the best choice for rectifying the 5.0 V output. It is about half the cost of the equivalent DO-4 version, a 1N6095.

The overall efficiency of this regulator (including the control circuits) is 75%. As usual, most of the losses are associated with the power handling components as noted in Table 1.

TABLE 1 — Efficiency Data

1. Input Power				
V_{in}	I_{in}	PPRMS	P_A	Pf
160 Vdc	0.6 A	96	96	100%
120 Vac	1.4 A	170	95*	56%
*Note using Clark-Hess wattmeter.				
2. Output Power				
Winding	5.0	-5.0	+12.0	-12.0
Load (ohms)	1.0	10.0	8.0	8.0
Voltage	5.1	5.1	13.2	13.3
Power	2.5	2.6	21.5	22.0
3. Efficiency				
Eff. = $P_o/P_{in} = 72\text{ W}/95\text{ W} = 75\%$				
4. Estimated Losses				
FET	4.0 W	Fast Recovery (both)	8.0 W	
Schottky	4.0 W	Misc.	5.0 W	
Transformer	2.0 W			

The control loop contains three chips as noted earlier. The functional diagram of this arrangement is shown in

Figure 8-3. The first chip is an MC1723 linear regulator. It is used here to provide a 5.0 V reference and an error amplifier. It is powered from the +12 V output winding and receives feedback or control signal from the +5.0 V output. The MC1723 drives the second chip, a 4N27 optocoupler. The coupler maintains isolation between the primary and secondary windings and couples the dc control signal to the input of the third chip, a MC34060. The MC34060 performs a fixed frequency pulse width modulator (PWM) function and is used to directly drive the FET power switch which is connected to the primary or energy storage winding.

The key regulating blocks are the 0 to 3.0 V sawtooth oscillator and the feedback comparator. As the feedback signal is raised from 0 to 3.0 V, it gradually narrows the on time of output pulse coming from the comparator. During start up, the feedback is missing and resistor divider network controls the second or dead-time comparator to ensure that on time cannot exceed 45%. This, and the soft start capacitor, prevents transformer saturation problems during start-up. Pull down of the gate voltage is accomplished as shown in Figure 8-3 with the addition of a low cost TO-92 PNP transistor (Q3). In this design, the MC34060 is started off line with the addition of a 200 V transistor (Q2) and 12 V zener as shown in Figure 8-4. It ultimately (at normal line voltage) runs off the 12 V auxiliary winding which back biases this transistor. Because it and the FET gate draw so little current from the line, about 20 mA, undervoltage inhibiting common to bipolar designs was not required here and this current becomes functional and runs safely when the input reaches 40 Vac.

The performance of this 100 kHz switcher is similar to most others. It is relatively easy to keep output ripple, both




FIGURE 8-2 — FET WAVEFORMS — 120 Vac, FULL LOAD




FIGURE 8-3 — THREE CHIP CONTROL SYSTEM




FIGURE 8-4 — 100 kHz FET REGULATOR




FIGURE 8-5 — 20 kHz SWITCHING POWER SUPPLY USING A BIPOLAR SWITCH

Unless otherwise noted:
All resistors are 1/2 W
All capacitors rated 25 V

Transformer Data

- T1: Internal power supply transformer for switching regulator
TRAID F90X Primary — Black-red and black green. Secondary — Blue and green
- T2: Collector current sense transformer Coilcraft D1870
Core: Ferroxcube 768T183-3C8
Windings: Primary — 1 turn, #26 Awg. lead from primary of T3 looped through center of T2, note dots.
Secondary — 100 turns, #28 Awg.
- T3: High frequency output transformer
Core: Coilcraft 11-464-16, 0.025 gap in each leg.
Bobbin: Coilcraft 37-573
Windings: Primary — 2 windings 75 turns each, #26 Awg, bifilar wound.
One winding is connected to the MJE13005 and the second is connected to the 1N4937, note dots.
Secondary — 5.0 V, 6 turns, #16 Awg.
12 V, 14 turns, #22 Awg, bifilar wound.
- L1: Base drive inductor
Core: None
Bobbin: Ferroxcube 1408F1D
Winding: 39 turns, #28 Awg., 10.5 µH
- L2: 5.0 Volt output filter inductor
Coilcraft Z7156, 15 µH at 5.0 A
- L3,L4: 12 V output filter inductors
Coilcraft Z7257, 25 µH at 1.0 A




FIGURE 8-6 — POWER MOSFET VERSION

60 Hz and 100 kHz, below 100 mV on all outputs. (See Table 2.) Line regulation here was excellent, less than 0.1%, but load reg (2.0%) could have been better. Normally tight layouts and higher loop gain can get this down to 0.1 to 0.5% as well. Efficiency (75%) and cross regulation ($\pm 10\%$) are also similar to other multiple output switcher designs.

TABLE 2 — Output Data

1. Ripple Voltages (120 Vac, Full Load)				
Winding	+ 5.0	- 5.0	+ 12	- 12
100 k Ripple (PP)	60 mV	300 mV	70 mV	50 mV
60 Hz Ripple (PP)	20 mV	50 mV	70 mV	60 mV
Noise Spikes (PP)	2.0 V	2.0 V	2.0 V	2.0 V
2. +5.0 V Regulation				
Line	100 Vac	100 Vac	130 Vac	130 Vac
Load	Full	Half*	Full	Half
Voltage	5.10	5.21	5.10	5.21

*Note: +5.0 V Load increased to 2.0 ohms and -12 V load removed.

Load Reg. = $\Delta V_0/V_0 = 0.11/5.1 = 2.2\%$.

Line Reg. $\Delta V_0/V_0 = 0.005/5.1 = 1.0\%$.

20 kHz Switcher

A less novel 20 kHz flyback switcher provides a good illustration of the interchangeability of FETs and bipolar transistors. The 35 watt supply shown in Figure 8-5 was originally designed around the MJE13005 bipolar output transistor. With the bipolar, crossover time and case temperature rise were measured with V_{in} at 160 Vdc and outputs fully loaded.

A view of the crossover waveforms is shown in Figure 8-7. At the full load case temperature of 71°C, the MJE13005 is turning on in a crossover time of slightly under one microsecond, (46°C case temperature rise),

providing a good relative measure of its efficiency as a switching element.

When an MTP4N50 FET is substituted for the bipolar transistor, the drive circuit is greatly simplified as illustrated in Figure 8-7. Now the MC34060 control circuit is capable of directly driving the FET, eliminating the complex base drive circuitry required for the bipolar. The end result is that the FET can be substituted for the bipolar by removing five components and changing one resistor value. Thus, the FET substitution results in a reduced components count.

Performance wise, the FET is the better choice, with a considerably improved crossover time, Figure 8-8, and a case temperature rise of only 18°C.

Automotive DC-DC Converter

In the previous example, FET drive circuitry was maximally simplified. The penalty for this simplification is that turn-on gate-source voltage, applied across a relatively low gate-source resistor, draws approximately as much drive power as a bipolar would. This example illustrates how the FET's low drive power requirements can be used advantageously. The circuit, shown in Figure 8-9, is a 25 watt DC-DC converter that is designed for automotive use. It uses the same control IC as the previous example. The significant difference is the addition of Q1, D3, & D6 to the drive loop. This arrangement provides a low impedance loop for fast turn-off, while drawing a negligible amount of current from the IC after the FET is turned-on.

The FET and this circuit work well together. Efficiency was measured at 78% with V_{in} at 13.6 volts, load regulation at 0.4%/Amp., and line regulation at 0.01%/volt. In general, the comparatively low $r_{DS(on)}$ of FETs with 100 V (or less) ratings makes the FET a particularly good choice for this type of application.




FIGURE 8-7 — BIPOLAR CROSSOVER TIME





FIGURE 8-8 — FET CROSSOVER TIME



- T1: CORE = FERROXCUBE 3019-L00-3C8
BOBBIN = FERROXCUBE 3019F-1D
GAP = 0.015"
- L1: COILCRAFT Z7156, 15 μH
L2: COILCRAFT Z7157, 25 μH
- T2: COILCRAFT D1871 CURRENT SENSE XFMR.
- T3: CORE = COILCRAFT 11-464-41 EE-19
BOBBIN = COILCRAFT 37-612-001
GAP = 0.0075"

FIGURE 8-9 — AUTOMOTIVE DC-DC CONVERTER

High Voltage Flyback Converter

The advantages of power MOSFETs over bipolars — high input impedance (low drive power), fast switching, freedom from second breakdown — have been cited many times and can clearly be shown when the two technologies are used in the same application. Such is the case when a HV flyback converter, initially designed with a bipolar, was redesigned for the power MOSFET.

The first design used a Switchmode high-voltage bipolar MJ8505 output transistor in a PWM flyback converter,

Figure 8-10c. This transistor has breakdown voltage ratings $V_{CE0(sus)}$ and V_{CEV} of 800 V and 1400 V, respectively, and a continuous collector current of 10 A. But, most important, it has a reverse bias safe operating area (RBSOA) curve, shown in Figure 8-11a, which allows a peak flyback voltage of about 700 V, generated by a peak collector current in the 3.0 to 4.0 A range.

To achieve this RBSOA capability an off-bias voltage, $V_{BE(off)}$, of about -5.0 V is required. Also, since there

is a trade-off of β with high-voltage transistors ($\beta_{min} = 7.5$ at $I_C = 1.5$ A), a low forced beta β_F of about 2.5 ($I_B \approx 1.5$ A) was chosen to ensure device saturation. To produce clean, monotonic, relatively fast clamped inductive turn-off waveforms, the Baker Clamp network of diodes (D2–D4) is suggested. Consequently, a power amplifier consisting of an I_B forward base current circuit (transistors Q1 and Q2) and an off-bias circuit (transistors

Q3 and Q4) is required to interface the low level PWM with the MJ8505. The PWM (U1), for this example, need only provide a +5.0 V pulse to the power Amp with about 20 mA sourcing and sinking capability.

If, however, the output device is a comparably rated power MOSFET, MTM2N90 the drive circuitry can be greatly simplified, with the resulting savings in cost and improved reliability. Moreover, the faster switching




FIGURE 8-10a — SINGLE MOSFET OUTPUT




FIGURE 8-10b — TWO PARALLEL MOSFET OUTPUT




FIGURE 8-10c — DRIVER WITH BIPOLAR OUTPUT

FIGURE 8-10 — HIGH VOLTAGE FLYBACK CONVERTER WITH POWER MOSFET & BIPOLAR OUTPUTS




FIGURE 8-11a — RBSOA, REVERSE BIAS SWITCHING SAFE OPERATING AREA




FIGURE 8-11b — MAXIMUM RATED SWITCHING SAFE OPERATING AREA

MOSFET improves system efficiency and as subsequently described, greater RBSOA or turn-off switching SOA is achieved (see Figure 8-11 for comparison of the MTM2N90 with the MJ8505).

The PWM can be any of the 15 V powered I.C.'s with source and sink capability in the 100 mA range. This current level is amenable to driving power MOSFETs at a relatively fast switching speed, the current sourcing, charging up the FET input capacitance C_{ISS} and the sinking, discharging the capacitance for fast turn-off switching. Also, the near 15 V PWM output ensures that the FET is well turned on.

This is exactly what was done for the second version of the high voltage Switchmode power supply; the PWM directly drives the FET gate. Using a single N-channel, high-voltage TMOS MTM2N90 transistor $V_{(BR)DSS} = 900$ V, $I_D = 2.0$ A, a high-voltage output of 750 V peak, capable of driving a 60 k load was achieved. With the illustrated load inductor L1 and switching frequency, the peak drain current was about 2.5 A (limited by the magnetic saturation of the inductor) and the flyback voltage was about 750 V.

Although this current exceeds the continuous 2.0 A drain current rating of the device, it is well within the 7.0 A pulsed current rating. But, of even greater interest, since the FET has no second breakdown limitations — as do bipolars — it can sustain simultaneous high switching voltages and currents. Thus, the 750 V, 2.5 A load line is well within the SOA rating.

To produce even higher output power levels, two parallel connected power MOSFETs can be driven, as illustrated in Figure 8-10b. Using a larger inductor L2, the circuit was capable of easily producing an 800 V output into a 30 k load. The total peak drain current was 3.5 A with each driver sharing current inversely proportional to its $r_{DS(on)}$; i.e., matched on-resistance of 5.0 Ω produced about equal values of I_D of 1.75 A, unmatched 5.0 and 8.0 Ω , about 2.1 A and 1.4 A respectively. Reducing the load resistance even further, resulted in greater power output, with the individual device drain current being well within spec limits, as shown in Table 3:

TABLE 3

R_L	V_{DD}	V_O	Total $I_D(pk)$	P_O
30 k	28 V	800 V	3.6 A	21.3 W
25 k	31 V	800 V	3.8 A	25.6 W
21 k	34 V	800 V	4.2 A	30.5 W

And finally, to make a direct comparison between the two devices, the loads and the stored energy inductor should be the same. Since the bipolar originally was tested with the larger inductor and a 30 k load to produce as great as a 700 V output from a peak collector current of 3.2 A, the single TMOS was also tested to these conditions. Not only did the power MOSFET reach this energy level, it also reached 800 V at 3.6 A. To achieve the required inductor stored energy and power output for this application, the switching frequency was about 1.7 kHz. Even at this low frequency, the relatively high static losses $[V_{DS(on)} = r_{DS(on)} I_D = 8.0 \Omega (\max) (3.2 A) \approx 25 W]$ contributed little to the total device loss.

Admittedly, power MOSFETs are still more expensive than a comparably die sized bipolar, but, as progression along the learning curve is achieved, the FET will become more cost competitive. Nevertheless, it has been shown that the single power FET circuit is much simpler and cost effective to drive in this example than the bipolar and offers the second breakdown free rectangular SOA curve that allows full $V_{(BR)DSS}$, I_D switching capabilities.

SWITCHMODE Power Supply (SMPS) Configurations

The implementation of switching power supplies by the non-specialist is becoming increasingly easy due to the availability of power devices and control ICs especially developed for this purpose by the semiconductor manufacturer.

This section is meant to help in the preliminary selection of the devices required for the implementation of the listed switching power supplies.

Flyback Switching Power Supplies: 50 W to 250 W

- Input line variation: $V_{in} + 10\%, - 20\%$
- Converter efficiency: $\eta = 80\%$
- Output regulation by duty cycle (δ) variation:
 $\delta_{max} = -0.4$
- Maximum MOSFET working current:
 $I_w = \frac{2.0 P_{out}}{\eta \cdot \delta_{max} \cdot \sqrt{V_{in(min)}} \cdot \sqrt{2.0}} = \frac{5.5 P_{out}}{V_{in}}$
- Maximum FET working voltage:
 $V_{DSW} = 2.0 \cdot V_{in(max)} \cdot \sqrt{2.0}$
- Minimum FET drain-source voltage:
 $V_{DS} \geq 1.2 \cdot V_{DSW}$
- Working frequency: $f = 20$ to 200 kHz




FIGURE 8-12 — BASIC FLYBACK CONFIGURATION

TABLE 4 — Flyback Semiconductor Selection Chart

Output Power	50 W		100 W		175 W		250 W
Input Line Voltage, V_{in}	120 V	220 V or 240 V	120 V	220 V or 240 V	120 V	220 V or 240 V	120 V
MOSFET Requirements • Max Working Current, I_w • Max Working Voltage, V_{DSW}	2.25 A 380 V	1.2 A 750 V	4.0 A 380 V	2.5 A 750 V	8.0 A 380 V	4.4 A 750 V	11.4 A 380 V
Power MOSFETs Recommended Metal (TO-204AA) (TO-3) Plastic (TO-220AB) Plastic (TO-218AC)	MTM4N45 MTP4N45 —	MTM2N90 MTP2N90 —	MTM4N45 MTP4N45 —	MTM2N90 MTP2N90 —	MTM7N45 — MTH7N45	MTM4N90 — —	MTM15N45 — —
Input Rectifiers • Max Working Current, I_{DC} • Recommended Types	0.4 A MDA104A	0.25 A MDA106A	0.4 A MDA206	0.5 A MDA210	2.35 A MDA970	1.25 A MDA210	4.6 A MDA3506
Output Rectifiers Recommended types for Output Voltage of:							
5.0 V	MBR3035PT		MBR3035PT		MBR12035CT		MBR20035CT
10 V	MUR3010PT		MUR3010PT		MUR10010CT		MUR10010CT
20 V	MUR1615CT		MUR1615CT		MUR3015PT		MUR10015CT
50 V	MUR1615CT		MUR1615CT		MUR1615CT		MUR3015PT
100 V	MUR440, MUR840A		MUR840A		MUR840A		MUR840A
Recommended Control Circuits	SG1525A, SG1526, TL494; Inverter Control Circuit MC3423, MC3424; Overvoltage Detector Error Amplifier: SINGLE TL431; DUAL-MC3438, LM358; QUAD — MC3403, LM324, LM2902						

Push-Pull Switching Power Supplies: 100 W to 500 W

- Input line variation: $V_{in} + 10\%, - 20\%$
- Converter efficiency: $\eta = 80\%$
- Output regulation by duty cycle (δ) variation:
 $\delta_{max} = 0.8$
- Maximum MOSFET working current:

$$I_w = \frac{P_{out}}{\eta \cdot \delta_{max} \cdot V_{in(min)} \cdot \sqrt{2.0}} = \frac{1.4 P_{out}}{V_{in}}$$

- Maximum FET working voltage:
 $V_{DSW} = 2.0 \cdot V_{in(max)} \cdot \sqrt{2.0}$
- Minimum FET drain-source voltage:
 $V_{DS} \geq 1.2 \cdot V_{DSW}$
- Working frequency: $f = 20$ to 200 kHz




FIGURE 8-13 — BASIC PUSH-PULL CONFIGURATION

TABLE 5 — Push-Pull Semiconductor Selection Chart

Output Power	100 W		250 W		500 W	
Input Line Voltage, V_{in}	120 V	220 V 240 V	120 V	220 V 240 V	120 V	220 V 240 V
MOSFET Requirements						
Max Working Current, I_w	1.2 A	0.6 A	2.9 A	1.6 A	5.7 A	3.1 A
Max Working Voltage, V_{DSW}	380 V	750 V	380 V	750 V	380 V	750 V
Power MOSFETs Recommended						
Metal (TO-204AA) (TO-3)	MTM2N50	MTM2N90	MTM4N45	MTM2N90	MTM7N45	MTM4N90
Plastic (TO-220AB)	MTP2N45	MTP2N90	MTP4N45	MTP2N94	—	—
Plastic (TO-218AC)	—	—	—	—	MTH7N45	—
Input Rectifiers						
Max Working Current, I_{DC}	0.9 A	0.5 A	2.35 A	1.25 A	4.6 A	2.5 A
Recommended Types	MDA206	MDA210	MDA970-5	MDA210	MDA3506	MDA3510
Output Rectifiers:						
Recommended types						
for output voltages of:						
5.0 V	MBR3035PT		MBR12035CT		MBR20035CT	
10 V	MBR3045PT		MUR10010CT		MUR10010CT	
	MUR3010PT					
20 V	MUR1615CT		MUR3015PT		MUR10015CT	
50 V	MUR1615CT		MUR1615CT		MUR3015PT	
100 V	MUR840A, MUR440		MUR840A		MUR840A	
Recommended Control Circuits	See Table 4					

Half-Bridge Switching Power Supplies: 100 W to 500 W

- Input line variation: $V_{in} + 10\%, - 20\%$
- Converter efficiency: $\eta = 80\%$
- Output regulation by duty cycle (δ) variation:
 $\delta_{max} = 0.8$
- Maximum MOSFET working current:
$$I_w = \frac{2.0 P_{out}}{\eta \cdot \delta_{max} \cdot V_{in(min)} \cdot \sqrt{2.0}} = \frac{2.8 P_{out}}{V_{in}}$$
- Maximum FET working voltage:
 $V_{DSW} = V_{in(max)} \cdot \sqrt{2.0}$
- Minimum FET drain-source voltage:
 $V_{DS} \geq 1.2 \cdot V_{DSW}$
- Working frequency: $f = 20$ to 200 kHz




FIGURE 8-14 — BASIC HALF-BRIDGE CONFIGURATION

TABLE 6 — Half-Bridge Semiconductor Selection Chart

Output Power	100 W		350 W		500 W	
Input Voltage, V_{in}	120 V	220 V 240 V	120 V	220 V 240 V	120 V	220 V 240 V
MOSFET Requirements Max Working Current, I_w Max Working Voltage, V_{DSW}	2.3 A 190 V	1.25 A 380 V	5.7 A 190 V	3.1 A 380 V	11.5 A 190 V	6.25 A 380 V
Power MOSFETs Recommended Metal (TO-204AA) (TO-3) Plastic (TO-220AB) Plastic (TO-218AC)	MTM5N35 MTP3N40 —	MTM2N45 MTP2N45 —	MTM8N40 — MTH8N40	MTM4N45 MTP4N45 —	MTM10N25 MTP10N25 —	MTM7N45 — MTH7N45
Input Rectifiers Max Working Current, I_{DC} Recommended Types	0.9 A MDA206	0.5 A MDA210	2.3 A MDA970-5	1.25 A MDA210	4.6 A MDA3506	2.5 A MDA3510
Output Rectifiers: Recommended types for output voltage of:						
5.0 V 10 V	MBR3035PT MBR3045PT MUR3010PT MUR1615CT MUR1615CT MUR840A, MUR440		MBR12035CT MUR10010CT MUR3015PT MUR1615CT MUR840A		MBR20035CT MUR10010CT MUR10015CT MUR3015PT MUR840A	
20 V 50 V 100 V						
Recommended Control Circuits	See Table 4					

Full-Bridge Switching Power Supplies: 500 W to 1000 W

- Input line variation: $V_{in} + 10\%, - 20\%$
- Converter efficiency: $\eta = 80\%$
- Output regulation by duty cycle (δ) variation:
 $\delta_{max} = 0.8$
- Maximum MOSFET working current:

$$I_w = \frac{P_{out}}{\eta \cdot \delta_{max} \cdot V_{in(min)} \cdot \sqrt{2.0}} = \frac{1.4 P_{out}}{V_{in}}$$

- Maximum MOSFET working voltage:
 $V_{DSW} = V_{in(max)} \cdot \sqrt{2.0}$
- Minimum FET drain-source voltage:
 $V_{DS} \geq 1.2 \cdot V_{DSW}$
- Working frequency: $f = 20$ to 200 kHz




FIGURE 8-15 — BASIC FULL-BRIDGE CONFIGURATION

TABLE 7 — Full Bridge Semiconductor Selection Chart

Output Power	500 W		750 W		1000 W	
Input Voltage, V_{in}	120 V	220 V 240 V	120 V	220 V 240 V	120 V	220 V 240 V
MOSFET Requirements						
Max Working Current, I_w	5.7 A	3.1 A	8.6 A	4.7 A	11.5 A	6.25 A
Max Working Voltage, V_{DSW}	190 V	380 V	190 V	380 V	190 V	380 V
Power MOSFETs Recommended						
Metal (TO-204AA) (TO-3)	MTM8N20	MTM4N45	MTM10N25	MTM7N45	MTM15N20	MTM7N45
Plastic (TO-220AB)	MTP8N20	MTP4N45	MTP10N25	MTP4N45	MTP12N20	—
Plastic (TO-218AC)	—	—	—	MTH7N45	MTH15N20	MTH7N45
Input Rectifiers						
Max Working Current, I_{DC}	4.6 A	2.5 A	7.0 A	3.8 A	9.25 A	5.0 A
Recommended Types	MDA3506	MDA3510				
Output Rectifiers:						
Recommended types						
for output voltages of:						
5.0 V	MBR20035CT		MBR30035CT		MBR30035CT*	
10 V	MUR10010CT		MUR10010CT*		MUR10010CT*	
20 V	MUR10015CT		MUR10015CT		MUR10015CT*	
50 V	MUR3015PT		MUR3015PT*		MUR10015CT	
100 V	MUR804PT		MUR3040PT*		MUR3040PT	
Recommended Control Circuits	See Table 4					

*More than one device per leg, matched.

Motor Controls

Power MOSFETs are interesting devices for motor drive applications. The advantages and disadvantages are similar to those discussed for switching power supplies. With motor drives, however, there is more of a distinction. Whereas FETs are not yet a match for bipolar Darlingtons in off-line multiple horsepower drives, they are an excellent choice for fractional horsepower drives and drives that are operated off buses less than 100 V.

Three examples are illustrated. They include a stepping motor drive, a high efficiency H bridge, and a one-transistor PM motor speed control.

Using Power MOSFETs in Stepping Motor Control

Stepping motors are used extensively in electro-mechanical positioning systems. Applications range from printers to tape drivers, floppy disk drives, numerically controlled machinery and other digitally controlled positioning systems. The task of the stepping motor controller is to drive the rotation generating sequential current flows in the field winding of the motor on command from an external device.

The use of TMOS Power MOSFETs and CMOS logic simplifies the drive circuitry while allowing considerable flexibility of control. This section describes several types of stepping motor control circuits including an 88.0% efficient switching drive. Stepping motor logic sequencing, power requirements and dynamics are briefly examined.

DRIVE TECHNIQUES

Stepping Motor Characteristics

A basic understanding of stepping motors is desirable. A permanent magnet stepping motor consists of a series of permanent magnets distributed radially on a rotor shaft surrounded by electromagnets attached to the stationary housing. Energizing the electromagnets with the proper polarities generates a magnetic field pattern to which the

motor magnets try to align producing torque. A simplified representation of a stepping motor is shown in Figure 8-16. Initially, Poles A and B are both energized with north up, drawing the rotor's south pole to the up position. Reversing the polarity of Pole A draws the rotor 90° clockwise to its final position; this is known as a full step. If pole A had been turned off instead of reversed, the rotor would have rotated only 45° clockwise to line up with the field created by Pole B; this is known as a half step. Stepping motors obtain small angle step increments by using large numbers of poles. Stator pole reversal can be accomplished by reversing the current flow direction in the winding or by using alternate halves of a center-tapped winding.

An external block diagram of a center-tapped stepping motor plus control switches, inductive clamp diodes, resistive current limiting and power supply is shown in Figure 8-17. Pole A, for instance, can be energized to one polarity by turning Switch 1 on and Switch 2 off; the opposite polarity is generated by turning Switch 1 off and Switch 2 on.

It follows that the proper magnetic polarity sequence for stepping can be generated by controlling Switches 1-4. Clamp diodes prevent the voltage across the inductive winding from flying up and destroying the switches as they are turned off. The required switching sequences for full and half step operation are shown in Figure 8-18. Reversing the sequences of Figure 8-18 will reverse the direction of motor rotation.

Rapid stepping requires high di/dt in the motor windings. Since di/dt is a function of supply voltage, a high supply voltage is desirable. The average winding current is limited by the motor manufacturer's specification. As an example, Superior Electric's SLO-SYN model M093-FC07 has a current rating of 3.5 amps/winding with 1.23 Ω/winding resistance and 7.94 mH/winding inductance. The recommended power supply is 24 volts; currents are limited to the maximum rating by a 6.5 Ω, 100 W resistor/winding. This yields a dc current of about 3.0 A and an L/R time constant of 1.0 ms. Higher supply voltages and




FIGURE 8-16 — SIMPLIFIED STEPPING MOTOR




FIGURE 8-17 — SIMPLIFIED STEPPING MOTOR AND CONTROL BLOCK DIAGRAM*

*Colors are for Superior Electric SLO-SYN dc Stepping Motors

the resulting larger current limiting resistor will decrease L/R and increase the obtainable stepping rate.

Depending on rotor inertia, torque requirements and winding currents, a stepping motor may exhibit oscillatory behavior including vibration, lost steps and/or stalling near self-resonant stepping frequencies. Oscillatory behavior may be lessened or eliminated by adjusting winding currents, by adjusting interial and/or torque loading or by the use of mechanical dampers.

A Full Step Center-Tapped Drive

Figure 8-19 illustrates a full step center-tapped stepping motor controller using one CMOS 4-bit presettable shift register to drive four N-Channel TMOS Power FETs. Examining the full-step sequence of Figure 8-18, shows that the sequences for the various gate signals are the same except for a phase shift. Therefore, the desired control sequence of two on-time periods followed by two off-time periods may be preset into the 4-bit shift register (MC14194) of Figure 8-19. The required phasings are obtained by tapping the appropriate shift register outputs.

Clockwise stepping is obtained by right shifting the MC14194; left shifting yields counterclockwise stepping. Control signals S0 and S1 plus a clock line control stepping. On power-up, the MC14194 requires a preset obtained by setting S0, S1 = 1,1 and supplying a leading edge clock; this puts the logic in a known state. The remainder of the control functions are illustrated in the control table of Figure 8-19; stepping occurs in a leading edge clock. Diodes 1–4 prevent the inductive turn-off spike from avalanching the TMOS Power FETs. Resistor R3 creates a back voltage which halts winding current rapidly on turn-off. R3 is selected to limit the voltage spike to the TMOS S-D voltage rating. TMOS power FETs switch extremely fast, and the turn-on delay of the diodes may not be short enough to prevent S-D avalanche. A small capacitor (0.01 to 0.1 μ F) placed across the motor winding will usually lower dv/dt sufficiently to prevent S-D avalanche. Resistors R1 and R2 limit motor winding currents.

A Full or Half Step Center-Tapped Drive

Figure 8-20 illustrates a full or half step controller. As in the full step sequence, the gate control signals for the half step sequence are identical except for a phase shift. Similarly, the desired pattern of three on-time periods followed by five off-time periods can be preset on a leading edge clock into an eight-bit shift register formed by two MC14194's. The full step sequence can be generated by setting the half step line high and performing a preset. Right shifting and left shifting control the motor shaft's direction of rotation as before. A full step will be executed for every two rising clock pulses independent of stepping sequence. Diodes D1–D4 and resistor R3 form the over-voltage protection for the TMOS Power FETs. R1 and R2 limit motor winding currents.

Push-Pull Drive

Figure 8-21 illustrates a complementary push-pull drive for a non-center tapped stepping motor driven from a 24 volt motor supply and a 15 volt logic supply. One of two

winding drive sections plus the complete control logic is shown in Figure 8-21. The total drive consists of four N-Channel and four P-Channel TMOS Power FETs arranged in two push-pull drives per winding (the M093-FC07 center tap leads were floated, inductance/full winding = 31.76 μ H, resistance/full winding = 2.46 Ω and rated current = 2.0 amps/winding).

Phasing signals are obtained with the shift register technique described earlier. The circuit of Figure 8-21 will provide a full or half step sequence as clocked into the two CMOS shift registers during a preset (a full step only controller can be implemented with one 4-bit CMOS shift register). Gate signals for the N-Channel FETs are taken directly from the CMOS registers. Gate signals for the P-Channel FETs are translated and referenced to the motor power rail through Q9–Q10.

Sufficient capacitance across the sources of the bridge FETs must be used to limit P-Channel gate-source voltage transients to below the pass frequency of the collector resistor and the P-Channel gate capacitance. During switching transients, it is possible that both FETs in a given complementary pair could briefly be on at once. This condition could short power to ground through the complementary pair. To avoid exceeding peak drain current rating, the gate-drive on the P-Channel FET is restricted to 10 V.

TMOS Power FETs are constructed with internal source-to-drain diodes. The circuit of Figure 8-21 uses these diodes to shunt turn-off transient currents from the ground plane to the power rail; thus, a given FET is protected from winding turn-off energy by the source-drain diode of its complement. The source-drain diode, how-

Full-Step Sequence

STEP	SW1	SW2	SW3	SW4
1	OFF	ON	OFF	ON
2	OFF	ON	ON	OFF
3	ON	OFF	ON	OFF
4	ON	OFF	OFF	ON
1	OFF	ON	OFF	ON

Half-Step Sequence

STEP	SW1	SW2	SW3	SW4
1	OFF	ON	OFF	ON
2	OFF	ON	OFF	OFF
3	OFF	ON	ON	OFF
4	OFF	OFF	ON	OFF
5	ON	OFF	ON	OFF
6	ON	OFF	OFF	OFF
7	ON	OFF	OFF	ON
8	OFF	OFF	OFF	ON
1	OFF	ON	OFF	ON

FIGURE 8-18 — STEPPING SEQUENCES**

**Clockwise Rotation as Viewed from the Nameplate End of the Motor

ever, requires about 300 ns of turn-on time. A 0.1 μ F capacitor is placed across each winding so that the windings dv/dt is low enough to allow for diode turn-on without avalanching the FETs. Winding currents are limited by the 9.0 ohm 5.0 watt resistors.

Switched Current Limiting

The circuit of Figure 8-21 uses resistive current limiting. With 2.0 amps flowing in each winding, 4.0 amps will be drawn off of the 24 volt supply yielding 96 watts of draw with only 25% of that power being delivered to the motor. Some form of switched current limiting is clearly desirable. Figure 8-22 illustrates a simple switching scheme.

Starting with zero current flow, let the desired current flow be left to right through the motor winding. Let the referenced voltage V_{ref} be 0.2 volts. Assuming $R_H \gg R_{ref}$, the positive comparator inputs will be approximately 0.2 volts. With no current flow, the sense resistors will have no voltage across them and the comparators will have high outputs; this enables the C1 and C2 inputs to drive the P-Channel Power FETs. The proper C1, C2 input

for left to right current flow is 1,0. This turns the upper left P-Channel and the lower right N-Channel on placing the full power supply across the motor winding. Current I1 increases with $di/dt = V/L$. When I1 increases to 2.0 amps, the voltage across the lower right 0.1 sensing resistor will be 0.2 volts, and the lower right comparator will go low after a short filter delay shutting off the upper left P-Channel FET. The current through the motor winding begins to decay around the I2 current path.

When the comparator went low, it shifted its positive input reference down by about 70 mV. I2 decays until the voltage across the 0.1 sense resistor falls below the hysteresis determined level; at that point, the comparator will go high turning on the upper left P-Channel FET and recharging the winding current along the I1 current path. The winding current within the C1, C2 control envelope increases to the reference level and oscillates around that level at a value set by R_H , R_{ref} and the logic supply voltage. The frequency of oscillation is set by V/L , the hysteresis value and the current path resistances.

The circuit of Figure 8-22 places a negative voltage on




FIGURE 8-19 — CENTER-TAPPED STEPPING MOTOR DRIVE




FIGURE 8-20 — HALF- OR FULL-STEP DRIVE FOR CENTER-TAPPED STEPPING MOTORS

the negative input terminal of the comparators during the I2 current path. This is not detrimental to the comparator provided that the terminal current doesn't exceed a few milliamps.

The complete logic circuit plus one of two required winding drive sections for a push-pull stepping motor with switched current limiting is shown in Figure 8-23. Figure 8-24 is the corresponding parts list for the complete circuit. The circuit of Figure 8-23 is limited to 8.0 amps continuous with a motor power supply voltage of about 70 volts by the specified P-Channel TMOS Power FETs. Thus, the controller can handle up to 560 watts delivered to each winding. Changes in R_H , R_{ref} and the sensing resistor may be desirable for motors other than the example motor. For low inductance motors driven from high voltage supplies with low levels of hysteresis, faster components in the switched feedback loop may be required.

Utilizing Synchronous Rectification

The circuit of Figure 8-23 required 26.4 watts to maintain 2.0 amps/winding with 78.8% of the drawn power




FIGURE 8-21 — HALF- OR FULL-STEP RESISTIVE CURRENT LIMITED DRIVE FOR STEPPING MOTORS WITHOUT CENTER-TAP

delivered to the M093-FC07. Calculations indicated that greater than 50.0% of the control circuit power consumption was due to the S-D diode drop during the I2 current loop (Figure 8-22). This drop could be lowered by operating the lower N-Channel Power FETs as synchronous rectifiers. The additional logic required for synchronous rectification amounts to three CMOS integrated circuits. A complete logic circuit plus one of the two required winding drive sections is shown in Figure 8-25. Essentially, the lower N-Channel is turned on when the upper complementary P-Channel is turned off by the comparator or when the N-Channel control signal is high. The circuit of Figure 8-25 yielded 88.4% efficiency at 2.0 amps/winding.

Further Possibilities

Shaping of the applied current waveform is often desirable. If a large stepping torque followed by a low holding torque is desired, the required current waveform can be applied to the positive comparator input. Within the comparator hysteresis and the circuit's current response speed, the current in the motor will follow the comparator reference. The di/dt circuit response is limited by approximately $V_{\text{motor supply}}/L_{\text{motor}}$, provided that the series resistance drops only a few percent of the supply voltage. If current is allowed to decay without applying a reverse supply voltage, current decay time will be set by the $L_{\text{motor}}/R_{\text{decay}}$ loop time constant.

In summary, the switching circuit of Figure 8-23 yields 79.0% efficiency at 2.0 amps/winding with faster current response than the 25.0% efficient resistive current limited circuit of Figure 8-20. Adding three CMOS integrated circuits to the circuit of Figure 8-23 yields the 88.0% efficient circuit of Figure 8-25. The use of TMOS Power FETs and CMOS logic in the designs of Figures 8-23 and 8-25 allowed high efficiency and considerable control flexibility to be achieved without excessive parts count or undue complexity.




FIGURE 8-22 — COMPARATOR SWITCHED CURRENT LIMITING




FIGURE 8-23 — HALF- OR FULL-STEP SWITCHED CURRENT DRIVE FOR STEPPING MOTORS WITHOUT CENTER-TAP

H Bridge Performance Comparisons

Power MOSFETs are excellent candidates for low voltage H Bridges. In this example, MOSFETs are compared with two other popular alternatives, bipolar discretes and bipolar Darlington. Circuits were designed for all three types of output power devices. Each circuit design is optimized for the output device used.

General "H" Switch Design Considerations:

- P.M. DC Motor, 2.0 A run, 15 A stall/start.
- 12 V protected bus, 32 V max peak, 14 V nominal.
- "H" switch input, 2.0 mA max sink requirement.
- Discrete driver stages (for comparison of designs).
- Maximum ambient temperature of 100°C, maximum junction temperature = 150°C.
- Off the shelf type output power devices using maximum data sheet limits to calculate drive requirements and forward "on" voltage levels. The power output devices were chosen such that die sizes for the three types are approximately equal.

Integrated Circuits

1. 2 × MC14194B, CMOS 4-Bit Shift Register
2. 1 × MC14081B, CMOS Quad "AND" Gate
3. 1 × LM339N, Quad Comparator

TMOS Power FETs

1. Q1-Q4, 4 × MTP8P08 or MTM8P08, P-Channel Power FET
2. Q5-Q8, 4 × MTP12N08 or MTM12N08, N-Channel Power FET

Transistors

1. Q9-Q12, 4 × MPS8099, NPN Small Signal Transistors

Resistors

1. 4 × 0.1 Ω 2.0 W
2. 4 × 680 Ω 1/4 W
3. 5 × 1.0 kΩ 1/4 W
4. 2 × 10 kΩ 1/4 W
5. 1 × 30 kΩ 1/4 W
6. 1 × 30 kΩ Adjustable, 1/4 W
7. 6 × 100 kΩ 1/4 W
8. 2 × 22 MΩ 1/8 W

Zener Diode

1. 1 × 1N, 2 V Reference

Capacitors

1. 3 × 0.1 μF 100 V
2. 4 × 50 pF 50 V

FIGURE 8-24 — PARTS LIST FOR CIRCUIT OF FIGURE 8-23

Discrete Bipolar "H" Switch

TIP35 and TIP36 power transistors were selected for their low cost and high current capacity. The high current-gain specification for these units results in base drive requirement of 1.5 amperes to switch a 15-ampere load current. It may be that base drive can be reduced by 30 percent if the units are screened for high-current h_{fe} , but for this design comparison, only "off-the-shelf" standard devices with the regular data-sheet specifications are under consideration.

The bipolar "H" switch design requires medium size driver transistors and large-wattage voltage-dropping resistors in the base-drive circuit. A buffer stage is also required. The control lines are shown tied to a SPDT center off switch. In an actual circuit, this switch would be a logic array or a microcontroller output network. A protective counter-EMF voltage clamp is provided by the back-to-back Zener rectifiers. The Darlington and TMOS units have built-in clamp diodes and for many applications would not require the zeners. Capacitor and resistor snubbing networks may be required with all three types output devices.

As indicated in the performance table, the bipolar design is not very practical because of the large base drive requirement. Of the three power devices, it is the least efficient by a wide margin. In most situations, FETs or Darlington are a better choice.




FIGURE 8-25 — HALF- OR FULL-STEP SWITCHED CURRENT DRIVE WITH SYNCHRONOUS RECTIFICATION

$V_{CE(sat)} = 1.8 \text{ V @ } 15 \text{ A, } I_B = 1.5 \text{ A}$
 $V_{CE(sat)} = 0.4 \text{ V @ } 2.0 \text{ A, } I_B = 1.5 \text{ A}$
 Base Drive $P_D = 14 \text{ V} \times 1.5 \text{ A}$
 $= 21 \text{ W}$
 MTR $P_D = 10.4 \text{ V} \times 15 \text{ A}$
 $= 156 \text{ W}$
 MTR $P_D = 13.2 \text{ V} \times 2.0 \text{ A}$
 $= 26.4 \text{ W}$

$$EFF = \frac{156}{75 + 156}, 75 = SW P_D + \text{Base Drive } P_D$$

$$= 67.5\% \text{ at stall condition}$$

$$EFF = \frac{26.4}{22.6 + 26.4}$$

$$= 53.8\% \text{ at nominal run condition}$$




FIGURE 8-26 — "H" SWITCH BIPOLAR CONTROL CIRCUIT

Discrete Darlington "H" Switch

Motorola MJ4030 and MJ4033 power TO-204 (TO-3) Darlington were chosen for the Darlington version of the H bridge. As the chart shows, the drive-power requirements are substantially reduced from the bipolar power design. The tradeoff is that the forward "on" voltage is raised to such a high level that this particular motor will no longer be within its terminal voltage specification during stall or start-up. Also, the Darlington's dissipation will require a larger heat sink than the bipolar design. The Darlington does provide internal clamp diodes.

The Darlington "H" switch design works best in high-voltage, low-current load control circuits where the Darlington's high saturation power loss is not significant.

Power TMOS "H" Switch

An MTP25N05 Power FET was chosen for this design. Since the die size falls somewhat shy of the bipolar and Darlington device die sizes, an adjustment was made in the conduction loss calculation. Actual $V_{DS(on)}$ measurements were scaled according to the area ratio in order to arrive at the numbers presented here. As the comparison chart reveals, the TMOS design is clearly superior to the bipolar and Darlington designs. Its only technical drawback is the 34 volt bias supply requirement. This supply only has to source approximately 200 microam-

peres for this dc control, and can be derived from a single voltage pump-up circuit using TMOS gates and voltage doubling networks.

Test Measurement Calculations

The following equations were used to determine the circuit performance values for this example.

1. MOTOR POWER CONSUMPTION — The applied voltage across the motor load-terminals multiplied times the normal motor current.

$$P_D(MTR) = 1.0 \times (V_{BATT} - 2.0 \times V_{F(on)})$$

$$I = 2.0 \text{ AMPS RUN MODE } I = 15 \text{ AMPS STALL MODE}$$

$$V_{F(on)} = V_{CE(sat)} \text{ or } V_{DS} \text{ per data sheet}$$

2. OUTPUT DEVICE POWER DISSIPATION

$$P_{D(sw)} = (I \times V_{F(on)}) \times 2.0$$

3. "H" SWITCH CONTROL EFFICIENCY

$$EFF = \frac{\text{Power Out}}{\text{Power In}}$$

$$\text{Power Out} = P_D(MTR)$$

$$\text{Power In} = P_{D(sw)} + P_D(MTR)$$

$V_{CE(sat)} = 3.0 \text{ V @ } 15 \text{ A, } I_B = 0.08 \text{ A}$
 $V_{CE(sat)} = 1.1 \text{ V @ } 2.0 \text{ A, } I_B = 0.08 \text{ A}$
 Base Drive $P_D = 1.12 \text{ W}$
 MTR $P_D = 8.0 \text{ V} \times 15 \text{ A}$
 $= 120 \text{ W}$
 MTR $P_D = 11.8 \text{ V} \times 2.0 \text{ A}$
 $= 23.6 \text{ W}$

$EFF = \frac{120}{91.1 + 120}$
 $= 57\% \text{ stall mode}$
 $EFF = \frac{23.6}{5.3 + 23.6}$
 $= 81\% \text{ run mode}$




FIGURE 8-27 — "H" SWITCH DARLINGTON CIRCUIT

$V_{DS(on)} = 0.9 \text{ V @ } 15 \text{ A, } V_{GS} = 20 \text{ V}$
 $V_{DS(on)} = 0.12 \text{ V @ } 2.0 \text{ A, } V_{GS} = 20 \text{ V}$
 BIAS CIRCUIT $P_D = 0.01 \text{ W MAX}$
 $MTR P_D = 12.2, 2.0 \text{ V} \times 15 \text{ A}$
 $= 183 \text{ W}$
 $MTR P_D = 13.76 \text{ V} \times 2.0 \text{ A}$
 $= 27.5 \text{ W}$

$$EFF = \frac{183}{27 + 183} = 87\% \text{ STALL MODE}$$

$$EFF = \frac{27.5}{0.48 + 27.5} = 98\% \text{ RUN MODE}$$




FIGURE 8-28 — "H" SWITCH POWER TMOS CIRCUITS

"H" SWITCH DESIGN COMPARISON CHART FOR AUTOMOTIVE MOTOR LOAD

	Die Size Area (Sq. Mils)	Max Forward Voltage (Off State)	Max Cont. Current	Forward Voltage Drop @ 2.0 Amp	Forward Voltage Drop @ 15 Amp	Driver Circuit Power Consumption	Switch Power Consumption @ 2.0 Amp	Switch Power Consumption @ 15 Amp	"H" Switch Total Efficiency @ 2.0 Amp	"H" Switch Total Efficiency @ 15 Amp	Motor Voltage @ 2.0 Amp	Motor Voltage @ 15 Amp	Comments
Bipolar	192	40 V	25 A	0.4 V	1.8 V	21 W	1.6 W	54 W	54%	68%	13.2 V	10.4 V	High base current required
Darlington	200	60 V	16 A	1.1 V	3.0 V	1.1 W	4.2 W	90 W	81%	57%	11.8 V	8.0 V	Large forward voltage drop
TMOS	176	40 V	20 A	0.12 V	0.9 V	0.01 W	0.48 W	27 W	98%	87%	13.8 V	12.2 V	34 V 200 µA Bias supply required

NOTES:

- 1) Bipolar devices are TIP35 and TIP36 TO-218 plastic NPN and PNP
- 2) Darlington devices are MJ4030 and MJ4033 TO-204 (TO-3) metal NPN and PNP.
- 3) TMOS devices are MTP25N05.
- 4) Figures shown above are the worst case data sheet condition for the parameter calculated.

Bidirectional Control of Fractional Horsepower Motors

By using power MOSFETs in Figure 8-29b's circuit, fractional-horsepower motors can be driven bidirectionally with only a small percentage of the base-drive power that bipolars require. Moreover, by sensing the motor's back EMF and delaying drive-voltage reversal, the circuit reduces the peak currents encountered during motor reversal. This feature allows the use of lower current MOSFETs than an instantaneous-reversal method would dictate.

A basic H switch, Figure 8-29a reverses the motor's supply voltage for bidirectional control. In Figure 8-29b's circuit, two pairs of N-channel MOSFETs serve as the CW (clockwise) and CCW (counterclockwise) switches. A flyback-type dc/dc inverter, composed of a CMOS hex inverter and a small signal MOSFET, drives the FET switches. The 3-inverter oscillator operates at 240 kHz; the three remaining inverter's average output tracks the power-supply input, ensuring adequate gate-bias voltage even for input-supply voltages as low as 6.0 V.




FIGURE 8-29 — DRIVE FRACTIONAL-HORSEPOWER MOTORS EFFICIENTLY WITH THIS POWER-MOSFET H-BRIDGE CIRCUIT. IT DISSIPATES MUCH LESS POWER THAN A BIPOLAR-TRANSISTOR

The Darlington transistors sense the motor's counter EMF (via the 20 V snubber zeners that become forward biased when the motor's back EMF appears) and shunt the drive-reversal signal to ground until the back EMF decays. The transistors will hold the gate-drive line low until the counter EMF drops below the base-to-emitter threshold voltage. This action causes the circuit to wait until the motor nearly stops rotating before applying reverse voltage. If faster response times are needed, the Darlington transistors can be eliminated while connecting the 1.0 MΩ base resistors to ground — this change, however, would necessitate higher current MOSFETs because of the large peak-reversal currents that would ensue.

Figure 8-30 shows the dramatic difference in the peak currents that occur with and without the back-EMF-sensing feature. With the sensing circuit disabled (a), the currents exceed 50 A; the resulting MOSFET dissipation is approximately 140 W. Enabling the circuit (b) reduces the currents to approximately 30 A and the MOSFETs' dissipation to about 14 W. A 16 V zener diode limits the input voltage to the flyback inverter in case the supply

DRIVER — MOREOVER, IT ALLOWS THE USE OF LOW-CURRENT MOSFETs BY DELAYING REVERSAL VOLTAGE UNTIL THE MOTOR COASTS TO A STOP.

rises higher than 16 V; the transient suppressor protects the MOSFETs from supply spikes greater than 28 V.

In this design, the MOSFETs require heat sinking to keep their junction temperatures less than 150°C in worst-case conditions (that could occur, for example, with a 16 V supply, 100°C ambient temperature and a stalled motor). As an option, a current-sensing circuit can be added to gate-off the power FETs after detecting a stall condition.

PWM Motor Speed Control

FETs can be used to considerable advantage for simplifying permanent-magnet motor speed control. The circuit shown in Figure 8-31 provides efficient pulse-width

modulated control with a minimum number of components. The key feature is direct drive of the power FET from a CMOS control IC. The result is a control system with minimized parts count.

The control system is based upon the MC14528B dual monostable multivibrator. One-half of the monostable is connected in an astable mode, producing a pulse oscillator. The remaining half is then used as a one-shot, with its adjustable pulse-width determining the duty cycle and, therefore, motor speed.

In addition to its simplicity, the circuit of Figure 8-31 is notable for its low standby power drain. The combination CMOS control and TMOS power gives a very low quiescent current drain that is desirable in battery operated applications.




FIGURE 8-30 — COMPARISON OF "H" SWITCH PEAK CURRENTS DURING MAXIMUM FORWARD TO REVERSE SWITCHING WITH MANUAL TOGGLE SWITCH

Horizontal Deflection Circuits

Power MOSFETs can be a good alternative to bipolars in high resolution CRT sweep circuits. The most obvious advantage is simplicity. However, MOSFET horizontal outputs also offer significant benefits in terms of increased reliability and faster switching times.

Drive simplification with the MOSFET is even more significant than in the preceding switching power supply examples. In most cases, a base-drive transformer is eliminated, as well as di/dt wave shaping networks.

The reliability issue is a little more complex, and relates to differences in SOA characteristics. It is normal design practice to exceed bipolar collector-emitter breakdown ratings during the retrace pulse transition. This is permissible if the base-emitter voltage is held negative during the retrace period. If, however, a positive noise pulse occurs during the retrace period, the bipolar base-emitter junction can become forward biased when collector-emitter voltage is greater than $V_{CEO(sus)}$. The bipolar's safe operating area is then violated, creating a substantial risk of failure. MOSFETs, on the other hand, will handle this type of stress quite readily, since their FBSOA capability extends beyond peak retrace voltage. Therefore, increased reliability with the MOSFET horizontal output is directly related to the probability of noise occurring in the drive circuitry.

Speed is also an important issue. At a 30 kHz scan rate, $1.0 \mu s$ of bipolar storage-time delay represents 3% of the horizontal line period, or a loss of 30 lines of data in a field of 1024 lines. In addition, bipolar storage time is not a fixed constant, but changes from device to device and with temperature. A horizontal phase locked loop can

be added to compensate for the storage-time delays in the horizontal output stage. The active video data time may also be cut back, accordingly, to allow for internal horizontal timing delay.

Based upon these considerations, effective use of the bipolar transistor at high scan frequencies requires a complex base drive circuit, custom selection of the bipolar device for minimum storage-time variation, and an accurate phase locked loop to compensate for saturation time delays. Power MOSFETs, on the other hand, can be driven from a CMOS IC, do not require critical parameter screening, exhibit minimal turn-off delay, and do not require a phase locked loop for correcting device-induced timing errors.

Design Example

The power MOSFET, until recently, could not handle much current at voltages above 500 V. Recent technology developments have pushed this limit up to the 1000 V range with increased current ratings. Therefore, a power MOSFET can now be selected for computer CRT display systems with power supply requirements ranging from 12 V to 75 V.

The standard horizontal raster scan system is used in this design. That is, the horizontal yoke and flyback transformer are both switched by one output device. It should be pointed out that the power MOSFET has been switched up to 120 kHz scan rates, but due to other device constraints, the CRT anode high voltage network's performance is very marginal at this high frequency rate. Even a scan frequency of 30 kHz is pushing the limits of the high-voltage rectifier and associated components.




FIGURE 8-31 — POWER MOSFET MOTOR SPEED CONTROL CIRCUIT

The design concept is shown in the block diagram of Figure 8-32. The horizontal drive signal can be supplied by a free running synchronous clocked oscillator or by external computer logic. The safest method is to use a free running synchronous oscillator to insure the horizontal frequency is held within safe limits. There are several horizontal processor linear integrated circuits containing a phase detector, oscillator and predriver available. A partial list includes SGS TDA1180 and Motorola MC1391. None of these devices are presently designed to drive a MOSFET power unit directly; so some type of an interface or buffer circuit is required. Three power MOSFET drive circuits are shown in Figure 8-33. These circuits perform adequately in the horizontal system described here.

Circuit Description

The design presented in Figure 8-34 eliminates the driver transformer, driver transistor, and associated passive components that would normally be found in a bipolar design. A MLM311 comparator is used to invert and level-shift the incoming positive going synchronous pulse. The comparator output is ac coupled to the MC1391 horizontal processor which consists of a phase comparator and voltage controlled oscillator with adjustable duty cycle. The phase comparator of the MC1391 is connected to the incoming conditioned horizontal synchronous pulse and the output of the MC1391's internal oscillator. An error voltage is applied to the oscillator timing control voltage to lock in the external synchronous pulse and the oscillator. The duty cycle of the MC1391 oscillator output is set to provide a 63% "ON" time to the power MOSFET gate.

Essentially, the prime requirement for driving the power MOSFET for this horizontal scan output design is to insure sufficient gate on-voltage and low enough impedance for a fast turn-off transition. Since the power MOSFET has a high gate input impedance, the gate voltage requirement is easily met, with little wasted power. The off transition requires that the power MOSFET's internal 1000 pF gate capacitance be discharged very quickly. This is accomplished by using a single hex inverter IC, with all the gates wired in parallel. As mentioned before, other devices can be used to drive the MOSFET. The CMOS inverter was chosen to show that CMOS technology is sufficient to drive the MOSFET.

The system described above provides excellent performance. The gate-drive voltage of the power MOSFET was purposely pulsed during the peak retrace drain voltage pulse to simulate destructive transients due to anomalies such as arcing.

It was found that a controlled drain-to-source current occurred, with no catastrophic failures, as long as the total power dissipation was held within the limits of the power FET's safe operating area ratings. Figure 8-34 shows the waveforms associated with the retrace pulse test. Since the MOSFET is a high input impedance device, it is important to insure the gate of the power MOSFET is at a low impedance during the retrace period. The gate should not be driven negative, to minimize the possibility of voltage spikes causing gate avalanche. The gate cannot withstand an avalanche condition of any measurable current intensity and survive. Since the power MOSFET device selected for this design exhibits at least a 2.0 volt threshold, a negative gate-drive is not important.




FIGURE 8-32 — POWER MOSFET HORIZONTAL OUTPUT SYSTEM

Figure 8-35 shows a comparison of the key horizontal output circuit waveform patterns between a bipolar and MOSFET design. Note the large reduction in the horizontal output drive power and lack of storage time in the MOSFET design.

Fast High-Current MOSFET Driver

A totem-pole MOSFET driver circuit shines when high-current, fast-transition pulses must be generated from low-voltage sources. Its MOSFETs sidestep a number of problems that their bipolar counterparts present in the same circuit.

High-speed transistors and high-current transistors intended for PWM applications have created a need for high-current, fast-drive circuits. Transistors that demand 20 to 35 A of reverse base current for rapid turn-off and can be driven by as little as 5.0 V of off-voltage are a common requirement. Bipolar devices switch in nanoseconds but are limited to 5.0 to 10 A when driven from low-voltage collector supplies. With higher current capability,

such transistors require power transistors as drivers and, when driven by a low-voltage source, sacrifice switching speed.

Yet a third possible solution — paralleling fast, low-current transistors — presents two problems: current sharing and physical layout.

The MOSFET driver circuit in Figure 8-36 uses two N-channel devices with positive and negative polarities. Fast transitions are possible, even when a low-voltage source is used. The circuit returns to 0 V between pulses, an important feature when driving high-power Darlington transistors with base-bias resistors and speed-up diodes. In this case, excessive heating would otherwise occur during the off-time interval.

Small size, simple configuration, and minimum component count join with ease of operation to make this driver circuit very useful for applications in variable-frequency switched-mode power supplies, and inverters.

In operation, a single-polarity, negative-going pulse from a pulse generator is applied to the input. The pulse, whose width can vary anywhere from 5.0 μ s to 3.0 ms, turns on PNP predriver transistors Q2 for the positive-polarity output.




FIGURE 8-33 — MOSFET DRIVE CIRCUITS




FIGURE 8-34 — POWER MOSFET HORIZONTAL SWEEP DESIGN






FIGURE 8-35 — HORIZONTAL DEFLECTION RETRACE PULSE TEST WAVEFORMS



BIPOLAR
 $t_{off} \approx 3.5 \mu s$

versus

MOSFET
 $t_{off} \approx 155 ns$




10 μs /DIV
 Complete Waveforms



1.0 μs /DIV
 Time Expanded

Note:
 External Damper
 Rectifier left
 in ckt to minimize
 ringing during start
 of negative yoke current



MOSFET CURRENTS EXPANDED
 TURN-OFF WAVEFORMS

FIGURE 8-36 — BIPOLAR versus MOSFET

Resistor R_b , inserted in series with the drain lead of Q2 and the supply, sets the positive drive level. The resistor should be selected for a drive of 10 V or greater as well as the amount of desired current.

After the required on-time of the positive output current, the pulse generator returns to zero. Then, the RC differentiator network applies a positive voltage to the gate of MOSFET Q3, which supplies the negative polarity output. The values shown can be changed to lengthen the du-

ration of the negative drive. The negative voltage remains for about 10 μs and then returns to zero, completing a single cycle.

The circuit can be used with FETs by replacing R_b with a short and the positive and negative voltages applied to the devices' gates. For controlled gate-impedance drive, resistors can be inserted in series with the gates. Similarly, a resistor added in series with the base of the bipolar transistor results in controlled base-current drive.




FIGURE 8-37 — MOSFET DRIVER CIRCUIT

Chapter 9: Spin-Off Technologies of TMOS

SENSEFETs™

Some of the more exciting developments in discrete power semiconductors are arising from power IC concepts. Integrated circuit design engineers, with fine geometries and ratioing techniques as standard tools of the trade, are applying these concepts to discrete power semiconductor design with great success. One notable example is SENSEFETs.


By splitting drain current into power and sense components, these new devices feature a "lossless" current sensing technique for discrete designs. The intention of this chapter is to explore the concept, device characteristics, and the state-of-the-art performance that SENSEFETs can provide.

Lossless Current Sensing


"Lossless" current sensing is a technique that arises from integrated circuit ratioing concepts. It is based upon the tendency of individual source cells in a monolithic power MOSFET to match. Therefore, if one or two out of several thousand cells are returned to a separate sense or mirror connection, a ratio between load current and sense current is developed.

This concept is illustrated in Figure 9-1a, where sense current and load current are related by the ratio 1:n, provided that the sense terminal and the source terminal are returned to the same potential. When a sense resistor is placed between these two terminals, the ratio is disturbed somewhat, but remains quite predictable for low values of R_{SENSE}. A shorthand symbol for the SENSEFET, and a connection for R_{SENSE} are shown in Figure 9-1b.

The circuit model and equations shown in Figure 9-2 describe SENSEFET behavior during fully switched on operation. From the equations, one can easily calculate the sense resistance required for a given sense voltage. Although any value of sense resistance can be used, two considerations are worth noting: (1) as R_{SENSE} increases, V_{SENSE} asymptotically approaches a maximum voltage magnitude equal to I_D • r_{A(on)}, and (2) sense voltage accuracy over the operating temperature range severely degrades with increasing sense resistance. From a practical point of view, relatively good accuracy is maintained when R_{SENSE} < r_{M(on)}/2.




(a) Schematic Representation



(b) Typical Connection

FIGURE 9-1 — FUNCTIONAL REPRESENTATION



- r_b ≙ bulk resistance
- r_{A(on)} ≙ source cells on-resistance
- r_{M(on)} ≙ sense cells on-resistance
- r_w ≙ source wire bond resistance
- R_{SENSE} ≙ external sense resistance
- (1) r_{M(on)} = n r_{A(on)} where n ≙ geometric current mirror ratio
- (2) V_{SENSE} = I_D • r_{A(on)} • R_{SENSE} / [R_{SENSE} + r_{M(on)}]
- (3) R_{SENSE} = V_{SENSE} • r_{M(on)} / [I_D • r_{A(on)} - V_{SENSE}]
- (4) I_D = V_{SENSE} • (R_{SENSE} + r_{M(on)}) / r_{A(on)} • R_{SENSE}

FIGURE 9-2 — SENSEFET ON-RESISTANCE MODEL AND ASSOCIATED EQUATIONS

In linear operation, R_{SENSE} is in series with a current source, and does not directly attenuate sense current. Instead it is likely to have a first order influence on gate-source bias voltage. Since sense voltage subtracts from the sense cell's gate source voltage, sense cell current is reduced with respect to current in power section cells. Therefore, there is a debiasing effect which alters the 1:n sense ratio as a function of R_{SENSE} . Similar to switch-mode operation, moderate values of sense resistance alter the sense ratio in a predictable way, resulting in a useful measurement.

Accuracy

Accuracy for a current sensing technique can be looked at in a number of different ways. Of most concern in switching applications are the linearity, temperature coefficient, and unit to unit variations that occur when the power device is fully switched on. These parameters are illustrated for the MTP10N10M, a 10 A/100 V SENSEFET.

LINEARITY: At any given drain current, a corresponding sense voltage can be chosen by scaling R_{SENSE} . As drain current, I_D , changes from this baseline, linearity measures the accuracy with which the V_{SENSE}/I_D ratio holds at other currents. For example, at 10 A a 20 Ω sense resistor typically sets V_{SENSE} at 116 mV for the MTP10N10M. A linear response would suggest a reading of 58 mV at 5 A, which corresponds very nicely to a measured value of 58 mV. On the other hand, if R_{SENSE}

is increased to 2 k Ω the results turn out somewhat different. At 10 A V_{SENSE} measures 1420 mV, implying a 5 A reading of 710 mV. However, measuring sense voltage at 5 A results in a 618 mV data point. The difference amounts to 15%, and points to a more accurate measurement with lower values of R_{SENSE} .

TEMPERATURE COEFFICIENT: A graphic representation of temperature stability is shown in Figure 9-3. For this figure drain current is ramped from 0 to 10 A. The photos are double exposures with one shot taken at 25°C and the other at 125°C. As with linearity, the best results are obtained with a sense resistor that is small with respect to the sense cell's on resistance, $r_{DM(on)}$. With 20 Ω , temperature tracking is essentially within a trace width, and the two values diverge by only 4% at 10 A. As R_{SENSE} is increased, temperature coefficient becomes less dependent upon matching and more a function of the power device's on voltage. In the limit where R_{SENSE} is very large, sense voltage approximates the power device's $V_{DS(on)}$ and tracks its temperature coefficient. This tendency is quite evident in Figure 9-3b, where at $R_{SENSE} = 2$ k the two measurements diverge by 45% for a 100°C change in temperature.

TOLERANCE: The parameter that describes tolerance for a SENSEFET is the cell ratio, n . It is defined for $R_{SENSE} = 0$ and measures the ratio of source current to sense current without the attenuation of a sense resistor. First generation specifications guarantee that n will fall within a $\pm 10\%$ window.

As sense resistance is increased from zero, the apparent cell ratio increases by approximately the ratio of R_{SENSE} to the sense cell's on-resistance, $r_{DM(on)}$. Tolerance also increases with increasing values of R_{SENSE} , as sense current becomes increasingly dependent upon $V_{DS(on)}$ and less upon ratioing. In the limit, large values of R_{SENSE} produce an initial tolerance which varies directly with $V_{DS(on)}$. In this situation tolerance degrades from better than 10% with $R_{SENSE} \ll r_{DS(on)}$ to roughly $\pm 20\%$ with $R_{SENSE} \gg r_{DM(on)}$.

Adding these factors to linearity considerations and temperature performance it is quite evident that SENSEFET accuracy improves as R_{SENSE} is minimized. However, signal level is also reduced, and an optimum design has to balance SENSEFET accuracy and signal level. In general this will result in values of R_{SENSE} which range from 10% to 100% of $r_{DM(on)}$

Subtle Considerations

There are a number of subtle considerations that can make or break a SENSEFET motor drive. Discussion begins with double pulse suppression and touches briefly on several other important design issues.

DOUBLE PULSE SUPPRESSION: In linear circuits where the current limiting control function is a compensated loop, application of the lossless current sensing technique is relatively straightforward from a circuit topology point of view. In PWM circuits, however, circuit topology is a critical issue. In particular, it is important to include double pulse suppression in the PWM drive loop. In other words, once




FIGURE 9-3 — TEMPERATURE STABILITY

the current limit trip point is reached, it is important to disengage the power device for the remainder of the clock interval.

If the current limit loop is allowed to oscillate at its natural frequency, the primary objective of protecting the power transistor can be jeopardized. Without double pulse suppression, the loop will often oscillate faster than gate drive will switch the power device with reasonable switching losses. When this happens it is very easy for power dissipation to rapidly exceed acceptable levels and for an otherwise foolproof protection scheme to fail from over dissipation.

DIODE CLEARING: In bi-directional and brushless motor drives where freewheeling diodes are commutated, diode recovery currents can be an issue. For example, suppose that a P-channel MOSFET in the top half of a bridge has motor current flowing through its freewheeling diode. If a SENSEFET on the bottom half of this leg is then turned on rapidly there will be a substantial current spike. This spike consists of the motor current plus the freewheeling diode's reverse recovery current, and can easily be three or four times maximum run current.

SENSEFETs are high-speed devices that easily transmit a corresponding peak sense voltage to the drive's current limiting circuitry. Therefore, it may be necessary to keep switching peaks from inadvertently tripping current limit circuitry.

There are several relatively straightforward methods for doing this. In SMARTMOS circuits, for example, a low value of R_{SENSE} is generally used in combination with a sense amplifier. The sense amplifier does a good job responding to the PWM repetition rate but, due to its rolloff characteristics, largely ignores switching spikes. Similarly, a low pass filter between R_{SENSE} and the drive's current limit input will do the same job. Approaching the problem from a different angle, digital techniques can also be used to blank the current limit loop during reverse recovery time.

COMMUTATING ERROR: If a PWM signal is instead applied to the upper half of the same bridge, a more difficult situation is created. In this case, suppose that motor current is flowing through the SENSEFET's freewheeling diode when the upper switch turns on rapidly. This time it is the SENSEFET's drain source diode that gets cleared, and this clearing process produces a high level error signal. In other words, during reverse recovery time, the SENSEFET's output can easily exceed its steady state maximum value by more than an order of magnitude. This voltage is in the right direction to trip current limit circuitry, and is large enough to be difficult to filter out. For this reason, circuit topologies which avoid pulse width modulating both upper and lower halves of the bridge are usually preferred. Where this constraint is not desirable, digital blanking of current limit circuitry during reverse recovery time can be used.

SENSE AMP SATURATION: When a sense amplifier is used to boost a low level SENSEFET signal for further processing it is necessary to pay close attention to the amplifier's saturation voltage specification. For example, in CMOS systems the MC14574 quad comparator does a good job of working directly with SENSEFET signals. If

instead the companion MC14573 operational amplifier is chosen to boost signal level, its output voltage range can pose a serious limitation. With the operational amplifier, there will be a dead zone that corresponds to its specified 1.05 volt minimum output voltage. In this dead zone the SENSEFET's output voltage does not affect the amplified output voltage until the latter exceeds 1.05 volts.

For this reason, minimum output voltage is a key specification for SENSEFET interfacing, assuming that single supply operation is desired. The MC34074 is an excellent choice in this regard, with a typical minimum output voltage of 100 mV, and specified maximum of 200 mV.

GROUND LOOPS: Lossless current sensing is a technique that looks for 100 mV signals in a loop that may carry tens or even hundreds of amps. The potential for ground loop error in this kind of a situation is a first order design consideration. In particular, current flowing from the SENSEFET's source into a non-zero ground impedance can easily create voltage drops which are significant with respect to a 100 mV measurement.

For this reason, a Kelvin source connection is provided. Its use is relatively straightforward, and illustrated in Figure 9-4. The key consideration is to tie the current limit circuitry's voltage reference to the SENSEFET's Kelvin terminal. This connection eliminates the errors that can be developed by high currents flowing in power ground.




FIGURE 9-4 — KELVIN CONNECTION

Motor Drive Application Example

An example of how SENSEFETs fit into a PWM motor drive is illustrated in Figure 9-5. This is a CMOS/Power MOS system based upon the MC14574 quad comparator, MC14027B dual J-K flip flop, MC14049UB inverter buffer, and MTP10N10M SENSEFET.

This system establishes a 2.5 V reference with a TL431, and uses this voltage to limit the peak of a 2.5 V ramp. This ramp is generated by charging timing capacitor C_T until its voltage reaches 2.5 V, then tripping an R-S latch and turning on a small MOSFET until it has been discharged to approximately 250 mV. At this point the latch is reset, the BS170 MOSFET is turned off, and the cycle repeats. The MC14027B J-K in this case is configured as




FIGURE 9-5 — CMOS/SENSEFET MOTOR DRIVE

an R-S latch. Clock and set terminals are tied together forming the S connection. The reset terminal is used as the R connection, and the J/K inputs are tied high and low respectively. The ramp is then fed into a PWM comparator, where a zero to 2.5 V input signal applied to its inverting input yields a zero to 100% duty cycle PWM output signal.

This signal is diode OR'd with the output of a current limit comparator and fed to the reset input of a double pulse suppression flip flop. The current limit comparator compares a 225 mV level that is derived from the reference with the SENSEFET's output voltage. Whenever either the PWM signal or the current limit comparator go high, this second flip flop is reset, thereby turning off the SENSEFET. The SENSEFET then remains off until the flip flop is set at the beginning of the next clock cycle.

This time the MC14027B J-K is configured as a reset dominant R-S latch. The connections are straightforward. The clock terminal serves as the "S" input and the reset terminal for the "R" connection. K and set terminals are grounded, J is tied high.

With the values shown, clock frequency is approximately 20 kHz and peak motor current is limited to 9 A. The MC14049 is quite adequate for providing gate drive at this frequency. Rise and fall times for the MTP10N10M are under 100 ns.

At lower PWM frequencies it is advisable to insert some resistance in series with the SENSEFET's gate in order to reduce switching noise. A 470 Ω series resistor produced the relatively clean waveforms in Figure 9-6, where the PWM rep rate has been set to approximately 1 kHz.

In this figure the ramp waveform at C_T is shown in the upper trace, SENSEFET drain current in the lower trace, and drain source voltage in the middle. Beginning with the second horizontal division a 2.5 V step function has been applied to the drive's input. The waveforms show an orderly startup, operating a 1/2 HP motor from an 80 V bus. The double pulse suppression technique syncs current limiting to the oscillator and provides for a safe, well controlled startup. When the double pulse suppression feature is removed, the MTP10N10M will fail almost instantaneously under the same starting conditions.




FIGURE 9-6 — STARTUP WAVEFORMS




FIGURE 9-7b — TIMING DIAGRAM

FIGURE 9-7 — MC34129




FIGURE 9-8 — BOOTSTRAP BIAS

An example which illustrates how the MC34129 and SENSEFETs are used appears in Figure 9-9. This figure describes an isolated 12 V to 5 V current mode supply and is a convenient vehicle for describing how to use both parts.

Starting with the oscillator, R_T and C_T are selected for operating frequency and dead time. Timing capacitor C_T

is charged from the 2.5 V reference through resistor R_T to approximately 1.25 V, and discharged to ground by an internal current sink. During the discharge of C_T , the oscillator generates a clock pulse that sets the latch and holds one input of the NOR gate high. This causes the drive output to be held low, thus producing output dead time and limiting the output duty cycle.




FIGURE 9-9 — MC34129/SENSEFET POWER SUPPLY

The amount of dead time can be programmed by values chosen for R_T and C_T . Note that many combinations of R_T and C_T will give the same oscillator frequency, however, only one combination will yield a specific dead time at a given frequency. The values shown produce an operating frequency of 28 kHz and a maximum on-time slightly less than 50%.

The ramp voltage, V_{Ramp} , is generated by R_{SENSE} and fed into the PWM comparator's noninverting input at pin 3. The ramp's magnitude is determined by the value of R_{SENSE} and the amount of primary current that is switched. As a first order approximation:

$$V_{Ramp} \cong \frac{R_{SENSE} \cdot I_p \cdot r_{DS(on)}}{r_{DM(on)} + R_{SENSE}}$$

where I_p represents primary current, $r_{DS(on)}$ is the SENSEFET's drain-source on resistance, $r_{DM(on)}$ is the sense section's on resistance, and R_{SENSE} is identified in Figure 9-9. As a general rule of thumb, best results are obtained when R_{SENSE} is chosen to produce at least a 100 mV signal at normal operating currents and also be no larger than $r_{DM(on)}$. Knowing the relationship between V_{SENSE} and I_p , maximum short circuit current can be set with voltage divider R_1 , R_2 . The output voltage from this divider is coupled through a unity gain follower to set the upper trip point on the PWM comparator. To calculate the trip point, 275 mV of offset is added to the SENSEFET's output voltage.

The regulation loop may be closed with an opto isolator which pulls down the voltage at pin 9, thereby reducing maximum primary current and also duty cycle. This configuration is advantageous in that it saves components. R_1 and R_2 are used to both limit peak current and provide a connection for the opto isolator.

Soft start is provided in a rather straightforward manner by connecting a capacitor between pins 12 and 7. A 1 μ A internal current source charges this capacitor, producing a voltage ramp on pin 12 during startup. The output is held low until the voltage at pin 12 exceeds the PWM comparator's 200 mV offset. As the soft start capacitor is charged further, maximum allowable duty cycle ramps up with the capacitor voltage until the limit imposed by R_1 and R_2 takes over.

For the example in Figure 9-9, the MTP10N10M SENSEFET has nominal values of $r_{DM(on)}$ and $r_{DS(on)}$ which are 288 Ω and 160 m Ω , respectively. Sense voltage with 288 Ω of R_{SENSE} is therefore approximately 60 mV per amp of primary current. With R_1 and R_2 setting the upper trip point at 470 mV, peak current is limited to something just shy of 3 A, given the 275 mV offset. At startup, the 0.1 μ F capacitor holds the output off for 20 ms, and allows full duty cycle after approximately 40 ms.

TMOS II, III and IV

1

Recent advances in low voltage power MOSFET technology are rapidly altering the power transistor market. These developments, which are highlighted by a dramatic reduction in the on-resistance for a given die size, render meaningless many of the previous performance and cost comparisons between MOSFETs and other technologies.

The differences between old and new device design philosophies and process techniques are resulting in MOSFETs with characteristics that differ from those of their predecessors in some key aspects. Consequently, in order to best utilize these advances, designers need to acquaint themselves with current development trends.

The intent here is to aid the circuit design engineer in such a study. The topics covered include:

1. The extent of the performance gains of the new generations of MOSFETs
2. A discussion of why these recent device improvements affect low voltage devices (<200 V) to a greater extent than they do high voltage devices
3. The special design considerations necessary to ensure optimum performance.

But first, a brief survey of power MOSFET history will help the reader understand why such remarkable performance improvements are possible.

A Brief History of Power MOSFETs

The history of power MOSFET development began less than a decade ago when device engineers started moving away from the conventional small-signal MOSFET structure, i.e., devices with all contacts on the surface of the die, long channel lengths and high on-resistance. Their inefficiency mandated the use of large die, which made the devices too expensive to compete with the bipolar transistor.

Lateral DMOS structures were the first devices that could reasonably be referred to as power MOSFETs. However, long channel lengths and poor silicon utilization still kept on-resistances and prices high. Other approaches soon followed.

A second breakthrough came with the advent of vertical current conduction. The first structures that allowed current to flow from the back of the die (the drain) to the source metallization on the top surface of the die were the V-groove devices, sometimes referred to as VMOS transistors. Although their development was an important step toward more efficient use of silicon, process and performance problems associated with the V-groove itself foretold its early demise. Most of the major manufacturers, including Motorola, once pursued this technology but have since abandoned it and have opted for the latest step in the progression toward more efficient silicon utilization.

By 1981, most manufacturers were persuaded that the Vertical DMOS technology was the most promising option. Its planar structure signaled simpler wafer processing, and its relatively short channel lengths promised low on-resistances. Each company coined trademarks to refer to their special cell geometry and processing techniques. For example, International Rectifier developed the "HEXFET," Siemens introduced the "SIPMOS" transistor,

and Motorola preferred the name "TMOS" for its line of Vertical DMOS transistors. Even though some of the cell shapes were quite different, i.e., there were square and hexagonal cells and even long bar geometries, a cross section of each die revealed the same geometric patterns characteristic of all Vertical DMOS devices.

For a couple of years, the major manufacturers squabbled over which geometry provided the lowest on-resistance for a given die area. Somehow the cell geometry of each manufacturer was always quoted to be about 10% more efficient than all others. What was overlooked in these comparisons is the relative insignificance of squares versus hexagonal cells or other configurations and the great importance of optimizing the cell spacing, the dimensions of the various elements that constitute the cell itself, and wafer processing techniques.

1984 proved to be the year in which advances in power MOSFET technology have been so significant and have occurred so rapidly that even those closest to the developments have been surprised. Early in the year Motorola introduced their second generation devices, calling them "TMOS II." These devices offered on-resistances up to 30% lower than those of first generation MOSFETs of similar die size. Low voltage devices were the beneficiaries of most of the improvements. Adjustments to improve cell spacing, cell size, and in some cases cell geometry, were the features that distinguished TMOS II from TMOS I.

The final salvo of 1984 was fired in the fall when Motorola introduced the TMOS III line. Again a product introduction swept away preconceived notions of the limitations of power MOSFETs by making available devices with the lowest per unit area on-resistance in the industry. In an extension of the TMOS II design philosophy, cell packing densities rose from about 600K to 1 M for TMOS III. Diffusion profiles were optimized as was the resistivity of the silicon wafers used to build the devices. The combination of the increased packing density and the "short channel process" netted devices with on-resistances of about 1/4 that of the original TMOS.

There is an industry-wide trend toward smaller, more efficient, and less costly power MOSFET die. This foreshadows the rapid extinction of all the original low voltage chip designs. Such pervasive change makes mandatory a familiarization with the benefits and limitations of the newest devices.

In the span of just a few months, the performance standards of power MOSFETs have been revised to the point that the difference between the old and new is almost difficult to appreciate. This raises the two questions, "How were such dramatic improvements possible?" and "Why are the improvements limited to low voltage devices?" Their answers can be found with the aid of Figure 9-10, which shows the components of $r_{DS(on)}$ within a low or high voltage cell. In high voltage devices the resistivity of the n-epi layer must be large to stand off a maximum drain-to-source rating of 400 V, for example. Based on the percentage of the total on-resistance that each component claims, the resistance of the n-epi is by far the most costly in terms of on-state efficiency. To significantly improve the conductivity of high voltage devices, therefore, the resistance of the drain, r_D , must be reduced. (This is exactly the thrust of the GEMFET technology.)

1-9




FIGURE 9-10 — THE COMPONENTS OF ON-RESISTANCE IN A HIGH- OR LOW-VOLTAGE MOSFET ARE CHANNEL RESISTANCE ($R_{CHANNEL}$), DRAIN RESISTANCE (R_{DRAIN}), JFET RESISTANCE (R_{JFET}), AND RESISTANCE OF THE ACCUMULATION REGION (R_{ACC}). LOWER ON-RESISTANCE VALUES ARE EASIER TO ACHIEVE IN LOW-VOLTAGE DEVICES, WHERE CHANNEL RESISTANCE MAKES UP ABOUT 70% OF THE TOTAL RESISTANCE IN A POWER-MOSFET CELL.

The lower maximum V_{DS} rating of low voltage devices allows using an n-epi with a much lower resistivity. Although there is no clear definition of what constitutes a "high" or "low" voltage device, at a maximum V_{DS} rating of about 200 volts, the significance of the drain resistance begins to dwindle and the importance of the channel resistance, the resistance of the accumulation region, and the JFET resistance begins to dominate. Especially for MOSFETs with voltage ratings less than 100 V, efforts directed at reducing these resistances pay big dividends.

These dramatic changes in the silicon area necessary to provide a given on-resistance are a bonanza for power MOSFET users. Designers now have the pleasant task of deciding how to use the device improvements. They may, for instance, choose to greatly minimize on-state losses by replacing first or second generation devices with second or third generation units that have the same die size. With the conductivity of a given chip size increasing nearly fourfold in some cases, designers can drastically reduce heat-sinking requirements and greatly improve system efficiency.

The second option open to the designer is to select replacements on the basis of their on-resistance or current ratings. This entails using a device with a much smaller die. Since much of the cost of a power transistor is associated with processing of silicon wafers, the use of smaller chips means lower component cost.

Comparison of On-Resistance

In 1986, TMOS IV was introduced with a series of products called E-FETs. This product had all the advantages of TMOS III products but ruggedness was added.

Much has already been said about greater conductivity per unit area of silicon being the strength of the newest generation of power MOSFETs. But an appreciation of just how far device designers have furthered their art in this respect comes only after a review of some of the $r_{DS(on)}$ versus die size data.

One very enlightening illustration (Figure 9-11) allows easy comparison of the typical on-resistance associated with a TMOS I, II, III and IV chip. The original TMOS MTP15N05 requires 150 x 150 mil² of silicon to yield a typical 135 m Ω on-resistance. With TMOS II technology, on-resistances are pushed down to 125 m Ω , with only 115 x 115 mil², about a 40% savings in silicon. Even with a 60% reduction in the original TMOS die area, TMOS III technology makes possible the added bonus of a 30% drop in $r_{DS(on)}$.

Almost as impressive as the performance gains is the rapid pace at which these changes are occurring. At the beginning of 1984, few realized that such dramatic improvements were possible, and virtually no one predicted the introduction of radically superior devices. Since each new generation delivered much greater perfor-




FIGURE 9-11 — FOR A GIVEN DIE SIZE, ON-RESISTANCE HAS FALLEN DRAMATICALLY DURING 1984

mance, the year was marked with the need for an almost continuous re-evaluation of the utility of low voltage power MOSFETs.

A second way to demonstrate the greater efficiency of the latest chip designs is to monitor case temperature rise in a typical application. This type of empirical evaluation is useful because it automatically includes the effect of practical considerations such as the influence that T_J has on $r_{DS(on)}$ (Figure 9-12). Since the intent of this exercise is to compare on-state losses in a typical application, a good test vehicle is a resistive load switched at a relatively low frequency (4 kHz). Table 1 lists die size information, typical $r_{DS(on)}$ values at 25°C, and steady state temperature readings during the 10 A, 14% duty cycle load test. The purpose of the table is not only to show that the case temperature rise predictably tracks the on-resistance data, but also to illustrate that even though the TMOS III die is much smaller, its power consumption is very moderate compared to the other devices. Advances of that proportion are normally restricted to the discovery of entirely new technologies and are not usually associated with improvements in existing techniques.




FIGURE 9-12 — THIRD GENERATION MOSFETs ALSO HAVE LOWER ON-RESISTANCE AT ELEVATED JUNCTION TEMPERATURES

TABLE 1 — ON-RESISTANCE COMPARISON OF FIRST, SECOND AND THIRD GENERATION MOSFETs

	TMOS I MTP15N06	TMOS II MTP15N06	TMOS III MTP14N06A
Die Area (kmil ²)	22.5	12.5	9.2
Typical $r_{DS(on)}$ @ 10 A, $T_J = 25^\circ\text{C}$	135 MΩ	125 MΩ	85 MΩ
Case Temperature During 10 A Test	74°C	71°C	66°C
Normalized $r_{DS(on)}$ Die Area = 22.5 kmil ²	1.0	0.54	0.26

The last row of Table 1 offers another means of comparing device technologies. Those entries show the on-resistance of each device with all die sizes normalized to

that of the TMOS I chip. Note that the third generation on-resistance is less than one third that of the first generation devices.

A final comparison involving one of the TMOS III devices and its bipolar namesake underscores the newly found strength of the low voltage MOSFET. The very popular MJE3055T (a 10 A, 60 V, 100 x 100 mil² bipolar) and the MTP3055A (a 12 A, 60 V, 96 x 96 mil² MOSFET) are the representatives of their respective technologies. (The MTP3055A is a one time deviation from Motorola's standard identification procedures. All other TMOS III units follow the standard numbering system but include an "A" suffix, e.g., MTP16N05A is a 16 A, 50 V device.) The first difference, one that may be surprising to some, is the lower on-voltage specification of the MOSFET. At a load current of 10 A, the MOSFET's maximum on-voltage rating is 1.5 V, and at a T_J of 125°C, the specification is 2.3 V. In comparison, the collector-emitter saturation voltage rating of the MJE3055T is 3 V, which is specified with a base drive of 3.3 A.

The other advantages of the MOSFET are numerous and familiar to most. They are greater speed, more extensive forward biased and switching safe operating areas, simpler and much more efficient drive, higher pulsed current rating, and greater ease of paralleling.

Several other parameters of power MOSFETs vary from generation to generation. Most notable are lower overall capacitance and junction-to-case thermal impedance. Because a change in either can alter circuit operation, performance comparisons between MOSFETs of different generations should address the effect of both these characteristics on design practices.

An added bonus; faster switching

Switching speeds, gate-charge requirements, and input capacitance — all closely related parameters — are improving. Although the switching-speed comparison is not quite as straightforward as the on-resistance comparison, the end result is good news for those concerned about switching losses and gate-drive efficiencies. For example, the switching speed of the MTP14N05A, a TMOS III device, is about 35% faster than that of the TMOS I version of the MTP15N05.

Changes in device design actually increase parasitic capacitance per unit of silicon area — about 35% for the same die size from TMOS I to TMOS III. However, because input capacitance (C_{ISS}) is directly proportional to die size, die-size reductions of as much as 75% more than offset the effect of the greater parasitic capacitance per unit of area. Clearly then, the capacitance, switching speeds, and gate charge for a given current rating are much improved. Of the three parameters, the gate-charge requirements tend to be the spec that most clearly defines the device's switching speed, for it is independent of gate-drive impedance.

It's difficult to predict switching speeds using values of input capacitance (specified at a V_{DS} of 25 V) or curves that relate capacitance to V_{DS} or V_{GD} . The results could also be wrong. The simplest and most accurate way to compare potential switching speeds is to use gate-charge waveforms. If the gate drive is a constant-current source, you can use the expression $Q = It$ to relate charge to switching time.

Figure 9-13 shows the gate charge waveforms of the MTP14N06A and the similarly rated TMOS I and II MTP15N06. Properly interpreted, the curves contain much information regarding potential switching speeds and input capacitances. The curves can be divided into three regions, each of which corresponds to a specific interval of the turn-on transition. The first interval consists of the initial ramp of the gate-to-source voltage. During this period the input capacitance is charging, but there are no significant changes in the drain current or drain-to-source voltage. Since I_G is constant in gate charge test circuits, the slope of the curve is inversely proportional to C_{ISS} ($i = C dv/dt$). Note that the slope of the TMOS III curve in this region is the steepest, indicating relative ease of charging and lowest input capacitance.




FIGURE 9-13 — GATE CHARGE REQUIREMENTS OF THE TMOS III MTP14N06A (a) AND THE TMOS II MTP15N06 (b) ARE MUCH IMPROVED OVER THAT OF THE TMOS I VERSION OF THE MTP15N06 (c)

During the second interval, the one in which the rise of the V_{GS} waveform falters and is stalled at a plateau, the drain voltage falls from the supply voltage to $V_{DS(on)}$. Such a large change in V_{DS} brings a large swing in V_{GD} and requires substantial charging of C_{RSS} (or C_{gd} , the Miller capacitance). Therefore, the amount of time spent,




FIGURE 9-14a — GATE VOLTAGE RISE AND DRAIN-TO-SOURCE VOLTAGE FALL DURING TURN-ON.

or the amount of charge required, when moving through this region depends on the magnitudes of C_{RSS} and the supply voltage. Here again, the TMOS III device delivers the best performance, needing only about 7 nC of gate charge compared to 8 and 11 nC for the TMOS II and I units.

Although switching is completed in Region 2, C_{ISS} continues charging until the gate-to-source voltage reaches the desired $V_{GS(on)}$. As in the first region, the slope of the waveform in this third region indicates the size of the input capacitance. Interestingly, all waveforms are now rising more gradually than they did in the first region. The magnitude of C_{ISS} , which is a function of the gate-to-drain voltage, is much higher now that the device is in the on-state, V_{DS} is relatively low and V_{GD} is positive.

Since the concept of required gate charge is based on a constant current gate drive, it applies directly to only those few gate drive topologies that can be modeled as constant current sources. Nevertheless, gate charge information does allow easy prediction of relative switching speeds, regardless of the type of gate drive.

As an example, consider driving a power MOSFET directly from a standard CMOS logic gate. The CMOS-MOSFET combination is especially important due to its simplicity and reduced parts cost. Based on the gate charge data in Figure 9-13, the drain voltage fall time of the MTP14N06A should be about 60% of that of the MTP15N06 — its TMOS I counterpart. That is indeed the case as shown in the turn-on and turn-off waveforms in Figures 9-14 a and b. The marked difference in transition times is directly attributable to the variation in gate charge requirements. The fact that TMOS III devices switch almost twice as fast as earlier units makes the use of a standard CMOS gate as a MOSFET driver more feasible.

This near doubling of switching speeds renews the possibility of using a standard CMOS gate as a MOSFET driver. Of course, although direct drive approaches are enticing, their associated switching losses limit operating frequency. A couple of assumptions and some recommendations from CMOS applications engineers allow a rough calculation of the operating frequency limits.




FIGURE 9-14b — GATE VOLTAGE FALL AND DRAIN CURRENT FALL DURING TURN-OFF.

FIGURE 9-14 — IN A COMPARISON OF FIRST AND THIRD GENERATION MOSFETS OF SIMILAR CURRENT RATINGS, TMOS III OUTCLASSES ITS PREDECESSOR BY SWITCHING NEARLY TWICE AS FAST WHEN DRIVEN BY A SINGLE CMOS GATE. IN THIS CASE A 1.5 kΩ SERIES GATE RESISTOR HOLDS PEAK GATE CHARGING CURRENT TO LESS THAN 10 mA.




FIGURE 9-15a — GATE VOLTAGE RISE AND DRAIN-TO-SOURCE VOLTAGE FALL DURING TURN-ON.




FIGURE 9-15b — GATE VOLTAGE FALL AND DRAIN CURRENT FALL DURING TURN-OFF.

FIGURE 9-15 — THE NEWEST MOSFETS, BECAUSE OF THEIR REDUCED GATE CHARGE REQUIREMENTS, CAN OPERATE AT HIGHER FREQUENCIES WHEN GATE DRIVE CURRENT IS LIMITED. HERE THREE PARALLELED CMOS INVERTERS ARE DRIVING THE MOSFET GATE THROUGH A SERIES RESISTANCE OF 100 Ω . EVEN AT FREQUENCIES APPROACHING 20 KHz, TOTAL TMOS III SWITCHING TIME IS ONLY 1% OF THE ENTIRE PERIOD.

To a large extent, switching speeds are strongly dependent on how hard one is willing to push the capabilities of the CMOS gate. The recommended maximum continuous output current is 10 mA per pin. Since these devices are not designed to drive highly capacitive loads such as a MOSFET gate, their pulsed current ratings are not specified.

Rigid adherence to the continuous specification results in the switching speeds shown in Figure 9-14. In this case, the TMOS I and TMOS III devices are driven from a single inverter of an MC14572, a hex gate IC. A 1.5 k series resistance between the output of the IC and the gate of the MOSFET limits peak charging and discharging to less than the 10 mA specification. Since the RMS value of the TMOS III gate current at 20 kHz is less than one milliampere, decreasing the magnitude of the series gate resistance is tempting.

Either paralleling CMOS gates, which must be from the same chip to guarantee good current sharing, or decreasing the value of the series gate resistance improves switching times. Figures 9-15 a and b illustrate the effect of both of these adjustments. With three inverters in parallel and a 100 Ω series resistance, transition times fall well below the 1 μ s. Peak gate current rises to 40 mA, or about 13 mA per gate. This brief excursion beyond the 10 mA specification is harmless because of its short duration (<300 ns).

Translating these current and voltage fall times and the associated switching losses into an upper limit of operating frequency is a subjective exercise. Many factors, including available heatsinking, current and voltage magnitudes, on-state losses and duty cycle, dictate the amount of acceptable switching losses.

One rule of thumb is to limit the sum of the turn-on and turn-off transition times to less than 1% of the period. Using this criterion, the TMOS I device driven from a single CMOS inverter is limited to 1.3 kHz and the TMOS III equivalent is bounded by 2.4 kHz. With the three gates in parallel, 9 and 17 kHz are the upper limits.

Although faster switching and lower gate charge are normally desirable traits, they can be a mixed blessing. Since switching speeds may be almost twice as fast, the possibility of excessive voltage transients must be reconsidered. The design of all power MOSFET circuits should include rigorous monitoring of the drain-to-source voltage to preclude the possibility of excessive voltage transients during the turn-off transition. With the faster TMOS III devices this concern becomes more critical. Speeding the response time of the overvoltage protection circuitry may be needed if the device is switched more rapidly. When greater speeds are unnecessary, a higher gate drive impedance in the form of a resistance in series with the gate slows the switching transitions and simplifies the design of overvoltage protection circuitry.




FIGURE 9-15c — THREE STANDARD CMOS INVERTERS OF AN MC14572 DRIVING A MOSFET GATE WITHOUT THE AID OF A BUFFER STAGE.

Thermal considerations are important

It's also important that you understand the thermal implications of the smaller die sizes of third-generation MOSFETs. A lower $r_{DS(on)}$ value per unit area increases the power-handling capability of a given die size, but the ability to dissipate power is still tied to the thermal resistance of the device. The newer, smaller devices — sometimes less than a third the size of their predecessors — have less area in contact with their cases, which increases their thermal resistance and decreases the power they can dissipate. It's therefore not a good idea to select replacements for first-generation MOSFETs solely on the basis of on-resistance and drain-to-source breakdown voltage.

Because junction temperatures directly affect long-term reliability, the T_J value is an important indicator of a transistor's exposure to stress. Where junction temperature is such a major concern, the junction-to-case thermal impedance also becomes critical. In fact, when it comes to minimizing junction temperature, the magnitude of the thermal impedance is almost as important as the value of on-resistance. The following example shows why.

Assume that Device A is a first generation MOSFET that is being replaced with Device B, a third generation unit. With the RMS value of the drain current held constant in each instance, a requirement of Device B is that its operating junction temperature must be less than or equal to that of Device A.

$$\text{If } T_{J1} = T_{J2}$$

$$\begin{aligned} \text{then } P_{D1}(R_{\theta JC1} + R_{\theta CA}) &= P_{D2}(R_{\theta JC2} + R_{\theta CA}) \\ \text{or } I_{RMS}^2 r_{DS(on)1}(R_{\theta JC1} + R_{\theta CA}) &= \\ I_{RMS}^2 r_{DS(on)2}(R_{\theta JC2} + R_{\theta CA}) \end{aligned}$$

If, for a moment, $R_{\theta CA}$ is assumed to be zero, the equation simplifies to:

$$(r_{DS(on)} \times R_{\theta JC})_1 = (r_{DS(on)} \times R_{\theta JC})_2$$

This equation states that if the case temperatures are held constant, which is assured when $R_{\theta CA} = 0$ (infinite heat sink); then equating the product of the thermal resistance and the on-resistance guarantees that the junction temperatures will be the same. Therefore, this product, referred to as the "resistance product," is a useful tool for comparing devices from different technologies or manufacturers.

The best way to elaborate on the concept of the resistance product is with a numerical example. Table 2 contains the ratings of Motorola's IRF531 and the MTP14N06A. On the basis of their similar resistance products, they might be considered to be direct replacements.

TABLE 2 — CHARACTERISTICS OF DEVICES WITH SIMILAR RESISTANCE PRODUCT RATINGS

	Device A	Device B
Device Type	IRF531	MTP14N06A
Technology	TMOS I	TMOS III
$r_{DS(on)}$	0.18 Ω	0.10 Ω
$R_{\theta JC}$	1.67°C/W	3.12°C/W
$P_{D(max)}$	75 W	40 W
Resistance Product	0.30°C/A ²	0.31°C/A ²

$$\text{Let } I_{RMS} = 10 \text{ A and } R_{\theta CA} = 3^\circ\text{C/W}$$

$$\begin{aligned} \text{Then } P_{D1} &= (100 \text{ A}^2 \times 0.18 \Omega) & P_{D2} &= (100 \text{ A}^2 \times 0.10 \Omega) \\ &= 18 \text{ W} & &= 10 \text{ W} \end{aligned}$$

$$\begin{aligned} \Delta T_{JC1} &= \frac{P_{D1} R_{\theta JC1}}{18 \text{ W} \times 1.67^\circ\text{C/W}} & \Delta T_{JC2} &= \frac{P_{D2} R_{\theta JC2}}{10 \text{ W} \times 3.12^\circ\text{C/W}} \\ &= 30^\circ\text{C} & &= 31^\circ\text{C} \end{aligned}$$

As expected, the junction to case temperature rise in each instance is nearly the same because the resistance products are so closely matched. But here the similarity ends due to the greater efficiency of the smaller chip. Depending on the magnitude of the case to ambient thermal resistance, the case to ambient temperature differential, T_{CA} , might vary considerably. When $R_{\theta CA} = 3.0^\circ\text{C/W}$, then

$$\begin{aligned} \Delta T_{CA1} &= 3.0^\circ\text{C/W} \times 18 \text{ W} & \Delta T_{CA2} &= 3.0^\circ\text{C/W} \times 10 \text{ W} \\ &= 54^\circ\text{C} & &= 30^\circ\text{C} \end{aligned}$$

$$\text{For } T_A = 25^\circ\text{C,}$$

$$\begin{aligned} T_{J1} &= \Delta T_{JC1} + \Delta T_{CA1} + T_A & T_{J2} &= \Delta T_{JC2} + \Delta T_{CA2} + T_A \\ &= 30 + 54 + 25^\circ\text{C} & &= 31 + 30 + 25^\circ\text{C} \\ &= 109^\circ\text{C} & &= 86^\circ\text{C} \end{aligned}$$

As the numbers illustrate, a constant resistance product does not always guarantee identical junction temperatures — it only forces the same ΔT_{JC} . In fact, if the case to ambient thermal resistance is high, junction temperatures may be quite different. However, the product can still be used as a comfort factor when designing in the newer power MOSFET generations. If the resistance product is held constant, the on-resistance of the more efficient device must be lower even though its junction to case thermal impedance is higher. Therefore, the newer device will dissipate less power for a given load current by virtue of its lower on-resistance. The lower power dissipation then results in a smaller case to ambient temperature differential and a lower junction temperature.

The preceding analysis ignores how T_J affects on-resistance, a very important consideration. The interdependence of the magnitude of $r_{DS(on)}$, T_J and power dissipation makes the resistance product an inexact tool. Also, the concept of the resistance product is based on the steady state thermal resistance and is, therefore, not appropriate for transient analysis. In spite of these inadequacies, the concept is useful for first order approximations, and it does illuminate some of the considerations that must be thought through to safely utilize the advantages of the new technology. For a more detailed thermal analysis, Motorola's AN569, "Transient Thermal Resistance — General Data and Its Use" is an excellent guide.

Fortunately for the designer, die size, steady state and transient thermal impedance, on-resistance, maximum allowable junction temperature and package limitations are all factored in when a device's maximum pulsed and continuous current ratings are assigned. Consequently, the MTP16N05A (which is a 16 A, 50 V device of the TMOS III vintage) is almost always a drop in replacement for any other 16 A, 50 V power MOSFET. The lower maximum on-resistance specification compensates for the smaller die and increased junction-to-case thermal impedance. Linear applications are an exception to this rule since the main concern in those circuits is power dissipation capability. Die area and thermal impedance must remain unchanged in those cases since improvements in on-resistance often do not reduce power dissipation.

Expanding Range of Applications

Already the expansion of the MOSFET into the power transistor market is outpacing the predictions of many. But the steady expansion is likely to turn into an explosion when the potential of the latest MOSFETs are fully appreciated. The new efficiency and economy of the low voltage MOSFETs foreshadows their dominance of that section of the power transistor market.

The automotive industry is among those likely to welcome a means of cost effectively controlling large continuous and pulsed currents. Specific applications involve the control of the many small motors found under the dash and hood and in the doors, the replacement of mechanical relays, and the switching of many lamps and solenoids. Interestingly, automakers often have little use for the MOSFET's most proclaimed attribute, its tremendous switching speed. Instead, they are impressed by its low on-voltages, extensive SOA, and modest gate drive requirements.

The use of MOSFETs for synchronous rectification is an example of an application that deserves reconsideration. Previously, MOSFETs had trouble competing with Schottky diodes, for example, because the MOSFET required much more silicon area to deliver the same performance. With the precipitous drop in per unit area on-resistance, the MOSFET is now much more competitive (Figure 9-16).

Several other applications come to mind, for example, solid state relays, hammer drivers for printers, telecommunications equipment, and output stages for programmable controllers. But the application primed for the introduction of such a switch is the brushless DC motor controller. As the cost of the semiconductor control circuitry continues to fall, the benefits of the electronically commutated motor — high efficiencies, linear speed/torque characteristics, long service life, the potential for speed control, etc. — will become more affordable.

Figure 9-17 illustrates one such control circuit. The design is tailored for a blower motor, so it is limited to single speed, unidirectional operation. After processing the signals from the three Hall effect sensors, the MC14028B (a binary to decimal decoder) and the six OR gates provide the proper logic sequence to control the output transistors. The relatively low commutation frequency is strictly a function of the motor speed, because the Hall effect sensors ultimately determine the firing sequence.

For simplicity, a P-channel MOSFET, an MTP5P20, was used as the power switch in the upper legs of the bridge. With a few drive circuit modifications, a PNP bipolar or even an NPN Darlington could also fill that socket. The most qualified candidate to serve as the low side switch is one of the third generation MOSFETs, again a 96 x 96 mil² chip. This device has a drain-to-source voltage rating of 200 V and a typical $r_{DS(on)}$ of only 0.3 Ω . A continuous motor load current of about 2 A causes negligible power dissipation in this device.

In the open loop system shown in Figure 9-17, motor speed is unregulated and is a function of the motor characteristics, the type of load and the magnitude of the DC supply voltage. Changing the supply voltage or using pulse width modulation allows regulation of motor speed. In this case, the best place for a speed control network is between the OR gates and the hex buffer.

There are three ways to control the effective motor voltage with pulse width modulation. The designer may PWM only the bottom three transistors, or only the top devices. The third option, pulse width modulation of both the upper and lower devices, also controls motor speed. The simplest approach is to pulse width modulate MOSFETs in the lower legs of the bridge. In that position, the MOSFET shows off several of its most advantageous attributes. It is fast, cost effective, efficient and very easy to drive.





FIGURE 9-16 — USING POWER MOSFETs AS "SYNCHRONOUS RECTIFIERS" IN THE OUTPUT STAGE OF A SMPS CAN REDUCE RECTIFICATION LOSSES. WHEREAS MOSFETs ONCE REQUIRED TOO MUCH SILICON TO RIVAL THE SCHOTTKY DIODE NORMALLY USED, THE NEWEST MOSFETs ARE MUCH MORE COMPETITIVE.



NOTE:
 Switch circuits 2 and 3 are the same as switch circuit 1.
 Switch circuits 5 and 6 are the same as switch circuit 4.

Timing Waveforms
 of Logic Circuitry




FIGURE 9-17 — TO SIMPLIFY THE DESIGN OF THIS BLOWER-MOTOR CONTROL CIRCUIT, THE UPPER LEGS OF THE BRIDGE EMPLOY A P-CHANNEL MOSFET FOR THE POWER SWITCH

Pulse width modulation of only the lower devices also circumvents one other potential problem. Even in these third generation devices, the MOSFET's diode is still sensitive to high dv/dt 's (in the range of 1 volt per nanosecond) during its reverse recovery time. Use of a bipolar, in parallel with a discrete diode, is a tidy solution. The discrete

diode doesn't mind the commutation stresses imposed by the fast switching MOSFETs. Also, rapid turn-on of the bipolars is unnecessary because their switching frequency, which is tied to the motor speed, is much lower. Therefore, the MOSFET's intrinsic diode need not endure the rigors of very high dv/dt .

Even Greater Expectations

Although recent performance improvements have been startling, they are only one point on a continuum of advances. Soon TMOS III will be superseded by an even more efficient version of the third generation product. The logical extension of certain changes in design philosophy from TMOS I to III suggest that even lower on-resistances are within reach. Photolithographic tools and techniques will also continue to improve, allowing yet finer cell geometries and even greater packing densities.

Another forthcoming change is the introduction of new packaging to complement the greater current handling capability of the newest devices. Even now, moderately sized 50 and 60 V chips can cause excessive I^2R losses and high temperatures in the leads of the popular TO-220, TO-3 and TO-218 packages. Since the problems with

the present packaging are associated with undesirable lead resistance and not insufficient power dissipation ratings, the solution entails enlarging the leads of the popular package types.

At the other end of the spectrum, smaller packaging will become more important. The trend toward surface mount technology and the development of small MOSFET die with low on-resistance meld together quite conveniently. The new chips are so efficient that packages such as the D-pack will have unconventionally high current capabilities for surface mount devices. In the surface mountable D-pack the 96 x 96 mil² TMOS III die can easily conduct 2.5 A of continuous drain current with less than one watt of power dissipation. Drain currents can reach at least 10 A under pulsed conditions.

The GEMFET — A New Option for Power Control

The world of power switching is constantly searching for the ideal switch. Such a switch would have infinite resistance in the off-state, zero resistance in the on-state, instantaneous switching times, and require zero input power to operate. In a real switching application, one must choose the device that most closely approximates the ideal switch for that particular application. The choice involves considerations such as voltage, current, switching frequency, drive circuitry, inductive loads, temperature effects, etc. Every switching device has its strong points and weak points and the designer is always forced to make trade-offs to find the best switch for a given situation.

For a solid state switch, the three characteristics that are most desirable are fast switching speeds, simple drive requirements and low on-state losses. In low voltage applications, the new generations of power MOSFETs have very low on-resistance and closely model the ideal switch. But in high voltage devices, comparatively high on-resistance still limits the MOSFETs efficiency. Furthermore, future advances in decreasing $r_{DS(on)}$ will become more difficult as on-resistances fall closer to the theoretical minimum, which is determined by the optimum cell geometry and the resistivity of the N-epi layer. Therefore, subsequent large reductions in $r_{DS(on)}$ of high voltage MOSFETs will require new technologies.

The GEMFET (Gain Enhanced MOSFET), also called an insulated gate bipolar transistor (IGBT), is the result of one such technological advance. It is a relatively new high voltage power semiconductor device with a combination of characteristics previously unavailable to the designer of power circuitry. Closely related to the power MOSFET in structure, this new device has forward voltage drop comparable to bipolars while maintaining the high input impedance and fast turn-on associated with the isolated gate of the MOSFET. Although turn-on speeds are very fast, current fall times of approximately 4.0 μ s are quite slow, and may restrict the use of at least the first generation of these devices to lower frequency applications.

At switching frequencies below about 10 kHz, however, the GEMFET is an attractive alternative to the more tra-

ditional bipolars, power MOSFETs and thyristors. Compared to a standard thyristor, the GEMFET is faster and has a higher input impedance, better dv/dt immunity and, above all, gate turn-off capability. While some thyristors, e.g. GTOs, can be turned off at the gate, this requires substantial reverse gate-drive current, whereas, turning off the GEMFET requires only that the gate capacitance be discharged. On the other hand, thyristors generally have a slightly lower forward drop and a higher surge current rating than a comparable GEMFET.

In a comparison of drive requirements, the GEMFET clearly outperforms bipolar transistors. In a 10 A application, for instance, the bipolar requires 2.0 A of base drive (assuming a beta of 5.0) while the GEMFET requires only nanoamperes of gate current to remain in the "on" state. Without the large base-drive current required by the bipolar, the GEMFET gate-drive circuit can be much simpler and more efficient. Darlingtons also simplify drive requirements, but on-voltage is compromised in doing so.

Sometimes MOSFETs are used in low frequency applications because of their simple gate-drive requirements. In many low frequency, high voltage circuits, replacement of the MOSFET with a GEMFET improves efficiency or reduces the cost of the switch. Because their structures and gate-drive considerations are so similar, the change usually entails no significant circuit modifications. Substitution of a GEMFET with approximately the same die area dramatically improves on-state efficiency and current ratings.

If cost is a major concern, another option is to replace the power MOSFET with a GEMFET that has a smaller die area. The result can be a device with a similar current rating and comparable on-state losses. Except at higher frequencies, the cost/performance tradeoffs are substantially in favor of the GEMFET.

The GEMFET is suitable for high current, high voltage, low frequency applications because of its low forward drop and relatively long turn-off time. Appropriate applications for the GEMFET include motor drive circuits, automotive switches, programmable controllers, robotics, home appliances, machine tools, etc.

Device Structure

The GEMFET is very similar to the double-diffused power MOSFET. Simply by varying starting materials and by altering certain process steps, a GEMFET may be produced from a power MOSFET mask set. Figure 9-18 illustrates that the two structures are identical except for the P⁺ layer adjacent to the drain metalization. Additional current carriers in the form of holes are injected from the P⁺ substrate into the normally high resistivity N-epi layer and markedly reduce the on-voltage. The resulting four layer structure (P-N-P-N) allows current densities much greater than those attainable in power MOSFETs and comparable to those of bipolars.

Like the power MOSFET, the gate of the GEMFET is electrically isolated from the rest of the chip by a thin layer of SiO₂. Accordingly, the GEMFET is also a high input impedance device and exhibits the associated advantages of modest gate-drive requirements and excellent gate-drive efficiencies. The uniqueness of the GEMFET is that low on-voltages as well as high input impedances are now available in high voltage power semiconductors.

The symbols and equivalent circuits of the GEMFET and MOSFET are shown in Figure 9-19. Because of its four layer structure, the GEMFET lacks the parasitic drain-source diode common to nearly all power MOSFETs.

Device Characteristics

Output Characteristics

In the forward conduction mode, the GEMFET closely resembles a power MOSFET. The equivalent circuit is best modeled as shown in Figure 9-19 in which a low voltage, low r_{DS(on)}, N-Channel MOSFET is driving a PNP transistor in a compound configuration. The PNP device not only helps lower the effective r_{DS(on)}, but also enhances the device gain (transconductance) at high drain currents. Except at excessive drain currents or junction temperatures, the NPN device is considered to be a parasitic and does not influence circuit operation.

The output characteristics of a popular power MOSFET (MTP4N50) and a GEMFET (MGP20N50) of identical die dimensions and similar breakdown voltages are shown in Figures 9-20a and 9-20b. The two major differences between the curves are:




FIGURE 9-18a — CROSS SECTION OF TMOS CELL




FIGURE 9-18b — CROSS SECTION OF GEMFET CELL

- 1 — The GEMFET has a much lower on-resistance at currents greater than 2.0 A.
- 2 — Before the GEMFET can conduct current, the P-N junction formed by the P⁺ substrate and the N-epi layer must be forward biased. Consequently, the GEMFET curves are offset from the origin by a diode drop, similar to SCRs or Darlingtonts.

Figure 9-21 indicates that at 25°C the 20 A, 500 V MGP20N50 gives no hint of a propensity to latch at currents up to 62 A, which is much larger than the pulsed current rating of the MOSFET.




FIGURE 9-19 — MOSFET AND GEMFET SYMBOLS AND EQUIVALENT CIRCUITS

Switching Speeds

Presently, the feature that limits the GEMFET from serving a very wide range of applications is its relatively slow turn-off speed. While turn-on is fairly rapid, current fall times at turn-off can exceed 4.0 μs.




FIGURE 9-20a — OUTPUT CHARACTERISTICS OF POWER MOSFET (MTP4N50)




FIGURE 9-20b — OUTPUT CHARACTERISTICS OF GEMFET (MGP20N50)




FIGURE 9-21 — OUTPUT CHARACTERISTICS OF GEMFET AT HIGH DRAIN CURRENTS

The turn-off of the GEMFET is rather slow because many minority carriers are stored in the N-epi region. When the gate is initially brought below threshold, the N-epi contains a very large concentration of electrons, consequently, there will be significant electron injection into the P⁺ substrate and a corresponding hole current into N-epi.

As the electron concentration in the N-region decreases, the electron injection decreases, leaving the rest of the holes and electrons to recombine. The turn-off of the GEMFET should then have two phases: the injection phase where the drain current falls very quickly; and a recombination phase where the drain current decreases more slowly. Figure 9-22 shows the clamped inductive turn-off waveforms of the MGP20N50.

Although turn-off speeds are not impressive, this is the first generation of these devices and improvements in switching speeds can be expected. For GEMFETs, there is an $r_{CE(on)}$ — switching speed trade-off. Theoretically, turn-off times can be decreased without large increases in $r_{DS(on)}$ by controlling carrier lifetimes or by other proprietary methods.




FIGURE 9-22 — CLAMPED INDUCTIVE TURN-OFF OF GEMFET

Even though MOSFETs are championed for their simple gate-drive requirements, at high operating frequencies sizable peak gate currents must be supplied to ensure rapid switching. Since this first generation GEMFET is, by comparison, much slower, the gate drive-impedance can be fairly high without affecting turn-off speeds. In the circuit shown in Figure 9-23, R_G was varied from 0 to 1.0 k Ω , but the current fall time essentially remained constant at 3.75 μ s (Table 3).




FIGURE 9-23 — CIRCUIT TO TEST VARIATIONS IN CURRENT FALL TIMES WITH CHANGES IN GATE DRIVE IMPEDANCE

TABLE 3 — Effect of Series Gate Resistance on Turn-off Speeds

Series Gate Resistance	0 Ω	50 Ω	100 Ω	200 Ω	500 Ω	1000 Ω
Collector Voltage Rise Time	140 ns	140 ns	150 ns	180 ns	350 ns	810 ns
Collector Current Fall Time	3.75 μ s	3.75 μ s	3.75 μ s	3.75 μ s	3.75 μ s	3.75 μ s

Comparison of On-State Losses

The most pronounced advantage of the GEMFET over the power MOSFET is its lower on-resistance. The $V_{DS(on)}$ of a high voltage MOSFET is fairly large and rises with increasing junction temperature and drain current. Conversely, the $V_{CE(on)}$ of a GEMFET decreases with increasing T_J and is not greatly affected by I_C . Figure 9-24 compares the on-voltages of the two technologies at various drain currents and at a T_J of 25°C and 100°C. Since the MOSFET does not have the GEMFET's offset voltage in its output characteristics, at low currents the MOSFET on-voltage is slightly lower. However, as the illustration suggests, at high currents and temperatures the difference is dramatic. For comparison, a bipolar transistor was also included in Figure 9-24. Its on-voltage is




FIGURE 9-24 — ON-VOLTAGE versus DRAIN OR COLLECTOR CURRENT FOR A GEMFET, MOSFET AND BIPOLAR OF EQUIVALENT DIE SIZE

a function of the transistor's high current beta and the magnitude of the base current.

On-state efficiencies are not solely determined by on-voltages. Gate or base-drive currents are also contributing factors. Its high input impedance allows the GEMFET to rival the on-state efficiency of the bipolar transistor, even though its on-voltages are comparable to those of SCRs (one diode drop in addition to a bipolar saturation voltage). The bipolar device chosen for this comparison had a forced beta so low (about 5) at the desired collector current that the base current losses were important.

To illustrate the variation in the on-state efficiencies of each technology, a bipolar transistor, MOSFET and GEMFET were used as the switching element in an open loop PWM dc motor control circuit. The bipolar (MJE13007) was a 156 x 156 mil chip rated at 8.0 A, 400 volts. The 20 A, 500 volt GEMFET (MGM20N50) and the 4.0 A, 500 volt MOSFET (MTP4N50) had areas equivalent to a die size of 150 x 150 mil. To keep switching losses to a minimum, the frequency was held constant at about 90 Hz as the duty cycle was varied from 9% to 71%. Since




FIGURE 9-25 — ON-STATE EFFICIENCY COMPARISON — PULSE WIDTH MODULATION OF DC MOTOR

TABLE 4 — On-State Efficiency Testing: Pulse Width Modulation of DC Motor

	Pulse Width (ms)	Duty Cycle %	IC(max) or ID(max) (A)	Case Temp (°C)	Power Dissipation (W)	On Voltage (Volts)	VDS or VCE(pk) (Volts)	Relative Power Out (Speed)	Relative Power In
GEMFET (MTM20N50)	8.0	71	0.75	37.2	0.69	1.0	1.75	78	2.0
	6.0	54	1.0	37.4	0.70	1.1	2.0	77	2.0
	4.0	36	1.6	38.5	0.75	1.1	2.5	73	2.0
	2.0	18	2.75	39	0.79	1.5	4.0	64	2.0
	1.0	9.0	4.50	40.9	0.86	2.0	6.5	49	2.0
TMOS (MTP4N50)	8.0	71	0.75	38.6	0.76	1.0	1.75	78	2.0
	6.0	54	0.80	42.1	0.91	1.3	2.25	77	2.0
	4.0	36	1.25	49.4	1.22	2.0	3.25	70	2.0
	2.0	18	2.25	62	1.77	4.5	6.50	48	2.0
	1.0	9.0	3.50	77.4	2.44	7.5	11.00	18	2.0
BIPOLAR (MJE13007)	8.0	71	0.80	49.7	1.24	0.1	0.8	82	140
	6.0	54	1.1	45.7	1.06	0.2	1.0	81	104
	4.0	36	1.5	40.7	0.85	0.2	1.5	78	72
	2.0	18	2.75	34.8	0.59	0.3	3.0	70	36
	1.0	9.0	4.5	32.6	0.50	0.5	5.0	59	20

T = 11.2 ms TA = 21.2°C f ≈ 90 Hz VDD ≈ 14 V RθHS = 23°C/W

a motor is a nonlinear load and conditions such as motor speed and back EMF change with pulse width, the results of the comparison (Table 4 and Figure 9-25) should be carefully interpreted.

The "relative power out" referred to in Table 4 is simply a measurement proportional to the motor speed and is inversely related to the saturation voltage. If the on-voltage is high, the potential across the motor is diminished and the speed is decreased. The "relative power in," a measure of forward base (or gate) current, is useful for comparing the required base or gate power necessary to control a five ampere load.

The following generalizations can be drawn from Table 4 and Figure 9-25:

1. Even though its on-voltage is very low, the bipolar is not the most efficient device at high duty cycles. The power consumed by the device due to its large base current is great enough to be reflected in an increase in case temperature. Because of the bipolar's low beta, the case temperature and power dissipation closely track the relative power in.
2. The bipolar invariably results in the highest motor speed for a given pulse width because its saturation voltage is always lowest.
3. For the MOSFET, high on-resistance, especially at higher currents and temperatures, influences the performance. As the duty cycle decreases, the motor speed and back EMF also decline. With the lower back EMF, the effective motor voltage is higher, allowing higher currents. The increasing current and on-resistance combine to elevate the case temperature at low duty cycles.
4. The case temperature of the GEMFET remains almost unchanged as conditions vary. Unlike the bi-

polar, its input power is very small and does not significantly affect the power dissipation at high duty cycles. At lower duty cycles and higher currents, the GEMFET on-voltage is much lower than the MOSFET's. Again, the result is cooler case temperatures.

While the GEMFET looks quite respectable in this comparison, the peak current chosen influences the relative efficiencies. If the motor supply voltage had been increased to obtain larger peak currents, the comparison would have been even more in favor of the GEMFET. The MOSFET would have performed more poorly due to its $I_D \cdot r_{DS(on)}$ relationship, and the bipolar's base drive losses, due to forced betas' less than 5.0, would further reduce its efficiencies at large pulse widths.

Switching Losses

The present maximum operating frequency of the GEMFET is limited by its turn-off speed. Defining a specific upper limit could be misleading because the frequency limitation depends on heat sinking, drain current, drain supply voltage, gate-drive impedance, and drain-source flyback voltage. To set a benchmark for a specific set of conditions, the following test circuit and procedure was developed to compare the switching efficiencies of a GEMFET (MGP20N50), MOSFET (MTP4N50), and bipolar (MJE13007).

In the test procedure, the independent variable was switching frequency, which was varied by changing the timing capacitor C1 in the test circuit shown in Figure 9-26. By adjusting potentiometer R1 and by properly sizing the inductive load, the load current waveform was fixed to a 25% duty cycle and a peak of 5.0 A.




FIGURE 9-26 — CIRCUIT TO COMPARE SWITCHING EFFICIENCIES OF GEMFET, MOSFET AND BIPOLAR




FIGURE 9-27a — CLAMPED INDUCTIVE SWITCHING WAVEFORMS AT 7.0 kHz — GEMFET




FIGURE 9-27b — CLAMPED INDUCTIVE SWITCHING WAVEFORMS AT 7.0 kHz — MOSFET




FIGURE 9-27c — CLAMPED INDUCTIVE SWITCHING WAVEFORMS AT 7.0 kHz — BIPOLAR

For the MJE13007, the forced beta of 5.0 required a base current of 1.0 A. Turn-off of all three types of devices was initiated by clamping the base (or gate) to -5.0 volts. The oscillograms in Figure 9-27 show the drain (or collector) current and drain-source (or collector-emitter) voltage of each device at 7.0 kHz.

Again, the test results were quite predictable, and the case temperature versus frequency for this specific case is plotted in Figure 9-28. The efficiency of the heat sink, in this instance a 4½" x 4½" x 1/8" copper plate ($R_{\theta CA} = 5^{\circ}\text{C/W}$), markedly influences the temperature rise results. A larger or smaller heat sink would have decreased, or increased, the noted temperature differences. The testing was restricted to lower frequencies because above 40 kHz secondary effects began to influence and distort the comparison.

The GEMFET switching losses rose rapidly with frequency, illustrating its high-frequency limitations. By comparison, the bipolar's case temperature increased only slightly while the MOSFET proved its high frequency capability with virtually no case temperature rise.

Thermal Resistance, $R_{\theta JC}$

As expected, GEMFETs and power MOSFETs produced from the same mask set have very similar junction-to-case thermal resistances. $R_{\theta JC}$ of a power MOSFET can be determined by testing for variations in one of the following temperature sensitive parameters, or TSPs:

1. Drain-source diode on-voltage
2. Gate-source threshold voltage
3. Drain-source on-resistance




FIGURE 9-28 — COMPARISON OF CASE TEMPERATURE versus FREQUENCY FOR A GEMFET, MOSFET AND BIPOLAR

All previous thermal resistance testing of the TMOS power MOSFET was based on the temperature dependence of the on-voltage of its drain-source diode. For the MTP4N50, the results were typically about 0.79°C/W. Because the GEMFET has no parasitic diode, this method was inappropriate for the MGP20N50. Instead, $R_{\theta JC}$ of the GEMFET was determined by using a second circuit that detects variations in the gate-source threshold voltage due to changes in T_J . Before testing the GEMFET, correlation between the two test methods was obtained by comparing the results of testing the MOSFET in each circuit. By testing for variations in threshold voltage, the $R_{\theta JC}$ of the MTP4N50 and the MGP20N50 were both typically 0.67°C/W. This suggests that the two methods are in fairly close agreement and that the thermal resistances of a MOSFET and GEMFET of equal die area are essentially the same.

Safe Operating Areas

Important ratings of any solid state switching element are its Safe Operating Areas. For the GEMFET, these include its Forward Biased SOA, or FBSOA, and Reverse Biased SOA, or RBSOA. Since non-destructive fixtures were used to determine both of these SOA limitations, an entire curve could be drawn with each device tested. With this capability, device trends readily became apparent.

Figure 9-29 shows the dc FBSOA limits of an MTP5N40 and an MGP20N50. Even though the curves are quite similar, at either end there are significant differences. At




FIGURE 9-29 — COMPARISON OF FBSOA CURVES OF A 400 V MOSFET AND 550 V GEMFET OF EQUAL DIE AREA

high voltages and low currents, the GEMFET's curve begins to roll off somewhat like the curve of a bipolar that is approaching a second breakdown limitation. This is not surprising since the parasitic PNP bipolar is instrumental in sustaining its unique mode of current conduction.

At the low voltage, high current portion of the FBSOA curve, the effect of on-resistance is evidenced in two different ways. First, at very low voltages, on-resistance can limit the current. This is simply a manifestation of Ohm's Law and does not indicate a stress-related limit. As Figure 9-29 suggests, the wide difference in on-resistances between MOSFET and GEMFET is reflected in the on-resistance limit of their respective FBSOA curves. Second, a lower on-resistance also increases a device's peak-current rating by virtue of its more efficient current conduction. This limit is stress related and also is illustrated for both devices in Figure 9-29.

An RBSOA rating details the maximum drain-current and drain-source voltage stress allowable during clamped inductive turn-off. If a device undergoes second breakdown at some combination of V_{DS} and I_D that is within its pulsed power dissipation capability, an RBSOA derating curve is in order. In essence, an RBSOA derating indicates that a device may fail due to localized hotspotting even though its average junction temperature is within its $T_{J(max)}$ rating. Second breakdown of the MOSFET only occurs when its maximum junction temperature is exceeded. Therefore, operation of the MOSFET is only limited by its $T_{J(max)}$, I_{DM} and V_{DSS} ratings.

As for the GEMFET, special RBSOA considerations are necessary to ensure optimum reliability. Junction temperature and turn-off speed are especially noteworthy parameters since they can dramatically alter the GEMFET RBSOA capability. With all other conditions fixed, an increase in T_J can lessen the reverse-biased safe operating area if the drain current is high. At turnoff, lower gate-drive impedances are also more stressful, as explained below.

Figures 9-30 and 9-31 outline the operating limits of typical MGM20N50 (20 A, 500 V GEMFET in a TO-204 Package). The figures are typical of the devices used in this evaluation and do not represent a guaranteed RBSOA rating. A more thorough evaluation is being conducted to provide guaranteed curves for the data sheet. The gate-drive circuit used (Figure 9-32) allows adjustment of the gate-drive output impedance at turn-off simply by varying R_{GE} .

To generate each "fail" point, a resistor, collector current and temperature were selected, then the magnitude of the clamp voltage was increased until the device either dissipated the coil's energy in avalanche or entered second breakdown. If the test device experienced a rapid collapse of its collector-emitter voltage (which is charac-




FIGURE 9-30 — EFFECT OF GATE DRIVE IMPEDANCE AND CASE TEMPERATURE ON GEMFET RBSOA




FIGURE 9-31 — EFFECT OF GATE DRIVE IMPEDANCE AND CASE TEMPERATURE ON GEMFET RBSOA




FIGURE 9-32 — GEMFET RBSOA GATE DRIVE CIRCUIT

teristic of second breakdown), the non-destruct fixture rapidly (150 ns) removed energy from the DUT before its die suffered damage.

Interestingly, the failure mechanism is not simply power related, i.e., slower switching speeds and greater cross-over times tend to increase its RBSOA. This is clearly shown in the turn-off waveforms of Figures 9-33a and 9-33b. Even though the device enjoys lower switching losses with an R_{GE} of 51 Ω , its RBSOA is lessened. This phenomena may be due to a very rapid MOSFET turn-off that places a dv/dt stress on the PNP bipolar.

If the GEMFET is turned off more slowly, the MOSFET carries a greater portion of the load current and lessens the strain on the bipolar during this critical portion of the switching cycle.

The GEMFET is poised to alter the options available to power circuit designers. While its slow turn-off speeds limit its potential applications at this point, the GEMFET's low $r_{CE(on)}$ and high input impedance make it the technology of choice for many applications requiring low frequency switching.

An Application of the GEMFET

An ideal example of a GEMFET application would highlight its three strongest features. It would require a switch with high blocking voltage capability, a large current rating and simple drive requirements. The switching element in an automotive electronic ignition control system is one of many such applications in which the GEMFET deserves consideration as an alternative to the switches currently in use.

Presently, high voltage Darlington's are the most commonly used switch in automotive ignition systems. The advantage of using a GEMFET as its replacement is the elimination of the Darlington's base drive circuitry. Since the required switching frequency is below 1.0 kHz, the GEMFET's high input impedance and low drive requirements make it ideally suited to be driven directly from CMOS logic.

When the transistor — whether it be a Darlington, GEMFET, or Power MOSFET — turns on, the primary current ramps up to 3.0 to 7.0 A (6.0 A peak for this exercise). At turn-off, the inductive kick, or flyback voltage, is allowed to rise as high as practical to produce the very high transformer secondary voltages (20 kV) required to generate a spark. In the present systems that employ high voltage Darlington's, voltage is often clamped to about 400 V by a zener placed from collector to base. As soon as the collector-base voltage exceeds the nominal zener voltage, the zener supplies the base current to the Darlington, turning it on and thus clamping V_{CE} to V_Z . In this mode the zener carries only a small fraction of the load current and its power dissipation rating can be sized accordingly (a collector-emitter zener must carry the full peak primary current). On the other hand, the transistor is acting as its own voltage clamp and must dissipate the energy contained in the inductive kick.

When a GEMFET is used in place of a Darlington, the same clamping scheme can be used. If the zener is placed across the drain and gate terminals, any zener avalanche current soon charges the GEMFET's input capacitance and initiates turn-on. With this clamping method, the GEMFET experiences the same high power dissipation interval as the Darlington. One additional component is needed in the GEMFET version of the clamp. A diode in series with the zener is needed to block any current that would otherwise flow if the gate were more positive than the collector [high V_{GE} , low V_{CE}].

Since the GEMFET performed very well in this evaluation, the question arises as to the applicability of the power MOSFET in this same circuit. Again the comparison is of the MGM20N50 and the MTM4N50, which are a GEMFET and a MOSFET of identical die size. The first consideration is that a peak drain current of 6.0 A exceeds the MOSFET's 4.0 A continuous rating. This in itself is not a problem, but thermal limitations are possible at higher duty cycles and elevated case temperatures.




FIGURE 9-33a — CLAMPED INDUCTIVE TURN-OFF WAVEFORMS OF MGM20N50 — $R_{GE} = 51 \Omega$




FIGURE 9-33b — CLAMPED INDUCTIVE TURN-OFF WAVEFORMS OF MGM20N50 — $R_{GE} = 510 \Omega$




FIGURE 9-34 — AN AUTOMOTIVE ELECTRONIC IGNITION SYSTEM IS AN APPLICATION FOR WHICH THE GEMFET SHOWS GREAT PROMISE. THE SIMPLE GATE DRIVE CIRCUITRY (b) IS ONE OF THE MAJOR ADVANTAGES IN THIS SYSTEM. BECAUSE OF THE COLLECTOR-TO-GATE ZENER, CURRENT FALL TIME IS DICTATED BY THE AMOUNT OF ENERGY STORED IN THE INDUCTIVE KICK.

Although the greatest stress on the switch occurs during the clamping of the inductive kick and generation of the spark, that clamping interval does not necessarily contribute more to the average power dissipation than does the interval in which the switch is on and current ramps up in the primary. This is especially true of the power MOSFET due to its high $r_{DS(on)}$.

The difference between the on-resistance of the MOSFET and the GEMFET becomes evident during the monitoring of the case temperatures. Under the same conditions (using a Thermalloy heat sink #6016B), the GEMFET's T_C is 37°C, while the MOSFET's is 59°C, representing a 2.5 W difference in power dissipation.

A second problem, again related to the MOSFET's higher $r_{DS(on)}$, also complicates its use in an electronic ignition control system. Due to the limited battery potential, especially during engine startup in very cold weather, the $r_{DS(on)}$ of the switch must remain low so as not to limit the peak current in the primary of the ignition coil. Therefore, the 1.5 Ω maximum specification for the MTM4N50 is probably too high for this application. In this test the "battery" voltage must be increased by about 30% to achieve the same primary current that the GEMFET conducted.

In addition to its higher on-state efficiency, the GEMFET can also offer a cost advantage over the power MOSFET. A large portion of a power transistor's cost is associated with its die area. Since the GEMFET can operate at current densities at least five times that of a high voltage MOSFET, significant savings can result from using a GEMFET with a smaller die size.

Chapter 10: Relative Efficiencies of TMOS and Other Semiconductor Power Switches

The prime requisite of a power switch (semiconductor or mechanical) is to transfer the maximum power to the load. A comparison of the relative efficiencies of various power semiconductor switches will be demonstrated with three different switching loads: resistive, inductive and a dc motor.

There are four factors that contribute to the system losses: input or driving power losses due to the input current and/or voltage required to turn on the device; saturation or static losses when the device is ON (a product of the on-voltage and current); switching or dynamic losses that result from the transition times when the device is turned ON and OFF; and off losses due to the product of leakage current and the power supply voltage. Generally off losses are by far the least significant since modern semiconductors have low leakage currents and can be ignored in system loss calculations.

The variation of input power losses can be substantial for the various semiconductors. As an example, a high voltage switching transistor would have relatively low current gain and, consequently, requires relatively high input base current to turn it fully on whereas a MOSFET, with its extremely high static input impedance, would require very little input power to turn it on.

The output power losses are illustrated in Figure 10-1. It is apparent that the switching losses, depending on the switching frequency and transition times, can contribute a large share of the total system losses. Thus, for high frequency applications, where switching losses predominate, fast switching devices should be used. Conversely, for low switching frequency applications, low on or saturation losses are more important.

Power MOSFETs are recognized as being extremely fast switching devices, but are they more efficient than bipolars in all or many switching applications? The answer is — it depends. Efficiency is a measure of dissipation,

which, in switchmode circuits, consists primarily of switching losses, both turn-off and turn-on, and saturation losses. Since switching losses are a function of the switching frequency and saturation losses are relatively constant, a point is reached in the frequency spectrum where one loss predominates over the other. Thus, in low frequency applications, devices with low saturation or on-voltage would show lower losses as measured by the device case temperature, and at high frequencies, the fast switchers would run cooler. This applies to all types of semiconductors, be they power MOSFETs, Bipolars, Darlingtons, GTO (Gate Turn Off) SCR's or a GEMFET (Gain Enhanced MOSFET) (A standard SCR can also be used with commutating circuitry; however, it is not included in this evaluation due to the additional circuit requirements and associated costs.)

Temperature Testing High Voltage Devices TMOS versus Bipolar Switchmode I and III

A simple way of measuring the relative efficiencies of the DUTs, one that measures the total device losses, is by measuring the case temperature. This is accomplished by attaching a thermocouple to the mounting flange of a TO-204 (TO-3) package or tab of a plastic (TO-220) package. The first evaluation was to compare the switching efficiency of three high voltage switching transistors — the 2N6545, one of the first transistors characterized for switchmode applications, called Switchmode I, (SMI); the MJ16004, a state-of-the-art Switchmode III transistor (SMIII) designed for higher frequencies; and the power MOSFET MTM5N40. All these devices are of similar die size and have similar ratings (Table 1). All were tested with nearly identical loads and were driven by the same test circuit, except that the forward input current (I_{B1}) and input resistance were scaled for the particular DUT). Reverse current or turn-off current was derived from the same input clamp transistor switch and the magnitude of this current (I_{B2}) was dictated by the stored charge of the device under test (DUT).

Since the input drive for both turn-on and turn-off can be chosen to optimize the switching speed, the drives selected were those generally shown on the data sheet; i.e., forced gains of 5.0 and 7.0, respectively, for the 2N6545 and the MJ16004; off-bias voltages of -5.0 V and -2.0 V for the above; and a gate-drive of greater than 10 V for the MTM5N40.

Resistive loads were chosen for the temperature rise-versus-frequency test since the load current could be maintained at a constant 2.5 A as the frequency was varied. Recognizing that the "real world" load is usually inductive and that inductive turn-off switching losses are greater than turn-on due to the rectangular load line, a single frequency (75 kHz) inductive test was also run. Due to the different on-voltages and turn-off times for bipolar and MOSFET devices, the load inductances had to be slightly different to achieve the same peak collector (drain)




FIGURE 10-1 — NORMALIZED SWITCHING WAVEFORMS FOR A RESISTIVE LOAD

TABLE 1 — Specifications of DUTs

	SMI 2N6545	SMIII MJ16004	TMOS MTM5N40
Die Size (Area)	160x160 mil (25600 mil ²)	157x175 mil (24649 mil ²)	126x182 mil (22932 mil ²)
I _C , I _D	8.0 A	5.0 A	5.0 A
V _{CEO} , V _{DSS}	400 V	450 V	400 V
V _{CE(sat)} max, V _{DS(sat)} max	1.5 V @ 5.0 A	2.5 V @ 3.0 A	2.5 V @ 2.5 A, I _{DS(on)} max = 1.0 Ω
V _{CE(sat)} typ, V _{DS(sat)} typ	0.3 V	0.3 V	2.2 V @ 0.9 Ω
h _{FE} (min), g _{fs} (min)	7.0 @ 5.0 A	7.0 @ 5.0 A	2.0 mhos @ 2.5 A

currents for a normalized test. For the 75 kHz test, the peak ramp current of about 3.0 A peak was achieved with inductances of 32 μH and 27 μH respectively when V_{CC} and V_{DD} were +16 V.

The temperature rise test fixture (Figure 10-2) consists of a clocked, three-phase counter sequentially driving the three respective switching circuits; thus, each device un-

der test is driven at a 33% duty cycle. However, at high frequencies (low on times), DUTs with greater storage times will effectively be powered for longer duty cycles and therefore have greater saturation losses contributing to the device temperature rise. As an example, at 150 kHz (period of 6.7 μs) the 33% dc drive on-time of about 2.2 μs would result in about 48% power on-time with only 1.0 μs of storage time.

The clocks for this system, one for the resistive load case and the other for the inductive load, consist of two CMOS gate configured RC astable multivibrators. Switchable timing capacitors set the frequencies for the resistive load at 5.0, 25, 75 and 150 kHz respectively; the inductive load clock is set at a fixed frequency of 75 kHz. The output of these MV's clock the MC14002 Octal Counter Divider connected as a three-phase ring counter whose respective emitter-follower, positive-going outputs control the three virtually identical drivers.

Forward base current for the bipolar transistors is set by turning on the NPN transistors Q2 and Q7 and the following PNP transistors Q3 and Q8. To minimize storage time, Q3 and Q8 are fashioned as constant-current generators, supplying the base currents to the 2N6545




FIGURE 10-2 — TEMPERATURE RISE FIXTURE SWITCHMODE I, SWITCHMODE III, TMOS

($\beta_F = 5.0$, $I_{B1} = 600$ mA) and MJ16004 ($\beta_F = 7.0$, $I_{B1} = 430$ mA) for the inductive load current of 3.0 A peak. Forward gate voltage for the power MOSFET is generated by turning on PNP transistor Q13 (Baker clamped to minimize t_d) and thereby applying nearly the full 15 V rail voltage to the gate. The 15 ohm current limiting resistor provides the low source impedance for quickly charging (and thus switching) the MOSFET input capacitance C_{ISS} .

Reverse bias voltage $V_{BE(off)}$ or $V_{GS(off)}$ for rapidly turning off the DUTs, are derived by differentiating the input pulse with the resistor-capacitor networks in the base circuits of Q4, Q9 and Q14. The resulting negative going pulses, which are coincident with the trailing edge of the input pulse, then turns on the following respective PNP transistors Q4, Q8 and Q13 for about 3.0 μ s. These transistors then turn on NPN transistors Q5, Q10 and Q15 whose emitters are referenced to a negative power supply; thus, the reverse bias voltages and resulting reverse bias currents (I_{B2} for bipolars) are applied to the DUT for the 3.0 μ s immediately following the turn-on pulse. This reverse bias voltage can then be varied to determine its effect on switching speeds, power dissipation and case temperature rise. For the following described temperature tests the bias voltages were set for -2.0 V and -5.0 V respectively, the presumed optimum values that are listed

in the respective data sheets.

The resistive loads, being somewhat inductive wire-wound resistors, have turn-on switching current rise times limited by the L/R time constant (Figure 10-3) and thus independent of input drive. However, the turn-off voltage and current switching times are affected by off-bias (Figure 10-4); thus at optimum bias voltage, the switching losses and therefore case temperature can be minimized. This is quite evident in the curves of Figure 10-5 showing temperature rise versus frequency at two off-bias voltages. All three devices showed slightly lower case temperatures (1.0 to 3.0°C) when the optimum off-bias was used at the higher frequencies where switching losses predominate.

The power MOSFET also runs cooler at higher off-bias voltage. This is due to the charged input capacitance C_{ISS} being discharged more quickly when clamped to a greater negative voltage; thus the turn-off switching speeds are improved.

As expected at low frequencies, where on losses predominate both the 2N6545 (SMI) and the MJ16004 (SMIII) have temperature rises proportional to $V_{CE(sat)}$, both being about 0.3 V at 2.5 A. The power MOS transistor (TMOS), with a typical on-resistance $r_{DS(on)}$ of about 0.9 ohm [1.0 ohm(max)] has an on-voltage of about 2.2 V at




FIGURE 10-3 — RESISTIVE LOAD SWITCHING OF DUTs AT 75 kHz




FIGURE 10-4 — RESISTIVE LOAD SWITCHING OF SWITCHMODE III MJ16004 AT TWO OFF-BIAS VOLTAGES




FIGURE 10-5 — TEMPERATURE RISE OF SWITCHMODE DEVICES AS A FUNCTION OF FREQUENCY




FIGURE 10-6 — CLAMPED INDUCTIVE LOAD SWITCHING WAVEFORMS OF TMOS MTM5N40

2.5 A, resulting in the higher case temperature. As the frequency is increased, the extremely fast switching MOSFET introduces little additional switching losses, resulting in a relatively constant case temperature.

The first generation SMI transistor shows the expected increasing temperature rise with increasing frequencies due to its relatively slow switching speed (the device was designed for 20 kHz applications). By contrast, the Switchmode III transistor, MJ16004, which was designed for improved operation at higher frequencies with improved reverse bias safe operating area, shows a much lower case temperature rise; in fact, it typically operated cooler than the power MOSFET up to the 75-100 kHz range.

The illustrated temperature rise curves were derived with typical devices. Testing of about ten sets of devices produced similar results, although in some cases the effects of off-bias were not as pronounced due to slight differences in device processing, temperature measurement repeatability and accuracy, particularly where small differences in temperature had to be determined.

Although the curves show defined temperatures, the magnitude of the rise is only relative as it is obviously a function of the size and efficiency of the heat sink chosen.

For this exercise, small heat sinks were chosen to raise the case temperature for higher differential temperature measurements. Secondly, the heat sinks (both the small ones for the DUTs and the large ones for the resistive and inductive loads) were thermally isolated from each other to minimize mutual thermal coupling effects; (the DUT heat sinks were mounted on ceramic standoffs and the load sinks on plastic washers to reduce thermal conduction to the chassis and hence to each device).

The vertical temperature axis of Figure 10-5 could have been labeled Power Dissipation (P_D), knowing the thermal resistance of the heat sink ($R_{\theta SA}$) used and the relationship between case temperature and thermal resistance

$$(P_D = \frac{T_C - T_A}{R_{\theta CS} + R_{\theta SA}})$$

considerations, measuring the device case temperature will suffice.

For clamped inductive loads, the greatest switching dissipation generally occurs during turn-off where the device, due to the rectangular load line, can be stressed simultaneously with both high current and voltage. The illustrated inductive loads simulate a flyback switching regu-




FIGURE 10-7 — CLAMPED INDUCTIVE LOAD TURN-OFF TIMES OF SWITCHMODE I 2N6545 WITH TWO OFF-BIAS VOLTAGES

lator where the energies stored in the inductors when the DUTs are turned on are transferred via their respective clamp diodes to the resistor-capacitor load during turn-off time. By proper selection of this load, the resulting clamp voltage was set for about 250 Vdc. The actual peak collector-to-emitter voltage V_{CEM} overshoot can be somewhat higher, being dependent on the rate of collector current fall time t_{fj} , the forward recovery time of the clamp diode and the degree of proper RF layout (Figure 9-7). It is not uncommon for this overshoot to exceed the clamp supply voltage by 100 Volts.

An example of how reverse bias affects the switching speed, and thus efficiency, of the 2N6545 is shown in the photos of Figure 10-7. Note the difference in t_s , t_{fj} , V_{CEM} and collector-emitter voltage rise time t_{rv} . At the optimum bias of about -5.0 V, the device turns off faster, there is less energy to be dissipated and a lower case temperature results. This is also true of the other two DUTs.

Although there is no "storage time" associated with FETs, there is a turn-off delay time $t_{d(off)}$ due to device capacitances having to be discharged. The photos of Fig-

ure 10-8 describe the turn-off times when the off-bias is varied from 0 V, -2.0 V and -5.0 V respectively. As mentioned previously, the greater off-bias results in the lowest turn-off times.

The average temperature rise measurements of the three DUTs for the inductive load case (Table 2) illustrates the effect of off-bias on device efficiency.

A direct point-by-point comparison between the inductive load and resistive load tests at 75 kHz can't be made since the respective load currents, and thus power dissipation are not the same. However, the trends can be compared; i.e., for the inductive load test, a greater temperature differential resulted between the optimum off-bias voltage and the second tested voltage, being as high as about 15°C for SML. By comparison, the resistive load test showed only a few degrees difference. This is due to the change in turn-off switching time having a greater effect on the more energy stressful inductive load switching than on the resistive load.

In addition to driving the bipolar devices with the recommended forced beta, β_F of about 5.0 and 7.0 respec-




FIGURE 10-8 — THE EFFECT OF OFF-BIAS VOLTAGE $V_{GS(off)}$ ON TURN-OFF TIMES OF TMOS MTM5N40, RESISTIVE LOAD

TABLE 2
Temperature Rise of an Inductive Load
 $f = 75 \text{ kHz}$, $I_{CM} = 3.0 \text{ A}$, $V_{CEM} \cong 250 \text{ V}$

Off-Bias Voltage	Case Temperature		
	SMI	SMIII	TMOS
-2.0 V	58°C	34°C	42°C
-5.0 V	43°C	39°C	38°C

tively for the 2N6545 and MJ16004, a brief test was conducted by reversing β_F (7.0 and 5.0 respectively). Although the dynamic saturation characteristic of the bipolars changed subtly due to different base drive, and the turn-off switching time (even with off-bias) changed by only a second order, the change in power dissipation was minimal, if any. Within measurement repeatability, the resultant case temperatures were about the same, suggesting no great requirement of maintaining a defined β_F .

Examination of the above test results, the resistive temperature curves and the photos of the switching waveforms lead to the following conclusions about the switching efficiency of the test devices:

- The temperature rise results are a measure of total device dissipation, including the input drive loss.
- The fast switching speeds of TMOS coupled with the low drive power requirements and relatively simple drive circuitry make the MOSFET an attractive high frequency device.
- Power MOSFETs become more efficient at frequencies beyond about 100 kHz when compared to the new generation of switchmode bipolar transistors.
- Power MOSFETs have lower $t_{d(off)}$ when sufficiently reverse biased than bipolar t_s , thus allowing a higher operating frequency.
- At low frequencies, ON (static) losses predominate; thus bipolars are presently more efficient than com-

parably sized first generation power MOSFETs. Technology advancements of Motorola power MOSFETs have been made to significantly reduce the on-resistance, $r_{DS(on)}$ to make these devices competitive with the bipolars.

- Switchmode III MJ16004 compares favorably to power MOSFET MTM5N40 at 75 kHz with an off-bias of -5.0 V and generally runs cooler at the optimum bias of -2.0 V (relative to -5.0 V for TMOS). Although not described in this text, the SOA of SMI & SMIII is not as large as TMOS.
- For "real world" inductive loads, where the turn-off switching losses predominate, insufficient off-bias can produce higher case temperature rise for SMI transistors due to slower turn-off switching speeds (e.g., @ 75 kHz $T_C = 58^\circ\text{C}$ for $V_{BE(off)} = -2.0 \text{ V}$ compared with 43°C for -5.0 V).
- Optimum off-bias will reduce turn-off switching times and thus switching losses for the bipolars and FET, but does not necessarily minimize the storage time (e.g., for SMIII $t_{f(min)}$ and $t_{s(min)}$ occur at about -2.0 V and -5.0 V respectively).
- Under optimum off-bias voltage condition, the t_f of SMIII approaches that of the very fast TMOS, however, drive power is high.
- Switchmode I 2N6545 can be comparably operated to 75 kHz when there is sufficient off-bias voltage (or reverse base current), approximately -5.0 V.
- Storage time, when it is not compensated for by circuit feedback techniques, somewhat affects efficiency at high frequencies due to increased ON losses.
- Specified force beta β_F of the bipolars are not too critical for efficiency considerations as the turn-on times are partially dictated by the load. Off-bias tends to minimize the storage time effects as β_F is varied; however, excessive overdrive can cause I_C tail lifts during turn-off which may contribute to larger temperature rise.

Low Voltage Devices: TMOS versus Bipolar, Darlington and GTO Devices

PWM DC Motor Controller Test

The load used in this test is a dc motor whose speed is controlled by PWM. Consequently, when narrow pulse widths are applied — low speed — the back emf is low and the load current (collector, drain or anode current) is high, about 11 A. To ensure device saturation under this worst case condition, adequate input current must be applied. For the devices tested, the forward input current for the bipolar, Darlington, TMOS and GTO were about 700 mA, 100 mA, 1.0 mA, and 120 mA, respectively.

Due to the motor time constant, the switching frequency was set for about 100 Hz and the min/max duty cycles were about 8% and 70% respectively. At this low frequency, the use of off-bias for the bipolar, Darlington and TMOS produces negligible improvement in efficiency as the decrease in turn-off time is extremely small for the time frame involved. However, the GTO does require off-bias which for this test circuit and DUT was as much as 2.2 A lasting for about 10 μs . This turn-off power should

μs wide is generated, followed by an approximate -6.0 V, $35 \mu\text{s}$ wide turn-off voltage pulse that is coincident with the trailing edge of the input pulse. This voltage pulse produces a reverse current I_{GR} of about 2.2 A for $10 \mu\text{s}$ (anode current of about 11 A) when the stored charge is depleted. Obviously, if no reverse bias is applied (Switch S2 open), the GTO will lose control, always being on, and the motor will run at its maximum speed.

Relative Efficiency Measurement of DUTs

In order to measure the relative efficiencies of the DUTs, both input power and output power are recorded. This is simply done by switching in a current meter to measure the average input current, or a voltmeter to measure out-

put RPM by means of a tachometer coupled to the motor. The output voltmeter, in effect, measures the relative saturation loss of the DUT since this voltage is subtracted from the applied motor voltage and, consequently, the motor speed will be indicative of this loss. Only the relative positive input current is measured as the reverse currents at this low frequency contribute very little additional drive power. However, as the power equations note in Figure 10-10, with increased operating frequency, this off-bias power can be substantial.

The relative efficiency measurements for the four DUTs are listed in Table 3. Of interest, in regard to efficiency, are the measured input currents (both pulsed and relative average), and tachometer outputs, on-voltages and case




FIGURE 10-10 — DUT DRIVE AND INPUT POWER CALCULATION

temperatures. Within measurement repeatability, the DUTs with the highest on-voltage had the lowest relative output power due to reduced motor voltage and the case

temperature rise correlated with the total power dissipation (input plus output). These readings generally confirmed what was expected:

TABLE 3 — Relative Efficiency Measurement of DUTs

DUT	Bipolar 2N6487			Darlington TIP 100			TMOS** MTP12N06			GTO Thyristor		
	Die Size (MIL)	110 x 130			120 ²			120 ²			180 ²	
Voltage Rating	60 V			60 V			60 V			300 V		
Current Rating	15 A			8.0 A			12 A			10 A		
Switching Speeds (Relative)	Medium			Medium			Fast			Slow		
Input Current, (Forward/(P.W.))	700 mA			100 mA			1.0 mA			120 mA (40 μs)		
Input Current, Reverse/(P.W.)	1.0 A @ I _{MAX} (0.2 μs)			0.4 A @ I _{MAX} (0.1 μs)			0.2 @ I _{MAX} (0.1 μs)			2.2 @ I _{MAX} (10 μs)		
Duty Cycle	8%	12%	56%*	8%	12%	81%*	8%	12%	74%*	8%	12%	68%*
Load Current, Peak	11 A	5.0 A	0.9 A	11 A	5.0 A	0.9 A	11 A	5.0 A	0.9 A	11 A	5.0 A	0.9 A
Power In (Relative)	5.0	13	75	3.0	4.0	11	1.0	2.0	2.0	1.0	2.0	2.0
Power Out (Relative)	20	59	85	16	57	84	17	59	87	17	55	84
V _{(on)IN}	1.9 V	1.3 V	1.0 V	2.8 V	2.0 V	1.6 V	12 V	12 V	12 V	1.4 V	1.2 V	0.85 V
V _{(on)OUT}	1.2 V	0.4 V	0.12 V	2.1 V	1.3 V	0.78 V	1.7 V	0.9 V	0.15 V	2.0 V	1.5 V	1.0 V
Case Temp	36.6°C	32.9°C	38.3°C	43.6°C	41.3°C	40.4°C	42.3°C	36.0°C	29.5°C	39.5°C	41.1°C	38.2°C

*Clock varied with temperature

**Data was taken on first generation TMOS devices. Later device designs give a dramatic improvement in on-state efficiency of low voltage devices.

TMOS MTP12N06
At low frequency and low motor current, the TMOS is the most efficient device. Its input drive power is extremely low and its On voltage, due to the zero offset, relatively linear r_{DS(on)} is low.

BIPOLAR 2N6487
The bipolar, with its low V_{CE(sat)}, has low output dissipation but its input power is the highest to satisfy high collector current — forced β conditions.
At medium and high load currents, the bipolar has the lowest On voltage followed by the TMOS with the Darlington and GTO being about equal in third place.

DARLINGTON TIP100
Total device dissipation and thus case temperature rise is due to input and output dissipation. The Darlington, with its high V_{CE(sat)}, can still have lower case temperature than the bipolar at some peak collector currents, due to its low drive power.

GTO THYRISTOR (Experimental)
The GTO is extremely efficient at low frequencies from a drive point of view since it requires only narrow turn-on and turn-off current pulses, but becomes less efficient as the frequency increases due to the higher duty cycles involved.

Efficiency as a Function of Frequency Tests

The PMW Motor Control Circuit was tested at a constant, low frequency, so the relative efficiencies measured were primarily due to static (saturation) losses. To determine the effect of the dynamic (switching) losses, which increase with increasing frequencies, the four different devices were tested with a resistive load, using a variable frequency, constant duty cycle (50%) input signal. The load current was set for about 4.0 A (V_{CC} = 28 V, R₁ ≈ 7.0 Ω) and the same basic test circuit shown in Figure 9-9 was used. Most of the modifications were in the reverse bias circuit, with the off-bias voltage being either 0 V or -5.0 V for the bipolar, Darlington and TMOS tests and -12 V for the GTO.

Transistor Q4 emitter resistor (2.0 Ω) was shorted out to form an off-bias voltage source; Q3 emitter was tied to the +12 V bus to furnish drive to Q4 when V_{BE(off)} was 0 V; and differentiating capacitor C2 was increased to 0.02 μF to allow greater turn-off time for the GTO. Also, the bipolar forward base current was set fo 600 mA, resulting in a β_F of about 7.0.

Test Results

The results of this efficiency versus frequency test, as measured by the case temperature rise using a small heatsink, are shown in Figure 10-11.

TMOS MTP12N06

As expected, the TMOS device ran the coolest at higher frequencies, being very constant in temperatures up to about 10 kHz and then rising slightly thereafter. At low frequencies, where static losses predominate, the TMOS MTP12N06 case temperature was only about 2°C warmer than the bipolar 2N6487, due to the respective saturation voltages of about 0.6 V (r_{DS(on)} Typ = 0.15 Ω) and 0.4 V. Although not shown, increasing the off-bias voltage (V_{GS(off)}) from 0 V to -5.0 V showed only about a 2°C improvement at 33 kHz, due to slightly faster turn-off time; otherwise, at lower frequencies, the difference in turn-off time had little effect in case temperature.

Bipolar 2N6487

The bipolar transistor 2N6487 showed marked improve-




FIGURE 10-11 — TEMPERATURE RISE OF POWER SEMICONDUCTOR AS A FUNCTION OF FREQUENCY

ments in efficiency at the higher frequencies when the $V_{BE(off)}$ was increased from 0 V (base-emitter clamp) to -5.0 V. Without off-bias, the case temperature approached 115°C at 33 kHz, whereas, with -5.0 V, it was only about 70°C .

Darlington TIP100

The low voltage TIP100 Darlington does not have a speed-up diode across its input emitter-base resistor and thus the stored charge of the output transistor cannot be efficiently removed. Consequently, there is no improvement in case temperature at low or nominal frequencies and only some moderate improvement at 33 kHz (117°C relative to 133°C) when the off-bias was increased to -5.0 V.

The Darlington, with the highest saturation voltage of the four devices, not surprisingly, had the highest case temperature at low frequencies and, beyond 5.0 kHz, was about as inefficient as the GTO.

GTO (Experimental)

The experimental GTO exhibited static losses somewhere between the bipolar and the Darlington due to its on-voltage of about 1.2 V at 4.0 A. The device did perform at 33 kHz, however, its case temperature rose to about 125°C . This was due to its relatively slower switching times, as shown by the oscillograms in Figure 10-12. Figure 10-12 (a), (b) and (c) show the 33 kHz waveforms of anode current, anode-cathode voltage and gate current, respectively, relative to the TMOS drain current (Figure 10-12d) and drain-source voltage (Figure 10-12e). Note

that the load current rise time is limited by the inductance of the wire-wound load resistor and that the TMOS switches much faster. Second, to ensure turn-off of the GTO at elevated temperatures, the peak reverse gate current with V_{GR} of -12 V was about 6.0 A with a pulse width of about $1.0 \mu\text{s}$ at the 50% point.

THE GEMFET versus THE MOSFET AND BIPOLAR

The GEMFET (Gain Enhanced MOSFET) is a new power semiconductor device with a combination of characteristics that were previously unavailable to the designer of power circuitry. Closely related to the power MOSFET in structure, this device has a forward voltage drop comparable to bipolars while maintaining the high input impedance and fast turn-on of its isolated gate. While turn-on speeds are very fast, turn-off is presently relatively slow and will restrict the use of at least the first generation of these devices to lower frequency applications.

The most pronounced advantage of the GEMFET over the power MOSFET is its lower on-resistance. The $r_{DS(on)}$ of a high voltage MOSFET is fairly large and rises with increasing junction temperature and drain current. Conversely, the $r_{CE(on)}$ of a GEMFET decreases with increasing T_J and is not greatly affected by I_C . Since the MOSFET does not have the GEMFET's offset voltage in its output transfer characteristics, at low currents the MOSFET on-resistance is slightly lower. However, at high currents and temperatures, the difference is dramatically in favor of the GEMFET.




FIGURE 10-12a — GTO ANODE CURRENT




FIGURE 10-12b — GTO ANODE-CATHODE VOLTAGE

MCR 5050
 $R_L \approx 7\Omega$
 WIREWOUND
 RESISTOR




FIGURE 10-12c — GTO GATE CURRENT




FIGURE 10-12d — TMOS DRAIN CURRENT




FIGURE 10-12e — TMOS DRAIN-SOURCE VOLTAGE

FIGURE 10-12 — COMPARATIVE SWITCHING OF A GTO AND TMOS AT 33 kHz

To illustrate the relative efficiencies of these two TO-220 devices — MGP20N50 GEMFET and MTP4N50 MOSFET — with that of a comparable die size, TO-220, high voltage Switchmode bipolar MJE13007, the low frequency, PWM motor controller test described in the previous section was performed. The results of a duty cycle versus case temperature rise test is shown in Figure 10-13. Note that at his low frequency test, where saturation losses predominate, the GEMFET is much more efficient than the MOSFET at low duty cycles (high motor armature currents), and even runs cooler than the bipolar device

as the pulse width increases (motor current decreases).

The second test, comparing the three devices with an inductive load at several frequencies (the inductances were changed to maintain the same peak currents for all frequencies) is illustrated in Figure 10-14. Now, at the higher frequencies, the GEMFET runs the hottest — due to its slow turn-off switching time — and the MOSFET becomes more efficient than the bipolar at about 25 kHz.

For more information on the GEMFET, please refer to Chapter 9, the Spin-off Technologies of TMOS.




FIGURE 10-13 — ON-STATE EFFICIENCY COMPARISON — PWM OF DC MOTOR




FIGURE 10-14 — COMPARISON OF CASE TEMPERATURE versus FREQUENCY FOR A GEMFET, MOSFET AND BIPOLAR TRANSISTOR

Chapter 11: TMOS Die for Hybrid Packaging

Using TMOS Die for Hybrid Assembly

Substantial savings in weight and volume can be achieved by hybrid packaging techniques. Selected Motorola TMOS packaged devices are available in die form for custom hybrid assembly. The same advanced MOS processing techniques and silicon-gate structure available in packaged form is available in die form. The unique TMOS design utilizes thousands of source sites, interconnected in parallel, on a single die. This structure minimizes on-state voltage drop. The TMOS processing techniques result in an extremely reliable device which is highly reproducible in various die sizes.

Die Characteristics

Several die sizes are available with voltages ranging from 50 to 500 volts. All die are individually probed, at room temperature, to the dc electrical specifications of their equivalent packaged device.

Due to limitations when probing in wafer form, some of the specifications of the equivalent packaged device cannot be tested and guaranteed in die form. These parameters are safe-operating area (SOA), thermal resistance ($R_{\theta JC}$), and on-voltage at full rated current. The above parameters depend on the assembly techniques of the individual user.

Visual Inspection of Die

All Motorola TMOS dice meet the visual inspection criteria of Mil-Standard 750B, Method 2072, with the exception of specific criteria listed below. All TMOS dice are visually screened to a 0.1% AQL level.

Die Backing

All standard TMOS dice come with Titanium-Nickel-Silver drain metallization. This metallization is suitable for solder pre-form mounting with solders such as 95/5 PbSn or 92.5/5.0/2.5 PbInAg. Commonly used header or substrate materials such as copper, nickel plated copper, gold plated molybdenum, beryllia and alumina are acceptable. The substrate material must be free of all oxides prior to assembly. Mounting is generally accomplished in a profiled belt furnace (hydrogen atmosphere is recommended). The use of solder fluxes is not recommended.

Wire Bonding

Electrical connection to the gate and source bond pads can be accomplished by ultrasonic wire bonding, using AIMg* wire having an elongation of 10%. Caution should be exercised during wire bonding to insure that the bonding footprint remains within the bonding pad area. Wire bond settings should be optimized and a wire pull test performed (see Method 2037, Mil Standard 750B) to monitor wire bond strength uniformity. Destructive sample testing and 100% non-destructive testing is recommended.

*Wire sizes of 15 mils and greater are pure Al.

Encapsulation

Before encapsulation, the assembly must be kept in a moisture free environment. I_{GSS} and $V_{GS(th)}$ are sensitive to surface moisture. For a non-hermetic package, a high grade electronic coating such as Dow Corning RTV3140 should be applied (coating is optional with a hermetic package). Before encapsulation, a 150°C two-hour bake should be performed to remove any surface moisture and any capping of hermetic packages must be performed in a dry, nitrogen atmosphere.

Handling and Shipping

TMOS Dice are available packaged several ways:

1. Anti-static MultiPak — Waffle type carrier with individual die package.
2. Scribed and Broken Wafers — Wafer on Mylar and vacuum sealed in plastic, with rejects inked.
3. Wafer Pak — Whole wafers, with rejects inked.
4. Circle Pak — Whole wafer is placed on sticky film before being sawed and broken. Special equipment is needed to remove die from sticky film, with rejects inked.

Upon opening the plastic container, dice should be stored in a nitrogen atmosphere to prevent oxidation of bond areas prior to assembly. All dice should be handled with teflon tipped probes to prevent any mechanical damage and the probe needles should be dipped in a conductive solution as teflon can cause ESD problems.

Chapter 12: Characterization and Measurements

FBSOA Testing of Power MOSFETs

Power MOSFETs are essentially free of second breakdown; at least in the sense that second breakdown is defined for bipolar transistors. If second breakdown is defined as a region in which total allowable power dissipation decreases as drain-source voltage increases, the power MOSFETs do exhibit a second breakdown behavior. However, this phenomena occurs at power levels in excess of the device rating. In terms of measured safe-area capabilities, power FETs commonly show higher power dissipation capability at lower voltages than they do at voltages approaching $V_{(BR)DSS}$.

The phenomena which causes apparent second breakdown in FETs is similar to bipolar second breakdown in that increasing drain-source voltage widens depletion regions, allowing less of the silicon area to be used for current conduction. In FETs, higher voltages constrict the vertical channel somewhat, reducing the total area for current conduction and the maximum power dissipation capacity. Unlike bipolar transistors, there is no regenerative action associated with the current constriction. Its effects, therefore, are much less severe; so much so that FETs are generally regarded as being free of second breakdown. In general, consideration of the thermal ratings is all that is required when devices are operated within their current and voltage ratings.

To ensure that the power MOSFETs do not exhibit any limitation within the thermally limited portion of the FBSOA curve (the theoretical locus of constant power based on the thermal resistance), the DUTs were subjected to energy levels beyond the curve. As in turn-off switching SOA, a non-destruct tester would be advantageous, allowing one DUT to be used to generate a complete curve.

An important advantage of a non-destruct fixture is that it can give individual device trends and, from that, clues to the actual failure mechanism. Some have indicated that a steepening of the SOA slope at high-voltage, low-current indicates breakdown due to negative resistance effects (43,44).

The non-destruct fixture is also safer and is easier on larger power supplies. If a destructive tester were to short out a device, there is nothing to limit the current flow until the device heats to the point of opening up. This non-destruct fixture turns off the power supply and harmlessly dissipates the energy in the circuit.

Basic Theory

When a power MOSFET is operated just outside its SOA, the drain current, I_D , will suddenly increase very rapidly as the device breaks down. Unless the energy can be removed very quickly, the device will be destroyed. The basic idea of the non-destruct fixture is to sense this current surge and divert the energy from the Device Under Test as rapidly as possible. The fixture reacts within approximately 100 ns and usually saves the device.

Circuit Description

The circuit performs three main functions. First, it con-

trols the desired drain-source voltage, V_{DS} , drain current, I_D , and pulse width in order to provide a defined energy to the DUT. Second, it protects the device just as it starts to fail; and third, once an overstress is detected, it removes power from the system.

The N-channel circuit is shown in Figure 12-1 and will be described. (The P-channel circuit is virtually identical except for inversion of power supplies, logic outputs and complementary transistors.) Controlled drain current is applied to the common source connected power MOSFET by means of the feedback loop around its gate-source with op-amp U1 being the error amplifier. The loop will force the source voltage (developed across the drain current sense-resistor R1) to be equal to the reference voltage that is applied to the non-inverting input of U1. The gate-source voltage will automatically assume that value required to produce the required drain current. Thus, by varying the reference voltage by means of the I_D Adjust control, a defined, accurate drain current can be chosen.

Drain-source voltage is applied to the DUT through a current-limiting inductor L1 (to reduce short-circuit current) and a series-connected Darlington NPN switch, Q9. Thus the drain voltage is approximately equal to the V_{DD} power supply (neglecting the $V_{CE(sat)}$ of Q9).

The series Darlington, configured as an emitter-follower, is controlled by level translating NPN high voltage transistor, Q7, and the following PNP high voltage transistor, Q8. Transistors Q8 and Q9 are in effect a compound Darlington and Q7 acts as a current source to minimize drive variations when V_{DD} is varied. System operation begins by applying a positive-going pulse by means of an external pulse generator to the base of Q7, thus turning on the switched drain supply. The gate is also turned on, but is slightly delayed by the R3C1 base integrating circuit of the unclamped transistor Q1 to minimize turn-on stress on the DUT.

A fast video amplifier, U2, also monitors the DUT source, looking for a current spike. This amplifier, connected to produce a voltage gain of 200 with a bandwidth of 40 MHz, will quickly detect the advent of the destructive current spike and amplify it to a level to trigger a fast discrete R/S flip-flop.

To "lock-out" false signals that may occur due to device turn-on, an N-channel FET series switch, Q2, is connected between the video amp and the flip-flop. This FET is controlled by PNP driver, Q10, NAND Gate, G3, and input-pulse-triggered monostable multivibrator G1 and G2. Thus, by varying the Pulse Width Adjust, R4, the first 5.0 to 50 ms of the switched drain current can be blanked to prevent false triggering of the circuit.

A "true" trigger will turn on PNP transistor Q3 of the flip-flop whose output is buffered by NPN transistor Q5. The positive-going signal will then turn on the fast crowbar power MOSFET Q6, thus quickly diverting the energy from the DUT. The high level flip-flop output from Q3 will also turn on the LED — indicating a crowbar occurrence — and clamp off the input pulse generator by means of turned on transistor Q11. Consequently, Darlington Q9 is




FIGURE 12-1 — N-CHANNEL POWER MOSFET NON-DSTRUCT FBSOA TESTER

also turned off. To protect the crowbar FET and Q9, which are both on for about 30 μ s due to propagation delays, current limiting inductor L1 is placed in series with the power loop.

The system is reset by depressing push-button S1, thus placing the flip-flop in the proper state. The resistor R5, capacitor C2 and diode D1 network in the base circuit of Q4 ensure that the flip-flop will be in the proper state when power is first applied.

The circuit also has over-current protection. A second current sensing resistor R6 in the return bus of the V_{DD} supply monitors the input current and activates the flip-flop if more than 10 A is sensed. This is accomplished by comparator U4 and its associated pulse steering circuitry.

The P-channel fixture shown in Figure 12-2 is nearly identical to the N-channel except that it contains its own pulse generator and its supplies and transistors are inverted. The pulse generator uses a quad, two input NOR gate to produce the required astable multivibrator (A1 and A2) that clocks the following monostable multi-vibrator (A3 and A4).

Testing Mechanics

The intended use of the FBSOA test fixture is to ensure that device operation is limited only by its specified power rating based on a measured $R_{\theta JC}$ and not a second breakdown of the parasitic bipolar transistor or any other phenomena.

To determine if the device was actually facing failure when the fixture crowbarred, V_{DS} was held constant and I_D was gradually increased with successive pulses until the fixture crowbarred. Then the crowbar was disabled and the device was pulsed again. The device would fail

indicating that the crowbar was only being activated when the device was beginning to fail.

Normally, a one second pulse was used, but other pulse durations were investigated. Time was allowed between pulses for cooling. A two second pulse did not significantly change the FBSOA curve. The device would handle about 20.0% more power during a 0.1 second pulse and the slope of the FBSOA curve remained the same (Figure 12-3).

During a 10 ms pulse, the device handled another 20.0% more power before failing. Since the blanking period lasts at least the first 5.0 ms of the 10 ms pulse, the fixture had difficulty saving units at this high energy level. The implication of this test is that the mechanism causing crowbaring is energy (time) dependent, tracking somewhat the thermal response of the device. Presumably, the junction temperature when the fixture crowbars is about the same for all pulse width variations.

Careful testing, i.e., slowly increasing the energy level, can ensure multiple crowbar activations of the DUT. One N-channel device went through 30 crowbars with no degradation in $r_{DS(on)}$, leakage current or drain-source breakdown voltage. Parts were either saved without degradation or destroyed, usually shorted from drain-to-source.

The case temperature of the TO-220 MTP5N20 ($R_{\theta JC} = 1.67^\circ\text{C/W}$), using a large finned, air cooled heat sink, rose to about 120°C when the DUT activated the crowbar. The applied power of 150 W thus produced a calculated junction temperature of about 370°C . At first glance, the Motorola parts appear to be rated with a fair amount of guardband. The actual FBSOA guardband is even larger since the rated curve assumes a case temperature of




FIGURE 12-2 — P-CHANNEL POWER MOSFET NON-DESTRUCT FBSOA TESTER

25°C and the measured curve was derived at an elevated case temperature. Nevertheless, to ensure reliability, the user must operate the power MOSFET within the specified thermally limited curve.

Results of Testing One Part Along the Entire Curve

Many of the N-channel curves turned out to be very linear when plotted on log-log paper (Figures 12-3, 12-4). Within the same product line, the slope was very similar from device to device and always steeper than the -1.0 slope of the constant power dissipation curve. The plots from product line to product line also tended to be tightly clustered, with slopes varying from about -1.2 to -1.5 over the eight different lines tested.

Some have reported a steepening of the SOA curve at higher voltage and that this is due to a negative resistance phenomena. This occurs when avalanche breakdown takes place in the drain junction which increases I_D. Because of the finite resistance of the substrate, the increase in I_D causes an increase in the potential in the substrate. If I_D and the substrate resistance are large enough, the source junction can become forward biased, which would intensify the avalanche multiplication. N-channel devices with short channels are susceptible to this phenomena, but the problem can be alleviated by decreasing the sub-

strate resistance or increasing the channel length. This negative resistance effect on SOA is illustrated in Figure 12-5. The intent is to compare slopes and not to compare power handling capabilities of equivalent die sizes (43,44,45).

Testing indicates that the Motorola Power MOSFETs are not influenced by the negative resistance effect even though they utilize very short channels to decrease on-resistance. This is because of the additional P+ plug that is diffused beneath the source contact. When the device goes into avalanche breakdown, as illustrated in Figure 12-6b, the preferred avalanche current path is from N substrate through the P+ plug and into the source. This keeps the forward voltage drop of the source junction low, or below turn on. This avalanche current is quite possibly the current surge that the FBSOA tester detects when the fixture activates the crowbar.

At still higher power levels current may flow, as in Figure 12-6c, increasing the voltage in the P region. The forward voltage drop across the source junction may rise to above turn-on, establishing the negative resistance phenomena. This produces a positive feedback mechanism because the source is now injecting electrons into the substrate and thus intensifying the avalanching, effectively turning on the parasitic transistor. Such an avalanche injection would most likely destroy the device.




FIGURE 12-3 — DC FBSOA OF MTM5N20

The questions "Why does the empirical FBSOA slope deviate from the -1.0 slope of constant power?" and "What is the significance of the slope on the SOA curves?" still remain. Since thermal resistance of bipolar de-




FIGURE 12-4 — DC FBSOA TEST ON MTP7N20

creases with increasing current at a constant power level, it was thought that the same may be true for power MOSFETs and that this could steepen the SOA slope (46). If $R_{\theta JC}$ increases with voltage (decreasing current), the device would not be able to dissipate as much power at the high voltage, low current end of the curve.

To investigate this premise, many thermal resistance measurements were taken on the DUTs, all at a constant power level, but varying I_D and V_{DS} ($V_{DS1} I_{D1} = V_{DS2} I_{D2}$, etc.). A thermal resistance fixture that used a switching technique to measure the voltage drop across the parasitic drain-to-source diode was used initially. The inherent measurement error in this method tended to suppress any trends in the variation of $R_{\theta JC}$ with I_D .

A second method that measures the junction temperature of a decapped device with an infrared microradiometer proved to be more accurate. The instrument read out an average temperature of about 10.0% of the die area that was located in the center or the hottest part of the chip. Again, I_D and V_{DS} were varied while P_D was held constant. As shown in Figure 12-7, $R_{\theta JC}$ does decrease with increasing I_D at a constant P_D , like bipolar, but the 10.0% change in $R_{\theta JC}$ is not enough to account for the approximate 30.0% change in power handling capabilities ($m = 1.4$). Although $R_{\theta JC}$ varies and does steepen the FBSOA slope, it has only a partial effect under these test conditions. These results must be qualified because the equipment did not allow the measurement of $R_{\theta JC}$ at a power level near the FBSOA limits where the change in $R_{\theta JC}$ could be more or less significant.

The failure mechanism and thus the slope of the curves obtained from the FBSOA test fixture, is a function of junction temperature, V_{DS} , I_D and a variable thermal resistance. Because the junction temperature rose so high, the device could be going into avalanche breakdown which would be a strong function of V_{DS} , as the curves indicate. This temperature at failure is above $T_{J(max)}$ ratings and demonstrates why users must not exceed published SOA curves.




FIGURE 12-5 — COMPARISON OF TYPICAL FBSOA SLOPES




FIGURE 12-6a — TYPICAL CURRENT FLOW IN T MOS POWER MOSFET




FIGURE 12-6b — CURRENT FLOW DURING AVALANCHE




FIGURE 12-6c — CURRENT FLOW DURING NEGATIVE RESISTANCE BREAKDOWN

Since power MOSFETs or, for that matter, bipolar transistors, do change their thermal resistance as operating conditions vary, this could warrant a change in the published SOA curves. The thermally limited portion of the curve is presently based on one thermal resistance reading taken at a single operating condition. If this is a worst case reading (taken at low current, high voltage), this could significantly underrate the device at the high-current, low-voltage portion of the curve. Conversely, if the reading is taken at the high-current end, this could overrate the device at the low-current end. Further study needs to be done to determine if the change in $R_{\theta JC}$ is significant enough to alter the way manufacturers derive published SOA curves.

The significance of the slope greater than minus one, as accurately derived from the non-destruct FBSOA tester, is that a simple power limit of, say, 75 W may not be appropriate because it could overrate a device under certain conditions and underrate the same device at the same power level but lower voltage and higher current. Motorola establishes conservative derating of $R_{\theta JC}$ to ensure reliable operation under all bias conditions.

Switching Safe Operating Area (SSOA)

TURN-OFF SWITCHING SOA OF POWER MOSFETS

One of the advantages of power MOSFETs over bipolar is its superior reverse bias safe operating area (RBSOA) performance. Power MOSFET RBSOA curves are generally "square" at $I_{D(max)}$ and $V_{(BR)DSS}$, (Figure 12-8) indicating that performance is bounded only by maximum voltage and maximum pulsed current ratings. In other words, MOSFETs are not generally RBSOA limited. There are possible exceptions to this rule, however. As noted in the dv/dt section outlined earlier in Chapter 4, rapid changes in drain-source voltages can limit the RBSOA

(turn-off switching SOA) capability of the MOSFET due to the injected current into the C_{RSS} capacitance inadvertently biasing-on the MOSFET.

Many practical power loads are inductive which can cause severe stress on the power switching device during turn-off. Due to the nature of an inductive load line, the switch, be it a power MOSFET or bipolar transistor, can simultaneously experience a high current and high voltage. Depending on whether the switch is unclamped (Figure 12-9a) or protected with a clamp circuit (Figure 12-9b) will determine the two energy limitations during




FIGURE 12-7 — THERMAL RESISTANCE OF MTM12N10 versus DRAIN CURRENT AT $P_D = 50$ W




FIGURE 12-8 — MAXIMUM RATED SWITCHING SAFE OPERATING AREA

inductive turn-off: Second Breakdown Energy ($E_{S/b}$) and RBSOA.

Second Breakdown Energy ($E_{S/b}$)

Power transistors were originally characterized with an unclamped inductive load (Figure 12-9a). The Device Under Test (DUT), typically a low voltage, extremely rugged transistor, is turned on by applying a positive pulse to its base through a resistive network terminated in a reverse bias voltage V_{BB2} . Collector current then ramps up at a

rate dictated by the time-constant of the relatively large inductance in the collector circuit. When the DUT turns off, the energy stored in the inductor ($E = 1/2LI_{CM}^2$) has to be dissipated in the transistor since there is no external circuit, or clamp, to "catch" this energy as the current ramps down. Also, immediately at turn-off, the collector-emitter voltage flies back up due to the "inductive kick" ($v = L di/dt$). If the stored energy is great enough and the transistor turn-off time fast enough, this voltage will fly back to the breakdown voltage of the device ($V_{(BR)CEX}$), causing the transistor to avalanche. The transistor thus has to dissipate the energy due to this unclamped operation by sustaining its breakdown voltage until the collector current falls to zero and the inductor discharges. The maximum energy that the device can sustain, defined as Second Breakdown Energy ($E_{S/b}$), is determined by increasing the collector current until the device fails. Usually this current is below the nominal operating current of the device since the transistor has to absorb the relatively high inductor energy and generally cannot sustain its maximum specified current. Theory and practice have shown that most low-voltage transistors have decreasing $E_{S/b}$ capability with increasing reverse-bias voltage due to current crowding.

The unclamped inductive loads stress the power MOSFET in a similar manner. Now, the falling drain current will cause the flyback voltage to avalanche the drain-source of the MOSFET ($V_{(BR)DSS}$).

The problem with this $E_{S/b}$ rating is that the derived energy is only related to that particular inductance and is highly dependent on its Q (quality factor, i.e., series re-




FIGURE 12-9c — TURN-OFF TIMES EXPANDED

*Waveforms shown for MOSFET DUT. Bipolar Terms in Parentheses.

FIGURE 12-9 — INDUCTIVE LOAD SWITCHING

sistance). Additionally, the inductance specified to achieve $E_{S/b}$ is generally quite large, 10 mH or greater, and does not represent the real world inductance seen in Switch-mode applications. Finally, and most important, most applications use some form of clamping to prevent drain-voltage breakdowns. For this reason, most high voltage switching transistors are specified with a clamped inductive load.

RBSOA

A more precise and definitive inductive turn-off rating is the clamped inductive turn-off rating labeled RBSOA. In the simplified test circuit of Figure 12-9b, the DUT is subjected to a real world clamped condition. The inductance need be only large enough to ensure that the flyback time is greater than the drain current fall time, generally resulting in inductances from 100 μ H to 1.0 mH. These values also more accurately represent the leakage inductances encountered in switching applications.

To subject the device to the greatest stress during turn-off, the inductance should be of high Q to ensure that the peak drain current, I_{DM} , and flyback voltage, V_{DSM} , are simultaneously presented to the DUT, Figure 12-9c, resulting in a turn-off load line that approximates a rectangle. Under these conditions, I_D will start to fall when V_{DS} forward biases the clamp diode, at which time the stored inductor energy (current) will be transferred to the external diode circuit.

To determine the RBSOA capability of the device, I_{DM} is set to a typical operating current and the clamp voltage is increased until the transistor goes into second breakdown. Then other current levels are tested until the complete RBSOA curve is established. These second breakdown points relate to the energy dissipated in the device during turn-off, specifically the crossover time t_c , (Figure 12-9c) and represents the energy encountered in inductive switching applications, (whereas, the lower I_{DM} for the unclamped $E_{S/b}$ mode does not). Reverse biasing in this example is provided by a transistor clamp from the gate of the N-Channel MOSFET to either a negative voltage or ground.

Switching Safe Operating Area (SSOA)

The term Switching Safe Operating Area is the generalized SOA limitation during turn-on and turn-off of the power MOSFET. Turn-off switching SOA is equivalent to RBSOA for bipolar devices and will henceforth be used to describe this characteristic.

The straightforward method of determining the turn-off switching SOA is through destructively testing the power MOSFET in the clamped inductive turn-off circuit. This is accomplished by setting the drain current to a specified value by either adjusting the applied input pulse width (t_{PW}) or the drain supply voltage V_{DD} since $I_D \cong \frac{V_{DD} t_{PW}}{L}$. Then the clamp supply voltage is gradually increased until one of two conditions occurs. If the specified I_D is less than the I_{DM} rating, the clamp voltage can be increased until the device avalanches and begins dissipating the inductor's energy. Since the MOSFET is operating in an $E_{S/b}$ mode at this point, failures may occur.

At drain currents greater than I_{DM} , the device is operating outside its current ratings and the MOSFET may fail at clamp voltages less than $V_{(BR)DSS}$. In short, the MOSFET's SSOA curves guarantee that the locus of failures is outside the $I_{DM} - V_{(BR)DSS}$ boundaries. The SSOA curve shown in Figure 12-8 is applicable for both turn-on and turn-off of devices with switching times less than one microsecond.

Normally a destructive fixture is used to ensure that the fail points lie outside the turn-off SOA boundaries. This requires testing of many devices and device trends are difficult to determine. The use of a non-destructive fixture greatly simplifies establishing the SSOA ratings since usually only one DUT can be used to generate a complete turn-off switching SOA curve.

N-Channel Non-Destruct Turn-Off Switching SOA Test Fixture

In order to save the DUT from the normally destructive second breakdown energy, the stored inductive energy must be quickly diverted from the transistor to an external crowbar circuit. A test fixture, based on the work done at the United States National Bureau of Standards,³¹ was designed to have the capability of crowbaring as much as 50 A and blocking as much as 1000 V. The 10 A crowbarred propagation delay was about 70 ns and the current rise time was about 40 ns. Triggering of the crowbar was accomplished by detecting the fast rate of change of the collapsing drain-source voltage once the device went into second breakdown. Using this test fixture, a complete SOA curve can often be formed using only one DUT; consequently, the DUT must sustain as many as 30 or 40 crowbars (second breakdowns) to establish the curve. Not all devices will survive so many crowbars without degradation or failure, but a large percentage do, allowing a relatively simple and non-ambiguous curve to be generated. Degradation is measured by a relatively large change in drain leakage current, I_{DSS} , after testing. For this magnitude of leakage current change, subsequent retesting will usually show a decrease in device turn-off SOA capability.

The main elements of the non-destruct SOA test fixture are illustrated in the block diagram of Figure 12-10. Of these blocks the most important are the Drive Circuit consisting of the $V_{GS(on)}$ and $V_{GS(off)}$ Transistor Switches, the Detector/Crowbar and a Pulse Generator capable of being inhibited when crowbaring occurs. Of secondary importance are the V_{DD} Switch, and a Greater than 10% Duty Cycle Lockout circuit. Also required is an externally connected inductor, typically about 200 μ H.

Referring to Figure 12-10, the circuit operates as follows: An input pulse, V_{IN} , is applied to the input of the Drive Circuit controlling the three respective switches, $V_{GS(on)}$, $V_{GS(off)}$, and V_{DD} . The $V_{GS(on)}$ switch supplies the positive turn-on gate voltage and concurrent with its turn-off, the $V_{GS(off)}$ switch is turned on. The drain supply is also turned on (V_{DD} switch) when positive gate voltage is applied and, to ensure proper system operation, will remain on for several microseconds (due to drive transistor storage time) after removal of the input pulse. During this on-time, the collector current ramps-up and, upon




FIGURE 12-10 — BLOCK DIAGRAM OF THE N-CHANNEL NON-DESTRUCTIVE TURN-OFF SWITCHING SOA TEST FIXTURE

turn-off, the drain voltage flies back. When the flyback voltage reaches the clamp voltage, the inductor current is transferred to the clamp circuit. The drain voltage will then fall at a relatively slow rate, typically a couple of hundred nanoseconds, as the energy stored in the inductor is completely discharged.

If, however, excessive energy is applied to the DUT during this switching time, the FET can go into second breakdown. Then the drain voltage falls very rapidly, possibly in less than 10 ns. When this occurs, the low R-C time-constant Differentiator detects this fast falling waveform — discriminating against the normal slow falling waveform — and produces a negative-going pulse which ultimately triggers the crowbar. The crowbar fires and the current in the DUT is quickly diverted to the crowbar, removing the turn-off energy stress from the transistor. The Pulse Generator is also disabled, preventing any successive pulses from being reapplied until the system is reset.

Drive Circuit

The drive circuit for the SOA test fixture is shown in Figure 12-11 and consists of the three aforementioned switches. A Darlington transistor, Q1, is used to buffer the CMOS-derived input pulse of 15 V from the drive circuit.

Positive gate voltage is generated by turning on the NPN transistor, Q2, with the positive going input pulse. This stage supplies drive to the PNP Baker-clamp-configured transistor, Q3, whose output feeds the gate of the DUT, turning it on.

Reverse bias is derived by differentiating the input pulse with the R1C1 network. The generated negative-going pulse, which is coincident with the trailing edge of the input pulse, then turns on PNP transistor, Q4, and the following NPN transistor, Q5.

This off-bias voltage pulse is set by R1C1 and, for the

values chosen, is about 10 μ s. Also, due to the trailing edge coincidence of the two pulses (plus approximately equal propagation delays through the two respective switches), the transition time between VGS(on) and VGS(off) can be relatively fast for some DUTs and operating conditions, approaching less than 200 ns.

The drain switch is used as a safety device, removing current from the inductor if the DUT were to fail short. This circuit utilizes two cascaded Baker-clamped monolithic Darlington transistors (NPN Q6 and PNP Q7) to reach the 50 A capability of the fixture. The Baker-clamp diodes (D3, D4 and D5, D6) minimize the storage time of this switch after the DUT is turned off.

Once the DUT is turned off, the inductor-stored energy is dissipated through the two clamp diodes (D7 and D8 for high-voltage capability), the clamp supply and filter network, and Q7 clamp diode D9. Diodes D10 and D11 in the drain circuit of the DUT are used to prevent reverse drain currents from flowing and also to ensure that the crowbar saturation voltage is lower than the parasitic transistor second breakdown voltage, thus diverting the drain current.

Drain current can be monitored by the current loop as shown. Additionally, the current-sense resistor, R2, can be used to monitor I_D , but care must be taken in the layout to minimize ground loops which can distort this current replica. As in any high-speed, high-current switch, good RF techniques should be used in the layout.

Detector/Crowbar Circuit

As previously mentioned, an RC differentiator is used to discriminate between the normal VDS fall time and second breakdown fall time; the components used are a 1.0 kV capacitor, C2, fixed resistor R3, and Sensitivity Control R4.

Originally, the output pulse from this network fired a 25 A

SCR as a crowbar, but the turn-on time of about 600 ns proved to be too long to save the DUT. What is required is a fast latching crowbar. This is now achieved by using a common-base-connected NPN transistor, Q10, as a level detector-pulse amplifier, triggering a fast, discrete monostable multivibrator (MV) consisting of PNP transistors Q11 and Q12. This 25 μ s MV, which allows adequate time for the inductor stored energy to be dissipated, then drives the direct-coupled NPN transistor, Q13, and following PNP transistor, Q14, to a power level capable of turning on the crowbar. Diode D12 is used to block any noise

pulses on the V_{DD} line from false triggering the monostable MV.

The crowbar consists of four parallel MJ10011 monolithic Darlington transistors (Q15–Q18) selected for V_{CEO} greater than 1000 V. This transistor, designed for horizontal deflection circuits, offers the best blocking voltage-switching speed tradeoff of the several different devices tested. By using fast, wide-band transistors throughout, propagation delay and rise time of 70 ns and 40 ns, respectively, were measured at an I_C of 10 A.

Diode D13 and resistor R5 prevent possible high dv/dt




FIGURE 12-11 — N-CHANNEL POWER MOSFET NON-DESTRUCTIVE TURN-OFF SWITCHING SOA TESTER 1000 V, 50 A

flyback voltages from falsely turning on the crowbar.

The resistor-diode networks (R6–9, D14–21) in the respective Darlington emitter circuits serve both as a ballasting-voltage clipping circuit and a crowbar indication source for the second breakdown LED indicator circuit.

Pulse Generator

The timing functions for the Non-Destruct Turn-off SOA Test Fixture are generated by a quad, 2-input NOR gate, MC14001. These gates are configured as an astable MV (gates A1 and A2) clocking a monostable MV (gates A3 and A4) for pulse-width generation. By setting the Rep-Rate Control and the Pulse-Width Control, periods of from 90 μ s to 1.4 ms and pulse-widths of 4.0 μ s to 180 μ s are achievable.

The Control Circuit produces free running pulses whose duty cycle should be maintained at less than 10% (limited by the driver circuit resistor power ratings). One-shot operation can also be generated by simply setting switch S2 to the one shot position and depressing the pushbutton start switch S1, thus providing a trigger to the Pulse-Width Mono MV.

Complete N-Channel Non-Destruct SOA System

Included in Figure 11-11, the complete N-channel Non-Destruct Turn-off Switching Tester, are two other circuits not previously described. They are:

1. The Greater Than 10% Duty Cycle Lockout Circuit.
2. The LED Indicator/Pulse Inhibit Circuit.

The 10% Duty Cycle circuit integrates the input pulse train with an RC network in the base circuit of the small-signal PNP Darlington MPSA65 (Q8). The resultant dc base voltage is compared with the emitter reference voltage derived from a 1N914 diode (D20). At duty cycles greater than about 15–20%, the Darlington will turn-on, lighting a LED indicator and turning on the NPN 2N3904 (Q9) transistor clamp across the input of the MPSU45 emitter follower (Q1). This effectively limits the duty cycle and the power dissipated in the drive circuit.

The LED Indicator/Pulse Inhibit circuit is enabled when the crowbar fires. The control signal is derived from the emitters of the Darlington crowbars and fed to the gate of the second breakdown SCR (Q19), turning it on. Placed in the anode circuit of this SCR are the series-connected second breakdown LED, reset switch (S3) and base biasing resistors for the 2N3906 pulse inhibit transistor (Q20). Thus, when the SCR fires, the LED will turn on, indicating second breakdown. The inhibit transistor will also turn on, placing the input to astable MV (A1) high, thereby disabling the pulse train. The system is enabled by opening (depressing) the normally closed pushbutton reset switch, thus unlatching the SCR.

Characterizing Drain-To-Source Diodes of Power MOSFETs For Switchmode Applications

When turning off inductive loads with a semiconductor switch, some means must be used to suppress, limit or clamp the resulting "inductive kick" from exceeding the

breakdown voltage of the switch. Various types of suppressors or "snubber" circuits such as Zeners, MOVs, RC networks and clamp or "free-wheeling" diodes are generally used. The energy stored in the inductor is diverted from the transistor at turn-off and is harmlessly dissipated in the snubber, thus protecting the transistor switch.

To protect single power MOSFET switches, the snubber can be placed across either the inductor or the MOSFET. A Zener diode or RC snubber circuit can protect the drain-source of the power MOSFET but a simple clamp diode across these terminals will not, as it will only come into operation if its reverse blocking voltage is exceeded. However, in the multitransistor configurations commonly used for switching regulators, inverters and motor controllers, clamp diodes across the semiconductor switches are frequently used (Figure 12-12). The diodes do not protect their respective FETs but rather the complementary FET. As an example, in the totem-pole configuration of Figure 12-12c, diode D2 protects Q1 and D1 protects Q2.

To illustrate this, assume Q2 is initially conducting, causing load current to flow up through the inductor from ground. When Q2 turns off, the inductive current will continue but now through D1, through the power supply V^+ and return to the ground side of the inductor. Consequently, the fly-back voltage will be clamped to V^+ (from V^-), resulting in an amplitude of $2.0 V^+$ when V^+ equals V^- .

If the output power devices are power MOSFETs with D-S diodes, the question arises as to whether these diodes are capable of adequately clamping the turn-off inductive load current. In other words, do the diodes switch fast enough and can they take the commutated load current?

The following discussion characterizes the D-S diode of a number of power MOSFETs so that the circuit designer can make the performance/cost comparisons between using these internal diodes or discrete outboard ones.

Switching Characteristics

The important switching characteristics of clamp diodes in switchmode applications are reverse recovery time, t_{rr} , and turn-on time, t_{on} . Diodes with long t_{rr} times can cause excessive turn-on stress on the FET they should be protecting as both the diode and the FET will be conducting during this time interval. The result will be a feed through drain current spike which could exceed the forward bias SOA of the FET. If the diode has relatively slow t_{on} times or high overshoot voltage — modulation voltage $V_{FM(DYN)}$ — then, in a similar manner, the FET might not adequately be protected during inductive turn-off.

In the past, most semiconductor manufacturers would characterize and specify (if they did it at all) the internal diodes for switching, using the JEDEC suggested circuits of Figure 12-13a and 12-13b. There are several problems associated with these circuits; for one, they were originally developed for sine-wave rectifier applications. As such, the t_{rr} test circuit would produce a half sine-wave of controllable current amplitude, I_{FM} , and di/dt of the current fall time. However, since the current waveform was derived from a capacitor dump, tuned circuit, the resulting




FIGURE 12-12a — COMMON SOURCE

FIGURE 12-12b — COMMON DRAIN D-S

FIGURE 12-12c — TOTEM-POLE

Complementary Push-Pull




FIGURE 12-12d — 1/2 BRIDGE

FIGURE 12-12e — H BRIDGE

FIGURE 12-12f — TRANSFORMER PUSH-PULL

FIGURE 12-12 — MULTIPLE POWER FET DRIVE CONFIGURATIONS USING D-S DIODES

current duration t_p was dictated by I_{FM} and di/dt . Under some high di/dt conditions, t_p can become relatively short compared to the t_{rr} of the device under test (DUT) and consequently the diode is not fully turned on, thus producing inaccurate t_{rr} measurements. To ensure adequate DUT turn-on, t_p should exceed five times t_{rr} .

Second, since t_{rr} is dependent on I_{FM} and di/dt , what should these variables be set to? I_{FM} is obvious: it should be the diverted drain current, but di/dt could be anything, be it 25 A/ μ s or 100 A/ μ s, etc. In reality, this diode current turn-off time is controlled by the complementary FET turn-on time.




FIGURE 12-13a — REVERSE RECOVERY TEST CIRCUIT AND WAVEFORM

FIGURE 12-13b — DIODE TURN-ON TEST CIRCUIT AND WAVEFORMS

FIGURE 12-13 — JEDEC SUGGESTED DIODE SWITCHING TEST CIRCUITS




FIGURE 12-14a — TOTEM-POLE

FIGURE 12-14b — COMPLEMENTARY

FIGURE 12-14c — SIMPLIFIED CLAMP CIRCUIT

FIGURE 12-14d — LEVEL TRANSLATED

FIGURE 12-14e — TEST CIRCUIT

FIGURE 12-14 — EVOLUTION OF INDUCTIVE CLAMP TEST CIRCUIT

The problem with the t_{ON} test circuit was the difficulty in defining and controlling the rise time of the current pulse applied to the DUT. Since this current pulse affects the measured $V_{FM}(DYM)$ and t_{ON} of the DUT, its shape should be related to the real world conditions.

This is what the proposed test circuit does. Its configuration is derived from a typical two transistor Switchmode application, be it a totem-pole for characterizing N-channel D-S diodes or a complementary common source for characterizing P-channel D-S diodes (Figure 12-14). These configurations reduce to the simple, single-ended inductive clamp circuit (Figure 12-14e) whereby the clamp diode would be the D-S diode of either the N-channel FET (totem-pole) or the complementary P-channel FET.

The reverse recovery time is of greatest significance for continuous load currents common in switching inductive loads. Figure 12-15a describes the idealized current waveforms when a continuous inductive load current I_L is commutated between the FET (I_D) and clamp diode

(I_F). Figure 12-15b shows the time expansion of both the leading and trailing edges of I_D and I_F . Note that the drain current fall time t_{fD} controls the diode current rise time t_{fID} (or t_{ON}) and in a similar manner, the dI_D/dt (or t_{fID}) of the drain current turn-on dictates the dI_F/dt of the diode current turn-off time. Thus, the faster the FET switches, the greater is the di/dt applied to the diode. The diode di/dt then dictates the magnitude of the reverse recovery time t_{rr} and current $I_{RM}(REC)$. Since the current through the inductor is equal to I_D plus I_F the peak drain current I_{DM} at turn-on will consequently have the magnitude of I_{DM} impressed on it. This is illustrated in Figure 12-16 whereby the switching times of I_D and I_F are the mirror image of each other; the sum of the two waveforms would yield the inductor current, whose ripple magnitude is dependent on the switching frequency and load inductance.

An example of discontinuous and continuous load current waveforms are shown in Figures 12-17a and 12-17b respectively. Note that for the discontinuous case, where the inductor current I_L is allowed to completely discharge, the di/dt of I_F is extremely low, thus producing no I_{RM} or t_{rr} . For the continuous case, the resultant di/dt produces significant I_{RM} and t_{rr} .

The size of the inductor used has little, if any, effect on the t_{rr} measurements as shown in Figures 12-18a and 12-18b; Figure 12-18a shows the full cycle and time expanded waveform of diode current for inductances of




FIGURE 12-15 — CONTINUOUS LOAD CURRENT SWITCHING WAVEFORMS




FIGURE 12-16 — SWITCHING CURRENTS OF A CLAMPED INDUCTIVE LOAD




FIGURE 12-17 — THE EFFECT OF SWITCHING INDUCTIVE LOAD CURRENT ON t_{rr} AND $I_{RM(REC)}$ OF D-S DIODE

100 μ H (air core) and Figure 12-18b for a 10 mH (iron core) inductor. The major difference is the magnitude of the ripple current, the larger inductor producing a more constant current source.

Test Circuit

The test circuit used for generating the diode switching characteristics, a translation of the "real world" circuit of Figure 12-14e, is shown in Figure 12-19. It consists of a CMOS, astable multivibrator (Gates G1 and G2) driving two parallel connected Gates 3 and 4 as a buffer. Potentiometer R1 varies the duty cycle of the approximately 25 kHz output which therefore sets the magnitude of the DUT current (along with V_{DD}). The positive-going output from the buffer is direct-coupled to turn on the NPN transistor Q1 and the following Baker-clamped PNP transistor Q2.

To produce an off-bias to the driver, which can shape its turn-off time and consequently the diode turn-on time, the negative going edge of the output pulse from the buffer is used. Capacitor C1 and resistor R2 form a differentiating circuit to produce the negative pulse for turning on PNP

transistor Q3 and the following NPN transistor Q4. This transistor acts as the off-bias switch, applying to the driver a negative voltage pulse (approximately V^-) coincident with the trailing edge of the input pulse and lasting as long as the R2C1 time constant, about 5.0 μ s for the component values shown.

Switching Test Results

TMOS D-S diodes are usually tested at the rated continuous drain current. The supply voltage V_{DD} should be greater than 10 V to ensure that the DUT driver is operating with typical transconductance. Since the DUT current is a function of duty cycle and/or V_{DD} , reducing the input pulse width will allow a greater V_{DD} to be used, if so required.

Although it is not always possible to test the DUT with its real world supply voltage (i.e., high voltage devices with higher V_{DD} s than low voltage devices), the results would be more indicative if it were possible, since g_{fs} and switching speeds will vary somewhat with V_{DD} .




FIGURE 12-18 — THE EFFECTS OF LOAD INDUCTANCE ON D-S DIODE REVERSE RECOVERY CHARACTERISTICS




FIGURE 12-19 — TMOS D-S DIODE SWITCHING TIME TESTER

Testing of several different FETs as a function of V_{DD} showed a second order variation in t_{rr} measurements. At any rate, to ensure measurement repeatability, V_{DD} , frequency, duty cycle and inductor specification should be listed. For most of the TMOS FETs tested, the inductor was either one 200 μH , 15 A rated air core or two in parallel (100 μH , 30 A). Whatever the conditions, the DUT driver and diode under test should be adequately heat sunk to minimize excessive case temperature rise.

The switching characteristics of an MTM15N15 as shown in Figure 12-20, and the complete switching results for the TMOS FETs tested are compiled in Table 1.

Also shown (Figure 12-21) for comparison, are switching photos of discrete rectifiers. Note that the fast recovery rectifier, as expected, had the lowest t_{rr} and that the standard rectifier, the largest t_{rr} . But of even more interest, the TMOS D-S diode had the lowest t_{rr} of all diodes tested (Table 1).

From this data, the circuit designer can now decide if the switching characteristics of the diode are adequate for his application.

Surge Characteristics

An equally important consideration is whether the diode can handle the commutated load current in which, under continuous load current, high duty cycle conditions, the energy can be quite high.

The TMOS D-S diode is the result of the parasitic NPN transistor across the FET and as such, actually has more die area available to conduct diode current than the FET has for drain current. For data sheet purposes, the drain-source diode current, labeled I_S , is made equal to the drain current I_D .

To verify these current ratings, the D-S diodes were subjected to two different pulse width surge tests, a one




FIGURE 12-20 — SWITCHING CHARACTERISTICS OF A TMOS D-S DIODE

TABLE 1 — Switching and Surge Current Characteristics of TMOS D-S Diodes

Device	Type (Chan)	Spec ID Cont (A)	Switching					Surge Current	
			I _{FM} (A)	di/dt (A/μs)	I _{RM} (A)	t _{rr} (μs)	t _{on} (μs)	300 μs 60 pps (A)	1.0 s 1 Shot (A)
MTMBN10	N	8.0	6.0	8.5	1.0	0.20	0.20	30	11
MTM15N06	N	15	10	9.0	1.0	0.24	0.29	80	24
MTM15N15	N	15	10	5.0	0.8	0.28	0.05	120	19
MTP1N60	N	1.0	1.0	10	0.3	2.0	0.03	25	6.0
MTP5N06	N	5.0	5.0	3.7	0.24	0.14	0.09	50	12
MTP25N06	N	25	25	10	1.0	0.20	1.0	140	35

second, one-shot pulse and a 300 μs, 1.8% duty cycle (60 Hz rep rate) pulse train. The one second test, which approximates a dc test, was run with the DUT bolted to a four inch square copper heat sink, initially water cooled and then in free air. The DUT forward current was then increased until the device was destroyed. The test results on one product line for the water cooled versus free air cooled were virtually identical so all subsequent tests were done in free air. The results of these tests are shown in the surge current sections of Table 1.

For power dissipation purposes and clamping efficiency determination, the typical forward characteristics of the diodes were also taken, as shown in Figure 12-22. These V_F-I_F curves were derived from a curve tracer using a 300 μs current pulse at 60 PPS; the low duty cycle en-

sured low case temperature readings. For comparison purposes, Figure 12-23 describes the forward characteristics of discrete diodes under the same test conditions. Knowing the voltage drop and current, the diode dissipation can be calculated. For any combination of power dissipation, the total diode and FET dissipations should not exceed the rating of the devices. After determining the switching characteristics and the power handling capability of the diodes, a cost/performance trade-off can be made. If the switcher is in the development phase, it is relatively simple to determine the effects of using the internal monolithic diode over a discrete, outboard diode, i.e. measuring case temperature rise, current and voltage waveforms, load lines to ensure safe SOA, device and system efficiency, etc.

Diode Current I_F = 0.5 A/div. t = 1.0 μs/div




FIGURE 12-21a — 1N4001 STANDARD RECTIFIER




FIGURE 12-21b — 1N4935 FAST RECOVERY RECTIFIER

FIGURE 12-21 — COMPARISON OF WITH DISCRETE RECTIFIERS FOR REVERSE RECOVERY CHARACTERISTICS




FIGURE 12-22 — FORWARD CHARACTERISTICS OF POWER MOSFETs D-S DIODES




FIGURE 12-23 — FORWARD CHARACTERISTICS OF DISCRETE RECTIFIERS

Thermal Measurements

Steady State Thermal Resistance Measurements

It is a well known fact that, for reliable operation of a semiconductor, junction temperature is of great concern. All semiconductor die have a critical temperature which must not be exceeded or failure will occur. Also, semiconductor operating life can be either extended or shortened by its operating temperature.

The usual semiconductor die is enclosed in some type of package which prevents a direct temperature measurement. Due to the inaccessibility of the die, an indirect method must be used to determine the junction temperature. A common method is to use a temperature sensitive electrical parameter. The parameter used can vary, depending upon the type of semiconductor measured.

A basic block diagram for steady-state thermal resistance measurements for bipolar transistors is shown in Figure 12-24. The forward biased base-emitter-junction is used as the temperature sensitive parameter. This junction is calibrated at an elevated temperature in the forward direction, with a low calibration current (I_M), and should be in the linear region above the diode knee. Also, I_M should not contribute significantly to junction temperature nor turn-on the transistor; typical values are 2.0 to 10 mA.

The calibration procedure can be performed in a temperature chamber, with the temperature set for a normal operating temperature value for the semiconductor being measured. A typical temperature for a silicon die is around 100°C. The base-emitter forward voltage is measured and recorded at I_M and at the calibration temperature.

After calibration, a power switching fixture (Figure 12-24) is used to alternately apply and interrupt the power to the test device. The transistor is operated in the active region and power dissipation can be adjusted by varying I_E and/or V_{CE} until the junction is at the calibration tem-

perature. This condition is known by monitoring the base-emitter voltage during the time when I_M only is flowing, with either an oscilloscope or a sample-and-hold circuit. When V_{BE} is equal to the value obtained in the calibration procedure, the junction temperature is known. The case temperature is noted at this time, as well as I_E and V_{CE} .




FIGURE 12-24 — BASIC BLOCK DIAGRAM OF STEADY STATE THERMAL RESISTANCE TEST CIRCUIT FOR BIPOLAR TRANSISTORS

The heating period is long, so the temperature of the transistor case is stabilized and the interval of power interruption short, usually 300 μ s, so junction cooling will be minimal.

The steady state thermal resistance can be easily calculated from the information obtained in the calibration and power dissipation procedures. The simple formula is derived from the basic thermal resistance model (Figure 12-25) showing the thermal to electrical analogy for a semiconductor.

Steady state thermal resistance, junction-to-case, is as follows:

$$R_{\theta JC} = \frac{T_J - T_C}{V_{CE} \times I_E} \quad \text{or} \quad \frac{\Delta T}{P_D}$$




FIGURE 12-25 — BASIC THERMAL RESISTANCE MODEL SHOWING THERMAL TO ELECTRICAL ANALOGY FOR A SEMICONDUCTOR

For junction-to-case measurements, sufficient heat sinking should be provided to prevent excessive junction temperature. Measurement accuracy is improved with a large temperature delta between the junction and case. This delta can be achieved by using an efficient heat sink permitting a power dissipation ($I_E V_{CE}$) of sufficient magnitude to reach the calibration temperature.

Using Temperature Sensitive Parameters for Measuring Power MOSFETs Thermal Resistance

In order to determine the thermal resistance of any semiconductor device, an accurate and repeatable method of measuring the device temperature is required. The linear temperature dependence of the on-voltage of a forward biased semiconductor junction has proven to be a reliable parameter and is consequently used for bipolar transistors (emitter-base or collect-base junctions), rectifiers, zeners and thyristors. Because of their intrinsic D-S diode, this

technique is also applicable to TMOS power MOSFETs.

When measuring the thermal resistance of power MOSFETs, the gate-source threshold voltage or the drain-source on-resistance $r_{DS(on)}$ can be used in addition to the on-voltages of the drain-source diode. Knowing the temperature characteristics of these parameters — by measuring the voltage or resistance variations with temperature in an oven, as an example — the device temperature, when powered, can be determined and the thermal resistance can be calculated.

These temperature sensitive parameters (TSP) of a power MOSFET with their approximate temperature coefficients are listed as follows:

Drain-Source Diode $\approx -2.0 \text{ mV}/^\circ\text{C}$

Gate-Source Threshold Voltage $\approx -2.0 \text{ to } -6.0 \text{ mV}/^\circ\text{C}$

Drain-Source On-Resistance $\approx +7.0 \text{ m}\Omega/^\circ\text{C}$ when $r_{DS(on)} = 1.0 \Omega$

How these TSP can be measured is described in the simplified schematics of Figure 12-26, with Figure 12-26a using the D-S diode, Figure 12-26b, the $V_{GS(th)}$ and Figure 12-26c, the $r_{DS(on)}$.

D-S Diode TSP

Generally, the most often used circuit for measuring $R_{\theta JC}$ of power MOSFETs uses the D-S diode. When electronic switches S1 and S2 are in position 1, the FET is biased on and the heating power ($V_{DS} I_D$) is applied to the FET for a relatively long period. Then the switches are thrown to position 2 for a short period of time (sense time) so that the FET temperature will not change appreciably. Next, the FET is turned off and a constant current I_M (the same sense current at which the TSP was temperature calibrated) is applied to the forward biased D-S diode. By measuring the forward voltage drop of the diode and comparing it to the calibration curve, the FET junction temperature can be ascertained. Knowing the input power and the junction temperature, the thermal resistance can be calculated. In practice, the input power, either voltage or current, is varied until the D-S diode drop is equal to a calibration point, thus simplifying the test procedure by not having to generate a complete calibration curve.




FIGURE 12-26a — DRAIN-SOURCE DIODE VOLTAGE




FIGURE 12-26b — GATE-SOURCE THRESHOLD VOLTAGE




FIGURE 12-26c — DRAIN-SOURCE ON RESISTANCE

FIGURE 12-26 — CIRCUIT CONFIGURATIONS FOR MEASURING TSP

Gate-Source Threshold Voltage TSP

This thermal resistance test circuit is extremely useful for measuring $R_{\theta JC}$ of GEMFETs since this device has no parasitic diode. As in the D-S diode tester, heating power is applied to the DUT when switch S1 is in position 1. Then, switch S1 is briefly thrown to position 2, applying the sense current to the FET (I_D at $V_{GS(th)}$) and the gate-source threshold voltage is measured. Input power ($V_{DS} I_S$) is varied to make $V_{GS(th)}$ equal to the elevated temperature, calibration reading resulting in a known junction temperature and thus $R_{\theta JC}$.

Drain-Source On-Resistance

This circuit is conceptually similar to the D-S diode tester. However, now when the switch is in position 2 (Sense Time), a positive constant current I_M and +15 V gate bias are applied to the device, turning it on. I_M should be of a value to produce about 0.5 V V_{DS} . The voltage V_{DS} measured (V_M) is related to $r_{DS(on)}$ by:

$$r_{DS(on)} = V_M / I_M$$

Thermal Test Fixtures

D-S Diode Thermal Fixture

$R_{\theta JC}$

The D-S diode Thermal Fixture, shown in Figure 12-27, is partially an implementation of the simplified circuit of Figure 12-26. It also contains circuitry for measuring transient thermal resistance $r(t)$ and the analogue circuits for reading out the drain-source diode forward voltage and input power (V_{DS} and I_D). Thermal resistance is measured when the Mode Selector Switch S1 is in position 1, $R_{\theta JC}$. System timing is line synchronized and is derived from the Schmitt trigger (gates G1A and G1B) shaping circuit clocking the 300 μs Sense Time Monostable Multivibrator (gates G2A and G2B). Thus, the power MOSFET DUT is turned on via the Drain Switch circuit (cascade transistor Q1 and Q2) and unclamped gate transistor Q3 for 8.0 ms (full-wave rectified line rate minus 300 μs) and off for the 300 μs sense time. Drain current is set and readily controlled by I_D Control potentiometer R1 in the gate-source, closed loop, regulator circuit (op-amp U5).




FIGURE 12-27 — POWER MOSFET D-S DIODE THERMAL FIXTURE

During the sense interval, DUT power is turned off (Q2 is off, Q3 is on) and the sense current I_S is applied to the now forward biased D-S diode by means of turned on transistors Q4 and Q5. The resultant D-S diode voltage can be observed by a scope or measured by the Sample and Hold circuit consisting of series FET switch Q6, buffer amp U6, sample driver Q7 and line synchronized, Delay Monostable MV gates G2C and G2D. The Delay Control of this MV allows the sample pulse to be positioned some time after the start of the Sense time so as to measure the settled voltage of the D-S diode, ignoring the possible thermal and/or electrical switching transients on the leading edge of the sense pulse. This delay time is typically 50 μ s to 150 μ s.

Using similar sample-and-hold circuitry, the applied power ($V_{DS}/10$ and $I_D/10$) can be measured. This is accomplished by the respective FETs Q8 and Q9, sample driver Q10, buffer U3A and U3B and difference connected op-amps U4A and U4B.

Transient Thermal Resistance $r(t)$

Transient thermal resistance, $r(t)$, is measured when switch S1 is in position 2. Now the system timing is derived by the 22 second astable MV (gates G1C and G1D) which turns the DUT on and off for about 11 seconds each. During the off time, cooling cycle, the voltage of the D-S diode can be measured at any selected period of time. This is accomplished by selecting the various resistor-capacitor timing components of the Delay MV, thus positioning the sample pulse accordingly. The six switchable capacitors, by means of Selector Switch S2, will produce the six time decades of control (100 μ s to 10 s) and the three resistors (switch S3), the multipliers within the decade, e.g., 0.2, 0.5 and 1.0.

Gate Threshold Voltage $V_{GS(th)}$ Thermal Fixture

The Gate-Source Threshold Voltage ($V_{GS(th)}$) Thermal Fixture, Figure 12-28, was specifically designed for measuring the thermal resistance of GEMFETs as this device does not have a D-S diode. Since it detects temperature




FIGURE 12-28 — POWER MOSFET $V_{GS(th)}$ THERMAL FIXTURE

induced variations in the gate-source threshold voltage, it can also be used for power MOSFETs. Its line synchronization and current regulator loop around the gate and source make it very similar to D-S Diode Thermal Fixture. The major difference is the setting of the two different drain currents (or source currents), the power current, I_S , and sense current I_M . This is accomplished by switching two different reference voltages to the positive input of the loop regulator op-amp U3. As in any regulator loop of this type, the voltage at the negative input of the op-amp, as derived from the voltage drop across the source sense resistor R1, will be driven by the closed loop to a value equal to the reference input. Thus, if a heating current, I_S , of say 10 A is required, the reference voltage should be 3.0 V (10 A x 0.3 Ω). If a sense current I_M of 10 mA is specified, V_{REF} should be 3.0 mV.

Although most power MOSFETs are specified for a 1.0 mA drain current at $V_{GS(th)}$, the 10 mA level was chosen for measurement simplicity; in reality, there is negligible difference in the test results at either currents.

As in the D-S Diode Fixture, the system timing is line synchronized by Schmitt Trigger U1A and U1B, whose complementary outputs are used to clock the 370 μ s sense MV (U1C and U1D), and the variable delay MV (U1E and U1F) for the sample pulse. This type of line synchronization offers several advantages: at high power heating drain currents, it simplifies the oscilloscope viewing, particularly when the external power supplies are not well regulated, and it is easily derived from one hex gate CMOS IC MC14572.

During the 370 μ s sense time, the output of U1D is high; thus, PNP Darlington, Q1 is Off and the reference voltage is determined solely by the voltage divider R2 (the 10 mA Set Control), R4 and R5. To set R2, switch S2 is opened and the drain current is monitored for the required 10 mA.

When U1D goes low for the approximate 8.0 ms power cycle, Q1 is turned on, placing R3, the I_S control, into the reference voltage circuit. Consequently, the reference voltage will be switched from the 3.0 mV sense voltage to the I_S control voltage.

During the sense time the magnitude of the gate-source voltage, can be monitored with a scope or read out with the sample-and-hold circuit consisting of FET series switch Q3, buffer amps U2A and U2B, sample driver Q2 and delay MV U1E and U1F. Power to the DUT is then varied, either V_{DS} or I_D , to make $V_{GS(th)}$ equal to the calibrated value; thus, T_J and P_{IN} are known and $R_{\theta JC}$ can be calculated ($R_{\theta JC} = \frac{T_J - T_C}{P_{IN}}$).




FIGURE 12-29 — DEVICE CAPACITANCES

For the Common Source configuration, the device capacitances are combined to reflect the capacitive reactances presented to the drive source and load. These composite capacitances are:

C_{RSS} — Reverse Transfer Capacitance

C_{ISS} — Common Source Input Capacitance

C_{OSS} — Common Source Output Capacitance

C_{RSS} is the capacitance between the drain and gate terminals with the source ac-guarded. C_{ISS} is the capacitance between the gate and source with the drain ac-short-circuited to the source. C_{OSS} is the capacitance between drain and source with the gate ac-short-circuited to the source. Table 2 summarizes the relation between the Common Source and device capacitances.

TABLE 2

COMMON SOURCE	=	DEVICE
C_{RSS}	=	C_{gd}
C_{ISS}	=	$C_{gd} + C_{gs}$
C_{OSS}	=	$C_{gd} + C_{ds}$

C_{RSS} , measured between gate and drain of the MOSFET, consists primarily of a MOS capacitance between the polysilicon gate and the accumulation section of the MOSFET's drain region. The major component of C_{GS} is between the polysilicon gate and the source metallization. An additional component of C_{GS} is a MOS capacitance between the gate structure and the "back-gate" regions (channel capacitance). C_{DS} is the PN junction capacitance between the drain and the "back-gate" regions. C_{gd} and C_{ds} (and, to a lesser extent, C_{gs}) are strongly voltage dependent.

Modern capacitance meters (e.g. Boonton 74BD, HP4275A) are "guarded" and have provisions for superimposing dc bias on the measurement loop to the component being tested.

Guarded meters are shielded and so configured that the displacement current (I_m) detector circuitry is above ground (Figure 12-30). Any leakage current (or current through a three-terminal composite capacitor) is bypassed around the detector, thus only current through the capacitance under test is detected and measured. A more thorough discussion of guard circuitry can be found in (1-2).

Measuring Power MOSFET Capacitances

The internal capacitances of a power MOSFET are viewed from the outside world as the three device capacitances, C_{GS} , C_{GD} and C_{DS} (Figure 12-29).




FIGURE 12-30 — "GUARDED" CAPACITANCE MEASUREMENT

A guarded arrangement is seen in Figure 12-31, the test configuration for C_{RSS} . As shown, the measurement loop encloses only C_{gd} . Any displacement current through C_{gs} or C_{ds} is bypassed around the measurement loop; only C_{gd} displacement current enables the measurement circuitry. Dc bias voltage, however, may be placed in the "L" bus appearing between drain and source, and allowing measurement of C_{RSS} at various voltages.




FIGURE 12-31 — C_{RSS} TEST CONFIGURATION




FIGURE 12-32 — C_{ISS} TEST CONFIGURATION

To measure C_{ISS} , the displacement current through C_{gs} must be included in the measurement loop. One easy way to accomplish this would be to "hard-wire" the source to the drain, however, such an arrangement would preclude measurement at any drain-source voltage other than zero. A better way is illustrated in Figure 12-32. In this arrangement the source is ac shorted to the drain by C_1 , thus including C_{gs} in the measurement loop. RFC_1 provides a dc return from ground to the source, enabling measurement of C_{ISS} versus V_{DS} .

Measurement of C_{OSS} is similarly straightforward. The simplest way to include the C_{DS} displacement current in the C_{RSS} measurement loop is to "hard-wire" the source to the gate (Figure 12-33). Such an arrangement still allows the desirable feature of measurement at various drain-source voltages.

An inspection of the measurement configurations of Figures 12-31, 12-32 and 12-33 shows that they differ only in termination of the device source terminal. Figure 12-34 embodies Figures 12-31, 12-32 and 12-33 in one test set-up. A two-pole, three position rotary switch connects the source terminal to the appropriate nodes for the three common-source capacitance measurements. The 50 kΩ resistor between gate and source insures proper termination of the MOSFET in case of capacitance meter failure. A pushbutton enables the drain-source bias voltages. P-Channel devices may be measured simply by inverting the connections of the biasing power supply.




FIGURE 12-33 — C_{OSS} TEST CONFIGURATION




FIGURE 12-34 — COMMON SOURCE CAPACITANCE TEST SET-UP

Figure 12-35 shows a typical family of Common Source Capacitance curves derived with use of the test set-up of Figure 12-34.

For reasons detailed in Chapter 6, Figure 12-35 is not a complete picture of the variation of C_{RSS} and C_{ISS} . In brief, the missing data are the changes that occur as the device moves deep into the on-state. The circuit shown in Figure 12-36 provides a means of measuring the additional capacitance variation, which is shown to the left of zero in Figure 12-37.




FIGURE 12-35 — C_{ISS} , C_{RSS} AND C_{OSS} VARIATION OF THE MTH6N60




FIGURE 12-36 — CIRCUIT USED TO MEASURE C_{ISS} AND C_{RSS} OF A POWER MOSFET WHEN IT IS IN OR ENTERING INTO ITS ON-STATE




FIGURE 12-37 — COMPLETE REPRESENTATION OF CAPACITANCE VALUATION OF THE MTH6N60

CHARACTERIZING POWER MOSFETs FOR UNSPECIFIED PARAMETERS

Although many modern data sheets characterize power MOSFETs specifically for operation in power conversion equipment, it is not practical to guarantee operation for every conceivable set of operating conditions. Therefore, equipment design frequently requires the use of power MOSFETs in conditions for which they are not specified. To compensate for the unknowns, use of a relatively large design sample is common practice. A relatively large sample gives a feeling of statistical security. All too often, the sample comes from transistors purchased in a single group, with predictably unfortunate results. A common scenario goes something like this.

Design Scenario

The designer orders as many as 100 of each of the key components to try in this equipment. He may simply verify that the equipment performs satisfactorily, or he may attempt to do a worst case analysis based upon parametric variations. Either way, it is believed that the 100 pieces constitute a statistically conservative sample.

With performance and worst case analysis indicating satisfactory performance, the design is finalized. Pre-production begins with components from the initial 100 piece order. Except for routine debugging, all goes well. Hard tooling is committed. Initially, or months, or even years later, the equipment begins to fail as it comes off the production line. Perhaps with less fortune, the equipment fails in the field. The reason, which is at first elusive, boils down to the equipment requiring a combination of non-reproducible characteristics in one or more of the key components.

All too many people have been adversely affected by just this kind of scenario. Yet, minimizing the risks associated with component selection is considerably easier than might be expected. Guidelines for minimizing the risks, with respect to power MOSFETs, are presented here. In addition to general guidelines, a straightforward method for determining safe operating safety margin is highlighted. The discussion begins with statistical concepts.

Semiconductor components have three statistical populations which are relevant to the equipment designer. They are:

- 1) Wafer lot
- 2) Wafer
- 3) Individual component

A wafer lot is a group of wafers which are processed together. A typical example for switching power supply output transistors is fifty wafers per lot and 100 transistors per wafer, for a total of roughly 5,000 transistors per wafer lot. The statistical considerations arise from the way semiconductor are batch processed in wafer lots. The cookie analogy is a helpful illustration.

Suppose a baker has three groups of raw cookies. Each group is sufficiently large to fully use available space in the baking oven. The three groups are therefore baked sequentially. The first group is slightly overdone and relatively dark. The second group comes out slightly underdone and very light. The third group turns out medium.

Lightness or darkness of the individual cookies will vary somewhat within each group, but probably not by very much. Variations in color are much more dependent upon which group a cookie was baked in than which individual cookie was chosen from a given group. A sample of cookies chosen from any one group will poorly predict the variations expected from the baking process.

Semiconductor characteristics vary in much the same way. Many characteristics are far more dependent upon the wafer lot in which a device is processed than upon which individual device is chosen from a given wafer lot. An illustration is shown in Figure 12-38.




FIGURE 12-38 — EXAMPLE PROBABILITY DISTRIBUTIONS

Population densities for transistors in two different wafer lots, curves A and A', are plotted on the same scale as the wafer lot distribution for the same parameter. It is clear that a sample selected from wafer lot A will poorly predict the performance expected from transistors in lot A'. These curves are typical of the way many transistor parameters vary. They are also descriptive of batch processed components in general.

From an equipment design point of view, these characteristics have serious implications. The validity of a 100 piece design sample becomes questionable, when the possibility that all 100 devices may be from the same wafer lot is considered. In fact, the validity of using 100 devices, which are purchased all in one group, is more than questionable. For those parameters which are highly wafer lot dependent, such a sample is, in effect, not a 100 piece sample, but a one piece sample, since there is a very high probability that only one wafer lot is represented.

The unfortunate circumstances in the opening scenario are a direct result of a one piece wafer lot sample. The one piece sample does not buy much statistical insurance. Surprises are likely, since a false sense of security is generated when it is believed that 100 physical units in a design sample represent a 100 piece statistical sample. The results are predictable and unpleasant for all concerned.

Design Samples

A key factor in top notch design work is obtaining statistically relevant samples of key components. With respect to power transistors, this means including a number of different wafer lots in the design sample. This task can be seemingly difficult since, in general, the number of wafer lots in a given sample is not known. However, the minimum number of wafer lots in a sample can be determined by assuming that each date code consists of separate wafer lots. There may be many wafer lots in a date code, but usually two date codes will not contain transistors from the same wafer lot.

Often, transistors have two date codes, one which corresponds to the time period in which they are tested and the other which denotes the time period in which they were assembled. The assembly date code is by far the more valuable of the two. As an example, Motorola TO-204 transistors have a three-digit assembly date code stamped on the ear. The first digit is coded to the year. The second and third digits correspond to workweek. A transistor built in the last workweek of 1987 would read 752.

Sample selection, then, hinges on being able to obtain transistors from a number of different date codes. Here are some suggestions.

- 1) Place several small orders sequentially in time.
- 2) Order from several different distributors, preferably in more than one geographic location. Five 20 piece shipments from five different distributors will cost more than a single shipment of 100 pieces, but the benefits dwarf the added expense.
- 3) Ask the manufacturer for assistance.

As a practical matter, it will generally be rather difficult to obtain a sample with more than four or five wafer lots represented. Since this is a relatively small sample, a working knowledge of parameter variations is very helpful. This is particularly true of Safe Operating Area (SOA) which is presented here as a special case.

Safe Operating Area

Safe Operating Area is probably the most troublesome of the unspecified parameters. Operation in unspecified regions is difficult to avoid since it is not practical to guarantee the transistor for all conditions in which it can be used. Usually, unspecified operation is related to the fact that SOA curves are drawn for given circuit configurations and bias conditions. Operation in conditions other than specified is not necessarily guaranteed. Therefore, it is often easy to operate fully within the boundaries of an SOA curve, yet be in an unspecified region because of differences in circuit configuration or bias.

At times like this, a straightforward test can be very effective. The steps are as follows:

1. Starting with the equipment in which the transistor will operate, or a suitable test circuit, raise the input bus voltage to $1.25 \times$ its worst case value. Test the equipment for survivability. If any transistors in the design sample fail, there is not enough safety margin. Future trouble is almost guaranteed. If none fail, proceed to Step 2.
2. Raise the bus voltage to $1.33 \times$ its worst case value. Repeat the testing. If more than 50% of the sample transistors survive, then SOA safety margin is probably more than adequate.

3. Recognize that worst case SOA stress, in switching power conversion systems, will often occur at conditions other than full load and high temperature. It is important to either choose conditions which maximize transistor stress, or cycle the equipment through its mini-max load and temperature ranges. Successful results will depend largely on attention to test conditions. An example is noteworthy.

SOA stress is often maximized in the first or last switching cycle, when the equipment is turned-on or turned-off. Load lines for the first or last cycle often have larger excursions than steady-state full load operation. A single excursion to a high voltage is usually more hazardous than operating at a lower voltage on a continuous basis.

These steps are very effective at eliminating unwanted surprises, provided transistors from at least three wafer lots are included in the test. They form the same basic procedure that is used to generate data sheet SOA curves.

General Guidelines

It is often of interest to obtain reasonable limits for parameters other than SOA. A discussion of expected variations is a good place to start.

Variations within a given sample are obvious. Of interest here is the expected worst case variations over the life of a multi-year production run. Table 3 gives an indication of what can generally be expected for various parameters. Measured mean values come from data taken on transistors in the design sample. They are normalized to 1.0 for ease of comparison. It is important to note that Table 3 applies only if at least three wafer lots are included in the sample data.

TABLE 3

Parameter	Measured Mean Value	Expected Min	Expected Max
Leakage Currents	1.0	10 ⁻³	10 ⁺³
Breakdown Voltages	1.0	0.7	1.5
Gain	1.0	0.5	4.0
Turn-On Delay Time	1.0	0.7	1.5
Rise Time	1.0	0.5	2.0
Turn-Off Delay Time	1.0	0.5	2.0
Fall Time	1.0	0.5	2.0
Crossover Time	1.0	0.5	2.0
Gate Threshold Voltage	1.0	0.6	1.5
r _{DS(on)}	1.0	0.5	2.0
V _{DS(on)}	1.0	0.5	2.0
C _{iss}	1.0	0.7	1.5
C _{oss}	1.0	0.5	2.0
C _{rss}	1.0	0.6	1.6

Although some of the resulting tolerances may seem rather large, they are realistic when production runs spanning a number of years are considered. It is far better to face these numbers up front, than be surprised downstream with equipment failures.

Conclusion

The risk of equipment failure can be significantly reduced by straightforward improvements in the selection of design samples. Risks are further minimized with realistic estimation of worst case parameter variations, and the proper choice of test conditions for maximum stress.

Power MOSFET Measurement Techniques For The Curve Tracer

The curve tracer is an extremely useful tool in measuring the pertinent power MOSFET parameters. The techniques are not dissimilar to those used for measuring bipolar transistors. Table 4 lists the equivalent parameters between the two.

TABLE 4

Transistor	MOSFET
Collector	Drain
Emitter	Source
Base	Gate
V _{(BR)CES}	V _{(BR)DSS}
V _{CBO}	V _{DGR}
I _C	I _D
I _{CES}	I _{DSS}
I _{EBO}	I _{GSS}
V _{BE(on)}	V _{GS(th)}
V _{CE(sat)}	V _{DS(on)}
C _{ib}	C _{iss}
C _{ob}	C _{oss}
h _{FE}	g _{fs}
$R_{CE(sat)} = \frac{V_{CE(sat)}}{I_C}$	$r_{DS(on)} = \frac{V_{DS(on)}}{I_D}$
V _{EC}	V _{SD}

No FET parameters are measured in an open gate condition. To prevent damage to the part, the gate should always be terminated with a resistor (typically R_{GS} = 1.0 MΩ) or a short for the appropriate test condition.

DEFINITIONS OF ELECTRICAL CHARACTERISTICS

Off Characteristics

V_{(BR)DSS}, Drain-Source Breakdown Voltage — Maximum sustaining voltage between the drain and source, measured at a specific drain current, I_D; Gate shorted to the source.

I_{DSS}, Drain-Current With Zero Gate Voltage — Drain leakage current at a specified drain-source voltage, V_{DS}; Gate shorted to source.

I_{GSS}, Gate Body Leakage Current — Gate leakage current for a specified gate-source voltage; Drain shorted to source.

On Characteristics

V_{GS(th)}, Gate Threshold Voltage — Value of the gate voltage that must be applied to initiate conduction. It has a negative temperature coefficient of about -6.7 mV/°C.

V_{DS(on)}, Drain-Source On-Voltage — Voltage drop measured between the drain and source at a specified drain current and specified gate-source voltage.

$r_{DS(on)}$, Drain-Source On-Resistance — Value of the resistance measured between drain and source at a specified drain current and a specified gate-source voltage. It is defined as:

$$r_{DS(on)} = \frac{V_{DS(on)}}{I_D}$$

g_{fs} , Forward Transconductance — The MOSFET gain parameter. It is the ratio between the change in drain current, I_D , for a given change in gate-source voltage, at a specified drain-source voltage and specified drain current. In algebraic form:

$$g_{fs} = \frac{\Delta I_D}{\Delta V_{GS}}$$

V_{SD} , Diode Forward On-Voltage — The forward voltage drop between the source and drain at a specified S-D diode current I_S .

Curve Tracer Measurements

The following explains how to measure the parameters listed above on a curve tracer. Although the set-up charts correspond to the Tektronic Type 576 Curve Tracer, the same measurements can be performed on a Tektronix Type 577 Curve Tracer.

Before applying power to MOSFETs on a curve tracer, the following precautions should be observed:

- 1 — Test stations should be protected from Electro-Static Discharge.
- 2 — When inserting parts into a curve tracer, voltage should not be applied until all terminals are solidly connected in the socket.
- 3 — A resistor of 100 Ω should be connected in series with the gate to damp spurious oscillations that can occur on the tracer.
- 4 — When switching from one test range to another, voltage settings should be reduced to zero to avoid generation of potentially destructive voltage surges during switching.

The test set-ups to follow are for the Motorola MTP12N10 Power MOSFET, which is a 12 Amp, 100 volt N-Channel device in the TO-220 package.

$V_{(BR)DSS}$ — Also known as BV_{DSS} . Specified at an I_D of 5.0 mA at $T_C = 25^\circ\text{C}$.

Test set-up and Source Trace (See Figure 12-39).

- 1 — Set maximum peak volts on 350, Series Resistors on 3.0 k.
- 2 — Polarity to NPN, Mode to Norm.
- 3 — Vertical on 1.0 mA/Division, Display Offset on 0, Horizontal on 20 volts/Division.
- 4 — Step Generator is not used for this measurement.
- 5 — Emitter grounded; Base Term on short.
- 6 — With device in socket, adjust variable collector supply until trace breaks and reaches 5.0 mA.

I_{DSS} — Specified at 85% of rated $V_{(BR)DSS}$. Maximum allowable leakage is 250 μA at $T_C = 25^\circ\text{C}$.

Test Set-Up

Set-up is the same as $V_{(BR)DSS}$ except:

- 1 — Set Mode Switch to Leakage.
- 2 — Set Vertical to 50 $\mu\text{A}/\text{Division}$
- 3 — Adjust variable collector supply to 85 volts and read leakage. If Leakage reads 0, adjust Vertical to desired level (This increases sensitivity on low leakage devices).

I_{GSS} — Specified at $V_{GS} = \pm 20$ volts, maximum allowable leakage is 500 nA at $T_C = 25^\circ\text{C}$.

Test Set-Up

- 1 — Drain and gate connections on socket are reversed so drain is shorted to source.
- 2 — Set maximum peak volts to 75, and Series Resistors to 140 Ω .
- 3 — Polarity to NPN and Mode Switch to Leakage.
- 4 — Vertical on 50 nA/Division, Display Offset on 0, Horizontal on 2.0 Volts/Division.
- 5 — Step generator is not used for this measurement.
- 6 — Emitter grounded; Base Term on short.
- 7 — With device in socket, adjust variable collector supply to 20 volts and read Leakage. If leakage reads 0, adjust vertical to desired level.

$V_{GS(th)}$ — Specified at 1.0 mA with limits of 2.0 volts minimum and 4.5 volts maximum at $T_C = 25^\circ\text{C}$.

(Figure 12-40)

- 1 — Set Maximum Peak Volts to 15, Series Resistors to 0.3 Ω .
- 2 — Polarity to NPN, Mode Switch on Normal.
- 3 — Vertical on 0.2 mA/Division, Display Offset on 0, Horizontal on 2.0 Volts/Division.
- 4 — Step Generator; number of steps = 1, Offset Mult on 0, Offset on Aid, Steps Button in, Step Family on Single, Rate on Norm, Step offset amplitude = 1.0 V.
- 5 — Emitter grounded; Base Term on Step Generator.
- 6 — With device in socket, adjust variable collector supply to 10 volts, then adjust Offset Mult until trace reaches 1.0 mA. Read $V_{GS(th)}$ directly from Offset Mult Control.

$V_{DS(on)}$ — Specified at $V_{GS} = 10$ volts and at one half rated I_D . $r_{DS(on)}$ is calculated from measured $V_{DS(on)}$ value.

(Figure 12-41)

- 1 — Set Maximum Peak Volts on 15, Series Resistors on 0.3 Ω .
- 2 — Polarity on NPN, Mode to Norm.
- 3 — Vertical on 1.0 A/Division, Display Offset on 0, Horizontal on 0.5 Volts/Division.
- 4 — Step Generator; number of steps — 10, Offset on zero, pulsed steps on 300 μs , Step Family on Rep, rate on Norm, Step Offset/Amplitude = 1.0 V.
- 5 — Emitter grounded; Base Term on Step Gen.
- 6 — With device in socket, adjust variable collector supply until the top left dot on trace reaches 6.0 Amps then read $V_{DS(on)}$ off horizontal scale.




FIGURE 12-40 — CURVE TRACER PRESENTATION FOR $V_{GS(th)}$ — MTP12N10




FIGURE 12-42 — CURVE TRACER FOR g_{fs}




FIGURE 12-41 — CURVE TRACER PRESENTATION FOR $V_{DS(on)}$

g_{fs} — Specified at one half rated I_D at $V_{DS} = 15$ volts.

(Figure 12-42)

- 1 — Maximum Peak Volts on 15, Series Resistors on 0.3 Ω .
- 2 — Polarity on NPN, Mode to Norm.
- 3 — Vertical on 1.0 Amp/Division/Display Offset on zero, Horizontal on 2.0 Volts/Division.
- 4 — Step Generator; number of steps = 10, Offset on zero, Pulsed Steps on 300 μs , Step Family on Rep, rate on Norm, Step Offset Amplitude -1.0 V.
- 5 — Emitter grounded; Base Term on Step Gen.
- 6 — Readout illum turned fully clockwise.
- 7 — With device in socket, adjust variable collector supply until trace with steps closest to 6.0 Amps reaches 15 volts. g_{fs} is the number of divisions between those two steps, as designated by the right hand corner of the screen labeled g_m per Division.

V_{SD} — Specified at rated I_D with $V_{GS} = 0$.

(Figure 12-43)

- 1 — Set Maximum Peak Volts on 15 and Series Resistors on 0.3 Ω .
- 2 — Polarity on PNP, Mode on Norm.
- 3 — Vertical on 2.0 Amps/Division, Display Offset on 0, Horizontal on 0.5 Volts/Division.
- 4 — Push Display Invert in.
- 5 — Step Generator is not used for this measurement.
- 6 — With device in socket, adjust variable collector supply until trace reaches 12 Amps and read voltage.




FIGURE 12-43 — CURVE TRACER PRESENTATION FOR V_{SD}

REFERENCES

1. Fink, *Electronic Engineers' Handbook*, 1 ed 1975, McGraw Hill, pp17-31 to 17-32.
2. Henny, *Radio Engineering Handbook*, 5 ed, 1959, McGraw Hill, pp14-36 to 14-37.

Additional Reference Material: Measurement Concepts From Tektronix.

Chapter 13: Reliability and Quality

Introduction

In today's semiconductor marketplace two important elements for the success of a company are product quality and reliability. Both are interrelated — reliability is the quality extended over the expected life of the product. For any manufacturer to remain in business, their products must meet and/or exceed the basic quality and reliability standards. Motorola, as a semiconductor supplier, has successfully achieved these standards by supplying product for the most strenuous applications to perform in the most adverse environments.

It is recognized that the best way to accomplish an assured quality performance is by moving away from the previous methods of "testing in" quality and embracing the newer concept of "building in" quality. At Motorola, we use a twofold approach toward reaching the ultimately achievable level of quality and reliability. First, we develop and implement a process that is inherently reliable. Then we exercise meticulous care in adhering to the specifications of the process every step of the way — from start to finish. This allows the development and application of inspections and procedures that will uncover potentially hidden failure modes. It is this dedication to long-term reliability that will ultimately lead to the manufacture of the "perfect product."

Motorola approaches the ideal in TMOS product reliability by instigating a four-step program of quality and reliability:

1. Stringent in-process controls and inspections.
2. Thoroughly evaluated designs and materials.
3. Process average testing, including 100% QA redundant testing.
4. Ongoing reliability verifications through audits and reliability studies.

These quality and reliability procedures, coupled with rigorous incoming inspections and outgoing quality control inspections add up to a product with quality built in — from raw silicon to delivered service.

Reliability Tests

Motorola TMOS products are subjected to a series of extensive reliability tests to verify conformance. These tests are designed to accelerate the failure mechanisms encountered in practical applications, thereby ensuring satisfactory reliable performance in "real world" applications.

The following describes the reliability tests that are routinely performed on Motorola's TMOS devices.

High Temperature Reverse Bias (HTRB) Per MIL-STD-750, Method 1039:

The HTRB test is designed to check the stability of the device under "reverse bias" conditions of the main blocking junction at high temperature, as a function of time.

The stability and leakage current over a period of time, for a given temperature and voltage applied across the junction, is indicative of junction surface stability. It is therefore a good indicator of device quality and reliability.

For TMOS devices, voltage is applied between the drain and source with the gate shorted to the source. I_{DSS} , $V_{(BR)DSS}$, I_{GSS} , $V_{GS(th)}$, and $V_{DS(on)}$ are the dc parameters monitored. A failure will occur when the leakage achieves such a high level that the power dissipation causes the devices to go into a thermal runaway. The leakage current of a stable device should remain relatively constant, only increasing slightly over the testing period.

Typical conditions:

$V_{DS} = 100\%$ of maximum V_{DS} rating

$V_{GS} = 0$ (shorted)

$T_A = 150^\circ\text{C}$

Duration: 1000 hrs for qualification

High Temperature Gate Bias (HTGB):

Per MIL-STD-750, Method 1039:

The HTGB test is designed to electrically stress the gate oxide at the maximum rated dc bias voltage at high temperature. The test is designed to detect for drift caused by random oxide defects and ionic oxide contamination.

For TMOS devices, voltage is applied between the gate and source with the drain shorted to the source. I_{GSS} , $V_{GS(th)}$, and $V_{DS(on)}$ are the dc parameters monitored. Any oxide defects will lead to early device failures.

Typical conditions:

$V_{GS} = \pm 20$ V

$V_{DS} = 0$ (shorted)

$T_A = 150^\circ\text{C}$

Duration: 1000 hrs for qualification

High Temperature Storage Life (HTSL) Test:

Per MIL-STD-750, Method 1032.

The HTSL test is designed to indicate the stability of the devices, their potential to withstand high temperatures and the internal manufacturing integrity of the package. Although devices are not exposed to such extreme high temperatures in the field, the purpose of this test is to accelerate any failure mechanisms that could occur during long periods at storage temperatures.

The test is performed by placing the devices in a mesh basket, then placed in a high temperature chamber at a controlled ambient temperature, as a function of time.

Typical conditions:

$T_A = 150^\circ\text{C}$ on Plastic package

Duration: 1000 hrs for qualification

High Humidity High Temperature Reverse Bias (H^3 TRB) Test: Per MIL-STD-750, Method 1039.

The H^3 TRB test is designed to determine the resistance of component parts and constituent materials to the combined deteriorative effects of prolonged operation in a high temperature/high humidity environment. This test only applies to nonhermetic devices.

Humidity has been a traditional enemy of semiconductors, particularly plastic packaged devices. Most moisture related degradations result, directly or indirectly, from penetration of moisture vapor through passivating materials,

and from surface corrosion. At Motorola, this former problem has been effectively addressed and controlled through use of junction "passivation" process, die coating, and proper selection of package materials.

Typical conditions:

$V_{DS} = 100\%$ of maximum V_{DS} rating up to 200 V

$V_{GS} = 0$ (shorted)

$T_A = 85^\circ\text{C}$

RH = 85%

Duration: 1000 hrs for qualification

Autoclave Test (Pressure Cooker).

The Autoclave Test is designed to determine the moisture resistance of devices by subjecting them to high steam pressure levels. This test is only performed on plastic/epoxy encapsulated devices and not on hermetic packages (i.e., metal can devices). Within the pressure cooker a wire mesh tray is constructed inside to keep the devices approximately two inches above the surface of deionized water and to prevent condensed water from collecting on them. After achieving the proper temperature and atmospheric pressure, these test conditions are maintained for a minimum of 24 hours. The devices are then removed and air dried. Parameters that are usually monitored are leakage currents and voltage.

Typical Conditions:

$T_A = 121^\circ\text{C}$

$P = 14.7$ psi

RH = 100%

Duration: 72 hrs for qualification

Intermittent Operating Life: (IOL or Power Cycling) Per MIL-STD-750, Method 1037.

The purpose of the IOL test is to determine the integrity of the chip and/or package assembly by cycling on (device thermally heated due to power dissipation) and cycling off (device thermally cooling due to removal of power applied) as is normally experienced in a "real world" environment.

DC power is applied to the device until the desired function temperature is reached. The power is then switched off, and forced air cooling applied until the junction temperature decreases to ambient temperature.

$$\Delta T_J = \Delta T_C + R_{\theta JC} P_d$$

$$\Delta T_J = 100^\circ\text{C}$$

(typically, which is an accelerated condition)

$$\Delta T_C = T_C \text{ HIGH} - T_C \text{ LOW}$$

The sequence is repeated for the specified number of cycles. The temperature excursion is carefully maintained for repeatability of results.

The Intermittent Operating Life test indicates the degree of thermal fatigue of the die bond interface between the chip and the mounting surface and between the chip and the wire bond interface.

For T MOS devices, parameters used to monitor performance are thermal resistance, threshold voltage, on-resistance, gate-source leakage current and drain-source leakage current.

A failure occurs when thermal fatigue causes the thermal resistance or the on-resistance to increase beyond the maximum value specified by the manufacturer's data sheets.

Typical conditions:

$V_{DS} \geq 10$ V

$\Delta T_J = 100^\circ\text{C}$

$R_{\theta JC} =$ Device dependent

$T_{on}, T_{off} \geq 30$ seconds

Duration: 15K cycles for qualification

TEMPERATURE CYCLE (TC) PER MIL-STD-750, METHOD 1051:

The purpose of the Temperature Cycle Test is to determine the resistance of the device to high and low temperature excursions in an air medium and the effects of cycling at these extremes.

The test is performed by placing the devices alternatively in separate chambers set for high and low temperatures. The air temperature of each chamber is evenly maintained by means of circulation. The chambers have sufficient thermal capacity so that the specified ambient is reached after the devices have been transferred to the chamber.

Each cycle consists of an exposure to one extreme temperature for 15 minutes minimum, then immediately transferred to the other extreme temperature for 15 minutes minimum; this completes one cycle. Note that it is an immediate transfer between temperature extremes and thereby stressing the device greater than non-immediate transfer.

Typical Extremes

$-65/+150^\circ\text{C}$

The number of cycles can be correlated to the severity of the expected environment. It is commonly accepted in the industry that ten cycles is sufficient to determine the quality of the device.

Typical Cycles for Evaluations

TO-204 and TO-220 devices: Minimum 100 cycles

TO-204 and TO-220 devices: Maximum 1000 cycles

Temperature cycling identifies any excessive strains set up between materials within the device due to differences in coefficients of expansion.

A failure occurs when there is a change in the device's parameters beyond specified levels, or when a device checks electrically as "open" or "short".


Thermal Shock (TC) Per MIL-STD-750, Method 1056:

The purpose of this test is to determine the resistance of the device to sudden exposure to extreme changes in temperature.


The test is performed by placing the devices in a mesh basket, then alternatively immerse in baths of liquid (maintained at -55°C and $+150^\circ\text{C}$). They are kept for thirty seconds in each bath and immediately transferred to the alternate bath.

This test produces sudden heating and cooling of the device, and produces unusual stresses due to the short term temperature gradients that are set up. It is commonly accepted in the industry that five cycles is sufficient to determine the quality of the device.

A failure occurs when there is a change in the device's parameters beyond specified levels, or when a device checks electrically as "open" or "short".



TMOS WAFER FABRICATION



*100% NON-DESTRUCTIVE WIRE PULL AFTER WIRE BOND
**100% DC ELECTRICAL TESTING

△ — DENOTES QA INSPECTION POINT
○ — DENOTES PROCESS STEP

ASSEMBLY PROCESS FLOW

Environmental Package Related Test Programs:

- A. Physical Dimensions — Mil-Std-750, Method 2066. This test is performed to determine the conformance to device outline drawing specifications.
- B. Visual and mechanical examination — Mil-Std-750, Method 2071. A test to determine the acceptability of product to certain cosmetic and functional criteria such as marking legibility, stains, etc.
- C. Resistance to Solvents — Mil-Std-202, Method 2025.3. A test to determine the solderability of device terminals.
- D. Terminal Strength — Mil-Std-750, Method 2036. This test is a lead bend test to check for lead strength.
- E. Constant Acceleration — Mil-Std-750, Method 2006. The parts are accelerated to 20,000 G's and higher to check for defects that would show up in this environment.
- F. Vibration Variable Frequency — Mil-Std-750, Method 2056. Parts are vibrated in different planes and at different frequencies to check for loose particles or ruptured wire or die bonds.

Every manufacturing process exhibits a quality and reliability distribution. This distribution must be controlled to assure a high mean value, a narrow range and a consistent shape. Through proper design and process control this can be accomplished, thereby reducing the task of screening programs which attempt to eliminate the lower tail of the distribution.

Accelerated Stress Testing

The nature of some tests in this report is such that they far exceed that which the devices would see in normal operating conditions. Thus, the test conditions "accelerate" the failure mechanisms in question and allow Motorola to predict failure rates in a much shorter amount of time than otherwise possible. Failure modes that are temperature dependent are characterized by the Arrhenius model.

$$AF = e^{\frac{EA}{K} \left(\frac{1}{T_2} - \frac{1}{T_1} \right)}$$

AF = Acceleration Factor

EA = Activation Energy (ev)

K = Boltzman's Constant (8.62×10^{-5} ev/K)

T_2 = Operating Temperature (°K)

T_1 = Test Temperature (°K)

Therefore, the equivalent device hours are equal to the acceleration factor (as determined by the Arrhenius Model) times the actual device hours.

With the following charts (13-1, 13-2), one can determine a temperature dependent failure rate for our power MOSFETs under reverse and gate bias conditions when establishing their design circuits. For example, if the established operating temperature is set at 50°C, the charts show the failure rates to be 1 and 680 fits for high temperature reverse bias and high temperature gate bias, respectively.

Review of Data

High Temperature Reverse Bias (HTRB) indicates the stability of leakage current, which is related to the field




FIGURE 13-1 — HIGH TEMPERATURE REVERSE BIAS FAILURE RATE VERSUS JUNCTION TEMPERATURE




FIGURE 13-2 — HIGH TEMPERATURE GATE BIAS FAILURE RATE VERSUS JUNCTION TEMPERATURE

distortion of TMOS devices. HTRB enhances the failure mechanism by high temperature reverse bias testing, and therefore is a good indicator of device quality and reliability, along with verification that process controls are effective.

High Temperature Gate Bias (HTGB) checks the stability of the device under "gate bias" forward conditions at accelerated high temperature, as a function of time. This test is performed to electrically stress the gate oxide to detect for drift caused by random oxide defect. This failure mechanism appears in the infant and random zones of the reliability "bath tub curve" at a very low rate of defect.

Intermittent Operating Life (IOL) is an excellent accelerated stress test to determine the integrity of the chip and/or package assembly to cycling on (device thermally heated due to power dissipation) and cycling off (device thermally cooling due to removal of power applied). This test is perhaps the most important test of all, along with simulating what is normally experienced in a "real world" environment. IOL exercises die bond, wire bonds, turning on the device, turning off the device, relates the device performance, and verifying the thermal expansion of all materials are compatible. Motorola performs extensive

IOL testing as a continual process control monitor that best relates to the "device system" as a whole. Motorola also performs extensive analysis and comparison of delta junction temperatures. Motorola has determined that to effectively stress the device a delta T_J of 100°C is necessary which far exceeds many customers' application and determines the reliability modeling of the device.

Temperature Cycling (TC) is also an excellent stress test to determine the resistance of the device to high and low temperature excursions in an air medium. Where IOL electrically stresses the "device system" from internally,

temperature cycle stresses the "device system" thermally from external environment conditions.

High Temperature Storage Life (HTSL), High Humidity Temperature Reverse Bias (H³TRB), Thermal Shock (TC) and "Pressure Cooker" (Autoclave) are routinely tested, however it is felt by Motorola Reliability Engineering that HTRB, HTGB, IOL and TC are of primary importance. Motorola has been in the semiconductor industry for many years and will remain there as a leader with continued reliability, quality and customer relations.

Test Results Summaries

TABLE 1
SUMMARY OF TIME DEPENDENT TESTS

Test Type	Test Conditions	Devices Failed	Device Hrs. (Actual)	Equivalent Device Hrs. @ 90°C	Failure Rate % Per 1000 Hrs.
HTRB	V _{DS} = 80% of Max. Rating* V _{GS} = 0 (Shorted) T _A = 150°C	43	7 x 10 ⁶	6.51 x 10 ⁸	.0068
HTGB	V _{GS} = ±20 V V _{DS} = 0 (Shorted) T _A = 150°C	24	3.11 x 10 ⁶	1.21 x 10 ⁹	.2063
HTSL	T _A = 150°C	1	8.9 x 10 ⁵	8.3 x 10 ⁷	0.0025
H ³ TRB	T _A = 85°C R.H. = 85% V _{GS} = 0 (Shorted) V _{DS} = 80% of Max. Rating up to 200 V	0	3.2 x 10 ⁵	—	0.28

Failure Unit (FIT):

Modern electronic system reliability utilizing today's semiconductor devices requires quite low component failure rates, and therefore requires a workable number. This number called a FIT (Failure Unit) is defined as: FIT = one failure on 10⁹ device hours.

Mean Time Between Failures (MTBF):

The significant distribution properties of electronic system reliability is expressed as MTBF, which is defined as:

$$t = 1/\lambda$$

Where, t = time, hours

λ = failure rate

* (changed to 100% of max rating 2Q87)

TABLE 2
SUMMARY OF CYCLE DEPENDENT TESTS

Test Type	Test Conditions	Devices Failed	Device Cycles (Actual)	Equivalent Device Hrs. @ 90°C	Failure Rate % Per 1000 Cycles
IOL	$\Delta T_J = 100^\circ\text{C}$ V _{DS} ≥ 10 V t _{on} , t _{off} ≥ 30 s	9	4.3 x 10 ⁷	—	.023
TC	T _{low} = -65°C T _{high} = 150°C (Plastic) T _{high} = 200°C (Metal)	18	2.44 x 10 ⁶	—	0.74

*Activation energy for HTRB, HTSL = 1 eV; for HTGB = 0.3 eV.

Reliability Audit Program

At Motorola reliability is assured through the rigid implementation of a reliability audit program. All TMOS products are grouped into generic families according to voltage ranges and package types. These families are sampled weekly from the raw stock at final test, then submitted for audit testing. The extreme stress testing, in real-time for each product run, may uncover process abnormalities that are detectable by the in-process controls. Typical reliability audit tests include high temperature reverse bias, high temperature gate bias, intermittent operating life, temperature cycling, and autoclave. To uncover any hidden failure modes, the reliability tests are designed to exceed the testing conditions of normal quality and reliability testing.

Audit failures which are detected are sent to the product analysis laboratory for real-time evaluations. This highly specialized area is equipped with a variety of analytical capabilities, including electrical characterizations, wet chemical and plasma techniques, metallurgical cross-sectioning, scanning electron microscope, dispersive x-ray, auger spectroscopy, and micro/macro photography. Together, these capabilities allow the prompt and accurate analysis of failure mechanisms — ensuring that the results of the evaluations can be translated into corrective actions and directed to the appropriate areas of responsibility.

The Motorola reliability audit program provides a powerful method for uncovering even the slightest hint of potential process anomalies in the TMOS product line. It is this stringent and continuing concern with the reliability audits that gives positive assurance that customer satisfaction will be achieved.

Power FET TMOS Reliability Audit Program

Test	Conditions	S/S	Frequency
HTRB	V _{DS} = 100% Max Rating V _{GS} = 0 T _A = 150°C Duration = 72 Hours (short), 1000 Hours (long)	50/Family	Weekly
HTGB	V _{GSS} = ± 20 V V _{DS} = 0 T _A = 150°C Duration = 72 Hours (short), 1000 Hours (long)	50/Family	Weekly
IOL	Metal Products	36/Family	Weekly
	Δ T _J = 100°C V _{DS} ≥ 10 V Duration = 5000 Cycles (short), 15,000 cycles (long)	36/Family	Weekly
Solder Heat	1 Cycle @ 260°C for 10 seconds followed by:	25/Family	Weekly
Temperature Cycle	100 Cycles (short) 500 Cycles (long) -65 to +150°C Dwell Time ≥ 15 minutes Requires Faraday Cages	25/Family	Weekly
Pressure Cooker	P = 15 psi, T = 121°C Duration = 48 Hours (short), 96 Hours (long) (Plastic Package Only)	25/Family	Weekly

AVERAGE OUTGOING QUALITY (AOQ)

AOQ refers to the number of devices per million that do not fall within specification limits at the time of shipment. By implementing the philosophy of building in quality and reliability, Motorola has continually improved its outgoing quality. This pursuit of quality has led to a vendor certification program which guarantees a specific level of quality for the customer which has in many cases reduced or eliminated the need for incoming inspections.

AVERAGE OUTGOING QUALITY (AOQ)

$$AOQ = \text{Process Average} \times \text{Probability of Acceptance} \times 10^6 \text{ (PPM)}$$

- Process Average = $\frac{\text{Total Projected Reject Devices}}{\text{Total Number of Devices}}$
- Projected Reject Devices = $\frac{\text{Defects in Sample}}{\text{Sample Size}} \times \text{Lot Size}$
- Total Number of Devices = Sum of all the units in each submitted lot
- Probability of Acceptance = $1 - \frac{\text{Number of Lots Rejected}}{\text{Number of Lots Tested}}$
- 10^6 = Conversion to Parts Per Million

Essentials of Reliability:

Paramount in the mind of every semiconductor user is the question of device performance versus time. After the applicability of a particular device has been established, its effectiveness depends on the length of trouble free service it can offer. The reliability of a device is exactly that — an expression of how well it will serve the customer. Reliability can be redefined as the probability of failure free performance, under a given manufacturer's specifications, for a given period of time. The failure rate of semiconductors in general, when plotted versus a long period of time, exhibit what has been called the "bath tub curve" (Figure 13-3).




FIGURE 13-3 — FAILURE RATE OF SEMICONDUCTOR

Reliability Mechanics

Since reliability evaluations usually involve only samples of an entire population of devices, the concept of the central limit theorem applies and a failure rate is calculated using the λ^2 distribution through the equation:

$$\lambda \approx \frac{\lambda^2 (\alpha, 2r + 2)}{2nt}$$

λ^2 = chi squared distribution

$$\text{where } \alpha = \frac{100 - cl}{100}$$

λ = Failure rate

cl = Confidence limit in percent

r = Number of rejects

n = Number of devices

t = Duration of tests

The confidence limit is the degree of conservatism desired in the calculation. The central limit theorem states that the values of any sample of units out of a large population will produce a normal distribution. A 50% confidence limit is termed the best estimate, and is the mean of this distribution. A 90% confidence limit is a very conservative value and results in a higher λ which represents the point at which 90% of the area of the distribution is to the left of that value (Figure 13-4).

The term $(2r + 2)$ is called the degrees of freedom and is an expression of the number of rejects in a form suitable to λ^2 tables. The number of rejects is a critical factor since




FIGURE 13-4 — CONFIDENCE LIMITS AND THE DISTRIBUTION OF SAMPLE FAILURE RATES

the definition of rejects often differs between manufacturers. Due to the increasing chance of a test not being representative of the entire population as sample size and test time are decreased, the λ^2 calculation produces surprisingly high values of λ for short test durations even though the true long term failure rate may be quite low. For this reason relatively large amounts of data must be gathered to demonstrate the real long term failure rate. Since this would require years of testing on thousands of devices, methods of accelerated testing have been developed.

Years of semiconductor device testing has shown that temperature will accelerate failures and that this behavior fits the form of the Arrhenius equation:

$$R(t) = R_0(t)e^{-Q/KT}$$

Where $R(t)$ = reaction rate as a function of time and temperature

R_0 = A constant

t = Time

T = Absolute temperature, °Kelvin ($^{\circ}\text{C} + 273^{\circ}$)

Q = Activation energy in electron volts (ev)

K = Boltzman's constant = 8.62×10^{-5} ev/°K

This equation can also be put in the form:

AF = Acceleration factor

T2 = User temperature

T1 = Actual test temperature

The Arrhenius equation states that reaction rate increases exponentially with the temperature. This produces a straight line when plotted on log-linear paper with a slope physically interpreted as the energy threshold of a particular reaction or failure mechanism.

Reliability Qualifications/Evaluations Outline:

Some of the functions of Motorola Reliability and Quality Assurance Engineering is to evaluate new products for introduction, process changes (whether minor or major), and product line updates to verify the integrity and reliability of conformance, thereby ensuring satisfactory performance in the field. The reliability evaluations may be subjected to a series of extensive reliability testing, such as those outlined in the "Tests Performed" section, or special tests, depending on the nature of the qualification requirement.

High Reliability Power MOSFET Products

Motorola has the broadest line of MIL-qualified discrete and integrated circuits for the widest range of designs. Power MOSFETs are being processed at this time to join the qualified products portfolio available from Motorola.

Complete facilities are available to conduct all three product levels of testing on Power MOSFETs in TO-204AA and TO-205AF hermetic packages. Devices designated as "JTX" and "JTXV" devices or equivalents receive 100% screening.

Motorola offers Power MOSFETs of a custom nature which have been processed to the specific high reliability requirements of a critical scientific or industrial application.

Figure 13-5 illustrates the processing flow for JAN, JTX, and JTXV and their equivalent Power MOSFETs in accordance with MIL-S-19500.




FIGURE 13-5 — JTX, JTXV AND/OR EQUIVALENT PROCESS FLOW:




FIGURE 13-5 — JTX, JTXV AND/OR EQUIVALENT PROCESS FLOW (continued)

Motorola High Reliability Parts Pending QUAL as of JAN 1984

Device Type	MIL-S 19500/	Package	*QUAL Status	P _T (W)	I _D (A)	V _{(BR)DSS} (V)	Ω r _{DS(on)}
2N6756 JTX	542B	TO-204AA TO-3	Q	75	14	100	0.18
2N6756 JTXV	542B	TO-204AA TO-3	Q	75	14	100	0.18
2N6758 JTX	542B	TO-204AA TO-3	Q	75	9.0	200	0.4
2N6758 JTXV	542B	TO-204AA TO-3	Q	75	9.0	200	0.4
2N6760 JTX	542B	TO-204AA TO-3	Q	75	5.5	400	1.0
2N6760 JTXV	542B	TO-204AA TO-3	Q	75	5.5	400	1.0
2N6762 JTX	542B	TO-204AA TO-3	Q	75	4.5	500	1.5
2N6762 JTXV	542B	TO-204AA TO-3	Q	75	4.5	500	1.5
2N6764 JTX	543B	TO-204AE TO-3	Q	150	38	100	0.055
2N6764 JTXV	543B	TO-204AE TO-3	Q	150	38	100	0.055
2N6766 JTX	543B	TO-204AE TO-3	Q	150	30	200	0.085
2N6766 JTXV	543B	TO-204AE TO-3	Q	150	30	200	0.085
2N6768 JTX	543B	TO-204AA TO-3	Q	150	14	400	0.3
2N6768 JTXV	543B	TO-204AA TO-3	Q	150	14	400	0.3
2N6770 JTX	543B	TO-204AA TO-3	Q	150	12	500	0.4
2N6770 JTXV	543B	TO-204AA TO-3	Q	150	12	500	0.4
2N6823 JTX	TBD	TO-204AA TO-3	P	100	3.0	600	2.8
2N6823 JTXV	TBD	TO-204AA TO-3	P	100	3.0	600	2.8
2N6826 JTX	TBD	TO-204AA TO-3	P	150	8.0	600	0.9

Motorola High Reliability Parts Pending QUAL as of JAN 1984 (Continued)

1

Device Type	MIL-S 19500/	Package	*QUAL Status	P _T (W)	I _D (A)	V _{(BR)DSS} (V)	Ω r _{DS(on)}
2N6826 JTXV	TBD	TO-204AA TO-3	P	150	8.0	600	0.9
2N6782 JAN	556	TO-205AF TO-39	P	15	3.5	100	0.6
JTX	556	TO-205AF TO-39	P	15	3.5	100	0.6
JTXV	556	TO-205AF TO-39	P	15	3.5	100	0.6
2N6784 JAN	556	TO-205AF TO-39	P	15	2.25	200	1.5
JTX	556	TO-205AF TO-39	P	15	2.25	200	1.5
JTXV	556	TO-205AF TO-39	P	15	2.25	200	1.5
2N6786 JAN	556	TO-205AF TO-39	P	15	1.25	400	3.6
JTX	556	TO-205AF TO-39	P	15	1.25	400	3.6
JTXV	556	TO-205AF TO-39	P	15	1.25	400	3.6
2N6788 JAN	555	TO-205AF TO-39	P	20	6.0	100	0.3
JTX	555	TO-205AF TO-39	P	20	6.0	100	0.3
JTXV	555	TO-205AF TO-39	P	20	6.0	100	0.3
2N6790 JAN	555	TO-205AF TO-39	P	20	3.5	200	0.8
JTX	555	TO-205AF TO-39	P	20	3.5	200	0.8
JTXV	555	TO-205AF TO-39	P	20	3.5	200	0.8
2N6792 JAN	555	TO-205AF TO-39	P	20	2.0	400	1.8
JTX	555	TO-205AF TO-39	P	20	2.0	400	1.8
JTXV	555	TO-205AF TO-39	P	20	2.0	400	1.8
2N6794 JAN	555	TO-205AF TO-39	P	20	1.5	500	3.0
JTX	555	TO-205AF TO-39	P	20	1.5	500	3.0
JTXV	555	TO-205AF TO-39	P	20	1.5	500	3.0
2N6796 JAN	557	TO-205AF TO-39	P	25	8.0	100	0.18
JTX	557	TO-205AF TO-39	P	25	8.0	100	0.18
JTXV	557	TO-205AF TO-39	P	25	8.0	100	0.18
2N6798 JAN	557	TO-205AF TO-39	P	25	5.5	200	0.4
JTX	557	TO-205AF TO-39	P	25	5.5	200	0.4
JTXV	557	TO-205AF TO-39	P	25	5.5	200	0.4
2N6800 JAN	557	TO-205AF TO-39	P	25	3.0	400	1.0

1-13

Motorola High Reliability Parts Pending QUAL as of JAN 1984 (Continued)

Device Type	MIL-S 19500/	Package	*QUAL Status	P _T (W)	I _D (A)	V(BR)DSS (V)	Ω r _{DS(on)}
JTX	557	TO-205AF TO-39	P	25	3.0	400	1.0
JTXV	557	TO-205AF TO-39	P	25	3.0	400	1.0
2N6802 JAN	557	TO-205AF TO-39	P	25	2.5	500	1.5
JTX	557	TO-205AF TO-39	P	25	2.5	500	1.5
JTXV	557	TO-205AF TO-39	P	25	2.5	500	1.5

**P denotes proposed qualifications
 ***Q denotes qualified

Chapter 14: Mounting Techniques For Power MOSFETs

Current and power ratings of semiconductors are inseparably linked to their thermal environment. Except for lead-mounted parts used at low currents, a heat exchanger is required to prevent the junction temperature from exceeding its rated limit, thereby running the risk of a high failure rate. Furthermore, semiconductor-industry field history indicates that the failure rate of most silicon semiconductors decreases approximately by one-half for a decrease in junction temperature from 160°C to 135°C.*

Many failures of power semiconductors can be traced to faulty mounting procedures. With metal packaged devices, faulty mounting generally causes unnecessarily high junction temperature, resulting in reduced component lifetime, although mechanical damage has occurred on occasion from mounting securely to a warped surface. With the widespread use of various plastic-packaged semiconductors, the dimension of mechanical damage becomes very significant.

Figure 14-1 shows an example of doing nearly everything wrong. In this instance, the device to be victimized is in the TO-220 package. The leads are bent to fit into a socket — an operation which, if not properly done, can crack the package, break the bonding wires, or crack the dice. The package is fastened with a sheet-metal screw through a 1/4"-hole containing a fiber-insulating sleeve. The force used to tighten the screw pulls the package into the hole, causing enough distortion to crack the dice. Even if the dice were not cracked, the contact area is small because of the area consumed by the large hole and the bowing of the package; the result is a much higher junction temperature than expected. If a rough heat sink surface and some burns around the hole are present, many — but unfortunately not all — poor mounting practices are covered.




FIGURE 14-1 — EXTREME CASE OF IMPROPERLY MOUNTING A SEMICONDUCTOR (DISTORTION EXAGGERATED)

In many situations the case of the semiconductors must be isolated electrically from its mounting surface. The isolation material is, to some extent, a thermal isolator as well, which raises junction operating temperatures. In addition, the possibility of arc-over problems is introduced if high voltages are being handled. Electrical isolation thus places additional demands upon the mounting procedure.

Proper mounting procedures necessitate attention to the following areas:

1. Mounting surface preparation
2. Application of thermal compounds
3. Installation of the insulator
4. Fastening of the assembly
5. Lead bending and soldering

In this Chapter, the procedures are discussed in general terms. Specific details for each class of packages are given in the figures and in Table 1. Appendix A contains a brief review of thermal resistance concepts, and Appendix B lists sources of supply for accessories. Motorola supplies hardware for most power packages. It is detailed on separate data sheets for each package type.

Mounting Surface Preparation

In general, the heat-sink mounting surface should have a flatness and finish comparable to that of the semiconductor package. In lower power applications, the heat-sink surface is satisfactory if it appears flat against a straight edge and is free from deep scratches. In high-power applications, a more detailed examination of the surface is required.

Surface Flatness

Surface flatness is determined by comparing the variance in height (Δh) of the test specimen to that of a reference standard as indicated in Figure 14-2. Flatness is normally specified as a fraction of the Total Indicator Reading (TIR). The mounting surface flatness, i.e. $\Delta h/TIR$, is satisfactory in most cases if less than 4.0 mils per inch, which is normal for extruded aluminum — although disc type devices usually require 1.0 mil per inch.

Surface Finish

Surface finish is the average of the deviations both above and below the mean value of surface height. For minimum interface resistance, a finish in the range of 50 to 60 microinches is satisfactory*; a finer finish is costly to achieve and does not significantly lower contact resistance. Most commercially available cast or extruded heat sinks will require spotfacing when used in high-power applications. In general, milled or machined surfaces are satisfactory if prepared with tools in good working condition.

Mounting holes generally should only be large enough to allow clearance of the fastener. The larger packages having mounting holes removed from the semiconductor die location, such as TO-204AA (TO-3), may successfully be used with larger holes to accommodate an insulating bushing, but Thermopad plastic packages are intolerant of this condition. For these packages, a smaller screw size must be used such that the hole for the bushing does not exceed the hole in the package.

Punched mounting holes have been a source of trouble because if not properly done, the area around a punched hole is depressed in the process. This "crater" in the heat sink around the mounting hole can cause two problems.




FIGURE 14-2 — SURFACE FLATNESS

The device can be damaged by distortion of the package as the mounting pressure attempts to conform it to the shape of the heat sink indentation, or the device may only bridge the crater and leave a significant percentage of its heat-dissipating surface out of contact with the heat sink. The first effect may often be detected immediately by visible cracks in the package (if plastic), but usually an unnatural stress is imposed, which results in an early-life failure. The second effect results in hotter operation and is not manifested until much later.

Although punched holes are seldom acceptable in the relatively thick material used for extruded aluminum heat sinks, several manufacturers are capable of properly utilizing the capabilities inherent in both fine-edge blanking or sheared-through holes when applied to sheet metal as commonly used for stamped heat sinks. The holes are pierced using Class A progressive dies mounted on four-post die sets equipped with proper pressure pads and holding fixtures.

When mounting holes are drilled, a general practice with extruded aluminum, surface cleanup is important. Chamfers must be avoided because they reduce heat transfer surface and increase mounting stress. The edges should be broken to remove burrs which cause poor contact between device and heat sink and may puncture isolation material.

Many aluminum heat sinks are black-anodized to improve radiation ability and prevent corrosion. Anodizing results in significant electrical but negligible thermal insulation. It need only be removed from the mounting area when electrical contact is required. Another treated aluminum finish is iridite, or chromate-acid dip, which offers low resistance because of its thin surface, yet has good electrical properties because it resists oxidation. It need only be cleaned of the oils and films that collect in the manufacture and storage of the sinks, a practice which should be applied to all heat sinks. For economy, paint is sometimes used for sinks; removal of the paint where the semiconductor is attached is usually required because of paint's high thermal resistance. However, when it is necessary to insulate the semiconductor package from the heat sink, anodized or painted surfaces may be more effective than other insulating materials which tend to creep (i.e., they flow), thereby reducing contact pressure.

It is also necessary that the surface be free from all

foreign material, film, and oxide (freshly bared aluminum forms an oxide layer in a few seconds). Unless used immediately after machining, it is a good practice to polish the mounting area with No. 000 steel wool, followed by an acetone or alcohol rinse. Thermal grease should be immediately applied thereafter and the semiconductor attached as the grease readily collects dust and metal particles.

Thermal Compounds

To improve contacts, thermal joint compounds or greases are used to fill air voids between all mating surfaces. Values of thermal resistivity vary from 0.10°C-in/W for copper film to 1200°C-in/W for air, whereas satisfactory joint compounds will have a resistivity of approximately 60°C-in/W. Therefore, the voids, scratches, and imperfections which are filled with a joint compound, will have a thermal resistance of about 1/20th of the original value which makes a significant reduction in the overall interface thermal resistance.

Joint compounds are a formulation of fine zinc particles in a silicon oil which maintains a grease-like consistency with time and temperature. Since some of these compounds do not spread well, they should be evenly applied in a very thin layer using a spatula or lintless brush, and wiped lightly to remove excess material. Some cyclic rotation of the package will help the compound spread evenly over the entire contact area. Experience will indicate whether the quantity is sufficient, as excess will appear around the edges of the contact area. To prevent accumulation of airborne particulate matter, excess compound should be wiped away using a cloth moistened with acetone or alcohol. These solvents should not contact plastic-encapsulated devices, as they may enter the package and cause a leakage path or carry in substances which might attack the assembly.

Data showing the effect of compounds on several package types under different mounting conditions is shown in Table 1. The rougher the surface, the more valuable the grease becomes in lowering contact resistance; therefore, when mica insulating washers are used, use of grease is generally mandatory. The joint compound also improves the breakdown rating of the insulator and is therefore highly desirable despite the handling problems

*Tests run by Thermalloy (Catalog #74-INS-3, page 14) using a copper TO-204AA (TO-3) package with a typical 32-microinch finish, showed that finishes between 16 and 64 μ -in caused less than $\pm 2.5\%$ difference in interface thermal resistance.

**TABLE 1 — Approximate Values for Interface Thermal Resistance and Other Package Data
(See Table 2 for Case Number to JEDEC Outline Cross-Reference)**

Dry interface values are subject to wide variation because of extreme dependence upon surface conditions. Unless otherwise noted the case temperature is monitored by a thermocouple located directly under the die reached through a hole in the heat sink. (See Note 3)

Package Type and Data					Interface Thermal Resistance (°C/W)					See Note
JEDEC Outline	Description	Recommended Mounting Hole and Drill Size	Machine Screw Size ²	Torque In-Lb	Metal-to-Metal		With Insulator			
					Dry	Lubed	Dry	Lubed	Type	
TO-204AA	Diamond Flange	0.140, #28	6-32	6.0	0.5	0.2	1.3	0.36	3 mil Mica	1
TO-213AA	Diamond Flange	0.140, #28	6-32	6.0	1.5	0.5	2.3	0.9	2 mil Mica	
TO-218AC	5/8" x 1/2"	0.140, #28	6-32	6.0	0.75	0.40	1.60	0.7	2 mil Mica	
TO-220AB	Thermowatt	0.140, #28	6-32	8.0	1.2	1.0	3.4	1.6	2 mil Mica	1, 2
TO-225AA	Thermopad 1/4" x 3/8"	0.113, #33	4-40	6.0	2.0	1.3	4.3	3.3	2 mil Mica	

Note 1: See Figures 14-3 and 14-4 for additional data on TO-204AA and TO-220 packages.

Note 2: Screw not insulated.

Note 3: Measurement of Interface Thermal Resistance. Measuring the interface thermal resistance $R_{\theta CS}$ appears deceptively simple. All that's apparently needed is a thermocouple on the device, a thermocouple on the heat sink, and a means of applying and measuring dc power. However, $R_{\theta CS}$ is proportional to the amount of contact area between the surfaces and consequently is affected by the surface flatness and finish and the amount of pressure on the surfaces. In addition, placement of the thermocouples can have a significant influence upon the results. Consequently, values for interface thermal resistance presented by different manufacturers are in poor agreement.

created by its affinity for foreign matter. Some sources of supply for joint compounds are shown in Appendix B.

Some users and heat-sink manufacturers prefer not to use compounds. This necessitates use of a heat sink with lower thermal resistance which imposes additional cost, but which may be inconsequential when low power is being handled. Others design on the basis of not using grease, but apply it as an added safety factor, so that if improperly applied, operating temperatures will not exceed the design values.

Consider the TO-220 package shown in the accompanying figure. The mounting pressure at one end causes the other end — where the die is located — to lift off the mounting surface slightly.

The thermocouple locations are shown:

a. The Motorola location is directly under the die reached through a hole in the heat sink. The thermocouple is held in place by a spring which forces the thermocouple into intimate contact with the bottom of the semi's case.

b. The EIA location is close to the die on the top surface of the package base reached through a blind hole drilled through the molded body. The thermocouple is swaged in place.

c. The Thermalloy location is on the top portion of the tab between the molded body and the mounting screw. The thermocouple is soldered into position.


Temperatures at the three locations are generally not the same. Consider the situation depicted in the figure. Because the only area of direct contact is around the mounting screw, nearly all the heat travels horizontally along the tab from the die to the contact area. Conse-

quently, the temperature at the EIA location is hotter than at the Thermalloy location and the Motorola location is even hotter. Since junction-to-sink thermal resistance is constant for a given setup, junction-to-case values decrease and case-to-sink values increase as the case thermocouple readings become warmer.

There are examples where the relationship between the thermocouple temperatures are different from the previous situation. If a mica washer with grease is installed between the semiconductor package and the heat sink, tightening the screw will not bow the package; instead, the mica will be deformed. The primary heat conduction path is from the die through the mica to the heat sink. In this case, a small temperature drop will exist across the vertical dimension of the package mounting base so that the thermocouple temperature at the Thermalloy location could be close to the temperature at the EIA location as the lateral heat flow is generally small.

The EIA location is chosen to obtain the highest temperature on the case. It is of significance because power ratings are supposed to be based on this reference point. Unfortunately, the placement of the thermocouple is tedious and leaves the semiconductor in a condition unfit for sale.

The Motorola location is chosen to obtain the higher temperature of the case at a point where, hopefully, the device is making contact to the heat sink, since heat sinks are measured from the point of device contact to the ambient. Once the special heat sink to accommodate the thermocouple has been fabricated, this method lends itself to production testing and does not mark the device. How-

**TABLE 2 — Cross Reference Chart**

Motorola Case Number to JEDEC
Outline Number and Table 1 Reference

Motorola Number	JEDEC Number	Reference in Table 1
1	TO-204AA	TO-204AA
77	TO-225AA	TO-225AA
80	TO-213AA	TO-213AA
197	TO-204AE	TO-204AE
221A	TO-220AB	TO-220AB
340	TO-218AC	TO-218AC

ever, this location is not easily accessible to the user.

The Thermalloy location is convenient and is often chosen by equipment manufacturers. However, it also blemishes the case and may yield results differing up to 1.0°C/W for a TO-220 package mounted to a heat sink without thermal grease and no insulator. This error is small when compared to the heat dissipators often used with this package, since power dissipation is usually a few watts. When compared to the specified junction-to-case values of some of the higher power semiconductors becoming available, however, the difference becomes significant, and it is important that the semiconductor manufacturer and equipment manufacturer use the same reference point.

Another method of establishing reference temperatures utilizes a soft copper washer (thermal grease is used) between the semiconductor package and the heat sink. The washer is flat to within 1.0 mil/inch, has a finish better than 63 μ -inch, and has an imbedded thermocouple near its center. This reference includes the interface resistance under nearly ideal conditions and is therefore application-oriented. It is also easy to use and yields reproducible results. At this printing, however, sufficient data to compare results to other methods is not available.

The only way to get accurate measurements of the interface resistance is to also test for junction-to-case thermal resistance at the same time. If the junction-to-case values remain relatively constant as insulators are changed, torque varied, etc., then the case reference point is satisfactory.

Insulation Considerations

Since it is most expedient to manufacture power MOSFETs with drains electrically common to the case, the problem of isolating this terminal from ground is a common one. For lowest overall thermal resistance, it is best to isolate the entire heat sink/semiconductor structure from ground, rather than to use an insulator between the semiconductor and the heat sink. Where heat sink isolation is not possible, because of safety reasons or in instances

where a chassis serves as a heat sink or where a heat sink is common to several devices, insulators are used to isolate the individual components from the heat sink.

When an insulator is used, thermal grease assumes greater importance than with a metal-to-metal contact, because two interfaces exist instead of one and some materials, such as mica, have a markedly uneven surface. Reduction of interface thermal resistance of between 2 to 1 and 3 to 1 are typical when grease is used.

Data obtained by Thermalloy, showing interface resistance for different insulators and torque applied to TO-204AA and TO-220 packages, are shown in Figure 14-3 for bare surfaces and Figure 14-4 for greased surfaces. It is obvious that with some arrangements, the interface thermal resistance exceeds that of the semiconductor (junction to case). When high power is handled, beryllium oxide is unquestionably the best choice. Thermafilm is Thermalloy's trade name for a polyimide material which is also commonly known as Kapton; this material is fairly popular for low power applications because it is low cost, withstands high temperatures and is easily handled, in contrast to mica which chips and flakes easily.

When using insulators, care must be taken to keep the mating surfaces clean. Small particles of foreign matter can puncture the insulation, rendering it useless or seriously lowering its dielectric strength. In addition, particularly when voltages higher than 300 V are encountered, problems with creepage may occur. Dust and other foreign material can shorten creepage distances significantly so that having a clean assembly area is important. Surface roughness and humidity also lower insulation resistance. Use of thermal grease usually raises the breakdown voltage of the insulation system. Because of these factors, which are not amenable to analysis, high potential testing should be done on prototypes and a large margin of safety employed. In some situations, it may be necessary to substitute "empty" packages for the semiconductor to avoid shorting them or to prevent the semiconductors from limiting the voltage applied during the hi-pot test.







FIGURE 14-3 — INTERFACE THERMAL RESISTANCE WITHOUT THERMAL GREASE AS A FUNCTION OF MOUNTING SCREW TORQUE USING VARIOUS INSULATING MATERIALS

FIGURE 14-4 — INTERFACE THERMAL RESISTANCE USING THERMAL GREASE AS A FUNCTION OF MOUNTING SCREW TORQUE USING VARIOUS INSULATING MATERIALS

in mounting the various packages. Since many problems have arisen because of improper choices, the basic characteristics of several types of hardware are discussed next.

Compression Washers

A very useful piece of hardware is the bell-type compression washer. As shown in Figure 14-5, it has the ability to maintain a fairly constant pressure over a wide range of physical deflection — generally 20% to 80% — thereby maintaining an optimum force on the package. When installing, the assembler applies torque until the washer depresses to half its original height. (Tests should be run prior to setting up the assembly line to determine the proper torque for the fastener used to achieve 50% deflection.) The washer will absorb any cyclic expansion of the package or insulating washer caused by temperature changes. Bell type washers are the key to successful mounting of devices requiring strict control of the mounting force or when plastic hardware is used in the mounting scheme.

Motorola washers designed for use with the Thermopad package maintain the proper force when properly secured. They are used with the large face contacting the packages.

Machine Screws

Machine screws and nuts form a trouble-free fastener system for all types of packages which have mounting holes. Torque ratings apply when dry; therefore, care must be exercised when using thermal grease to prevent it from getting on the threads as inconsistent torque readings result. Machine screw heads should not directly contact the surface of any of the Thermopad plastic package types as the screw heads are not sufficiently flat to provide properly distributed force.

Self-Tapping Screws

Under some conditions, sheet-metal screws are acceptable. However, during the tapping process with a standard screw, a volcano-like protrusion will develop in




FIGURE 14-5 — CHARACTERISTICS OF THE BELL COMPRESSION WASHERS DESIGNED FOR USE WITH THERMOPAD SEMICONDUCTORS

Fastener and Hardware Characteristics

Characteristics of fasteners, associated hardware, and the tools to secure them determine their suitability for use the metal being threaded; a very unsatisfactory surface results. When used, a speed-nut must be used to secure a standard screw, or the type of screw must be used which roll-forms machine screw threads.

Eyelets

Successful mounting can also be accomplished with hollow eyelets provided an adjustable, regulated pressure press is used such that a gradually increasing pressure is used to pan the eyelet. Use of sharp blows could damage the semiconductor die.

Rivets

When a metal flange-mount package is being mounted directly to a heat sink, rivets can be used. Rivets are not a recommended fastener for any of the plastic packages except for the tab-mount type. Aluminum rivets are preferred over steel because less pressure is required to set the rivet and thermal conductivity is improved.

Insulators and Plastic Hardware

Because of its relatively low cost and low thermal resistance, mica is still widely used to insulate semiconductor packages from heat sinks despite its tendency to chip and flake. It has a further advantage in that it does not creep or flow so that the mounting pressure will not reduce with time in use. Plastic materials, particularly Teflon, will flow. When plastic materials form parts of the fastening system, a compression washer is a valuable addition which assures that the assembly will not loosen with time.

Fastening Techniques

Each of the various types of packages in use requires different fastening techniques. Details pertaining to each type are discussed in the following sections. Some general considerations follow.

To prevent galvanic action from occurring when devices are used on aluminum heat sinks in a corrosive atmosphere, many devices are nickel- or gold-plated. Consequently, precautions must be taken not to mar the finish.

Manufacturers which provide heat sinks for general use and other associated hardware are listed in Appendix B. Manufacturer's catalogs should be consulted to obtain more detailed information. Motorola also has mounting hardware available for a number of different packages. Consult the Hardware Data Sheet for dimension of the components and part numbers.

Specific fastening techniques are discussed in the remainder of this section for the following categories of semiconductor packages.

1. Flange Mount: TO-204AA, TO-204AE, TO-213AA.
2. Plastic Packages: TO-218AC, TO-220AB, TO-225AA, TO-225AB.

Flange Mount

Few known mounting difficulties exist with this type of package. The rugged base and distance between dice and mounting holes combine to make it extremely difficult to cause any warpage unless mounted on a surface which is badly bowed or unless one side is tightened excessively before the other screw is started. A typical mounting installation is shown in Figure 14-6. Machine screws, self-tapping screws, eyelets, or rivets may be used to secure the package.

Thermopad: TO-225AA and TO-225AB

The Motorola Thermopad plastic power packages have been designed to feature minimum size with no compromise in thermal resistance. This is accomplished by die-bonding the silicon chip on one side of a thin copper sheet; the opposite side is exposed as a mounting surface. The copper sheet has a hole for mounting, i.e., plastic is molded enveloping the chip but leaving the mounting hole open. The benefits of this construction are obtained at the expense of a requirement that strict attention be paid to the mounting procedure. Success in mounting Thermopad devices depends largely upon using a compression washer which provides a controllable pressure across a large bearing surface. Having a small hole with no chamfer and a flat, burr-free, well-finished heat sink are also important requirements.

Several types of fasteners may be used to secure the Thermopad package; machine screws, eyelets, or clips are preferred. With screws or eyelets, a bell compression washer should be used which applies the proper force to the package over a fairly wide range of deflection. Screws should not be tightened with any type of air-driven torque gun or equipment which may cause high impact. Characteristics of the recommended washers are shown in Figure 14-5.

Figure 14-7 shows details of mounting TO-225AA and TO-225AB devices. Use of the clip requires that caution be exercised to insure that adequate mounting force is applied. When electrical isolation is required, a bushing inside the mounting hole will insure that the screw threads do not contact the metal base.




FIGURE 14-6 — RECOMMENDED MOUNTING ARRANGEMENTS FOR TO-225AA (TO-126)

Thermowatt: TO-220

The popular TO-220 Thermowatt package also requires attention to mounting details. Figure 14-8 shows suggested mounting arrangements and hardware. The rectangular washer shown in Figure 14-8a is used to minimize distortion of the mounting flange; excessive distortion could cause damage to the semiconductor chip. Use of the washer is only important when the size of the mounting hole exceeds 0.140 inch (6-32 clearance). Larger holes are needed to accommodate insulating bushings when the screw is electrically connected to the case; however, the holes should not be larger than necessary to provide hardware clearance and should never exceed a diameter of 0.250 inch. Flange distortion is also possible if excessive torque is used during mounting. A maximum torque of 8 inch-pounds is suggested when using a 6-32 screw.

Care should be exercised to assure that the tool used to drive the mounting screw never comes in contact with the plastic body during the driving operation. Such contact can result in damage to the plastic body and internal device connections. To minimize this problem, Motorola TO-220 packages have a chamfer on one end. TO-220 packages of other manufacturers may need a spacer or combination spacer and isolation bushing to raise the screw head above the top surface of the plastic.

In situations where the Thermowatt package is making direct contact with the heat sink, an eyelet may be used, provided sharp blows or impact shock is avoided.

Mounting TO-218AC

Non-isolated and isolated mounting hardware and procedures are shown in Figure 14-9. Generally, the precautions listed for the TO-220AB package are applicable to the TO-218AC package.




FIGURE 14-7 — MOUNTING ARRANGEMENTS FOR THERMOWATT PACKAGES (TO-220)




FIGURE 14-8 — MOUNTING METHODS FOR TO-218AC PACKAGE

Free Air Power Dissipation

Frequently it is asked, "What is the maximum power dissipation capability of a particular semiconductor package without heat sinking?" The question arises more often for plastic encapsulated packages than for metal ones. Unfortunately, there is no exact maximum power dissipation for any semiconductor package without known heat sinking properties.

Power dissipation capability of a semiconductor is based upon the maximum junction temperature specification.

Typical junction-to-ambient ($R_{\theta JA}$) thermal resistance values and the resulting power dissipation capability is shown in Table 3 for some popular package types. These values are typical when there is no heat sink attached to the case. Obviously, electrical connections have to be made to the package and this is one of the several variables.

There are seven factors which determine the power dissipation capability of a given package and they are: Attachment, Power Dissipation, Package Orientation, Still Free Air, Ambient Temperature, Lead Length (if applicable), and $T_{J(max)}$.

One of the chief variables is mounting attachments. For maximum power dissipation, it is helpful if the electrical connection to the terminal which will permit the greatest heat removal be as massive as possible. For a metal package, it would be the case and for a plastic package lead mounted, it would be the drain lead for a power MOSFET.

Free Air and Socket Mounting

In applications where average power dissipation is of the order of a watt or so, power semiconductors may be mounted with little or no heat sinking. The leads of the various metal power packages are not designed to support the packages; their cases must be firmly supported to avoid the possibility of cracked glass-to-metal seals around the leads. The plastic packages may be supported by their leads in applications where high shock and vibration stresses are not encountered and where no heat sink is used. The leads should be as short as possible to increase vibration resistance and reduce thermal resistance.

In many situations, because its leads are fairly heavy, the TO-225AB package has supported a small heat sink; however, no definitive data is available. When using a

small heat sink, it is good practice to have the sink rigidly mounted such that the sink or the board is providing total support for the semiconductor. Two possible arrangements are shown in Figure 14-9. The arrangement of part (a) could be used with any plastic package, but the scheme of part (b) is more practical with Case 77. With the other package types, mounting the transistor on top of the heat sink is more practical.

In certain situations, in particular where semiconductor testing is required, sockets are desirable. Manufacturers have provided sockets for all the packages available from Motorola. The user is urged to consult manufacturers' catalogs for specific details.

Handling Pins, Leads, and Tabs

The pins and lugs of metal-packaged devices are not designed for any bending or stress. If abused, the glass-to-metal seals could crack. Wires may be attached using sockets, crimp connectors, or solder, provided the data sheet ratings are observed.

The leads and tabs of the plastic packages are more flexible and can be reshaped, although this is not a recommended procedure for users to do. In some cases, a heat sink can be chosen which makes lead-bending unnecessary. Numerous lead- and tab-forming options are available from Motorola. Preformed leads remove the risk of device damage caused by bending from the users.

If, however, lead-bending is done by the user, several basic considerations should be observed. When bending the lead, support must be placed between the point of bending and the package. For forming small quantities of units, a pair of pliers may be used to clamp the leads at the case, while bending with the fingers or another pair of pliers. For production quantities, a suitable fixture should be made.

The following rules should be observed to avoid damage to the package.

1. A lead-bend radius greater than 1/16 inch is advisable for the TO-225AA and 1/32 inch for TO-220.
2. No twisting of leads should be done at the case.
3. No axial motion of the lead should be allowed with respect to the case.

The leads of plastic packages are not designed to withstand excessive axial pull. Force in this direction greater than four pounds may result in permanent damage to the device. If the mounting arrangement imposes axial stress on the leads, a condition which may be caused by thermal cycling, some method of strain relief should be devised. An acceptable lead-forming method that provides this relief is to incorporate an S-bend into the lead. Wire wrapping of the leads is permissible, provided that the lead is restrained between the plastic case and the point of the wrapping. The leads may be soldered; the maximum soldering temperature, however, must not exceed 275°C and must be applied for not more than five seconds at a distance greater than 1/8 inch from the plastic case. When wires are used for connections, care should be exercised to assure that movement of the wire does not cause movement of the lead-to-plastic junctions.




FIGURE 14-9 — METHODS OF USING SMALL HEAT SINKS WITH PLASTIC SEMICONDUCTOR PACKAGES

Cleaning Circuit Boards

It is important that any solvents or cleaning chemicals used in the process of degreasing or flux removal do not affect the reliability of the devices.

Alcohol and unchlorinated Freon solvents are generally satisfactory for use with plastic devices, since they do not damage the package. Hydrocarbons such as gasoline may cause the encapsulant to swell, possibly damaging the transistor die. Likewise, chlorinated Freon solvents are unsuitable, since they may cause the outer package to dissolve and swell.

When using an ultrasonic cleaner for cleaning circuit boards, care should be taken with regard to ultrasonic energy and time of application. This is particularly true if the packages are free-standing without support.

Thermal System Evaluation

Assuming that a suitable method of mounting the semiconductor without incurring damage has been achieved, it is important to ascertain whether the junction temperature is within bounds.

In applications where the power dissipated in the semiconductor consists of pulses at a low duty cycle, the instantaneous or peak junction temperature, not average temperature, may be the limiting condition. In this case, use must be made of transient thermal resistance data. For a full explanation of its use, see Motorola Application Note, AN-569.

Other applications including switches driving highly reactive loads, may create severe current crowding conditions which render the traditional concepts of thermal resistance or transient thermal impedance invalid. In this case, transistor safe operating area must be observed.

Fortunately, in many applications, a calculation of the average junction temperature is sufficient. It is based on the concept of thermal resistance between the junction and a temperature reference point on the case. (See Appendix A) A fine thermocouple should be used, such as #32AWG, to determine case temperature. Average operating junction temperature can be computed from the

following equation:

$$T_J = T_C + R_{\theta JC} \times P_D$$

where

T_J = junction temperature (°C)

T_C = case temperature (°C)

$R_{\theta JC}$ = thermal resistance junction-to-case as specified on the data sheet (°C/W)

P_D = power dissipated in the device (W).

The difficulty in applying the equation often lies in determining the power dissipation. Two commonly used empirical methods are graphical integration and substitution.

Graphical Integration

Graphical integration may be performed by taking oscilloscope pictures of a complete cycle of the voltage and current waveforms, using a limit device. The pictures should be taken with the temperature stabilized. Corresponding points are then read from each photo at a suitable number of time increments. Each pair of voltage and current values are multiplied together to give instantaneous values of power. The results are plotted on linear graph paper, the number of squares within the curve counted, and the total divided by the number of squares along the time axis. The quotient is the average power dissipation.

Substitution

This method is based upon substituting an easily measurable, smooth dc source for a complex waveform. A switching arrangement is provided which allows operating the load with the device under test, until it stabilizes in temperature. Case temperature is monitored. By throwing the switch to the "test" position, the device under test is connected to a dc power supply, while another pole of the switch supplies the normal power to the load to keep it operating at full power level. The dc supply is adjusted so that the semiconductor case temperature remains approximately constant when the switch is thrown to each position for about 10 seconds. The dc voltage and current values are multiplied together to obtain average power. It is generally necessary that a Kelvin connection be used for the device voltage measurement.

TABLE 3 — Typical Junction-to-Ambient Thermal Resistance and Typical Power Dissipation for Various Transistor Packages Without Heat Sinking

Motorola Case Number	JEDEC Number	Without Heat Sink in Free Air	
		Typical $R_{\theta JA}$ (°C/W)	Typical Power Dissipation (Watts)
1	TO-204AA	50	3.5
77	TO-225AA	83	1.5
80	TO-213AA	60	2.9
197	TO-204AE	50	3.5
221A	TO-220AB	62	2.0
340	TO-218AC	45	2.8

APPENDIX A

THERMAL RESISTANCE CONCEPTS

The basic equation for heat transfer under steady-state conditions is generally written as:

$$q = hA\Delta T \quad (1)$$

where q = rate of heat transfer or power dissipation (P_D),

h = heat transfer coefficient,

A = area involved in heat transfer,

ΔT = temperature difference between regions of heat transfer.

However, electrical engineers generally find it easier to work in terms of thermal resistance, defined as the ratio of temperature to power. From Equation 1, thermal resistance, R_{θ} , is

$$R_{\theta} = \Delta T/q = 1/hA \quad (2)$$

The coefficient (h) depends upon the heat transfer mechanism used and various factors involved in that particular mechanism.

An analogy between Equation (2) and Ohm's Law is often made to form models of heat flow. Note that ΔT could be thought of as a voltage; thermal resistance corresponds to electrical resistance (R); and, power (q) is analogous to current (I). This gives rise to a basic thermal resistance model for a semiconductor as indicated by Figure A1.

The equivalent electrical circuit may be analyzed by using Kirchoff's Law and the following equation results:

$$T_J = P_D(R_{\theta JC} + R_{\theta CS} + R_{\theta SA}) + T_A \quad (3)$$

where T_J = junction temperature,

P_D = power dissipation,

$R_{\theta JC}$ = semiconductor thermal resistance (junction to case),

$R_{\theta CS}$ = interface thermal resistance (case to heat sink),

$R_{\theta SA}$ = heat sink thermal resistance (heat sink to ambient),

T_A = ambient temperature.

The thermal resistance junction to ambient is the sum of the individual components. Each component must be minimized if the lowest junction temperature is to result. The value for the interface thermal resistance, $R_{\theta CS}$, is affected by the mounting procedure and may be significant compared to the other thermal-resistance terms.

The thermal resistance of the heat sink is not constant; it decreases as ambient temperature increases and is affected by orientation of the sink. The thermal resistance of the semiconductor is also variable; it is a function of biasing and temperature. In some applications such as in RF power amplifiers and short-pulse applications, the concept may be invalid because of localized heating in the semiconductor chip.




FIGURE A1 — BASIC THERMAL RESISTANCE MODEL SHOWING THERMAL TO ELECTRICAL ANALOGY FOR A SEMICONDUCTOR

APPENDIX B

SUPPLIERS ADDRESSES

Aavid Engineering, Inc., 30 Cook Court, Laconia, New Hampshire 03246 (603) 524-4443

AHAM Heat Sinks, 27901 Front Street, Rancho, California 92390 (714) 676-4151

Astrodyne, Inc., 353 Middlesex Avenue, Wilmington, Massachusetts 01887 (617) 272-3850

Delbert Blinn Company, P.O. Box 2007, Pomona, California 91766 (714) 623-1257

Dow Corning, Savage Road Building, Midland, Michigan 48640 (517) 636-8000

Dayton Corporation, Engineered Fasteners Division, Tinnerman Plant, P.O. Box 6688, Cleveland, Ohio 44101 (216) 523-5327

Emerson & Cuming, Inc., Dielectric Materials Division, 869 Washington Street, Canton, Massachusetts 02021 (617) 828-3300

International Electronics Research Corporation, 135 West Magnolia Boulevard, Burbank, California 91502 (213) 849-2481

The Staver Company, Inc., 41-51 North Saxon Avenue, Bay Shore, Long Island, New York 11706 (516) 666-8000

Thermalloy, Inc., P.O. Box 34829, 2021 West Valley View Lane, Dallas, Texas 75234 (214) 243-4321

Tor Corporation, 14715 Arminta Street, Van Nuys, California 91402 (213) 786-6524

Tran-tec Corporation, P.O. Box 1044, Columbus, Nebraska 68601 (402) 564-2748

Wakefield Engineering, Inc., Wakefield, Massachusetts 01880 (617) 245-5900

Wei Corporation, 1405 South Village Way, Santa Ana, California 92705 (614) 834-9333

SOURCES OF ACCESSORIES

Manufacturer	Joint Compound	Insulators						Heat Sinks					
		BeO	AlO ₂	Anodize	Mica	Plastic Film	Silicone Rubber	Stud	Flange	Disc	Thermowatt	Unit/Duo Watt	RF Stripline
Aavid Eng.	Ther-o-link 1000	—	—	—	—	—	—	X	X	—	X	—	—
AHAM	—	—	—	—	—	—	—	X	X	—	X	—	—
Astrodyne	#829	—	—	—	—	—	—	X	X	X	X	X	—
Delbert Blinn	—	X	—	X	X	X	X	X	X	—	—	—	—
IERC	Thermate	—	—	—	—	—	—	X	X	—	X	X	X
Staver	—	—	—	—	—	—	—	X	X	—	X	X	X
Thermalloy	Thermacote	X	X	X	—	X	—	X	X	X	X	X	X
Tor	TJC	X	—	X	X	X	—	X	X	—	X	—	—
Tran-tec	XL500	X	—	—	—	X	X	X	X	X	X	X	X
Wakefield Eng.	Type 120	X	—	X	—	—	—	X	X	X	X	X	—
Wei Corp.	—	—	—	—	—	—	—	X	X	—	—	—	—

Other sources for Joint Compounds: Dow Corning, Type 340

Emerson & Cuming, Eccoshield — SO (Electrically Conducting)

Emerson & Cuming, Ecotherm — TC-4 (Electrically Insulating)

Chapter 15: Electrostatic Discharge and Power MOSFETs

One of the major problems plaguing electronics components today is damage by electrostatic discharge (ESD). ESD can cause degradation or complete component failure. Shown in Table 1 are the susceptibility ranges of various devices to ESD. As circuitry becomes more complex and dense, device geometries shrink, making ESD a major concern of the electronics industry.

Generation of ESD

Electrostatic potential is a function of the separation of non-conductors on the list of materials known as the Triboelectric Series. (See Table 2.) Additional factors in charge generation are the intimacy of contact, rate of separation and humidity, which makes the material surfaces partially conductive. Whenever two non-conductive materials are flowing or moving with respect to each other, an electrostatic potential is generated.

TABLE 1 — Susceptibility to ESD

Device Type	Range of ESD Susceptibility (Volts)
Power MOSFET	100–200
JFET	140–10,000
CMOS	250–2,000
Schottky Diodes, TTL	300–2,500
Bipolar Transistors	380–7,000
ECL	500
SCR	680–1,000

TABLE 2 — Triboelectric Series

Air	↑ Increasingly Positive ↓ Increasingly Negative
Human Skin	
Glass	
Human Hair	
Wool	
Fur	
Paper	
Cotton	
Wood	
Hard Rubber	
Acetate Rayon	↓ Increasingly Negative
Polyester	
Polyurethane	
PVC (Vinyl)	
Teflon	

From Table 2, it can be seen that cotton is relatively neutral. The materials that tend to reject moisture are the most significant contributors to ESD. Table 3 gives examples of the potentials that can be generated under various conditions.

TABLE 3 — Typical Electrostatic Voltages

Means of Static Generation	Electrostatic Voltages	
	10 to 20 Percent Relative Humidity	65 to 90 Percent Relative Humidity
Walking across carpet	35,000	1,500
Walking over vinyl floor	12,000	250
Worker at bench	6,000	100
Vinyl envelopes per work instructions	7,000	600
Common poly bag picked up from bench	20,000	1,200
Work chair padded with polyurethane foam	18,000	1,500

From the Tables, it is apparent that sensitive electronic components can be easily damaged or destroyed if precautions are not taken.

ESD and Power MOSFETs

Being MOS devices, TMOS transistors can be damaged by ESD due to improper handling or installation. However, TMOS devices are not as susceptible as CMOS. Due to their large input capacitances, they are able to absorb more energy before being charged to the gate-breakdown voltage. Nevertheless, once breakdown begins, there is enough energy stored in the gate-source capacitance to cause complete perforation of the gate oxide. With a gate-to-source rating of $V_{GS} = \pm 20$ V maximum and electrostatic voltages typically being 100–25,000 volts, it becomes very clear that these devices require special handling procedures. Figure 15-1 shows curve tracer photos of a good device, and the same device degraded by ESD.

Static Protection

The basic method for protecting electronic components combines the prevention of static build up with the removal of existing charges. The mechanism of charge removal from charged objects differs between insulators and conductors. Since charge cannot flow through an insulator, it cannot be removed by contact with a conductor. If the item to be discharged is an insulator (plastic box, person's clothing, etc.), ionized air is required. If the object to be discharged is a conductor (metal tray, conductive bag, person's body, etc.), complete discharge can be accomplished by grounding it.

A complete static-safe work station should include a grounded conductive table top, floor mats, grounded operators (wrist straps), conductive containers, and an ionized air blower to remove static from non-conductors. All soldering irons should be grounded. All non-conductive items such as styrofoam coffee cups, cellophane wrappers, paper, plastic handbags, etc. should be removed from the work area. A periodic survey of the work area with a static





FIGURE 15-1 — CURVE TRACER DRAWINGS OF A GOOD DEVICE AND A DEVICE WITH A DEGRADED GATE DEVICE IS A 100 VOLT, 12 AMP POWER MOSFET

meter is good practice and any problems detected should be corrected immediately. Above all, education of all personnel in the proper handling of static-sensitive devices is key to preventing ESD failures. Figure 15-2 shows a typical manufacturing work station.



- NOTES:**
- 1/16 inch conductive sheet stock covering bench top work area
 - Ground strap
 - Wrist strap in contact with skin
 - Static neutralizer (ionized air blower directed at work) Primarily for use in areas where direct grounding is impractical

FIGURE 15-2 — TYPICAL MANUFACTURING WORK STATION

By following the above procedures, and using the proper equipment, ESD sensitive devices can be handled without being damaged. The key items to remember are:

- Handle all static sensitive components at a static safeguarded work area.
- Transport all static sensitive components in static shielding containers or packages.
- Education of all personnel in proper handling of static sensitive components.

Test Method:

Military specifications MIL-STD-883B Method 3015.1, DOD-HDBK263, and DOD-STD-1686 classify the sensitivity of semiconductor devices to electrostatic discharge as a function of exposure to the output of a charged network (Table 4). Through measurements and general agreement, the "human-body model" was specified as a network that closely approximated the charge storage capability (100 pF) and the series resistance (1.5 k) of a typical individual (Figure 15-3). Discharge of this network directly into a device indicates that the model assumes a "hard" ground is in contact with the part. Although all pin combinations should be evaluated in both polarities (a total of six combinations for a T MOS Power MOSFET), preliminary tests usually show that gate-oxide breakdown is most likely, and that reverse-biased junctions are about an order of magnitude more sensitive than forward-biased ones. The amount of testing, and components required, can therefore be reduced to sensible levels, yet still yield statistically sound data. The damage mechanism, which can be identified through failure analysis of shorted or degraded samples, is usually oxide puncture or junction meltthrough.




FIGURE 15-3 — THE HUMAN-BODY EQUIVALENT NETWORK

Significance of Sensitivity Data

Assuming that corrective measures cannot be immediately applied in a manufacturing area, or that products manufactured using MOSFET components are likely to

be exposed to ESD events in the field, the sensitivity of the device can be used as a general indicator of the likelihood of failure. Additionally, the extent and cost of

protective measures increases as device susceptibility increases.

TABLE 4 — Sensitivity of Semiconductors to ESD from a Charged Network

Device Sensitivity (C ₁ Peak Voltage)	MIL-STD-883 Class	DOD-HDBK-263 Class	Typical Preventive Measures(2)
0–1000	A	Class 1	Careful Case, Keyboard Design, Wrist Straps, Ionized Air, Conductive Flooring, Conductive Clothing, etc. Field-Strength Alarm. Antistatic Carpet Spray, Wrist Straps, Conductive Packaging Materials. Humidity Adjustment
1000–2000	(Sensitive) A	Class 2	
2000–4000	B	Class 3	
4000–15,000(1)	(Nonsensitive) B	Class 3	

- Notes:**
1. Data collected in many applications have shown that under special conditions voltages considerably in excess of 15 kV can be generated with certain materials in the Triboelectric Series.
 2. These examples are intended only as very general guidelines. The actual accuracy of a given method is highly variable, as a large number of interdependent factors influence electrostatic field generation. Operator awareness, complemented with a high quality hand-held electrostatic field-strength meter *referenced to ground*, can be very effective in controlling profit losses due to ESD.

A Simple ESD Pulser

A simple electrostatic discharge circuit, which simulates the human body model, is shown in Figure 15-4.

The high voltage supply consists of a 20 mA constant-current luminous-tube transformer and a half-wave voltage doubler circuit. Adjustment of the high voltage is accomplished with a 1.0 Amp Variac. (An oscillator-type supply may also be constructed, using a flyback transformer.)

Voltage is monitored by a microammeter, using a 600 megohm current resistor, constructed from 30-1/2 watt, 20 MΩ carbon composition resistors connected in series.

A low voltage supply powers a 555 I.C. timer to provide trigger pulses. This circuit fires a C106 SCR, discharging the 0.033 μF capacitor into an ordinary photoflash trigger coil. This provides a narrow, high-voltage pulse to fire the




FIGURE 15-4 — ESD (ELECTRO STATIC DISCHARGE) PULSER

triggered gap. The +250 V across the 0.033 μF capacitor is derived by a separate rectifier string, and is regulated by the $V_{(BR)CEO}$ of an NPN power transistor, used as a high-voltage Zener. This voltage quickly saturates as the output control is advanced.

The high voltage supply charges a 100 pF ceramic transmitting-type capacitor, which has extremely low equivalent series inductance. This capacitor, along with the 1.5 k Ω series resistance, forms the standard human-body equivalent circuit specified by MIL-STD-883.

Discharge of the 100 pF capacitor into the DUT is accomplished by means of a triggered spark gap. This device, although somewhat expensive (\approx \$100), is nearly an ideal switch, without the voltage limitations, contact bounce, and drive requirements of reed relays. The trigger pulse initiates a plasma discharge between the probe and one electrode. This plasma is swept across the gap by the electric field, initiating arc breakdown.

Warning:

Caution is advised in the construction and operation of this circuit, as the potentials and stored energies in this circuit may be **lethal**. Every effort should be made to shield operators from the possibility of contact. Motorola cannot be responsible for claims resulting from the use, or misuse, of this circuit.

Test Results

Measurement of ESD sensitivity thresholds using the 100 pF–1.5 k circuit has produced the results shown below. An important conclusion from this data is that the ESD sensitivity decreases as the die size (and power-handling capability) increase. Also, these devices fall at or below the 2,000 volt limit defined by Mil-Std-883 as that which classifies a device as static-sensitive. Power MOSFETs, then, should be handled with proper precautions.


TABLE 5 — Test Results

Device	Ratings	Die Size (Mils ²)	C _{iss} (pF)	Sensitivity (Volts)
MTP5N05(1)	5.0 A, 50 V, N-CH, Plastic	76 ²	150	520
MTP15N05	15 A, 50 V, N-CH, Plastic	150 ²	700	880
MTM6N60	6.0 A, 600 V, N-CH, Metal	199 ²	1400	1350
MTM8N60	8.0 A, 600 V, N-CH, Metal	250 ²	2000	1500

(1) Tests were conducted with devices which were of the original TMOS technology. Newer devices have smaller input capacitances.

The scanning electron microscope (SEM) photos of Figure 15-5 illustrate the typical damage caused to power MOSFETs by electrostatic discharge (ESD). The most

prominent mechanism is puncturing of the thin gate oxide, followed by melting of the silicon.



Low Power (70X)



High Power (1200X)


FIGURE 15-5 — RESULTS OF ESD TESTING A 6.0 A POWER MOSFET MTM6N60 AT 1000 V.

REFERENCES

1. K. Gauen, A. Pshaenich, "Investigation of Power MOSFET FBSOA Using a Non-destruct Tester," 14th Annual IEEE Power Electronics Specialists Conference, 1983.
2. K. Gauen, "Designing With TMOS Power MOSFETs," Motorola Application Note AN-913, 1983.
3. K. Gauen, "Paralleling Power MOSFETs in Switching Applications," Motorola Application Note AN-918, 1983.
4. A. Pshaenich, "Characterizing C-E and D-S Diodes for Switchmode Applications," *Powerconversion International*, April, 1982, Motorola TDT-101A.
5. R. Haver, "A 100 kHz FET Switcher," *Powerconversion International*, April, 1982.
6. C. Moyer, "Using Power MOSFETs in Stepping Motor Control," Motorola Application Note AN-876, 1982.
7. J. Schroeder, "MOSFETs Best Bipolars In Fast High Current Driver," *Electronic Design*, October 28, 1982.
8. A. Pshaenich, "The MOS SCR, A New Thyristor Technology," Motorola Engineering Bulletin EB-103, 1982.
9. A. Pshaenich, "MOS Thyristor Improves Power-Switching Circuits," *Electronic Design*, May 12, 1983.
10. H. Saladin, "Fast Power FET Switch," *Electronic Design*, December 22, 1983.
11. J. Phipps, "Two Integrated Circuit Drivers for Power MOSFETs," Motorola TMOS Power FET Design Tips TDT-102, 1982.
12. J. Phipps, "Drive Considerations for Power MOSFETs," Motorola TDT-103, 1982.
13. H. Saladin and A. Pshaenich, "Paralleling Power MOSFETs," Motorola TDT-104, 1982.
14. "Using the Motorola TMOS Designers Data Sheet, TDT-105, 1982.
15. J. Takesuye and G. Fay, "MOSFETs Replace Bipolars and Circuits Are Better For It," *Electronic Design*, December 20, 1980.
16. A. Pshaenich, "The Effects of Base Drive Considerations on RBSOA," Motorola Application Note AN-828, 1981.
17. A. Pshaenich, "Relative Efficiencies of Motorola Power Semiconductors in a PWM DC Motor Controller," Motorola Engineering Bulletin EB-108, 1983.
18. K. Gauen, "Special Design Considerations for High Power Multiple Die MOSFET Circuits," *Powerconversion International*, November-December, 1983.
19. A. Pshaenich, "Dual Timer Supplies High Voltage Ramp," *Electronics*, October 20, 1983.
20. T. Lee, "Construction and Application of a Tester for Measuring EOS-ESD Thresholds to 15 KV," EOS-ESD Symposium Proceedings, September, 1983.
21. R. Valentine, "FETs Improve Motor-Drive Efficiency," *EDN*, September 15, 1983.
22. W. Roehr, "Mounting Techniques for Power Semiconductors," Motorola Application Note AN-778, 1978.
23. T. Suva and B. Haver, "Flyback Switching Power Supplies," Motorola Engineering Bulletin EB-87A, 1982.
24. J. Alberkrack, "Theory and Applications of the MC34063 and μ A78540," Motorola AN-920, 1984.
25. A. Pshaenich, "New Power Bipolars compare Favorably with FETs for Switching Efficiency," Motorola Application Note AN-845, 1982.
26. W. Roehr, "Avoiding Second Breakdown," Motorola Application Note AN-415A, 1972.
27. W. Roehr and B. Shiner, "Transient Thermal Resistance General Data and Use," Motorola Application Note AN-569, 1972.
28. W. Schultz, "A Method of Characterizing Power Transistors for Unspecified Parameters," Proceedings of Powercon 10, March, 1983.
29. D. Blackburn and D. Berning, "Power MOSFET Temperature Measurements," 13th Annual IEEE Power Electronics Specialists Conference, 1982.
30. D. Blackburn, "An Electrical Technique for the Measurement of the Peak Junction Temperature of Power Transistors," 13th Annual Proceedings Reliability Physics.
31. D. Berning, "A Reverse Bias Safe Operating Area Transistor Tester," *NBS Special Publication 500-54*, U.S. Department of Commerce/National Bureau of Standards.
32. R. Seaverns, "dv/dt Effects in MOSFET and Bipolar Junction Transistor Switches," *PESC*, 1981.
33. W. J. Slusark et al. "Catastrophic Burn Out in Power VDMOS Field Effect Transistors," Reliability Physics Symposium, April, 1983, Phoenix, Arizona.
34. E. Hebenstreit, "Overcoming the dv/dt Problem in Power MOSFET Switching Stages During Commutation," *PCI*, September, 1982 Proceedings.
35. S. Clemente, B. R. Pelly and B. Smith, "The HEXFETs Integral Body-Diode — Its Characteristics and Limitations," AN-934A, *International Rectifier*.
36. J. G. Kassakian, "Some Issues Related to the Behavior of Multiple Paralleled Power MOSFETs," Electrical Power Systems Engineering Laboratory, M.I.T., Cambridge, Massachusetts 02139.

37. B. J. Baliga et al, "The Insulated Gate Rectifier (IGT): A New Power Switching Device," *IEDM Technical Digest*, 1982, P. 264.
38. K. Gauen, "Paralleling Power MOSFETs in Linear Applications," Proceedings of PCI/Motorcon, 1984.
39. W. Schultz, "High Current FETs — A New Level of Performance," *Powerconversion International*, March, 1984.
40. K. Gauen, "Power MOSFET Variant Excels At High Loads," *Electronic Design*, April 5, 1984.
41. K. Gauen, "MOSFETs Aid In Switch-Mode Power Supply Growth," *Electronic Engineering Times*, April 23, 1984.
42. I. Yoshida, T. Okabe, M. Katsueda, S. Ochi and M. Nagata, "Thermal Stability and Secondary Breakdown in Planar Power MOSFETs," *IEEE Transactions in Electron Devices*, Vol. ED-27, No. 2, February, 1980.
43. D. P. Kennedy, A. Phillips, Jr., "Source-Drain Breakdown in an IGFET," Int. Elec. Dev. Meet, Tech Dig, pp. 160–163, paper 8.5, December, 1973.
44. T. Toyabe, K. Yamaguchi, A. Asai and M. Mock, "A Numerical Model of Avalanche Breakdown in MOSFETs," *IEEE Transactions on Electron Devices*, Vol. ED-25, p. 825, 1978.
45. F. Oettinger, D. Blackburn, S. Rubin, "Thermal Characterization of Power Transistors," *IEEE Transactions on Electron Devices*, Vol. ED-23, No. 8, August, 1976.
46. W. Schultz, K. Gauen, "Commutating SOA in Monolithic Freewheeling Diodes," *Powertechnics*, January, 1986.
47. K. Gauen, "New MOSFETs Revise Power Transistor Performance Specs," *EDN*, September 19, 1985.
48. K. Gauen, "New Power MOSFETs Require Special Thermal Considerations," *PCIM*, March, 1986.
49. W. Schultz, "Lossless Current Sensing with SENSEFETs Enhances Motor Drive Design," *PCIM*, April, 1986.
50. W. Schultz, J. Alberkrack, "Current Sensing Power MOSFETs Team Up With A New IC For Current Mode Control," *Powertechnics*, May 1986.
51. "Gate Charge and Input Capacitance — Complementary Specifications of MOSFET Input Impedance," *Powertechnics*, July 1986.
52. D. W. Berning and D. L. Blackburn, "Power MOSFET Failure During Turn-Off: The Effect of Forward Biasing the Drain-Source Diode," Proceedings of the 1986 IEEE Industrial Applications Society Annual Meeting, October 1986.
53. K. Gauen, W. Schultz, "Proper Testing Can Maximize Performance in Power MOSFETs," *EDN*, May 14, 1987.
54. S. Krishna, and P. L. Hower, "Second Breakdown of Transistors During Inductive Turn Off," Proc. of IEEE, Vol. 62, March 1973.
55. *The Power Transistor in Its Environment*, Thompson-CSF, 1979.
56. W. Schultz, "Drive Techniques for High Side N-Channel MOSFETs," *PCIM*, June 1987.
57. K. Gauen, "Understanding the Power MOSFET's Input Characteristics," Proceedings of the Power Electronics Conference/87.
58. D. Artusi, W. Schultz, "Solid-State Devices Ease Task of Designing Brushless DC Motors," *EDN*, September 3, 1987.
59. W. Schultz, "Sense-Cell MOSFET Eliminates Losses in Source Circuit," *EDN*, June 26, 1986.
60. J. Alberkrack, W. Schultz, "A New High Performance Current-Mode Controller Teams Up with Current Sensing Power MOSFETs," Motorola Application Note AN976.

Kapton® and Teflon are trademarks of E.I. DuPont.



TMOS Power MOSFETs

Metal Packaged — TO-204

Table 1 — P-Channel 2-3
 Table 2 — N-Channel 2-3

Plastic Packaged — TO-220

Table 3 — P-Channel 2-5
 Table 4 — N-Channel 2-5

Plastic Packaged — TO-218

Table 5 — P-Channel 2-7
 Table 6 — N-Channel 2-7

Logic Level MOSFETs

Table 7 — N-Channel TO-204AA and
 TO-220AB 2-8

Insulated Gate Bipolar Transistors

Table 8 — TO-204AA 2-9
 Table 9 — TO-220AB 2-9

TMOS SENSEFETs

Table 10 — Case 314B. 2-9

DPAK

Table 11 — Case 369-03 — TO-251,
 Insertion Mountable
 Case 369A-03 — TO-252,
 Surface Mount 2-9

Small-Signal MOSFETs

Table 12 — Switches and Choppers
 TO-205AD 2-10
 Table 13 — 4-Pin Dip
 (Case 370-01) 2-10
 Table 14 — Plastic — TO-226AA,
 Style 22. 2-11
 Table 15 — Surface Mount
 — Case 318-02, Style 10 ... 2-11
 Table 16 — TMOS Product
 Matrix 2-12

TO-220 Leadforms 2-14

Power MOSFETs are a Reality



MOTOROLA INC.



Dear Valued Motorola Customer:

Prior to introducing TMOS Power FETs in 1980, Motorola spent three years in developing what was considered at that time the industry's most advanced power MOSFETs, but we weren't satisfied with that. We kept working on the product and since that time, major advancements in our technology were made. Now high volume and advanced technology allows us to offer you the broadest line of power MOSFETs of the highest quality possible at the best price. With voltage capability to 1000 Volts and current ratings as high as 100 Amperes, you can select exactly what you need.

Our latest technology utilizes high source site or cell density (over 1 million cells per square inch) for efficient utilization of silicon. This results in a smaller chip for a given $r_{DS(on)}$ or a lower $r_{DS(on)}$ for a given chip size — either way, price or performance is enhanced and our customers receive the benefits.

Motorola's commitment to quality is continuing to show significant results. The AOQ of TMOS Power FETs has been consistently reduced and now we guarantee an AOQ of 100 ppm, although currently the AOQ is well under 100 ppm. How we accomplish this is included in this manual.

As the world's largest manufacturer of power transistors we have the equipment, know-how, and capacity to serve your needs.

Power MOSFETs are a reality and Motorola is dedicated to becoming a leading supplier of power MOSFETs just as it has become the leading source for bipolar power — we intend to attain this leadership position by earning it.

It is our intent to offer superior performance, value, service, quality, and reliability.



We invite your inquiries.

A handwritten signature in cursive script that reads "Paul V. White".

Paul V. White,
Vice President and Director of Product Marketing,
Discrete and Special Technologies Group

TMOS Power MOSFETs

Metal Packages — TO-204



TO-204

CASE 1-04 and CASE 1-06

Table 1 — P-Channel

V _{(BR)DSS} (Volts) Min	r _{DS(on)} @ I _D		Device	I _D (Amps) Max	P _D * (Watts) Max
	(Ohms) Max	(Amps)			
500	6	1	MTM2P50	2	75
450			MTM2P45		
250	4	1.5	MTM3P25	3	
	3	2.5	MTM5P25	5	
	2	4	MTM8P25	8	
200	1	2.5	MTM5P20	5	
	0.7	4	MTM8P20	8	
180	1	2.5	MTM5P18	5	75
	0.7	4	MTM8P18	8	125
100	0.4		MTM8P10		75
	0.3	6	MTM12P10	12	
	0.15	10	MTM20P10	20	125
80	0.4	4	MTM8P08	8	75
	0.3	6	MTM12P08	12	
	0.15	10	MTM20P08	20	125
60	0.3	6	MTM12P06	12	75
	0.14	12.5	MTM25P06	25	125
50	0.3	6	MTM12P05	12	75
	0.2	10	MTM20P05	20	100
	0.14	12.5	MTM25P05	25	125

* @ 25°C

Table 2 — N-Channel

V _{(BR)DSS} (Volts) Min	r _{DS(on)} @ I _D		Device	I _D (Amps) Max	P _D * (Watts) Max
	(Ohms) Max	(Amps)			
1000	10	0.5	MTM1N100	1	75
	4	1.5	MTM3N100	3	125
	3	2.5	MTM5N100	5	150
950	10	0.5	MTM1N95	1	75
	4	1.5	MTM3N95	3	125
	3	2.5	MTM5N95	5	150
900	8	1	MTM2N90	2	75
	4	2	MTM4N90	4	125
	3	3	MTM6N90	6	150
850	8	1	MTM2N85	2	75
	4	2	MTM4N85	4	125
	3	3	MTM6N85	6	150
800	7	1.5	MTM3N80	3	75
	2	3	BUZ84	5.3	125
	1.5		BUZ84A	6	
750	7	1.5	MTM3N75	3	75
600	2.8	3	2N6823		
	2.5	1.5	MTM3N60		
	1.6	6	2N6826	6	150
	1.2	3	MTM6N60		
	0.5	4	MTM8N60	8	

* @ 25°C

Device types shaded in Tables 1 through 6 are key industry standard devices recommended for new designs.

Table 2 — N-Channel — continued

V(BR)DSS (Volts) Min	r _{DS(on)} @ I _D		Device	I _D (Amps) Max	P _D * (Watts) Max	
	(Ohms) Max	(Amps)				
500	4	1	MTM2N50	2	75	
		2	MTM4N50	4		
		3	2N6762**	4.5		
	0.85	4	IRF440	8	125	
	0.8	3.5	MTM7N50	7	150	
	0.5	7	IRF452	12		
			IRF450	13		
		7.75	2N6770**	12		
			7.5	MTM15N50		15
	450	1.5	2	MTM4N45	4	75
4			IRF441	8	125	
0.8		3.5	MTM7N45	7	150	
		7	IRF451	13	250	
7.5		MTM15N45	15			
400	1	3	IRF330	5.5	75	
		2.5	MTM5N40	5		
		3.5	2N6760**	5.5		
		5	IRF340	10		125
	0.55	4	MTM8N40	8	150	
			8	IRF350		15
		9	2N6768**	14		
	7.5	7.5	MTM15N40	15	250	
		350	1.5	3	IRF333	4.5
	2N6759					
IRF331	5.5					
1	2.5		MTM5N35	5	150	
	7.5	MTM15N35	15	250		
250	0.45	5	MTM10N25	10	100	
		200	0.4	IRF230	9	75
2N6758**						
4	MTM8N20		8			
0.18	10	IRF240	18	125		
		7.5	MTM15N20		15	150

* @ 25°C **Available at JTX and JTXV levels

Device types shaded in Tables 1 through 6 are key industry standard devices recommended for new designs.


Table 2 — N-Channel — continued

V(BR)DSS (Volts) Min	r _{DS(on)} @ I _D		Device	I _D (Amps) Max	P _D * (Watts) Max
	(Ohms) Max	(Amps)			
200	0.12	16	IRF252	25	150
		IRF250	30		
		19	2N6766**		
	0.085	20	MTM40N20	40	250
	150	0.22	10	IRF243	16
16			IRF241	18	
0.12		10	MTM20N15	20	150
		16	IRF253	25	
		IRF251	30		
0.085		22.5	MTM45N15	45	250
100		0.18	8	IRF130	14
	6		MTM12N10	12	
	9		2N6756**	14	
	10		MTM20N10	20	100
	0.11	15	IRF142	24	125
		IRF140	27		
	0.085	20	IRF152	33	150
	0.075	12.5	MTM25N10E†	25	
	0.07		MTM25N10		
		20	IRF150	40	
24		2N6764	38		
27.5		MTM55N10	55	250	
80	0.04	27.5	MTM55N08		
		27.5	MTM55N08		
60	0.15	7.5	MTM15N06E†	15	75
		15	IRF141	27	
	0.055	17.5	MTM35N06	35	150
			MTM35N06E†		
		20	IRF151	40	
	0.028	30	MTM60N06	60	250
50	0.2	6	MTM12N05	12	75
		17.5	MTM35N05	35	
	0.035	29	MTM45N05E†	45	125
		30	MTM60N05	60	
	0.028	25	MTM50N05E†	50	125

† Indicates E-FET device, with avalanche energy specified.

TMOS Power MOSFETs

Plastic Packages — TO-220



TO-220AB
CASE 221A-04

Table 3 — P-Channel

V _{(BR)DSS} (Volts) Min	r _{DS(on)} (Ohms) Max	I _D (Amps) Max	Device	I _D (Amps) Max	P _D * (Watts) Max
500	6	1	MTP2P50	2	75
450			MTP2P45		
250	4	1.5	MTP3P25	3	
	3	2.5	MTP5P25	5	
	2	4	MTP8P25	8	
200	1	2.5	MTP5P20	5	
180			MTP5P18		
100	0.4	4	MTP8P10	8	

* @ 25°C

V _{(BR)DSS} (Volts) Min	r _{DS(on)} (Ohms) Max	I _D (Amps) Max	Device	I _D (Amps) Max	P _D * (Watts) Max
100	0.3	6	MTP12P10	12	75
80	0.4	4	MTP8P08	8	
		0.3	6	MTP12P08	12
60	0.6	3.5	MTP7P06	7	100
	0.3	6	MTP12P06	12	
	0.2	10	MTP20P06	20	
50	0.6	3.5	MTP7P05	7	75
	0.3	6	MTP12P05	12	

Table 4 — N-Channel

V _{(BR)DSS} (Volts) Min	r _{DS(on)} (Ohms) Max	I _D (Amps) Max	Device	I _D (Amps) Max	P _D * (Watts) Max
1000	10	0.5	MTP1N100	1	75
	4	1.5	MTP3N100	3	
	4	1.5	MTP3N95	3	
950	10	0.5	MTP1N95	1	75
	4	1.5	MTP3N95	3	
900	8	1	MTP2N90	2	75
	4	2	MTP4N90	4	
	8	1	MTP2N85	2	
850	4	2	MTP4N85	4	75
	7	1.5	MTP3N80	3	
800			MTP3N75		40
600	12	0.5	MTP1N60	1	75
	6	1	MTP2N60	2	
	2.5	1.5	MTP3N60	3	
	1.2	3	MTP6N60	6	
550	12	0.5	MTP1N55	1	75
	2.5	1.5	MTP3N55	3	
	1.2	3	MTP6N55	6	
500	8	0.5	MTP1N50	1	50
	4	1	MTP2N50	2	

* @ 25°C

Device types shaded in Tables 1 through 6 are key industry standard devices recommended for new designs.

V _{(BR)DSS} (Volts) Min	r _{DS(on)} (Ohms) Max	I _D (Amps) Max	Device	I _D (Amps) Max	P _D * (Watts) Max	
500	3	1.5	IRF820	2.5	40	
			MTP3N50	3	75	
			IRF832	4		
			IRF830	4.5		
				MTP4N50	4	
	1.1	4	IRF842	7	125	
	0.85		IRF840	8		
	0.8		MTP8N50			
	450	8	0.5	MTP1N45	1	50
4		1	MTP2N45	2	75	
			IRF823		40	
			IRF821	2.5		
3		1.5	MTP3N45	3	75	
2		2.5	IRF833	4		
1.5		2	MTP4N45			
		2.5		IRF831	4.5	
400		1.1	4	IRF843	7	125
		0.85		IRF841	8	
		0.8		MTP8N45		
500	5	1	MTP2N40	2	50	
	3.6	0.8	IRF710	1.5	20	

Table 4 — N-Channel — continued

V _{(BR)DSS} (Volts) Min	r _{DS(on)} @ I _D (Ohms) (Amps) Max		Device	I _D (Amps) Max	P _D * (Watts) Max
400	3.3	1.5	MTP3N40	3	75
			IRF722	2.5	40
			IRF720	3	
	1.8	3	IRF732	4.5	75
			IRF730		
	1	2.5	MTP5N40	5	
			IRF740	10	125
			MTP10N40		
350	5	1	MTP2N35	2	50
			IRF733	4.5	75
	1.5	3	IRF731	5.5	
			MTP5N35	5	
	0.55	5	IRF741	10	125
MTP10N35					
250	2	1	MTP2N25	2	50
	0.45	5	MTP10N25	10	100
200	2.4	1.25	IRF612	2	20
	1.8	1	MTP2N20		50
	1.5	1.25	IRF610	2.5	20
	1	2.5	MTP5N20	5	75
			IRF620		40
	0.8	3.5	MTP7N20	7	75
	0.7				
	0.6	5	IRF632	8	
			IRF630	9	
	0.4	4	MTP8N20	8	
	0.35	6	MTP12N20	12	100
	0.22	10	IRF642	16	125
IRF640			18		
0.18					
150	0.8	2.5	IRF621	4	40
			IRF631	9	75
	0.4	5	MTP10N15	10	
	0.3	7.5	MTP15N15	15	100
	0.25	10	IRF643	16	125
			IRF641	18	
0.22					
0.18					
120	0.3	5	MTP10N12	10	75
			MTP5N12	5	50
	0.9	2.5	MTP3N12	3	
100	0.8	3	MTP6N10	6	
			IRF512	3.5	20

V _{(BR)DSS} (Volts) Min	r _{DS(on)} @ I _D (Ohms) (Amps) Max		Device	I _D (Amps) Max	P _D * (Watts) Max
100	0.6		IRF510	4	20
			IRF8N10	8	75
	0.5	4	MTP8N10E†		
			IRF522	7	40
	0.4		MTP10N10	10	75
			IRF520	8	40
	0.33	5	MTP10N10E†	10	75
			IRF532	12	
	0.3	4	IRF520	8	40
	0.25	5	MTP10N10E†	10	75
			IRF530	14	
	0.18	6	MTP12N10	12	
	0.15	10	MTP20N10	20	100
			MTP20N10E†		
	0.11	15	IRF542	24	
IRF540			27		
0.085	12.5	MTP25N10	25		
0.075		MTP25N10E†		125	
80	0.8	2	MTP4N08	4	50
			MTP8N08	8	75
	0.5	4	MTP10N08	10	
	0.33	5	MTP12N08	12	
0.18	6	MTP20N08	20	100	
0.15	10				
60	0.8	2	IRF513	3.5	20
			IRF511	4	
	0.6	2.5	MTP5N06	5	50
	0.4	3.5	MTP7N06	7	
			IRF523		40
	0.3		IRF521	8	
	0.28	5	MTP10N06	10	75
			IRF533	12	
	0.25	8	MTP10N06E†	10	
MTP12N06			12		
0.2	5	MTP10N06E†	10		
		MTP12N06	12		
0.18	8	IRF531	14		
0.16	7.5	MTP15N06	15		
0.15	6	MTP3055E†	12	40	
		MTP15N06E†	15	75	

* @ 25°C † Indicates E-FET devices with avalanche energy specified.

Device types shaded in Tables 1 through 6 are key industry standard devices recommended for new designs.

Plastic Packages — TO-220AB (continued)



Table 4 — N-Channel — continued

V _{(BR)DSS} (Volts) Min	r _{DS(on)} @ I _D (Ohms) (Amps) Max		Device	I _D (Amps) Max	P _D * (Watts) Max
60	0.085	15	IRF541	27	125
	0.08	12.5	MTP25N06	25	100
			MTP25N06E†		125
	0.055	17.5	MTP35N06E†	35	
50	0.6	2.5	MTP5N05	5	50
	0.28	5	MTP10N05	10	75
	0.16	7.5	MTP15N05	15	40
			BUZ71A	12	
			MTP12N05E†		
			IRFZ22	14	
	0.1	7.5	BUZ71	12	15
			MTP15N05E†		
			IRFZ20		

* @ 25°C
† Indicates E-FET devices with avalanche energy specified.

V _{(BR)DSS} (Volts) Min	r _{DS(on)} @ I _D (Ohms) (Amps) Max		Device	I _D (Amps) Max	P _D * (Watts) Max
50	0.1	7	MTP14N05A	14	40
	0.08	8	MTP16N05A	16	100
			MTP25N05	25	
			MTP25N05E†		
	0.07	12.5	IRFZ32		75
			BUZ11A		
	0.06	15	MTP30N05E†	30	30
	0.05	15	IRFZ30		
	0.04	15	BUZ11		45
	0.035	29	MTP45N05E†	45	
			IRFZ42	46	
	0.028	25	MTP50N05E†	50	
IRFZ40			51		

Plastic Packages — TO-218




Table 6 — N-Channel

V _{(BR)DSS} (Volts) Min	r _{DS(on)} @ I _D (Ohms) (Amps) Max		Device	I _D (Amps) Max	P _D * (Watts) Max	
1000	3	2.5	MTH5N100	5	150	
950			MTH5N95			
900			3	MTH6N90		6
850				MTH6N85		
600	1.2	4	MTH6N60		8	
	0.5	4	MTH8N60			
550	1.2	3	MTH6N55	6	8	
	0.5	4	MTH8N55			
500	0.8	3.5	MTH7N50	7	13	
	0.4	7	MTH13N50			
450	0.8	3.5	MTH7N45	7	13	
	0.4	7	MTH13N45			
400	0.55	4	MTH8N40	8	15	
	0.3	7.5	MTH15N40			

Table 5 — P-Channel

V _{(BR)DSS} (Volts) Min	r _{DS(on)} @ I _D (Ohms) (Amps) Max		Device	I _D (Amps) Max	P _D * (Watts) Max	
200	0.7	4	MTH8P20	8	125	
180			MTH8P18			
100	0.15	10	MTH20P10	20		
80			MTH20P08			
60			0.14			12.5
50	MTH25P05					

* @ 25°C
Device types shaded in Tables 1 through 6 are key industry standard devices recommended for new designs.

Plastic Packages — TO-218 (continued)


Table 6 — N-Channel — continued

V _{(BR)DSS} (Volts) Min	r _{DS(on)} @ I _D (Ohms) (Amps)		Device	I _D (Amps) Max	P _D * (Watts) Max
	Max				
350	0.55	4	MTH8N35	8	150
	0.3	7.5	MTH15N35	15	
200	0.16		MTH15N20		
	0.08	15	MTH30N20	30	
150	0.12	10	MTH20N15	20	
	0.06	17.5	MTH35N15	35	
100	0.07	12.5	MTH25N10	25	
	0.04	20	MTH40N10	40	


V _{(BR)DSS} (Volts) Min	r _{DS(on)} @ I _D (Ohms) (Amps)		Device	I _D (Amps) Max	P _D * (Watts) Max
	Max				
80	0.07	12.5	MTH25N08	25	
	0.04	20	MTH40N08	40	
60	0.055	17.5	MTH35N06	35	150
	0.028	20	MTH40N06	40	
50	0.055	17.5	MTH35N05	35	
		20	MTH40N05	40	
	25	MTH50N05E	50	125	

Device types shaded in Tables 1 through 6 are key industry standard devices recommended for new designs.

Logic Level MOSFETs



TO-204AA



TO-220AB

Table 7 — N-Channel Logic Level Power MOSFETs (TO-204AA and TO-220AB)

V _{(BR)DSS} (Volts) Min	r _{DS(on)} (Ohms) Max	@ I _D (Amps)	Device	I _{D(cont)} Amps	P _D @ T _C = 25°C Watts	Package TO-
120			MTP10N15L	220AB		
			100	0.18	6	MTM10N12L
	0.8	2	MTP10N12L			220AB
80	0.18	6	MTP3N10L	3	75	204AA
			0.8			
60	0.08	12.5	MTM25N06L	25	100	204AA
			MTP25N06L			220AB
	0.15	7.5	MTM15N06L	15	75	204AA
			MTP15N06L			220AB
50	0.08	12.5	MTP4N06L	4	25	204AA
			MTP4N05L			220AB
	0.15	7.5	MTM15N05L	15	75	204AA
			MTP15N05L			220AB
0.6	2	MTP4N05L	4	25		

Insulated Gate Bipolar Transistors (GEMFETs)

This relatively new series of power transistors combines the high input resistance of a MOSFET with the low internal on-resistance of a bipolar transistor to provide more efficient performance than either a MOSFET or bipolar device in low-frequency switching service. Recommended for motor drive circuits, home appliances, and other applications where high switching speed is not a requirement. All are N-Channel.




Table 8 — TO-204AA

V _{BR(CES)} (Volts) Min	r _{CE(on)} @ I _C (Ohms) (Amps)		Device	I _C (Amps) Max	P _D * (Watts) Max
	Max				
500	0.27	10	MGM20N50	20	100
	1.6	2.5	MGM5N50	5	50
450	0.27	10	MGM20N45	20	100
	1.6	2.5	MGM5N45	5	50

* @ 25°C

Table 9 — TO-220AB

V _{BR(CES)} (Volts) Min	r _{CE(on)} @ I _C (Ohms) (Amps)		Device	I _C (Amps) Max	P _D * (Watts) Max
	Max				
500	0.27	10	MGP20N50	20	100
	1.6	2.5	MGP5N50	5	50
450	0.27	10	MGP20N45	20	100
	1.6	2.5	MGP5N45	5	50

* @ 25°C

TMOS SENSEFETs™

CASE 314B
(5 PIN TO-220)



SENSEFETs are conventional power MOSFETs with an option provided to sense the drain current by measuring a small proportion of the total drain current. These devices are ideal for current mode switching regulators and motor controls.




Table 10 — Case 314B

V _{(BR)DSS} (Volts) Min	r _{DS(on)} @ I _D (Ohms) (Amps)		Device	I _D (Amps) Max	P _D * (Watts) Max
	Max				
50	0.028	25	MTP50N05M	50	125
	0.04	20	MTP40N06M**	40	125
100	0.25	5	MTP10N10M**	10	75
	0.085	12.5	MTP25N10M	25	125
250	1.5	4	MTP4N25M	4	75
	0.45	2	MTP10N25M	10	100
500	1.5	2.5	MTP4N50M	5	75
	0.85	4	MTP8N50M	8	125

* @ 25°C

** Available from stock.

These devices are planned for introduction.

DPAK



Table 11 — Case 369A-03 Surface Mount
Case 369-03 Insertion Mountable**

V _{(BR)DSS} (Volts) Min	r _{DS(on)} @ I _D (Ohms) (Amps)		Device	I _D (Amps) Max	P _D * (Watts) Max		
	Max						
500	4	1	MTD2N50	2	20		
400	0.7	2	MTD1N40	1			
			MTD4N20	4			
			MTD6N15	6			
100	0.25		MTD6N10				
			MTD6N08				
			MTD4P06†	4			
60	0.4	2.5	MTD5N06	5			
			0.15	4		MTD3055E	8
						MTD4P05†	4
50	0.6	2	MTD5N05	5			
			0.4	2.5		MTD10N05E	10
						0.1	5

* @ 25°C

** Add -1 to part number to order insertion mountable package

† Indicates P-Channel

Small-Signal MOSFETs




TO-205AD Type
(TO-39)



Table 12 — Switches and Choppers — TO-205AD

V _(DSS) (Volts)	r _{DS(on)} @ I _D (Ohms)	I _D (Amps)	Device	I _{D(Cont)} (Amps)	P _D @ T _C = 25°C (Watts)
240	6	0.5	VN2406B	0.63	2.5
	10	0.5	VN2410B	0.63	2.5
200	0.8	2.25	2N6790	3.5	20
	0.8	2	IRFF220	3.5	20
	1.5	1.5	2N6784	2.25	15
	6.4	0.25	MFE9200	0.4	1.8
170	6	0.5	VN1706B	0.63	2.5
	10	0.5	VN1710B	0.63	2.5
150	12	0.1	MFE4150	0.250	6.25
100	0.3	3	IRFF120	6	20
90	4	1	2N6661	0.9	6.25
60	3	1	2N6660	1.1	6.25
	5	0.5	MFE910	1	6.25
35	1.8	1	2N6659	1.4	6.25
30	1.2	1	VN0300B	1.25	6.25
	2.5	1	VP0300P	1.25	6.25

Table 13 — 4 Pin Dip — Case 370-01



CASE 370-01

P_D @ T_C = 25°C 1 Watt Max

V _{BR(DSS)} (Volts) Min	r _{DS(on)} @ I _D (Ohms) Max	I _D (Amp)	Device	I _{D(Cont)} (Amp) Max
200	0.8	0.4	IRFD220	0.8
	1.5	0.3	IRFD210	0.6
150	2.4	0.3	IRFD213	0.45
100	0.3	0.6	IRFD120	1.3
	0.6	0.8	IRFD110	1
	0.6	-0.8	IRFD9120	-1
	1.2	-0.3	IRFD9110	-0.7
	2.4	0.25	IRFD1Z0	0.5
60	0.4	0.6	IRFD123	1.1
	0.8	0.8	IRFD113	0.8
	0.8	-0.8	IRFD9123	-0.8

Small-Signal MOSFETs (continued)



TO-226AA
(TO-92)

Table 14 — Plastic — TO-226AA Style 22

V _{(BR)DSS}	r _{DS(on)} @ I _D (Ohms)		Device	I _{D(Cont)} (Amp) Max	P _D @ T _C = 25°C Watts Max
	Max	(Amp)			
240	6	0.5	VN2406L	0.158	0.4
	10	0.5	VN2410L	0.12	0.4
200	6.4	0.25	BS107A	0.25	0.6
	6.4	0.25	MPF9200	0.4	0.5
	14	0.2	BS107	0.25	0.6
180	140	0.01	MPF481	0.02	0.35
170	6	0.5	VN1706L	0.158	0.4
	10	0.5	VN1710L	0.12	0.4
150	12	0.1	MPF4150†	0.25	0.625
80	80	0.01	MPF480	0.08	0.35
60	5	0.5	2N7000	0.5	0.4
	5	-0.2	BS170P	-0.195	0.4
	5	0.2	BS170	0.195	0.4
	5	0.5	VN0610LL	0.12	0.4
	7.5	0.5	2N7008	1	0.4
	7.5	0.5	VN2222LL	0.099	0.4
30	1.2	1.0	VN0300L	0.4	0.4
	2.5	-1.0	VP0300L	-0.2	0.4

†Depletion Mode



CASE 318-02
SOT-23

Table 15 — Surface Mount — Case 318-02 Style 10

V _{(BR)DSS} (Volts) Min	r _{DS(on)} @ I _D (Ohms)		Device	I _{D(Cont)} (Amp) Max	P _D @ T _C = 25°C Watts Max	Package
	Max	(Amp)				
100	6	0.1	BSS123	0.17	0.2	318-02
60	5	0.2	MMBF170	0.5	0.2	318-02
	7.5	0.5	2N7002	0.8	0.2	318-02



Table 16 — TMOS Product Matrix

I_D (AMP)	$V_{(BR)DSS}$ Volts								
	0.01–0.49	0.5–0.79	0.8–0.99	1–1.9	2–2.9	3–3.9	4–4.9	5–6	7
1000 950				MTM/MTP 1N100/95		MTM/MTP 3N100/95	MTM/MTH 5N100/95		
900 850					MTM/MTP 2N90/85		MTM/MTP 4N90/85	MTM/MTH 6N90/85	
800 650						MTM/MTP 3N75/80		BUZ84.A	
600 550				MTP 1N60/55	MTP 2N60/55	MTP 3N60/55 MTM3N60		MTH/MTP 6N60/55 MTM6N60	
500 450				MTP 1N50/45	MTP 2N50/45 MTM2N50 MTM/MTP 2P50/45 IRF820,821,823	MTP 3N45/50	MTM/MTP 4N50/45 2N6782 IRF830–33		MTM/MTH 7N50/45 IRF842 IRF843
400 350				IRF710	MTP 2N40/35 IRF722	MTP 3N40/45 IRF720	2N6759 MTP 4N35/40	MTM/MTP 5N40/35 2N6780 IRF330,331,333 IRF730–33	
250 170	MFE9200 MPF9200 BS107.A VN2406L VN2410L VN1706B VN1710B MPF481	IRFD210 VN2406B VN2410B	IRFD220	BS170 BS107	2N6784 MTP 2N20/18 MTP 2N25 IRF610–12	IRFF220 IRFF222 MTM/MTP 3P25 2N6790	MTP 4N18/20 IRF620 MTD4N18 MTD4N20	MTP 5N20/18 MTM/MTP 5P18/20 MTM/MTP 5P25	MTP 7N20/18
150 120	IRFD213 MPF4150	IRFD223			IRF610 IRF612	IRFF223 MTP3N12	MTP 5N12/15 IRF621	MTD6N12 MTD6N15	MTP 7N15/12
100 80	BSS123 MPF480	IRFD120 IRFD9110 IRFD120	2N6661	IRFD110 IRFD120 IRFD9120 IRFE110	2N6661	2N6782 IRF512 IRFF110	MTP 4N10/08.L IRF510	MTP 6N08/10 2N6788 IRFF120	IRF522
60 50	2N7008 IRFD123 VN0610LL VN2222LL BS170 BS170P	2N7000 BS1700 MMBF170 MPF910 BS170	IRFD113 IRFD9123 2N7002	IRFD123 MFE910 2N6660 2N7008	MPF6660	IRF513 IRFF113	IRF511 MTD4P05 MTD4P06	IRFF123 MTP 5N06/05 MTM/MTP 5P06/05 MTD5N05 MTD5N06	IRF523 MTP 7P05/06 MTP7N05
40 30	VN0300L VP0300L			VN0300B VN0300P 2N6659	MPF6659				

MTM Prefix — TO-204
MTP Prefix — TO-220AB
MTH Prefix — TO-218AC

MTD Prefix — DPAK
MFE Prefix — TO-205AD (TO-39)
MPF Prefix — TO-226AA (TO-92)

IRF100 thru 400 Series — TO-204
IRF500 thru 800 Series — TO-220AB


IRFD Prefix — Case 370-01
IRFF Prefix — TO-205AF

8	9-10	12-13	14-19	20-24	25-29	30-40	45-75	I _D (AMP)	
								V _{(BR)DSS} Volts	
								1000	
								950	
								900	
								850	
								800	
								650	
MTH 8N60/55 MTM8N60								600	
								550	
IRF440 IRF441 IRF840 IRF841 MTP8N45 MTP8N50		IRF450 IRF451 MTH13N45 MTH13N50 IRF452	MTM15N 50V45					500	450
MTM/MTH 8N40/35	MTP 10N35/40 IRF740 IRF741 IRF340		MTM/MTH 15N40/35 IRF350 IRF351					400	350
MTP 8N20/18 IRF632 MTM/MTH 8P18/20 MTM/MTP 8P25 MTM8N20	MTM/MTP 10N25 2N6758 IRF230 IRF630	MTP 12N20/18	IRF240,640 IRF642 MTH 15N20 MTM 15N20		IRF252	IRF250 MTM 40N20 MTH 30N20		250	180
MTP 8N12/15	MTP 10N15/12,L IRF631 MTP10N12		MTP 15N15/12 IRF241,641 IRF243,643	MTH 20N15 MTM20N15	IRF253	IRF251 MTM 45N12 MTH 35N15		150	120
MTP 8N10/08 MTP8N10E MTM/MTP 8P10/08 IRF520	MTP 10N10/08 MTP10N10E MTP 10N10M	MTM/MTP 12N10/08L 12P10/08 IRF532 MTM12N10	2N6756 IRF130 IRF530 MTH/MTM 15P08/10	MTP 20N10/08 MTP20N10E IRF142 IRF542 MTM/MTH 20P08/10 MTM20N10	MTM 25N10 MTM/MTP 25N10E MTH/MTP 25N10/08 IRF140 IRF540	IRF150,152 MTH40N 10/08	MTM 55N10/08	100	80
IRF521 MTD3055E	MTP 10N06/05 MTD10N05E MTP10N05E	MTP 12N06/05 12P06/05 IRF533 MTP12N05E IRF222 MTM12N05	MTM/MTP 15N06/05E IRF531 MTP3055A MTP14N05A MTP16N05A MTM/MTP 15N05/06L IRF220 MTP15N06/05	MTM/MTP 20P06	MTP 25N06/05 MTP25N06E IRF141 IRF541 IRF230 MTM/MTH 25P06/05 IRF232 BUZ11A MTM/MTP 25N05/06L MTP25N05E MTM25N05	MTM/MTH 35N06/05,E IRF151 MTH 40N06/05 BUZ11 MTP30N05E IRF230	MTM 60N06/05 MTM/MTP 45N05E IRFZ40,42 MTM/MTP 50N05E	60	50
								40	30


TO-220 Leadforms

<p>LEADFORM AJ</p> <p>0.790 ± 0.030 0.580 ± 0.010 0.017 ± 0.004 0.365 ± 0.015</p>	<p>LEADFORM AK</p> <p>0.590 ± 0.010 0.790 ± 0.030 0.140 ± 0.010 0.017 ± 0.004</p>	<p>LEADFORM S</p> <p>0.736 ± 0.010 0.620 ± 0.010 0.125 ± 0.010</p>
<p>LEADFORM W</p> <p>0.800 ± 0.010 (0.750 ± 0.010)</p>	<p>LEADFORM WC</p> <p>0.800 ± 0.010 (0.750 ± 0.010)</p>	<p>LEADFORM 2A</p> <p>0.600 ± 0.005 0.360 ± 0.020</p>
<p>LEADFORM 3</p> <p>0.325 ± 0.020 (0.300 ± 0.020) 0.480 ± 0.020 0.600 ± 0.010 0.750 ± 0.010</p>	<p>LEADFORM 3A</p> <p>0.325 ± 0.020 (0.300 ± 0.020) 0.480 ± 0.020 0.600 ± 0.010 0.750 ± 0.010</p>	<p>LEADFORM 5F</p> <p>0.928 ± 0.020 (0.920 ± 0.020) 0.653 ± 0.010 0.312 ± 0.015 1.030 ± 0.010</p>
<p>LEADFORM 5FA</p> <p>0.928 ± 0.020 (0.920 ± 0.020) 0.653 ± 0.010 0.312 ± 0.015 1.030 ± 0.010</p>	<p>LEADFORM 5R</p> <p>1.030 ± 0.020 0.653 ± 0.010 0.928 ± 0.010 (0.920 ± 0.020) 0.220 ± 0.015</p>	<p>LEADFORM 5RA</p> <p>1.030 ± 0.020 0.653 ± 0.010 0.928 ± 0.010 (0.920 ± 0.020) 0.220 ± 0.015</p>

TO-220 Leadforms (continued)



Ordering Information: To purchase a leadformed device, contact your local sales office and advise which leadform is required. The sales office will contact the factory and obtain a part number to be used to order the leadformed device.




Data sheets are arranged in alphanumeric sequence except when information applies to more than one device, e.g., MTM5N35, MTM5N40, MTP5N35 and MTP5N40. Consult the table of contents for these part numbers.

2N6660 MPF6660
2N6661 MPF6661

**N-CHANNEL ENHANCEMENT-MODE
 TMOS FIELD-EFFECT TRANSISTOR**

These TMOS FETs are designed for high-speed switching applications such as switching power supplies, CMOS logic, microprocessor or TTL-to-high current interface and line drivers.

- Fast Switching Speed — $t_{on} = t_{off} = 5.0$ ns Max
- Low On-Resistance — 2.0 Ohm Typ — 2N6660/2N6661 — MPF6660/MPF6661
- Low Drive Requirement, $V_{GS(th)} = 2.0$ V Max
- Inherent Current Sharing Capability Permits Easy Paralleling of Many Devices




2.0 AMPERE

**N-CHANNEL TMOS
 FET**

60, 90 VOLTS

2N6660
 2N6661



CASE 79-02
 TO-205AD

MAXIMUM RATINGS

Rating	Symbol	2N6660 MPF6660	2N6661 MPF6661	Unit
Drain-Source Voltage	V_{DSS}	60	90	Vdc
Drain-Gate Voltage	V_{DGO}	60	90	Vdc
Gate-Source Voltage	V_{GS}	± 30		Vdc
Drain Current — Continuous (1)	I_D	2.0		Adc
Pulsed (2)	I_{DM}	3.0		

THERMAL CHARACTERISTICS

Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	6.25 50	2.5 20	Watts mW/°C
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	— —	1.0 8.0	Watts mW/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to +150		°C

(1) The Power Dissipation of the package may result in a lower continuous drain current.
 (2) Pulse Width $\leq 300 \mu\text{s}$ Duty Cycle $\leq 2.0\%$

MPF6660
 MPF6661



CASE 29-03
 TO-226AE

2N6660, 61/MPF6660, 61

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristics	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 10 \mu\text{A}$)	$V_{(BR)DSS}$				Vdc
2N6660, MPF6660		60	—	—	
2N6661, MPF6661		90	—	—	
Zero Gate Voltage Drain Current ($V_{DS} = \text{Maximum Rating}, V_{GS} = 0$)	I_{DSS}	—	—	10	μAdc
Gate-Body Leakage Current ($V_{GS} = 15 \text{ V}, V_{DS} = 0$)	I_{GSS}	—	—	100	nAdc
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1.0 \text{ mA}$)	$V_{GS(th)}$	0.8	1.4	2.0	Vdc
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}, I_D = 1.0 \text{ A}$)	$V_{DS(on)}$				Vdc
2N6660, MPF6660		—	—	3.0	
2N6661, MPF6661		—	—	4.0	
($V_{GS} = 5.0 \text{ V}, I_D = 0.3 \text{ A}$)					
2N6660, MPF6660		—	0.9	1.5	
2N6661, MPF6661		—	0.9	1.6	
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 1.0 \text{ Adc}$)	$r_{DS(on)}$				Ohms
2N6660, MPF6660		—	—	3.0	
2N6661, MPF6661		—	—	4.0	
On-State Drain Current ($V_{DS} = 25 \text{ V}, V_{GS} = 10 \text{ V}$)	$I_{D(on)}$	1.0	2.0	—	Amps
Forward Transconductance ($V_{DS} = 25 \text{ V}, I_D = 0.5 \text{ A}$)	g_{FS}	170	—	—	mmhos
DYNAMIC CHARACTERISTICS					
Input Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz}$)	C_{iss}	—	30	50	pF
Output Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz}$)	C_{oss}	—	20	40	pF
Reverse Transfer Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz}$)	C_{rss}	—	3.6	10	pF
SWITCHING CHARACTERISTICS*					
Turn-On Time (See Figure 1)	t_{on}	—	—	5.0	ns
Turn-Off Time (See Figure 1)	t_{off}	—	—	5.0	ns
Rise Time	t_r	—	—	5.0	ns
Fall Time	t_f	—	—	5.0	ns

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

3

RESISTIVE SWITCHING

FIGURE 1 — SWITCHING TEST CIRCUIT





FIGURE 2 — SWITCHING WAVEFORMS



3

FIGURE 3 — $V_{GS(th)}$ NORMALIZED versus TEMPERATURE




FIGURE 4 — ON-REGION CHARACTERISTICS




FIGURE 5 — OUTPUT CHARACTERISTICS




FIGURE 6 — CAPACITANCE versus DRAIN-TO-SOURCE VOLTAGE





FIGURE 7 — ON-VOLTAGE versus TEMPERATURE



OUTLINE DIMENSIONS

STYLE 22.
PIN 1. SOURCE
2. GATE
3. DRAIN

NOTES:
1. DIMENSIONS -A- AND -B- ARE DATUMS.
2. -T- IS SEATING PLANE.
3. POSITIONAL TOLERANCE FOR LEADS:
 $\pm 0.10 (0.004) \text{ T A B}$
4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	7.37	7.87	0.290	0.310
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.46	0.61	0.018	0.024
G	1.27 BSC		0.050 BSC	
J	2.54 BSC		0.100 BSC	
K	12.70		0.500	
N	2.03	2.92	0.080	0.115
R	3.43		0.135	
S	0.46	0.61	0.018	0.024

CASE 29-03
TO-226AE

STYLE 6:
PIN 1. SOURCE
2. GATE
3. DRAIN/CASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70		0.500	
L	6.35		0.250	
M	45° NOM		45° NOM	
P		1.27		0.050
Q	90° NOM		90° NOM	
R	2.54		0.100	

All JEDEC dimensions and notes apply.

CASE 79-02
TO-205AD




2N6756

Designer's Data Sheet

**N-CHANNEL ENHANCEMENT-MODE SILICON GATE
 TMOS POWER FIELD EFFECT TRANSISTOR**

These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- 2N6756 is Qualified to Mil-S 19500/542A



MAXIMUM RATINGS

Rating	Symbol	Value†	Unit
Drain-Source Voltage	V_{DSS}	100*	Vdc
Drain-Gate Voltage ($R_{GS} = 1.0\text{ M}\Omega$)	V_{DGR}	100*	Vdc
Drain Current			Adc
Continuous $T_C = 25^\circ\text{C}$	I_D	14*	
Pulsed $T_C = 100^\circ\text{C}$	I_{DM}	9.0* 30*	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75* 0.6*	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-55* to 150*	°C

THERMAL CHARACTERISTICS



Thermal Resistance			
Junction to Case	$R_{\theta JC}$	1.67*	°C/W
Junction to Ambient	$R_{\theta JA}$	30*	
Maximum Lead Temp. for Soldering Purposes, 1/16" from case for seconds	T_L	300*	°C

* JEDEC registered values.
 † JTX, JTXV available.

Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

14 AMPERE
N-CHANNEL TMOS
POWER FET
 $r_{DS(on)} = 0.18\text{ OHM}$
100 VOLTS



- NOTES:
 1. DIAMETER V AND SURFACE W ARE DATUMS
 2. POSITIONAL TOLERANCE FOR HOLE Q:
 $\pm \phi 0.25 (0.010) \text{ (M) } | W | V \text{ (M)}$
 3. POSITIONAL TOLERANCE FOR LEADS:
 $\pm \phi 0.30 (0.012) \text{ (M) } | W | V \text{ (M) } | Q \text{ (M)}$

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.25	7.62	0.250	0.300
D	0.97	1.09	0.039	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

CASE 1-04
TO-204AA

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 1.0 \text{ mA}$)	$V_{BR(DSS)}$	100	—	—	Vdc	
Zero Gate Voltage Drain Current ($V_{DSS} = \text{Rated } V_{DSS}$ $T_J = 125^\circ\text{C}$)	I_{DSS}	—	—	1.0* 4.0*	mAdc	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ V}$)	I_{GSSF}	—	—	100*	nAdc	
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ V}$)	I_{GSSR}	—	—	100*	nAdc	
ON CHARACTERISTICS						
Gate Threshold Voltage ($I_D = 1.0 \text{ mA}, V_{DS} = V_{GS}$ $T_J = 100^\circ\text{C}$)	$V_{GS(th)}$	2.0* 1.5	—	4.0* 3.5	Vdc	
Static Drain-Source On-Resistance (1) ($V_{GS} = 10 \text{ Vdc}, I_D = 9.0 \text{ Adc}$ $T_C = 125^\circ\text{C}$)	$r_{DS(on)}$	—	—	0.18* 0.33*	Ohms	
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) (1) ($I_D = 14 \text{ Adc}$)	$V_{DS(on)}$	—	—	2.52*	Vdc	
Forward Transconductance (1) ($V_{DS} = 15 \text{ V}, I_D = 9.0 \text{ A}$)	g_{FS}	4.0*	—	12*	mhos	
CAPACITANCE						
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0$ $f = 1.0 \text{ MHz})$	C_{iss}	350*	—	800*	pF
Output Capacitance		C_{oss}	150*	—	500*	
Reverse Transfer Capacitance		C_{rss}	50*	—	150*	
SWITCHING CHARACTERISTICS						
Turn-On Delay Time	$(V_{DS} = 36 \text{ V}, I_D = 9.0 \text{ Adc}$ $Z_o = 15 \Omega$ See Figs. 1 and 2)	$t_{d(on)}$	—	—	30*	ns
Rise Time		t_r	—	—	75*	
Turn-Off Delay Time		$t_{d(off)}$	—	—	40*	
Fall Time		t_f	—	—	45*	
SOURCE-DRAIN DIODE CHARACTERISTICS						
Diode Forward Voltage ($V_{GS} = 0$) $I_S = 14 \text{ A}$	V_F	0.9*	—	1.8*	Vdc	
Continuous Source Current, Body Diode	I_S	—	—	14*	Adc	
Pulsed Source Current, Body Diode	I_{SM}	—	—	30	A	
Forward Turn-On Time	$(I_S = \text{Rated } I_S, V_{GS} = 0)$	t_{on}	—	250	—	ns
Reverse Recovery Time		t_{rr}	—	325	—	
INTERNAL PACKAGE INDUCTANCE (TO-204)						
Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	—	5.0	—	nH	
Internal Source Inductance (Measured from the source pin 0.25" from the package to the source bond pad)	L_s	—	12.5	—		

*JEDEC registered values.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

RESISTIVE SWITCHING

FIGURE 1 — SWITCHING TEST CIRCUIT





FIGURE 2 — SWITCHING WAVEFORMS



TYPICAL CHARACTERISTICS

FIGURE 3 — ON-REGION CHARACTERISTICS




FIGURE 4 — ON-RESISTANCE VARIATION




FIGURE 5 — TRANSFER CHARACTERISTICS




FIGURE 6 — GATE THRESHOLD VOLTAGE VARIATION





FIGURE 7 — THERMAL RESPONSE



3

OPERATING AREA INFORMATION

FIGURE 8 — MAXIMUM RATED SWITCHING SAFE OPERATING AREA





FIGURE 9 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA, 2N6756



FORWARD BIASED SAFE OPERATING AREA

The dc data of Figure 9 is based on a case temperature (T_C) of 25°C and a maximum junction temperature (T_{Jmax}) of 150°C. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current (I_{DM}) may be calculated with the aid of the following equation:

$$I_{DM} = I_D(25^\circ C) \left[\frac{T_{Jmax} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)} \right]$$

Where

- $I_D(25^\circ C)$ = dc drain current at $T_C = 25^\circ C$ from Figure 9
- T_{Jmax} = Rated maximum junction temperature
- T_C = Device case temperature
- P_D = Rated power dissipation at $T_C = 25^\circ C$
- $R_{\theta JC}$ = Rated steady state thermal resistance
- $r(t)$ = Normalized thermal response from Figure 7.


SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)DSS$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the device for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{Jmax} - T_C}{R_{\theta JC}}$$

FIGURE 10 — CAPACITANCE VARIATION




2N6758

Designer's Data Sheet

**N-CHANNEL ENHANCEMENT-MODE SILICON GATE
 TMOS POWER FIELD EFFECT TRANSISTOR**

These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- 2N6758 is Qualified to Mil-S 19500/542A



MAXIMUM RATINGS

Rating	Symbol	Value†	Unit		
Drain-Source Voltage	V_{DSS}	200*	Vdc		
Drain-Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	V_{DGR}	200*	Vdc		
Gate-Source Voltage	V_{GS}	± 20	Vdc		
Drain Current			Adc		
				Continuous $T_C = 25^\circ\text{C}$	I_D
Pulsed				I_{DM}	15*
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C			Watts		
					P_D
Operating and Storage Temperature Range	T_J, T_{stg}	-55^* to 150^*	$^\circ\text{C}$		

THERMAL CHARACTERISTICS

Thermal Resistance			$^\circ\text{C/W}$
Junction to Case	$R_{\theta JC}$	1.67*	
Junction to Ambient	$R_{\theta JA}$	30*	
Maximum Lead Temp. for Soldering Purposes, 1/16" from case for seconds	T_L	300*	$^\circ\text{C}$



*JEDEC registered values.
 †JTX, JTXV available.

Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

**9.0 AMPERE
 N-CHANNEL TMOS
 POWER FET**

**$r_{DS(on)} = 0.4 \text{ OHM}$
 200 VOLTS**



STYLE 3:
 PIN 1, GATE
 PIN 2, SOURCE
 CASE DRAIN

- NOTES:
 1. DIAMETER V AND SURFACE W ARE DATUMS.
 2. POSITIONAL TOLERANCE FOR HOLE Q:
 $\pm \phi 0.25 (0.010) \text{ (M) } | W | V \text{ (M)}$
 3. POSITIONAL TOLERANCE FOR LEADS:
 $\pm \phi 0.30 (0.012) \text{ (M) } | W | V \text{ (M) } | Q \text{ (M)}$

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.08	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.48 BSC		0.215 BSC	
J	18.89 BSC		0.668 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

**CASE 1-04
 TO-204AA**

2N6758, JTX, JTXV

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 1.0 \text{ mA}$)	$V_{BR(DSS)}$	200	—	—	Vdc
Zero Gate Voltage Drain Current ($V_{DSS} = \text{Rated } V_{DSS}$) $T_J = 125^\circ\text{C}$	I_{DSS}	—	—	1.0* 4.0*	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ V}$)	I_{GSSF}	—	—	100*	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ V}$)	I_{GSSR}	—	—	100*	nAdc

ON CHARACTERISTICS

Gate Threshold Voltage ($I_D = 1.0 \text{ mA}, V_{DS} = V_{GS}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2.0* 1.5	— —	4.0* 3.5	Vdc
Static Drain-Source On-Resistance (1) ($V_{GS} = 10 \text{ Vdc}, I_D = 6.0 \text{ Adc}$) $T_C = 125^\circ\text{C}$	$r_{DS(on)}$	—	—	0.4* 0.75*	Ohms
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) (1) ($I_D = 9.0 \text{ Adc}$)	$V_{DS(on)}$	—	—	3.6*	Vdc
Forward Transconductance (1) ($V_{DS} = 15 \text{ V}, I_D = 6.0 \text{ A}$)	g_{FS}	3.0*	—	9.0*	mhos

CAPACITANCE

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0$ $f = 1.0 \text{ MHz})$	C_{iss}	350*	—	800*	pF
Output Capacitance		C_{oss}	100*	—	450*	
Reverse Transfer Capacitance		C_{rss}	40*	—	150*	

SWITCHING CHARACTERISTICS

Turn-On Delay Time	$(V_{GS} \cong 90, I_D = 6.0 \text{ A}$ $Z_\theta = 15 \Omega$) See Figs. 1 and 2	$t_{d(on)}$	—	—	30*	ns
Rise Time		t_r	—	—	50*	
Turn-Off Delay Time		$t_{d(off)}$	—	—	50*	
Fall Time		t_f	—	—	40*	

SOURCE-DRAIN DIODE CHARACTERISTICS

Diode Forward Voltage ($V_{GS} = 0$) $I_S = 9.0 \text{ A}$	V_F	0.8*	—	1.6*	Vdc
Continuous Source Current, Body Diode	I_S	—	—	9.0*	Adc
Pulsed Source Current, Body Diode	I_{SM}	—	—	15	A
Forward Turn-On Time	$(I_S = \text{Rated } I_S, V_{GS} = 0)$	t_{on}	—	65	ns
Reverse Recovery Time		t_{rr}	—	325	

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	—	5.0	—	nH
Internal Source Inductance (Measured from the source pin 0.25" from the package to the source bond pad)	L_s	—	12.5	—	

*JEDEC registered values.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

3

RESISTIVE SWITCHING

FIGURE 1 — SWITCHING TEST CIRCUIT





FIGURE 2 — SWITCHING WAVEFORMS



TYPICAL CHARACTERISTICS

FIGURE 3 — ON-REGION CHARACTERISTICS




FIGURE 4 — ON-RESISTANCE VARIATION




FIGURE 5 — TRANSFER CHARACTERISTICS




FIGURE 6 — GATE THRESHOLD VOLTAGE VARIATION





FIGURE 7 — THERMAL RESPONSE



3

OPERATING AREA INFORMATION

FIGURE 8 — MAXIMUM RATED SWITCHING SAFE OPERATING AREA





FIGURE 9 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA, 2N6758



FORWARD BIASED SAFE OPERATING AREA

The dc data of Figure 9 is based on a case temperature (T_C) of 25°C and a maximum junction temperature (T_{Jmax}) of 150°C. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current (I_{DM}) may be calculated with the aid of the following equation:

$$I_{DM} = I_D(25^\circ C) \left[\frac{T_{Jmax} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)} \right]$$

Where

- $I_D(25^\circ C)$ = dc drain current at $T_C = 25^\circ C$ from Figure 9
- T_{Jmax} = Rated maximum junction temperature
- T_C = Device case temperature
- P_D = Rated power dissipation at $T_C = 25^\circ C$
- $R_{\theta JC}$ = Rated steady state thermal resistance
- $r(t)$ = Normalized thermal response from Figure 7.


SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{Jmax} - T_C}{R_{\theta JC}}$$

FIGURE 10 — CAPACITANCE VARIATION




2N6759
2N6760

Designer's Data Sheet

**N-CHANNEL ENHANCEMENT-MODE SILICON GATE
 TMOS POWER FIELD EFFECT TRANSISTOR**

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- 2N6760 is Qualified to Mil-S 19500/542A



MAXIMUM RATINGS

Rating	Symbol	2N6759	2N6760†	Unit
Drain-Source Voltage	V_{DSS}	350*	400*	Vdc
Drain-Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	V_{DGR}	350*	400*	Vdc
Gate-Source Voltage	V_{GS}	± 20		Vdc
Drain Current				Adc
Continuous $T_C = 25^\circ\text{C}$	I_D	4.5*	5.5*	
$T_C = 100^\circ\text{C}$		3.0*	3.5*	
Pulsed	I_{DM}	7.0	8.0	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75*		Watts
		0.6*		$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55° to 150°		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance	Symbol	Value	Unit
Junction to Case	$R_{\theta JC}$	1.67*	$^\circ\text{C}/\text{W}$
Junction to Ambient	$R_{\theta JA}$	30*	$^\circ\text{C}/\text{W}$
Maximum Lead Temp. for Soldering Purposes, 1/16" from case for seconds	T_L	300*	$^\circ\text{C}$

*JEDEC registered values.
 †JTX, JTXV available.

Designer's Data for "Worst Case" Conditions



The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

4.5 and 5.5 AMPERE

**N-CHANNEL TMOS
 POWER FETs**

$r_{DS(on)} = 1.5 \text{ OHM}$
350 VOLTS

$r_{DS(on)} = 1.0 \text{ OHM}$
400 VOLTS



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	8.35	8.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15	BSC	1.187	BSC
G	10.92	BSC	0.430	BSC
H	5.46	BSC	0.215	BSC
J	16.89	BSC	0.665	BSC
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	—	26.97	—	1.060
U	4.83	5.33	0.190	0.210
V	3.84	4.19	0.151	0.165

**CASE 1-06
 TO-204AA**

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 1.0 \text{ mA}$)	$V_{BR(DSS)}$	350 400	— —	— —	Vdc	
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, I_D = 1.0 \text{ mA}$) $T_J = 125^\circ\text{C}$	I_{DSS}	— —	— —	1.0* 4.0*	mAdc	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20\text{V}$)	I_{GSSF}	—	—	100*	nAdc	
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20\text{V}$)	I_{GSSR}	—	—	100*	nAdc	
ON CHARACTERISTICS						
Gate Threshold Voltage ($I_D = 1.0 \text{ mA}, V_{DS} = V_{GS}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2.0* 1.5	— —	4.0* 3.5	Vdc	
Static Drain-Source On-Resistance (1) ($V_{GS} = 10 \text{ Vdc}, I_D = 3.0 \text{ Adc}$) $T_C = 125^\circ\text{C}$	$r_{DS(on)}$	—	—	1.5* 3.3*	Ohms	
($V_{GS} = 10 \text{ Vdc}, I_D = 3.5 \text{ Adc}$) $T_C = 125^\circ\text{C}$		—	—	1.0* 2.2*		
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) (1) ($I_D = 4.5 \text{ Adc}$) ($I_D = 5.5 \text{ Adc}$)	$V_{DS(on)}$	— —	— —	7.0* 6.7*	Vdc	
Forward Transconductance (1) ($V_{DS} = 15 \text{ V}, I_D = 3.5 \text{ A}$)	g_{FS}	3.0*	—	9.0*	mhos	
CAPACITANCE						
Input Capacitance	($V_{DS} = 25 \text{ V},$ $V_{GS} = 0$ $f = 1.0 \text{ MHz}$)	C_{iss}	350*	—	800*	pF
Output Capacitance		C_{oss}	50*	—	300*	
Reverse Transfer Capacitance		C_{rss}	20*	—	80*	
SWITCHING CHARACTERISTICS						
Turn-On Delay Time	($V_{DS} = 175 \text{ V},$ $I_D = 3.5 \text{ Adc}$ $Z_\theta = 15 \Omega$) See Figs. 1 and 2	$t_{d(on)}$	—	—	30*	ns
Rise Time		t_r	—	—	35*	
Turn-Off Delay Time		$t_{d(off)}$	—	—	55*	
Fall Time		t_f	—	—	35*	
SOURCE-DRAIN DIODE CHARACTERISTICS						
Diode Forward Voltage ($V_{GS} = 0$) $I_S = 4.5 \text{ A}$ $I_S = 5.5 \text{ A}$	V_{SD}	0.70* 0.75*	— —	1.40* 1.50*	Vdc	
Continuous Source Current, Body Diode	I_S	— —	— —	4.5* 5.5*	Adc	
Pulsed Source Current, Body Diode	I_{SM}	— —	— —	7.0 8.0	A	
Forward Turn-On Time	($I_S = \text{Rated } I_S,$ $V_{GS} = 0$)	t_{on}	—	250	—	ns
Reverse Recovery Time		t_{rr}	—	420	—	
INTERNAL PACKAGE INDUCTANCE (TO-204)						
Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	—	5	—	nH	
Internal Source Inductance (Measured from the source pin 0.25" from the package to the source bond pad)	L_s	—	12.5	—		

*JEDEC registered values. (1) Pulse Test = Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

RESISTIVE SWITCHING

FIGURE 1 — SWITCHING TEST CIRCUIT





FIGURE 2 — SWITCHING WAVEFORMS



TYPICAL CHARACTERISTICS

FIGURE 3 — ON-REGION CHARACTERISTICS




FIGURE 4 — ON-RESISTANCE VARIATION




FIGURE 5 — TRANSFER CHARACTERISTICS




FIGURE 6 — GATE-THRESHOLD VOLTAGE VARIATION





FIGURE 7 — THERMAL RESPONSE



3

OPERATING AREA INFORMATION

FIGURE 8 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA, 2N6759




FIGURE 9 — MAXIMUM RATED SWITCHING SAFE OPERATING AREA





FIGURE 10 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA, 2N6760



SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 9 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{Jmax} - T_C}{R_{\theta JC}}$$

FORWARD BIASED SAFE OPERATING AREA


The dc data of Figures 8 and 10 are based on a case temperature (T_C) of 25°C and a maximum junction temperature (T_{Jmax}) of 150°C. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current (I_{DM}) may be calculated with the aid of the following equation:

$$I_{DM} = I_D(25^\circ C) \left[\frac{T_{Jmax} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)} \right]$$

Where

- $I_D(25^\circ C)$ = dc drain current at $T_C = 25^\circ C$ from Figure 8 or 10
- T_{Jmax} = Rated maximum junction temperature
- T_C = Device case temperature
- P_D = Rated power dissipation at $T_C = 25^\circ C$
- $R_{\theta JC}$ = Rated steady state thermal resistance
- $r(t)$ = Normalized thermal response from Figure 7.

FIGURE 11 — CAPACITANCE VARIATION




2N6762

Designer's Data Sheet

**N-CHANNEL ENHANCEMENT-MODE SILICON GATE
 TMOS POWER FIELD EFFECT TRANSISTOR**

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.


- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- 2N6762 is Qualified to 19500/542A



4.5 AMPERE

**N-CHANNEL TMOS
 POWER FET**

**$r_{DS(on)} = 1.5 \text{ OHMS}$
 500 VOLTS**



3

MAXIMUM RATINGS

Rating	Symbol	Value†	Unit
Drain-Source Voltage	V_{DSS}	500*	Vdc
Drain-Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	V_{DGR}	500*	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current			Adc
Continuous $T_C = 25^\circ\text{C}$	I_D	4.5*	
Pulsed $T_C = 100^\circ\text{C}$	I_{DM}	7.0*	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75* 0.6*	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-55^* to 150^*	°C


THERMAL CHARACTERISTICS

Thermal Resistance			°C/W
Junction to Case	$R_{\theta JC}$	1.67*	
Junction to Ambient	$R_{\theta JA}$	30*	
Maximum Lead Temp. for Soldering Purposes, 1/16" from case for seconds	T_L	300*	°C

*JEDEC registered values.
 †JTJX, JTXV available.

Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



STYLE 3:
 PIN 1. GATE
 2. SOURCE
 CASE DRAIN

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AAA OUTLINE SHALL APPLY.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	8.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15	BSC	1.187	BSC
G	10.92	BSC	0.430	BSC
H	5.46	BSC	0.215	BSC
J	16.89	BSC	0.665	BSC
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.84	4.19	0.151	0.165

**CASE 1-06
 TO-204AA**

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 4.0 \text{ mA}$)	$V_{BR(DSS)}$	500	—	—	Vdc
Zero Gate Voltage Drain Current ($V_{DSS} = \text{Rated } V_{DSS}, I_D = 1.0 \text{ mA}$ $T_J = 125^\circ\text{C}$)	I_{DSS}	—	—	1.0* 4.0*	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}$)	I_{GSSF}	—	—	100*	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}$)	I_{GSSR}	—	—	100*	nAdc

ON CHARACTERISTICS

Gate Threshold Voltage ($I_D = 1.0 \text{ mA}, V_{DS} = V_{GS}$ $T_J = 100^\circ\text{C}$)	$V_{GS(th)}$	2.0* 1.5	2.7 2.2	4.0* 3.5	Vdc
Static Drain-Source On-Resistance (1) ($V_{GS} = 10 \text{ Vdc}, I_D = 3.0 \text{ Adc}$ $T_C = 125^\circ\text{C}$)	$r_{DS(on)}$	—	—	1.5* 3.3*	Ohms
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) (1) ($I_D = 4.5 \text{ Adc}$)	$V_{DS(on)}$	—	—	7.7*	Vdc
Forward Transconductance (1) ($V_{DS} = 15 \text{ V}, I_D = 3.0 \text{ A}$)	g_{FS}	2.5*	—	7.5*	mhos

CAPACITANCE

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0$ $f = 1.0 \text{ MHz})$	C_{iss}	350*	—	800*	pF
Output Capacitance		C_{oss}	25*	—	200*	
Reverse Transfer Capacitance		C_{rss}	15*	—	60*	

SWITCHING CHARACTERISTICS

Turn-On Delay Time	$(V_{DS} = 225 \text{ V}, I_D = 3.0 \text{ Adc}$ $Z_O = 15 \Omega$ See Figs. 1 and 2)	$t_{d(on)}$	—	—	30*	ns
Rise Time		t_r	—	—	30*	
Turn-Off Delay Time		$t_{d(off)}$	—	—	55*	
Fall Time		t_f	—	—	30*	

SOURCE-DRAIN DIODE CHARACTERISTICS

Diode Forward Voltage ($V_{GS} = 0$) $I_S = 4.5 \text{ A}$	V_{SD}	0.7*	1.15*	1.4*	Vdc
Continuous Source Current, Body Diode	I_S	—	—	4.5*	Adc
Pulsed Source Current, Body Diode	I_{SM}	—	—	7.0	A
Forward Turn-On Time	$(I_S = \text{Rated } I_S, V_{GS} = 0)$	t_{on}	—	250	ns
Reverse Recovery Time		t_{rr}	—	420	

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	—	5.0	—	nH
Internal Source Inductance (Measured from the source pin 0.25" from the package to the source bond pad)	L_s	—	12.5	—	

*JEDEC registered values.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

RESISTIVE SWITCHING

FIGURE 1 — SWITCHING TEST CIRCUIT





FIGURE 2 — SWITCHING WAVEFORMS



TYPICAL CHARACTERISTICS

FIGURE 3 — ON-REGION CHARACTERISTICS




FIGURE 4 — ON-RESISTANCE VARIATION




FIGURE 5 — TRANSFER CHARACTERISTICS




FIGURE 6 — GATE THRESHOLD VOLTAGE VARIATION





FIGURE 7 — THERMAL RESPONSE



3

OPERATING AREA INFORMATION

FIGURE 8 — MAXIMUM RATED SWITCHING SAFE OPERATING AREA





FIGURE 9 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA, 2N6762



FORWARD BIASED SAFE OPERATING AREA

The dc data of Figure 9 is based on a case temperature (T_C) of 25°C and a maximum junction temperature (T_{Jmax}) of 150°C. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current (I_{DM}) may be calculated with the aid of the following equation:

$$I_{DM} = I_D(25^\circ C) \left[\frac{T_{Jmax} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)} \right]$$

Where

- $I_D(25^\circ C)$ = dc drain current at $T_C = 25^\circ C$ from Figure 9
- T_{Jmax} = Rated maximum junction temperature
- T_C = Device case temperature
- P_D = Rated power dissipation at $T_C = 25^\circ C$
- $R_{\theta JC}$ = Rated steady state thermal resistance
- $r(t)$ = Normalized thermal response from Figure 7.


SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)DSS$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{Jmax} - T_C}{R_{\theta JC}}$$


FIGURE 10 — CAPACITANCE VARIATION



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS

This TMOS Power FET is designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- 2N6764 is Qualified to Mil-S 19500/543A



2N6764

TMOS POWER FET
38 AMPERES
 $r_{DS(on)} = 0.055 \text{ OHM}$
100 VOLTS



CASE 197A-02
TO-204AE

MAXIMUM RATINGS

Rating	Symbol	Value†	Unit
Drain-Source Voltage	V_{DSS}	100*	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	100*	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current Continuous $T_C = 25^\circ\text{C}$ Pulsed $T_C = 100^\circ\text{C}$	I_D I_{DM}	38* 24* 70*	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$ Derate above 25°C	P_D	150* 60* 1.2*	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-55^* to 150^*	°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	0.83* 30*	°C/W
Maximum Lead Temp. for Soldering Purposes, 1/16" from case for seconds	T_L	300*	°C

*JEDEC registered values.
†JTX, JTXV available.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

2N6764, JTX, JTXV

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 1 mA)	V _{BR(DSS)}	100	—	—	Vdc
Zero Gate Voltage Drain Current (V _{DSS} = Rated V _{DSS}) T _J = 125°C	I _{DSS}	—	—	1* 4*	mAdc
Gate-Body Leakage Current, Forward (V _{GSF} = 20 V)	I _{GSSF}	—	—	100*	nAdc
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 V)	I _{GSSR}	—	—	100*	nAdc

ON CHARACTERISTICS

Gate Threshold Voltage (I _D = 1 mA, V _{DS} = V _{GS}) T _J = 100°C	V _{GS(th)}	2* 1.5	—	4* 3.5	Vdc
Static Drain-Source On-Resistance ⁽¹⁾ (V _{GS} = 10 Vdc, I _D = 24 Adc) T _C = 125°C	r _{DS(on)}	—	—	0.055* 0.094*	Ohms
Drain-Source On-Voltage (V _{GS} = 10 V) ⁽¹⁾ (I _D = 38 Adc)	V _{DS(on)}	—	—	2.09*	Vdc
Forward Transconductance ⁽¹⁾ (V _{DS} = 15 V, I _D = 24 A)	g _{FS}	9*	—	27*	mhos

CAPACITANCE

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0 f = 1 MHz)	C _{iss}	1000*	—	3000*	pF
Output Capacitance		C _{oss}	500*	—	1500*	
Reverse Transfer Capacitance		C _{rss}	150*	—	500*	

SWITCHING CHARACTERISTICS

Turn-On Delay Time	(V _{DS} ≈ 24 V, I _D = 24 Adc Z _O = 4.7 Ω) See Figs. 9 and 10	t _{d(on)}	—	—	35*	ns
Rise Time		t _r	—	—	100*	
Turn-Off Delay Time		t _{d(off)}	—	—	125*	
Fall Time		t _f	—	—	100*	

SOURCE-DRAIN DIODE CHARACTERISTICS

Diode Forward Voltage (V _{GS} = 0) I _S = 38 A	V _F	0.95*	—	1.9*	Vdc
Continuous Source Current, Body Diode	I _S	—	—	38*	Adc
Pulsed Source Current, Body Diode	I _{SM}	—	—	70	A
Forward Turn-On Time	(I _S = Rated I _S , V _{GS} = 0)	t _{on}	—	85	ns
Reverse Recovery Time		t _{rr}	—	200	

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L _d	—	5	—	nH
Internal Source Inductance (Measured from the source pin 0.25" from the package to the source bond pad)	L _s	—	12.5	—	

*JEDEC registered values.

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

3

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation




Figure 3. Transfer Characteristics




Figure 4. Gate Threshold Voltage Variation




Figure 5. Thermal Response

SAFE OPERATING AREA INFORMATION




Figure 6. Maximum Rated Forward Biased Safe Operating Area




Figure 7. Maximum Rated Switching Safe Operating Area




Figure 8. Capacitance Variation

FORWARD BIASED SAFE OPERATING AREA

The dc data of Figure 6 is based on a case temperature (T_C) of 25°C and a maximum junction temperature (T_{Jmax}) of 150°C. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current (I_{DM}) may be calculated with the aid of the following equation:

$$I_{DM} = I_D(25^\circ C) \left[\frac{T_{J(max)} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)} \right]$$

Where

$I_D(25^\circ C)$ = dc drain current at $T_C = 25^\circ C$ from Figure 6.

T_{Jmax} = Rated maximum junction temperature

T_C = Device case temperature

P_D = Rated power dissipation at $T_C = 25^\circ C$

$R_{\theta JC}$ = Rated steady state thermal resistance

$r(t)$ = Normalized thermal response from Figure 5

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 7, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$

RESISTIVE SWITCHING




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.36	39.37	1.510	1.550
B	19.31	21.08	0.760	0.830
C	6.35	8.25	0.250	0.325
D	1.45	1.60	0.057	0.063
E	1.53	1.77	0.060	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	25.15	26.67	0.990	1.050
U	3.84	4.19	0.151	0.165

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.


STYLE 2:
 PIN 1. EMITTER
 2. BASE
 CASE. COLLECTOR

**CASE 197A-02
 TO-204AE**

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS

This TMOS Power FET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- 2N6766 is Qualified to Mil-S 19500/543A



2N6766

TMOS POWER FET
30 AMPERES
 $r_{DS(on)} = 0.085 \text{ OHM}$
200 VOLTS



CASE 197A-02
TO-204AE

MAXIMUM RATINGS

Rating	Symbol	Value†	Unit
Drain-Source Voltage	V_{DSS}	200*	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	200*	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current Continuous $T_C = 25^\circ\text{C}$ Pulsed $T_C = 100^\circ\text{C}$	I_D I_{DM}	30* 19* 60*	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$ Derate above 25°C	P_D	150* 60* 1.2*	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-55^* to 150^*	°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	0.83* 30*	°C/W
Maximum Lead Temp. for Soldering Purposes, 1/16" from case for seconds	T_L	300*	°C

*JEDEC registered values.

†JTX, JTXV available.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 1 \text{ mA}$)	$V_{BR(DSS)}$	200	—	—	Vdc
Zero Gate Voltage Drain Current ($V_{DSS} = \text{Rated } V_{DSS}$) $T_J = 125^\circ\text{C}$	I_{DSS}	—	—	1* 4*	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ V}$)	I_{GSSF}	—	—	100*	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ V}$)	I_{GSSR}	—	—	100*	nAdc

ON CHARACTERISTICS

Gate Threshold Voltage ($I_D = 1 \text{ mA}, V_{DS} = V_{GS}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2* 1.5	— —	4* 3.5	Vdc
Static Drain-Source On-Resistance ⁽¹⁾ ($V_{GS} = 10 \text{ Vdc}, I_D = 19 \text{ Adc}$) $T_C = 125^\circ\text{C}$	$r_{DS(on)}$	—	—	0.085* 0.153*	Ohms
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ⁽¹⁾ ($I_D = 30 \text{ Adc}$)	$V_{DS(on)}$	—	—	2.7*	Vdc
Forward Transconductance ⁽¹⁾ ($V_{DS} = 15 \text{ V}, I_D = 19 \text{ A}$)	gFS	9*	—	27*	mhos

CAPACITANCE

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0$ $f = 1 \text{ MHz})$	C_{iss}	1000*	—	3000*	pF
Output Capacitance		C_{oss}	450*	—	1200*	
Reverse Transfer Capacitance		C_{rss}	150*	—	500*	

SWITCHING CHARACTERISTICS

Turn-On Delay Time	$(V_{DS} \approx 95 \text{ V}, I_D = 19 \text{ Adc}$ $Z_o = 4.7 \Omega$) See Figs. 1 and 2	$t_{d(on)}$	—	—	35*	ns
Rise Time		t_r	—	—	100*	
Turn-Off Delay Time		$t_{d(off)}$	—	—	125*	
Fall Time		t_f	—	—	100*	

SOURCE-DRAIN DIODE CHARACTERISTICS

Diode Forward Voltage ($V_{GS} = 0$) $I_S = 30 \text{ A}$	V_F	0.9*	—	1.8*	Vdc
Continuous Source Current, Body Diode	I_S	—	—	30*	Adc
Pulsed Source Current, Body Diode	I_{SM}	—	—	60	A
Forward Turn-On Time	$(I_S = \text{Rated } I_S, V_{GS} = 0)$	t_{on}	—	80	ns
Reverse Recovery Time		t_{rr}	—	200	

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	—	5	—	nH
Internal Source Inductance (Measured from the source pin 0.25" from the package to the source bond pad)	L_s	—	12.5	—	

*JEDEC registered values.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

RESISTIVE SWITCHING




Figure 1. Switching Test Circuit




Figure 2. Switching Waveforms




Figure 3. On-Region Characteristics




Figure 4. On-Resistance Variation




Figure 5. Transfer Characteristics




Figure 6. Gate-Threshold Voltage Variation

3

TYPICAL CHARACTERISTICS




Figure 7. Thermal Response

OPERATING AREA INFORMATION




Figure 8. Maximum Rated Switching Safe Operating Area




Figure 9. Maximum Rated Forward Biased Safe Operating Area




Figure 10. Capacitance Variation

TYPICAL CHARACTERISTICS (continued)

OPERATING AREA INFORMATION (continued)

FORWARD BIASED SAFE OPERATING AREA

The dc data of Figure 9 is based on a case temperature (T_C) of 25°C and a maximum junction temperature (T_{Jmax}) of 150°C. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current (I_{DM}) may be calculated with the aid of the following equation:

$$I_{DM} = I_D(25^\circ C) \left[\frac{T_{J(max)} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)} \right]$$

Where

$I_D(25^\circ C)$ = dc drain current at $T_C = 25^\circ C$ from Figure 9.

T_{Jmax} = Rated maximum junction temperature

T_C = Device case temperature

P_D = Rated power dissipation at $T_C = 25^\circ C$

$R_{\theta JC}$ = Rated steady state thermal resistance


$r(t)$ = Normalized thermal response from Figure 7

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:


$$\frac{T_{Jmax} - T_C}{R_{\theta JC}}$$



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- 2N6768 is Qualified to Mil-S 19500/543A



2N6768

TMOS POWER FET
14 AMPERES
 $r_{DS(on)} = 0.3 \text{ OHM}$
400 VOLTS



CASE 1-06
TO-244AA

MAXIMUM RATINGS

Rating	Symbol	Value†	Unit
Drain-Source Voltage	V_{DSS}	400*	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	400*	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current			Adc
Continuous $T_C = 25^\circ\text{C}$	I_D	14*	
Pulsed $T_C = 100^\circ\text{C}$	I_{DM}	9* 25*	
Total Power	P_D		Watts
Dissipation @ $T_C = 25^\circ\text{C}$		150*	
Derate above 25°C		60* 1.2*	W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-55^* to 150^*	°C

THERMAL CHARACTERISTICS

Thermal Resistance			°C/W
Junction to Case	$R_{\theta JC}$	0.83*	
Junction to Ambient	$R_{\theta JA}$	30*	
Maximum Lead Temp. for Soldering Purposes, 1/16" from case for seconds	T_L	300*	°C

*JEDEC registered values.
 †JTX, JTXV available.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

2N6768, JTX, JTXV

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 1 \text{ mA}$)	$V_{BR(DSS)}$	400	—	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) $T_J = 125^\circ\text{C}$	I_{DSS}	—	—	1* 4*	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ V}$)	I_{GSSF}	—	—	100*	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ V}$)	I_{GSSR}	—	—	100*	nAdc

ON CHARACTERISTICS

Gate Threshold Voltage ($I_D = 1 \text{ mA}, V_{DS} = V_{GS}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2* 1.5	— —	4* 3.5	Vdc
Static Drain-Source On-Resistance ⁽¹⁾ ($V_{GS} = 10 \text{ Vdc}, I_D = 9 \text{ Adc}$) $T_C = 125^\circ\text{C}$	$r_{DS(on)}$	—	—	0.3* 0.66*	Ohms
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ⁽¹⁾ ($I_D = 14 \text{ Adc}$)	$V_{DS(on)}$	—	—	5.6*	Vdc
Forward Transconductance ⁽¹⁾ ($V_{DS} = 15 \text{ V}, I_D = 9 \text{ A}$)	g_{FS}	8*	—	24*	mhos

CAPACITANCE

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0$ $f = 1 \text{ MHz})$	C_{iss}	1000*	—	3000*	pF
Output Capacitance		C_{oss}	200*	—	600*	
Reverse Transfer Capacitance		C_{rss}	50*	—	200*	

SWITCHING CHARACTERISTICS

Turn-On Delay Time	$(V_{DS} \approx 180 \text{ V}, I_D = 9 \text{ Adc}$ $Z_\theta = 4.7 \Omega$) See Figs. 1 and 2	$t_{d(on)}$	—	—	35*	ns
Rise Time		t_r	—	—	65*	
Turn-Off Delay Time		$t_{d(off)}$	—	—	150*	
Fall Time		t_f	—	—	75*	

SOURCE-DRAIN DIODE CHARACTERISTICS

Diode Forward Voltage ($V_{GS} = 0$) ($I_S = 14 \text{ A}$)	V_{SD}	0.85*	—	1.7*	Vdc
Continuous Source Current, Body Diode	I_S	—	—	14*	Adc
Pulsed Source Current, Body Diode	I_{SM}	—	—	25	A
Forward Turn-On Time	$(I_S = \text{Rated } I_S, V_{GS} = 0)$	t_{on}	—	175	ns
Reverse Recovery Time		t_{rr}	—	600	

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	—	5	—	nH
Internal Source Inductance (Measured from the source pin 0.25" from the package to the source bond pad)	L_s	—	12.5	—	

*JEDEC registered values.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

3

RESISTIVE SWITCHING




Figure 1. Switching Test Circuit




Figure 2. Switching Waveforms

TYPICAL CHARACTERISTICS




Figure 3. On-Region Characteristics




Figure 4. On-Resistance Variation




Figure 5. Transfer Characteristics




Figure 6. Gate-Threshold Voltage Variation

3




Figure 7. Thermal Response

OPERATING AREA INFORMATION




Figure 8. Maximum Rated Switching Safe Operating Area




Figure 9. Maximum Rated Forward Biased Safe Operating Area

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is appli-

cable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{Jmax} - T_C}{R_{\theta JC}}$$




Figure 10. Capacitance Variation

FORWARD BIASED SAFE OPERATING AREA

The dc data of Figure 9 is based on a case temperature (T_C) of 25°C and a maximum junction temperature (T_{Jmax}) of 150°C. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current (I_{DM}) may be calculated with the aid of the following equation:

$$I_{DM} = I_D(25^\circ C) \left[\frac{T_{J(max)} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)} \right]$$

Where

$I_D(25^\circ C)$ = dc drain current at $T_C = 25^\circ C$ from Figure 9.

T_{Jmax} = Rated maximum junction temperature


T_C = Device case temperature

P_D = Rated power dissipation at $T_C = 25^\circ C$

$R_{\theta JC}$ = Rated steady state thermal resistance

$r(t)$ = Normalized thermal response from Figure 7

3



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS

2N6770


TMOS POWER FET
12 AMPERES
 $r_{DS(on)} = 0.4 \text{ OHM}$
500 VOLTS



CASE 1-06
TO-204AA

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- 2N6770 is Qualified to Mil-S 19500/543A



MAXIMUM RATINGS

Rating	Symbol	Value†	Unit
Drain-Source Voltage	V_{DSS}	500*	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	500*	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current			Adc
Continuous $T_C = 25^\circ\text{C}$	I_D	12*	
Pulsed $T_C = 100^\circ\text{C}$	I_{DM}	7.75* 25*	
Total Power	P_D		Watts
Dissipation @ $T_C = 25^\circ\text{C}$		150*	
$T_C = 100^\circ\text{C}$		60*	
Derate above 25°C		1.2*	W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-55^* to 150^*	°C

THERMAL CHARACTERISTICS

Thermal Resistance			°C/W
Junction to Case	$R_{\theta JC}$	0.83*	
Junction to Ambient	$R_{\theta JA}$	30*	
Maximum Lead Temp. for Soldering Purposes, 1/16" from case for seconds	T_L	300*	°C

*JEDEC registered values.
 †JTX, JTXV available.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 4 \text{ mA}$)	$V_{BR(DSS)}$	500	—	—	Vdc
Zero Gate Voltage Drain Current ($V_{DSS} = \text{Rated } V_{DSS}, V_{GS} = 0$) $T_J = 125^\circ\text{C}$	I_{DSS}	—	—	1* 4*	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ V}$)	I_{GSSF}	—	—	100*	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ V}$)	I_{GSSR}	—	—	100*	nAdc

ON CHARACTERISTICS

Gate Threshold Voltage ($I_D = 1 \text{ mA}, V_{DS} = V_{GS}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2* 1.5	2.7 2.2	4* 3.5	Vdc
Static Drain-Source On-Resistance ⁽¹⁾ ($V_{GS} = 10 \text{ Vdc}, I_D = 7.75 \text{ Adc}$) $T_C = 125^\circ\text{C}$	$r_{DS(on)}$	—	—	0.4* 0.88*	Ohms
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ⁽¹⁾ ($I_D = 12 \text{ Adc}$)	$V_{DS(on)}$	—	—	6*	Vdc
Forward Transconductance ⁽¹⁾ ($V_{DS} = 15 \text{ V}, I_D = 7.75 \text{ A}$)	gFS	8*	—	24*	mhos

CAPACITANCE

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0$ $f = 1 \text{ MHz})$	C_{iss}	1000*	—	3000*	pF
Output Capacitance		C_{oss}	200*	—	600*	
Reverse Transfer Capacitance		C_{rss}	50*	—	200*	

SWITCHING CHARACTERISTICS

Turn-On Delay Time	$(V_{DS} \approx 210 \text{ V}, I_D = 7.75 \text{ Adc}$ $Z_o = 4.7 \Omega$ See Figs. 1 and 2)	$t_{d(on)}$	—	—	35*	ns
Rise Time		t_r	—	—	50*	
Turn-Off Delay Time		$t_{d(off)}$	—	—	150*	
Fall Time		t_f	—	—	70*	

SOURCE-DRAIN DIODE CHARACTERISTICS

Diode Forward Voltage ($V_{GS} = 0$) ($I_S = 12 \text{ A}$)	V_{SD}	0.8*	—	1.6*	Vdc
Continuous Source Current, Body Diode	I_S	—	—	12*	Adc
Pulsed Source Current, Body Diode	I_{SM}	—	—	25	A
Forward Turn-On Time	$(I_S = \text{Rated } I_S, V_{GS} = 0)$	t_{on}	—	200	ns
Reverse Recovery Time		t_{rr}	—	700	

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	—	5	—	nH
Internal Source Inductance (Measured from the source pin 0.25" from the package to the source bond pad)	L_s	—	12.5	—	

*JEDEC registered values.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

RESISTIVE SWITCHING




Figure 1. Switching Test Circuit




Figure 2. Switching Waveforms

TYPICAL CHARACTERISTICS




Figure 3. On-Region Characteristics




Figure 4. On-Resistance Variation




Figure 5. Transfer Characteristics




Figure 6. Gate Threshold Voltage Variation




Figure 7. Thermal Response

OPERATING AREA INFORMATION




Figure 8. Maximum Rated Switching Safe Operating Area




Figure 9. Maximum Rated Forward Biased Safe Operating Area

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is appli-

cable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 10. Capacitance Variation

FORWARD BIASED SAFE OPERATING AREA

The dc data of Figure 9 is based on a case temperature (T_C) of 25°C and a maximum junction temperature (T_{Jmax}) of 150°C. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current (I_{DM}) may be calculated with the aid of the following equation:

$$I_{DM} = I_D(25^\circ\text{C}) \left[\frac{T_{J(max)} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)} \right]$$

Where

$I_D(25^\circ\text{C})$ = dc drain current at $T_C = 25^\circ\text{C}$ from Figure 9.


T_{Jmax} = Rated maximum junction temperature

T_C = Device case temperature

P_D = Rated power dissipation at $T_C = 25^\circ\text{C}$

$R_{\theta JC}$ = Rated steady state thermal resistance


$r(t)$ = Normalized thermal response from Figure 7



Advance Information
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


... designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoids, relay drivers, inverters, choppers, audio amplifiers, and high energy pulse circuits.

- Silicon Gate for Fast Switching Speeds
- Low Drive Current Required
- Easy Paralleling
- No Second Breakdown
- Excellent Temperature Stability



2N6782

N-CHANNEL
TMOS POWER FETs
 $r_{DS(on)} = 0.6 \text{ OHM}$
100 VOLTS



CASE 79-03

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ m}\Omega$)	V_{DGR}	100	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current Continuous	I_D	3.5	Adc
Pulsed	I_{DM}	14	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	15 0.12	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	8.33	$^\circ\text{C/W}$
— Junction to Ambient	$R_{\theta JA}$	175	
Maximum Lead Temperature 1.6 mm from Case for 10 seconds	T_L	300	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	100	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}$) ($V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	250 1000	μAdc

(continued)

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Gate-Body Leakage Current, Forward ($V_{GS} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GS} = -20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	-100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 0.5\text{ mA}$)	$V_{GS(th)}$	2	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 2.25\text{ Adc}$)	$r_{DS(on)}$	— —	0.6 1.08	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 3.5\text{ Adc}$)	$V_{DS(on)}$	—	2.1	Vdc
Forward Transconductance ($V_{DS} = 5\text{ V}$, $I_D = 2.25\text{ Adc}$)	g_{FS}	1	3	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}, V_{GS} = 0,$ $f = 1\text{ MHz})$	C_{iss}	60	200	pF
Output Capacitance		C_{oss}	40	100	
Reverse Transfer Capacitance		C_{rss}	10	25	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} \approx 34\text{ V}, I_D = 2.25\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms})$	$t_{d(on)}$	—	15	ns
Rise Time		t_r	—	25	
Turn-Off Delay Time		$t_{d(off)}$	—	25	
Fall Time		t_f	—	20	

SOURCE DRAIN DIODE CHARACTERISTICS*

Diode Forward Voltage	$(I_S = \text{Rated } I_{D(on)}$ $V_{GS} = 0)$	V_{SD}	0.75	1.5	Vdc
Forward Turn-On Time		t_{on}	—	Negligible	ns
Reverse Recovery Time		t_{rr}	—	200	ns

*Pulse Test Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

OUTLINE DIMENSIONS

CASE 79-03


STYLE 6:
PIN 1. SOURCE
2. GATE
3. DRAIN
(CASE)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.02	9.30	0.355	0.366
B	8.00	8.51	0.315	0.335
C	4.19	.57	0.165	0.180
D	0.43	0.53	0.017	0.021
E	0.43	0.89	0.017	0.035
F	0.41	0.46	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.71	0.86	0.028	0.034
J	0.74	1.02	0.029	0.040
K	12.70	—	0.500	—
M	45°NOM	—	45°NOM	—
N	2.54 TYP	—	0.100 TYP	—
Q	90° NOM	—	90° NOM	—

Advance Information
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS

... designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoids, relay drivers, inverters, choppers, audio amplifiers, and high energy pulse circuits.

- Silicon Gate for Fast Switching Speeds
- Low Drive Current Required
- Easy Paralleling
- No Second Breakdown
- Excellent Temperature Stability



2N6784

N-CHANNEL
TMOS POWER FET
 $r_{DS(on)} = 1.5 \text{ OHMS}$
200 VOLTS



CASE 79-03

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	200	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ m}\Omega$)	V_{DGR}	200	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current Continuous	I_D	2.25	Adc
Pulsed	I_{DM}	9	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	15 0.12	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	8.33	$^\circ\text{C/W}$
— Junction to Ambient	$R_{\theta JA}$	175	
Maximum Lead Temperature 1.6 mm from Case for 10 seconds	T_L	300	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	200	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	250 1000	μAdc

(continued)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Gate-Body Leakage Current, Forward ($V_{GS} = 20\text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GS} = -20\text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	-100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.5\text{ mA}$)	$V_{GS(th)}$	2	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}, I_D = 1.5\text{ Adc}$)	$r_{DS(on)}$	— $T_A = 25^\circ\text{C}$ — $T_A = 125^\circ\text{C}$	1.5 2.81	Ohms
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 2.25\text{ Adc}$)	$V_{DS(on)}$	—	3.37	Vdc
Forward Transconductance ($V_{DS} = 5\text{ V}, I_D = 1.5\text{ Adc}$)	g_{FS}	0.9	2.7	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}, V_{GS} = 0, f = 1\text{ MHz})$	C_{iss}	60	200	pF
Output Capacitance		C_{oss}	20	80	
Reverse Transfer Capacitance		C_{rss}	5	25	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} = 75\text{ V}, I_D = 1.5\text{ A}, R_{gen} = 50\text{ ohms})$	$t_{d(on)}$	—	15	ns
Rise Time		t_r	—	20	
Turn-Off Delay Time		$t_{d(off)}$	—	30	
Fall Time		t_f	—	20	

SOURCE DRAIN DIODE CHARACTERISTICS*

Diode Forward Voltage	$(I_S = \text{Rated } I_{D(on)}, V_{GS} = 0)$	V_{SD}	0.7	1.5	Vdc
Forward Turn-On Time		t_{on}	—	Negligible	ns
Reverse Recovery Time		t_{rr}	290 (Typ)	—	ns

*Pulse Test Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

OUTLINE DIMENSIONS

CASE 79-03

STYLE 6:
PIN 1. SOURCE
2. GATE
3. DRAIN
(CASE)


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.02	9.30	0.355	0.366
B	8.00	8.51	0.315	0.335
C	4.19	.57	0.165	0.180
D	0.43	0.53	0.017	0.021
E	0.43	0.89	0.017	0.035
F	0.41	0.48	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.71	0.86	0.028	0.034
J	0.74	1.02	0.029	0.040
K	12.70	—	0.500	—
M	45°NOM	—	45°NOM	—
N	2.54 TYP	—	0.100 TYP	—
Q	90°NOM	—	90°NOM	—



Advance Information
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


... designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoids, relay drivers, inverters, choppers, audio amplifiers, and high energy pulse circuits.

- Silicon Gate for Fast Switching Speeds
- Low Drive Current Required
- Easy Paralleling
- No Second Breakdown
- Excellent Temperature Stability



2N6788

N-CHANNEL
TMOS POWER FET
 $r_{DS(on)} = 0.3 \text{ OHM}$
100 VOLTS



CASE 79-03

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ m}\Omega$)	V_{DGR}	100	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current			Adc
Continuous	I_D	6	
Pulsed	I_{DM}	24	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	20	Watts
Derate above 25°C		0.16	W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	6.25	$^\circ\text{C/W}$
— Junction to Ambient	$R_{\theta JA}$	175	
Maximum Lead Temperature 1.6 mm from Case for 10 seconds	T_L	300	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	100	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 80 \text{ V}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	250 1000	μAdc

(continued)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Gate-Body Leakage Current, Forward ($V_{GS} = 20\text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GS} = -20\text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	-100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1\text{ mA}$)	$V_{GS(th)}$	2	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}, I_D = 3.5\text{ Adc}$)	$r_{DS(on)}$	— $T_A = 25^\circ\text{C}$ — $T_A = 125^\circ\text{C}$	0.3 0.54	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 6\text{ Adc}$)	$V_{DS(on)}$	—	1.8	Vdc
Forward Transconductance ($V_{DS} = 5\text{ V}, I_D = 3.5\text{ Adc}$)	g_{FS}	1.5	4.5	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}, V_{GS} = 0,$ $f = 1\text{ MHz})$	C_{iss}	200	600	pF
Output Capacitance		C_{oss}	100	400	
Reverse Transfer Capacitance		C_{rss}	20	100	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} \approx 35\text{ V}, I_D = 3.5\text{ A}$ $R_{gen} = 50\text{ ohms})$	$t_{d(on)}$	—	40	ns
Rise Time		t_r	—	70	
Turn-Off Delay Time		$t_{d(off)}$	—	40	
Fall Time		t_f	—	70	

SOURCE DRAIN DIODE CHARACTERISTICS*

Diode Forward Voltage	$(I_S = \text{Rated } I_{D(on)}$ $V_{GS} = 0)$	V_{SD}	0.8	1.8	Vdc
Forward Turn-On Time		t_{on}	—	Negligible	ns
Reverse Recovery Time		t_{rr}	—	230	ns

*Pulse Test Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

OUTLINE DIMENSIONS

CASE 79-03
TO-205AF TYPE

STYLE 6:
PIN 1. SOURCE
2. GATE
3. DRAIN
(CASE)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.02	9.30	0.355	0.366
B	8.00	8.51	0.315	0.335
C	4.19	.57	0.165	0.180
D	0.43	0.53	0.017	0.021
E	0.43	0.89	0.017	0.035
F	0.41	0.48	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.71	0.86	0.028	0.034
J	0.74	1.02	0.029	0.040
K	12.70	—	0.500	—
M	45° NOM	45° NOM		
N	2.54 TYP	0.100 TYP		
Q	90° NOM	90° NOM		

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



2N6823

TMOS POWER FETs
3 AMPERES
 $r_{DS(on)} = 2.8 \text{ OHMS}$
600 VOLTS



CASE 1-06
TO-204AA

MAXIMUM RATINGS

Rating	Symbol	2N6823	Unit
Drain-Source Voltage	V_{DSS}	600	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	600	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current			Adc
Continuous @ $T_C = 25^\circ\text{C}$	I_D	3	
@ $T_C = 100^\circ\text{C}$		2.5	
Pulsed	I_{DM}	15	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	100	Watts
Derate above 25°C		0.8	W/°C
Operating Junction Temperature Range	T_J	-65 to 150	°C
Storage Temperature Range	T_{stg}	-65 to 175	°C

THERMAL CHARACTERISTICS

Thermal Resistance			°C/W
Junction to Case	$R_{\theta JC}$	1.25	
Junction to Ambient	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	600	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	0.25 2.5	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	500	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	500	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 3 \text{ Adc}$)	$r_{DS(on)}$	—	2.8	Ohms
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 3 \text{ Adc}$) ($I_D = 2.5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	8.4 15	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 2 \text{ A}$)	g_{FS}	1.5	7.5	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 11	C_{iss}	400	1000	pF
Output Capacitance		C_{oss}	40	200	
Reverse Transfer Capacitance		C_{rss}	10	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 125 \text{ V}, I_D = 2 \text{ A}$ $R_{gen} = 50 \text{ ohms})$ See Figures 9, 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	100	
Turn-Off Delay Time		$t_{d(off)}$	—	180	
Fall Time		t_f	—	80	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 12	Q_g	16 (Typ)	20	nC
Gate-Source Charge		Q_{gs}	8 (Typ)	—	
Gate-Drain Charge		Q_{gd}	8 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = 3 \text{ A},$ $V_{GS} = 0)$	V_{SD}	0.7	1.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	—	500	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

3

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

STYLE 3:
PIN 1: GATE
2: SOURCE
CASE DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	8.25	0.250	0.325
D	0.87	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15 BSC			
G	10.92 BSC			
H	5.48 BSC			
J	16.89 BSC			
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.84	4.19	0.151	0.165

**CASE 1-06
TO-204AA**

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



2N6826

TMOS POWER FETs
6 AMPERES
 $r_{DS(on)} = 1.6 \text{ OHM}$
600 VOLTS



MAXIMUM RATINGS

Rating	Symbol	2N6826	Unit
Drain-Source Voltage	V_{DSS}	600	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	600	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current			Adc
Continuous @ $T_C = 25^\circ\text{C}$	I_D	6	
Pulsed @ $T_C = 100^\circ\text{C}$	I_{DM}	4 30	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150	Watts W/°C
Operating Junction Temperature Range	T_J	-65 to 150	°C
Storage Temperature Range	T_{stg}	-65 to 175	°C

THERMAL CHARACTERISTICS

Thermal Resistance			°C/W
Junction to Case	$R_{\theta JC}$	0.83	
Junction to Ambient	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	600	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	0.25 2.5	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	500	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	500	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 6 \text{ Adc}$)	$r_{DS(on)}$	—	1.6	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 6 \text{ Adc}$) ($I_D = 4 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	9.6 13.6	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 4 \text{ A}$)	g_{FS}	2	10	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 11	C_{iss}	750	1500	pF
Output Capacitance		C_{oss}	75	400	
Reverse Transfer Capacitance		C_{rss}	25	150	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 125 \text{ V}, I_D = 3 \text{ A}$ $R_{gen} = 50 \text{ ohms})$ See Figures 9, 13 and 14	$t_{d(on)}$	—	80	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	200	
Fall Time		t_f	—	100	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 12	Q_g	55 (Typ)	65	nC
Gate-Source Charge		Q_{gs}	25 (Typ)	—	
Gate-Drain Charge		Q_{gd}	30 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = 6 \text{ A},$ $V_{GS} = 0)$	V_{SD}	0.7	1.4	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	—	1000	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

3

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

Figure 15 shows the mechanical outline dimensions of the MOSFET package. Dimensions A through V are labeled. A seating plane is indicated. Tolerances are given as $\pm 0.13 (0.005)$ mm and ± 0.005 inches. Symbols for tolerance and material are shown.

STYLE 3:
PIN 1, GATE
2, SOURCE
CASE DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.06	—	0.830
C	6.35	8.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	—	30.15 BSC	—	1.187 BSC
G	—	10.82 BSC	—	0.430 BSC
H	—	5.46 BSC	—	0.215 BSC
J	—	16.89 BSC	—	0.665 BSC
K	11.18	12.19	0.440	0.480
Q	3.94	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.94	4.19	0.151	0.165

**CASE 1-06
TO-204AA**

Advance Information
Small-Signal Field Effect Transistor
N-Channel Enhancement-Mode Silicon Gate TMOS


2N7000



**N-CHANNEL
 SMALL-SIGNAL TMOS FET**
 $r_{DS(on)} = 5 \text{ OHMS}$
60 VOLTS

... are designed for high voltage, high speed applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Logic Level Switch
- CMOS Logic Interface
- Bipolar Darlington Replacement
- Lamp Relay Driver or Buffer
- Analog Signal Switching



**CASE 29-04
 (TO-226AA)**

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	60	Vdc
Gate-Source Voltage	V_{GS}	± 40	Vdc
Drain Current Continuous Pulsed	I_D I_{DM}	200 500	 mA
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	400 3.2	 mW mW/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Ambient	$R_{\theta JA}$	312.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/16" from case for 10 seconds	T_L	300	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 10 \mu\text{A}$)	$V_{(BR)DSS}$	60	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 48 \text{ V}, V_{GS} = 0$) ($V_{DS} = 48 \text{ V}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	1 1	μAdc mA
Gate-Body Leakage Current, Forward ($V_{GSF} = 15 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	-10	nAdc

(continued)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1\text{ mA}$)	$V_{GS(th)}$	0.8	3	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}, I_D = 0.5\text{ Adc}$) ($V_{GS} = 10\text{ Vdc}, I_D = 0.5\text{ V}, T_C = 125^\circ\text{C}$)	$r_{DS(on)}$	— —	5 9	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}, I_D = 0.5\text{ Adc}$) ($V_{GS} = 4.5\text{ V}, I_D = 75\text{ mA}$)	$V_{DS(on)}$	— —	2.5 0.4	Vdc
On-State Drain Current ($V_{GS} = 4.5\text{ V}, V_{DS} = 10\text{ V}$)	$I_D(on)$	75	—	mA
Forward Transconductance ($V_{DS} = 10\text{ V}, I_D = 200\text{ mA}$)	g_{fs}	100	—	μmhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$V_{DS} = 25\text{ V}, V_{GS} = 0,$ $f = 1\text{ MHz}$	C_{iss}	—	60	pF
Output Capacitance		C_{oss}	—	25	
Reverse Transfer Capacitance		C_{rss}	—	5	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$V_{DD} = 15\text{ V}, I_D = 500\text{ mA}$ $R_{gen} = 25\text{ ohms}, R_L = 25\text{ ohms}$	t_{on}	—	10	ns
Turn-Off Delay Time		t_{off}	—	10	

*Pulse Test Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

OUTLINE DIMENSIONS

NOTES:

1. CONTOUR OF PACKAGE BEYOND ZONE "P" IS UNCONTROLLED.
2. DIM "F" APPLIES BETWEEN "H" AND "L". DIM "D" & "S" APPLIES BETWEEN "L" & 12.70mm (0.5") FROM SEATING PLANE. LEAD DIM IS UNCONTROLLED IN "H" & BEYOND 12.70mm (0.5") FROM SEATING PLANE.
3. CONTROLLING DIM: INCH.

STYLE 22:
PIN 1. SOURCE
2. GATE
3. DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.45	5.20	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.55	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.15	1.39	0.045	0.055
H	—	2.54	—	0.100
J	2.42	2.66	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.04	2.66	0.080	0.105
P	2.93	—	0.115	—
R	3.43	—	0.135	—
S	0.39	0.50	0.015	0.020


All JEDEC dimensions and notes apply

CASE 29-04
(TO-226AA)

Advance Information
Small-Signal
Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS

This TMOS FET is designed for high-speed switching applications such as line drivers, relay drivers, CMOS logic, or microprocessor interface applications.

- General Purpose Switch
- Hybrid Assemblies
- Surface Mount Package
- Available in 8 mm Tape and Reel



2N7002

N-CHANNEL
SMALL-SIGNAL
TMOS FET
 $r_{DS(on)} = 7.5 \text{ OHM}$
60 VOLTS



CASE 318-02
SOT-23

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	60	Vdc
Drain Current — Continuous $T_C = 25^\circ\text{C}$ (1) $T_C = 100^\circ\text{C}$ (1) — Pulsed (2)	I_D I_{DM}	± 115 ± 75 ± 800	mA
Gate-Source Voltage	V_{GS}	± 40	Vdc
Total Power Dissipation $T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$ Derate above 25°C ambient	P_D	200 80 0.16	mW mW/°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Ambient	$R_{\theta JA}$	625	°C/W
Operating and Storage Temperature Range	T_J	-55 to +150	°C
Lead Temperature	T_L	300	°C

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 10 \mu\text{A}$)	$V_{(BR)DSS}$	60	—	—	Vdc
Zero Gate Voltage Drain Current ($V_{GS} = 0, V_{DS} = 60 \text{ V}$) $T_J = 25^\circ\text{C}$ $T_J = 125^\circ\text{C}$	I_{DSS}	—	—	1 500	μAdc
Gate-Body Leakage Current Forward ($V_{GS} = 20 \text{ Vdc}$)	I_{GSSF}	—	—	100	nAdc
Gate-Body Leakage Current Reverse ($V_{GS} = -20 \text{ Vdc}$)	I_{GSSR}	—	—	-100	nAdc

(1) The Power Dissipation of the package may result in a lower continuous drain current.
 (2) Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

(continued)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ELECTRICAL CHARACTERISTICS — continued ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$)	$V_{GS(th)}$	1	—	2.5	Vdc
On-State Drain Current ($V_{DS} \geq 2 V_{DS(on)}, V_{GS} = 10 \text{ V}$)	$I_{D(on)}$	500	—	—	mA
Static Drain-Source On-State Voltage ($V_{GS} = 10 \text{ V}, I_D = 500 \text{ mA}$) ($V_{GS} = 5 \text{ V}, I_D = 50 \text{ mA}$)	$V_{DS(on)}$	—	—	3.75 1.5	Vdc
Static Drain-Source On-State Resistance ($V_{GS} = 10 \text{ V}, I_D = 500 \text{ mA}$) $T_C = 25^\circ\text{C}$ ($V_{GS} = 10 \text{ V}, I_D = 500 \text{ mA}$) $T_C = 100^\circ\text{C}$ ($V_{GS} = 5 \text{ V}, I_D = 50 \text{ mA}$) $T_C = 25^\circ\text{C}$ ($V_{GS} = 5 \text{ V}, I_D = 50 \text{ mA}$) $T_C = 100^\circ\text{C}$	$r_{DS(on)}$	—	—	7.5 13.5 7.5 13.5	Ohms
Forward Transconductance ($V_{DS} \geq 2 V_{DS(on)}, I_D = 200 \text{ mA}$)	g_{FS}	80	—	—	mmhos

DYNAMIC CHARACTERISTICS

Input Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz}$)	C_{iss}	—	—	50	pF
Output Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz}$)	C_{oss}	—	—	25	pF
Reverse Transfer Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz}$)	C_{rss}	—	—	5	pF

SWITCHING CHARACTERISTICS*

Turn-On Delay Time ($V_{DD} = 30 \text{ V}, I_D \cong 200 \text{ mA}, R_G = 25 \Omega, R_L = 150 \Omega$)	$t_{d(on)}$	—	—	20	ns
Turn-Off Delay Time	$t_{d(off)}$	—	—	20	ns

BODY-DRAIN DIODE RATINGS

Diode Forward On-Voltage ($I_S = 11.5 \text{ mA}, V_{GS} = 0 \text{ V}$)	V_{SD}	—	—	-1.5	V
Source Current Continuous (Body Diode)	I_S	—	—	-115	mA
Source Current Pulsed	I_{SM}	—	—	-800	mA

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

OUTLINE DIMENSIONS

STYLE 21:
PIN 1. GATE
2. SOURCE
3. DRAIN

**CASE 318-02
SOT-23**

NOTES:
1. DIMENSIONING AND TOLERANCING PER Y14.5M, 1982
2. CONTROLLING DIMENSION: INCH

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.80	3.04	0.1102	0.1197
B	1.20	1.40	0.0472	0.0551
C	0.86	1.20	0.0335	0.0472
D	0.37	0.50	0.0150	0.0200
F	0.085	0.130	0.0034	0.0051
G	1.78	2.04	0.0701	0.0807
H	0.45	0.60	0.0177	0.0236
K	0.10	0.25	0.0040	0.0098
L	2.10	2.50	0.0830	0.0984
M	0.45	0.60	0.0180	0.0236
N	0.89	1.02	0.0350	0.0401




Small-Signal Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS


... are designed for high voltage, high speed applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Relay Driver
- Telecommunication Switch
- Available on Radial Tape and Reel
- Automatic Insertable
- Available in Amo Pack



2N7008

N-CHANNEL SMALL-SIGNAL TMOS FET
 $r_{DS(on)} = 7.5 \text{ OHMS}$
60 VOLTS



CASE 29-04 (TO-226AA)

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ m}\Omega$)	V_{DGR}	60	Vdc
Gate-Source Voltage	V_{GS}	± 40	Vdc
Drain Current			mAdc
Continuous	I_D	150	
Pulsed	I_{DM}	1000	
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	400	mW
		3.2	mW/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Ambient	$R_{\theta JA}$	312.5	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes, 1/16" from case for 10 seconds	T_L	300	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS


Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 100 \mu\text{A}$)	$V_{(BR)DSS}$	60	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 50 \text{ V}, V_{GS} = 0$) ($V_{DS} = 50 \text{ V}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	1	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 30 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	-100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$)	$V_{GS(th)}$	1	2.5	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 5 \text{ Vdc}, I_D = 50 \text{ mAdc}$) ($V_{GS} = 10 \text{ Vdc}, I_D = 500 \text{ mAdc}, T_C = 125^\circ\text{C}$)	$r_{DS(on)}$	—	7.5	Ohm
		—	13.5	

*Pulse Test Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

OUTLINE DIMENSIONS



STYLE 22:
 PIN 1 SOURCE
 2 GATE
 3 DRAIN

- NOTES:
 1. CONTOUR OF PACKAGE BEYOND ZONE "PP" IS UNCONTROLLED.
 2. DIM "F" APPLIES BETWEEN "H" AND "L". DIM "D" & "S" APPLIES BETWEEN "L" & 12.70mm (0.5") FROM SEATING PLANE. LEAD DIM IS UNCONTROLLED IN "H" & BEYOND 12.70mm (0.5") FROM SEATING PLANE.
 3. CONTROLLING DIM: INCH

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.45	5.20	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.55	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.15	1.39	0.045	0.055
H	—	2.54	—	0.100
J	2.42	2.66	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.04	2.66	0.080	0.105
P	2.93	—	0.115	—
R	3.43	—	0.135	—
S	0.25	0.50	0.010	0.020

All JEDEC dimensions and notes apply

CASE 29-04 (TO-226AA)

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
ON CHARACTERISTICS* (continued)				
Drain-Source On-Voltage ($V_{GS} = 5\text{ V}, I_D = 50\text{ mA}$) ($V_{GS} = 10\text{ V}, I_D = 500\text{ mA}$)	$V_{DS(on)}$	—	1.5 3.75	Vdc
On-State Drain Current ($V_{GS} = 10\text{ V}, V_{DS} \geq 2 V_{DS(on)}$)	$I_{D(on)}$	500	—	mA
Forward Transconductance ($V_{DS} \geq 2 V_{DS(on)}, I_D = 200\text{ mA}$)	g_{fs}	80	—	μmhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$V_{DS} = 25\text{ V}, V_{GS} = 0,$ $f = 1\text{ MHz}$	C_{iss}	—	50	pF
Output Capacitance		C_{oss}	—	25	
Reverse Transfer Capacitance		C_{rss}	—	5	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$V_{DD} = 30\text{ V}, I_D = 200\text{ mA}$ $R_{gen} = 25\text{ ohms}, R_L = 150\text{ ohms}$	t_{on}	—	20	ns
Turn-Off Delay Time		t_{off}	—	20	

*Pulse Test Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.




Figure 1. Ohmic Region




Figure 2. Transfer Characteristics




Figure 3. Temperature versus Static Drain-Source On-Resistance




Figure 4. Temperature versus Gate Threshold Voltage

BS170




60 VOLTS

**N-CHANNEL TMOS
 FET**

**N-CHANNEL ENHANCEMENT-MODE
 TMOS FIELD-EFFECT TRANSISTOR**

This TMOS FET is designed for high-voltage, high-speed switching applications such as line drivers, relay drivers, CMOS logic, microprocessor or TTL-to-high voltage interface and high voltage display drivers.

- Fast Switching Speed — $t_{on} = t_{off} = 6.0$ ns Typ
- Low On-Resistance — 5.0 Ohms Max
- Low Drive Requirement, $V_{GS(th)} = 3.0$ V Max
- Inherent Current Sharing Capability Permits Easy Paralleling of Many Devices



STYLE 30:
 PIN 1. DRAIN
 2. GATE
 3. SOURCE

- NOTES:
1. CONTOUR OF PACKAGE BEYOND ZONE "P" IS UNCONTROLLED.
 2. DIM "F" APPLIES BETWEEN "H" AND "L". DIM "D" & "S" APPLIES BETWEEN "L" & 12.70mm (0.5") FROM SEATING PLANE. LEAD DIM IS UNCONTROLLED IN "H" & BEYOND 12.70mm (0.5") FROM SEATING PLANE.
 3. CONTROLLING DIM: INCH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.45	5.20	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.55	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.15	1.39	0.045	0.055
H	—	2.54	—	0.100
J	2.42	2.66	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.04	2.66	0.080	0.105
P	2.93	—	0.115	—
R	3.43	—	0.135	—
S	0.39	0.50	0.015	0.020

**CASE 29-04
 TO-226AA**

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	60	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current — Continuous (1)	I_D	0.5	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	0.83	Watts
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

(1) The Power Dissipation of the package may result in a lower continuous drain current.

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristics	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 100 \mu\text{A}$)	$V_{(BR)DSS}$	60	90	—	Vdc
Gate-Body Leakage Current ($V_{GS} = 15 \text{ V}, V_{DS} = 0$)	I_{GSS}	—	0.01	10	nAdc
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1.0 \text{ mA}$)	$V_{GS(th)}$	0.8	2.0	3.0	Vdc
On-State Drain Current ($V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}$)	$I_{D(off)}$	—	—	0.5	μA
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ V}, I_D = 200 \text{ mA}$)	$r_{DS(on)}$	—	1.8	5.0	Ohms
Forward Transconductance ($V_{DS} = 10 \text{ V}, I_D = 250 \text{ mA}$)	g_{FS}	—	200	—	mmhos
DYNAMIC CHARACTERISTICS					
Input Capacitance ($V_{DS} = 10 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz}$)	C_{iss}	—	60	—	pF
SWITCHING CHARACTERISTICS*					
Turn-On Time ($I_D = 0.2 \text{ A}$) See Figure 1	t_{on}	—	4.0	10	ns
Turn-Off Time ($I_D = 0.2 \text{ A}$) See Figure 1	t_{off}	—	4.0	10	ns

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

RESISTIVE SWITCHING

FIGURE 1 — SWITCHING TEST CIRCUIT




FIGURE 2 — SWITCHING WAVEFORMS




FIGURE 3 — $V_{GS(th)}$ NORMALIZED versus TEMPERATURE




FIGURE 4 — ON-REGION CHARACTERISTICS




FIGURE 5 — OUTPUT CHARACTERISTICS





FIGURE 6 — CAPACITANCE versus DRAIN-TO-SOURCE VOLTAGE




3

Advance Information
Small-Signal
Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS

This TMOS FET is designed for high-voltage, high-speed switching applications such as line drivers, relay drivers, CMOS logic, microprocessor or TTL-to-high voltage interface and high-voltage display drivers.

- Low On-Resistance — 6 Ohms Typ
- Surface Mount Package



BSS123

N-CHANNEL
SMALL-SIGNAL
TMOS FET
 $r_{DS(on)} = 6 \text{ OHMS}$
100 VOLTS



CASE 318-02
SOT-23

3

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	100	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current Continuous (1) Pulsed (2)	I_D I_{DM}	0.17 0.68	Adc
Total Power Dissipation FR5 Board 1" x 0.75" x 0.062" Derate above 25°C Ambient	P_D	550 4.4	mW mW/°C
Operating Temperature	T_J	-55 to +125	°C
Storage Temperature	T_{stg}	-55 to +150	°C

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 10 \mu\text{A}$)	$V_{(BR)DSS}$	100	—	—	Vdc
Zero Gate Voltage Drain Current ($V_{GS} = 0, V_{DS} = 100 \text{ V}$) $T_J = 25^\circ\text{C}$ $T_J = 125^\circ\text{C}$	I_{DSS}	—	—	15 60	nAdc
Gate-Body Leakage Current ($V_{GS} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSS}	—	—	50	nAdc

(1) The Power Dissipation of the package may result in a lower continuous drain current.
 (2) Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

(continued)

ELECTRICAL CHARACTERISTICS — continued ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
ON CHARACTERISTICS*						
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$)	$V_{GS(th)}$	0.8	—	2.8	Vdc	
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 100 \text{ mA}$)	$r_{DS(on)}$	—	5	6	Ohms	
Forward Transconductance ($V_{DS} = 25 \text{ V}, I_D = 100 \text{ mA}$)	g_{FS}	80	—	—	mmhos	
DYNAMIC CHARACTERISTICS						
Input Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz}$)	C_{iss}	—	20	—	pF	
Output Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz}$)	C_{oss}	—	9	—	pF	
Reverse Transfer Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz}$)	C_{rss}	—	4	—	pF	
SWITCHING CHARACTERISTICS*						
Turn-On Delay Time	($V_{CC} = 30 \text{ V}, I_C = 0.28 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GS} = 50 \Omega$)	$t_{d(on)}$	—	20	—	ns
Turn-Off Delay Time		$t_{d(off)}$	—	40	—	ns
REVERSE DIODE						
Diode Forward On-Voltage ($I_D = 0.34 \text{ A}, V_{GS} = 0 \text{ V}$)	V_{SD}	—	—	1.3	V	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

OUTLINE DIMENSIONS

**CASE 318-02
SOT-23**

STYLE 21:
PIN 1, GATE
2, SOURCE
3, DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER Y14.5M, 1982
2. CONTROLLING DIMENSION: INCH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.80	3.04	0.1102	0.1197
B	1.20	1.40	0.0472	0.0551
C	0.85	1.20	0.033	0.0472
D	0.37	0.46	0.0150	0.0177
F	0.085	0.130	0.0034	0.0051
G	1.78	2.04	0.0701	0.0807
H	0.51	0.60	0.0200	0.0236
K	0.10	0.25	0.0040	0.0098
L	2.10	2.50	0.0830	0.0984
M	0.45	0.60	0.0180	0.0236
N	0.89	1.02	0.0350	0.0401

Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



BUZ11
BUZ11A

These TMOS III Power FETs are designed for low voltage, high speed, low loss power switching applications such as switching regulators, converters, solenoid and relay drivers.



TMOS POWER FETs
25 and 30 AMPERES
 $r_{DS(on)} = 0.04$ and 0.06
OHMS
50 VOLTS

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ — 0.04Ω max and 0.06Ω max
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- High Peak Current Capabilities — 75 and 90 A
- Low Drive Requirement — $V_{GS(th)} = 4$ V max



3

MAXIMUM RATINGS

Rating	Symbol	BUZ11	BUZ11A	Unit
Drain-Source Voltage	V_{DSS}	50		Vdc
Drain-Gate Voltage ($R_{GS} = 20$ k Ω)	V_{DGR}	50		Vdc
Gate-Source Voltage	V_{GS}	± 20		Vdc
Drain Current — Continuous	I_D	30	25	A
— Pulsed	I_{DM}	120	100	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75 0.6		Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.67 62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 1$ mA)	$V_{(BR)DSS}$	50	—	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 50$ Volts, $V_{GS} = 0$) ($V_{DS} = 50$ Volts, $V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	—	250 1000	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20$ Vdc, $V_{DS} = 0$)	I_{GSSF}	—	10	100	nAdc
Gate-Body leakage Current, Reverse ($V_{GSR} = 20$ Vdc, $V_{DS} = 0$)	I_{GSSR}	—	10	100	nAdc

(continued)

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 10\text{ mA}$)	$V_{GS(th)}$	2.1	3	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}, I_D = 15\text{ Adc}$)	$r_{DS(on)}$	—	—	0.04 0.06	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 15\text{ Adc}$) ($I_D = 15\text{ Adc}$)	$V_{DS(on)}$	—	0.54 0.83	—	Vdc
Forward Transconductance ($V_{DS} = 25\text{ V}, I_D = 15\text{ A}$)	gFS	4	8	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}, V_{GS} = 0, f = 1\text{ MHz})$	C_{iss}	—	900	2000	pF
Output Capacitance		C_{oss}	—	800	1100	
Reverse Transfer Capacitance		C_{rss}	—	300	400	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} = 30\text{ V}, I_D = 3\text{ A}, R_{gen} = 50\text{ ohms})$ See Figures 4 and 5	$t_{d(on)}$	—	—	45	ns
Rise Time		t_r	—	—	110	
Turn-Off Delay Time		$t_{d(off)}$	—	—	230	
Fall Time		t_f	—	—	170	

SOURCE DRAIN DIODE CHARACTERISTICS*

Diode Forward Voltage ($V_{GS} = 0, I_S = 2\text{ Rated } I_S$)	BUZ11 BUZ11A	V_{SD}	—	—	2.6 2.4	Vdc
Continuous Source Current, Body Diode	BUZ11 BUZ11A	I_S	—	—	30 25	Adc
Pulsed Source Current, Body Diode	BUZ11 BUZ11A	I_{SM}	—	—	120 100	A
Forward Turn-On Time	$(I_S = \text{Rated Value})$ $V_{GS} = 0$	t_{on}	—	260	—	ns
Reverse Recovery Time		t_{rr}	—	200	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	—	3.5 4.5	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L_s	—	7.5	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

**CASE 221A-04
TO-220AB**

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

STYLE 5:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	3.68	10.28	0.390	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.83	0.110	0.155
J	0.38	0.65	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.38	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080




Figure 1. Maximum Rated Forward Biased Safe Operating Area




Figure 2. Maximum Rated Forward Biased Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The dc data of Figures 1 and 2 is based on a case temperature (T_C) of 25°C and a maximum junction temperature ($T_{J(max)}$) of 150°. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current (I_{DM}) may be calculated with the aid of the following equation:

$$I_{DM} = I_{D(25^\circ C)} \left[\frac{T_{J(max)} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)} \right]$$

Where

$I_{D(25^\circ C)}$ = the dc drain current at $T_C = 25^\circ C$ from Figure 1 or 2

$T_{J(max)}$ = rated maximum junction temperature

T_C = device case temperature

P_D = rated power dissipation at $T_C = 25^\circ C$

$R_{\theta JC}$ = rated steady state thermal resistance

$r(t)$ = normalized thermal response from Figure 3




Figure 3. Thermal Response

RESISTIVE SWITCHING




Figure 4. Switching Test Circuit





Figure 5. Switching Waveforms

Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate


These TMOS III Power FETs are designed for low voltage, high speed, low loss power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ — 0.10 Ω max and 0.12 Ω max
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement — $V_{GS(th)} = 4$ V max



BUZ71
BUZ71A

TMOS POWER FETs
12 AMPERES
 $r_{DS(on)} = 0.10$ and
0.12 OHMS
50 VOLTS



CASE 221A-04
TO-220AB

MAXIMUM RATINGS

Rating	Symbol	BUZ71	BUZ71A	Unit
Drain-Source Voltage	V_{DS}	50		Vdc
Drain-Gate Voltage ($R_{GS} = 20$ k Ω)	V_{DGR}	50		Vdc
Gate-Source Voltage	V_{GS}	± 20		Vdc
Drain Current — Continuous	I_D	12		Adc
— Pulsed	I_{DM}	48		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	40	0.32	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	3.12 62.5		$^\circ\text{C/W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275		$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 1$ mA)	$V_{(BR)DSS}$	50	—	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 50$ Volts, $V_{GS} = 0$) ($V_{DS} = 50$ Volts, $V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	—	250 1000	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20$ Vdc, $V_{DS} = 0$)	I_{GSSF}	—	10	100	nAdc
Gate-Body leakage Current, Reverse ($V_{GSR} = 20$ Vdc, $V_{DS} = 0$)	I_{GSSR}	—	10	100	nAdc

(continued)

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 10 \text{ mA}$)	$V_{GS(th)}$	2.1	3.1	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 6 \text{ Adc}$)	$r_{DS(on)}$	—	0.08	0.10	Ohm
		—	0.10	0.12	
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 6 \text{ Adc}$) ($I_D = 6 \text{ Adc}$)	$V_{DS(on)}$	—	0.48	—	Vdc
		—	0.60	—	
Forward Transconductance ($V_{DS} = 25 \text{ V}, I_D = 6 \text{ A}$)	9FS	3	5.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$	C_{iss}	—	—	650	pF
Output Capacitance		C_{oss}	—	—	450	
Reverse Transfer Capacitance		C_{rss}	—	—	280	
Total Gate Charge	$(V_{DS} = 40 \text{ V}, V_{GS} = 10 \text{ Vdc}, I_D = 12 \text{ A})$ See Figures 6 and 12	Q_g	—	14	—	nC

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} = 30 \text{ V}, I_D = 3 \text{ A}, R_{gen} = 50 \text{ ohms})$ See Figures 11 and 12	$t_{d(on)}$	—	—	30	ns
Rise Time		t_r	—	—	85	
Turn-Off Delay Time		$t_{d(off)}$	—	—	90	
Fall Time		t_f	—	—	110	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = 24 \text{ A}, V_{GS} = 0)$	V_{SD}	—	—	2.2	Vdc
Forward Turn-On Time		t_{on}	—	120	—	ns
Reverse Recovery Time		t_{rr}	—	110	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	—	3.5	—	nH
		—	4.5	—	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L_s	—	7.5	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

**CASE 221A-04
TO-220AB**

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

STYLE 5:
 PIN 1. GATE
 2. DRAIN
 3. SOURCE
 4. DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	8.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080



TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Capacitance Variation




Figure 5. On-Resistance versus Drain Current




Figure 6. Gate Charge versus Gate-To-Source Voltage

3

RATED SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area




Figure 9. Thermal Response

FORWARD BIASED SAFE OPERATING AREA

The dc data of Figure 7 is based on a case temperature (T_C) of 25°C and a maximum junction temperature ($T_{J(max)}$) of 150°. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current (I_{DM}) may be calculated with the aid of the following equation:

$$I_{DM} = I_D(25^\circ C) \left[\frac{T_{J(max)} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)} \right]$$

where

$I_D(25^\circ C)$ = the dc drain current at $T_C = 25^\circ C$ from Figure 7

$T_{J(max)}$ = rated maximum junction temperature

T_C = device case temperature

P_D = rated power dissipation at $T_C = 25^\circ C$

$R_{\theta JC}$ = rated steady state thermal resistance


$r(t)$ = normalized thermal response from Figure 9

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$



$V_{in} = 15 V_{pk}$; PULSE WIDTH $\leq 100 \mu s$, DUTY CYCLE $\leq 10\%$

Figure 10. Gate Charge Test Circuit

RESISTIVE SWITCHING




Figure 11. Switching Test Circuit





Figure 12. Switching Waveforms

Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate


This TMOS Power FET is designed for high speed, low loss power switching applications such as switching regulators, converters, motor controls, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ — 0.4 Ω max
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement — $V_{GS(th)} = 4$ V max



BUZ73

TMOS POWER FET
7 AMPERES
 $r_{DS(on)} = 0.4$ OHMS
200 VOLTS



CASE 221A-04
TO-220AB

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	200	Vdc
Drain-Gate Voltage ($R_{GS} = 20$ k Ω)	V_{DGR}	200	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current — Continuous ($T_C = 25^\circ\text{C}$)	I_D	7	Adc
— Pulsed	I_{DM}	28	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	40	Watts
Derate above 25°C		0.32	W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	3.12	$^\circ\text{C/W}$
— Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 1$ mA)	$V_{(BR)DSS}$	200	—	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 200$ Volts, $V_{GS} = 0$)	I_{DSS}	—	—	250	μAdc
($V_{DS} = 200$ Volts, $V_{GS} = 0, T_J = 125^\circ\text{C}$)		—	—	1000	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20$ Vdc, $V_{DS} = 0$)	I_{GSSF}	—	10	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20$ Vdc, $V_{DS} = 0$)	I_{GSSR}	—	10	100	nAdc

(continued)

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 10\text{ mA}$)	$V_{GS(th)}$	2.1	3	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 3.5\text{ Adc}$)	$r_{DS(on)}$	—	—	0.4	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$, $I_D = 7\text{ Adc}$)	$V_{DS(on)}$	—	3.2	—	Vdc
Forward Transconductance ($V_{DS} = 25\text{ V}$, $I_D = 3.5\text{ A}$)	gFS	2.2	3.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}, V_{GS} = 0, f = 1\text{ MHz})$	C_{iss}	—	—	600	pF
Output Capacitance		C_{oss}	—	—	160	
Reverse Transfer Capacitance		C_{rss}	—	—	80	
Total Gate Charge	$(V_{DS} = 160\text{ V}, V_{GS} = 10\text{ Vdc}, I_D = 7\text{ A})$	Q_g	—	15	—	nC

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} = 30\text{ V}, I_D = 3\text{ A}, V_{GS} = 10\text{ V}, R_{gen} = 50\text{ ohms})$	$t_{d(on)}$	—	—	20	ns
Rise Time		t_r	—	—	60	
Turn-Off Delay Time		$t_{d(off)}$	—	—	90	
Fall Time		t_f	—	—	55	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = 14\text{ A}, V_{GS} = 0)$	V_{SD}	—	—	1.7	Vdc
Forward Turn-On Time		t_{on}	—	120	—	ns
Reverse Recovery Time		t_{rr}	—	325	—	ns

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

3

**CASE 221A-04
TO-220AB**

SEATING PLANE

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.49	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

STYLE 5:
 PIN 1. GATE
 2. DRAIN
 3. SOURCE
 4. DRAIN

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

RATED SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The dc data of Figure 7 is based on a case temperature (T_C) of 25°C and a maximum junction temperature ($T_{J(max)}$) of 150°. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current (I_{DM}) may be calculated with the aid of the following equation:

$$I_{DM} = I_D(25^\circ C) \left[\frac{T_{J(max)} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)} \right]$$

where

- $I_D(25^\circ C)$ = the dc drain current at $T_C = 25^\circ C$ from Figure 7
- $T_{J(max)}$ = rated maximum junction temperature
- T_C = device case temperature
- P_D = rated power dissipation at $T_C = 25^\circ C$
- $R_{\theta JC}$ = rated steady state thermal resistance
- $r(t)$ = normalized thermal response from Figure 9

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$





Figure 9. Thermal Response

Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, motor controls, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement — $V_{GS(th)} = 4\text{ V max}$



BUZ84
BUZ84A

TMOS POWER MOSFETS
5.3 and 6 AMPERES
 $r_{DS(on)} = 1.5$ and 2 OHMS
800 VOLTS



MAXIMUM RATINGS

Rating	Symbol	BUZ84	BUZ84A	Unit
Drain-Source Voltage	V_{DSS}	800		Vdc
Drain-Gate Voltage ($R_{GS} = 20\text{ k}\Omega$)	V_{DGR}	800		Vdc
Gate-Source Voltage	V_{GS}	± 20		Vdc
Drain Current Continuous $T_C = 25^\circ\text{C}$ Pulsed $T_C = 100^\circ\text{C}$	I_D	5.3	6	Adc
		3.3	3.8	
		21	24	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125 1		Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$	1	$^\circ\text{C/W}$
	$R_{\theta JA}$	35	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	300	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 1\text{ mA}$)	$V_{BR(DSS)}$	800	—	—	Vdc
Zero Gate Voltage Drain Current ($V_{DSS} = 800\text{ V}, V_{GS} = 0$) $T_J = 125^\circ\text{C}$	I_{DSS}	—	—	0.25	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20\text{ V}$)	I_{GSSF}	—	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20\text{ V}$)	I_{GSSR}	—	—	100	nAdc


ON CHARACTERISTICS

Gate Threshold Voltage ($I_D = 10\text{ mA}, V_{DS} = V_{GS}$)	$V_{GS(th)}$	2.1	—	4	Vdc
---	--------------	-----	---	---	-----

See the MTM5N90 Designer's Data Sheet for a complete set of design curves for this device. Design curves of the MTM6N85 are applicable for this device.

(continued)

OUTLINE DIMENSIONS



STYLE 3
 PIN 1 GATE
 2 SOURCE
 CASE DRAIN

- NOTES
 1 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
 2 CONTROLLING DIMENSION INCH
 3 ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO 20AAA OUTLINE SHALL APPLY

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	29.57	—	1.500
B	—	21.08	—	0.830
C	0.38	0.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	13.92 BSC	—	0.549 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.81 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.21	0.190	0.205
V	3.84	4.19	0.151	0.165

CASE 1-06
TO-204AA

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

ON CHARACTERISTICS — continued

Static Drain Source On-Resistance ⁽¹⁾ ($V_{GS} = 10\text{ Vdc}$, $I_D = 3\text{ Adc}$)	BUZ84	$r_{DS(on)}$	—	—	2	Ohms
	BUZ84A		—	—	1.5	
Forward Transconductance ⁽¹⁾ ($V_{DS} = 25\text{ Vdc}$, $I_D = 3\text{ A}$)		g_{FS}	1.8	—	—	mhos

CAPACITANCE

Input Capacitance	$(V_{DS} = 25\text{ V}$, $V_{GS} = 0$ $f = 1\text{ MHz})$	C_{iss}	—	2000	5000	pF
Output Capacitance		C_{oss}	—	200	350	
Reverse Transfer Capacitance		C_{rss}	—	80	140	

SWITCHING CHARACTERISTICS

Turn-On Delay Time	$(V_{DS} = 30\text{ V}$, $I_D = 2.5\text{ Adc BUZ84}$ $I_D = 2.6\text{ Adc BUZ84A}$ $Z_o = 50\ \Omega$, $V_{GS} = 10\text{ V}$) See Figs. 1 and 2	$t_{d(on)}$	—	50	90	ns
Rise Time		t_r	—	100	140	
Turn-Off Delay Time		$t_{d(off)}$	—	320	430	
Fall Time		t_f	—	100	140	

SOURCE-DRAIN DIODE CHARACTERISTICS

Diode Forward Voltage ($V_{GS} = 0$) ($I_S = 10.6\text{ A BUZ84}$) ($I_S = 12\text{ A BUZ84A}$)		V_{SD}	—	—	1.45 1.5	Vdc
Continuous Source Current, Body Diode	BUZ84 BUZ84A	I_S	—	—	5.3 6	Adc
Pulsed Source Current, Body Diode	BUZ84 BUZ84A	I_{SM}	—	—	21 24	A
Forward Turn-On Time	$(I_S = 5.3\text{ A}$, $V_{GS} = 0)$	t_{on}	Limited by stray inductance			
Reverse Recovery Time		t_{rr}	—	1200	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die.)	L_d	—	5	—	nH
Internal Source Inductance (Measured from the source pin 0.25" from the package to the source bond pad.)	L_s	—	12.5	—	nH

(1) Pulse Test = Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

RESISTIVE SWITCHING




Figure 1. Switching Test Circuit





Figure 2. Switching Waveforms

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS


This TMOS Power FET is designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRF130

TMOS POWER FET
14 AMPERES
 $r_{DS(on)} = 0.18 \text{ OHM}$
100 VOLTS



CASE 1-04
TO-204AA

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	100	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	100	
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current Continuous, $T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$ Peak, $T_C = 25^\circ\text{C}$	I_D	14 9 56	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75 0.6	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.67 30	$^\circ\text{C/W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the MTM12N08 Designer's Data Sheet for a complete set of design curves for the product on this data sheet. Design curves of the MTM12N10 are applicable for this series of product.

OUTLINE DIMENSIONS



STYLE 3:
 PIN 1, GATE
 2, SOURCE
 CASE DRAIN

- NOTES:
 1. DIAMETER V AND SURFACE W ARE DATUMS
 2. POSITIONAL TOLERANCE FOR HOLE Q:
 $\pm \phi 0.25 (0.010) \text{ (M) } | \text{ W } | \text{ (C)}$
 3. POSITIONAL TOLERANCE FOR LEADS:
 $\pm \phi 0.30 (0.012) \text{ (M) } | \text{ W } | \text{ V } | \text{ (C) } | \text{ (D)}$

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.96	—	0.860
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	20.15 BSC		1.190 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.19	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	100	—	Vdc	
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	0.2 1	mAdc	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc	
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc	
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.25 \text{ mA}$)	$V_{GS(th)}$	2	4	Vdc	
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 8 \text{ Adc}$)	$r_{DS(on)}$	—	0.18	Ohm	
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \approx 2.5 \text{ Vdc}$)	$I_{D(on)}$	14	—	Adc	
Forward Transconductance ($V_{DS} \approx 2.5 \text{ V}, I_D = 8 \text{ A}$)	g_{FS}	4	—	mhos	
DYNAMIC CHARACTERISTICS					
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$	C_{iss}	—	800	pF
Output Capacitance		C_{oss}	—	500	
Reverse Transfer Capacitance		C_{rss}	—	150	
SWITCHING CHARACTERISTICS*					
Turn-On Delay Time	$(V_{DD} \approx 36 \text{ V}, I_D = 8 \text{ Apk}, R_{gen} = 15 \text{ Ohms})$	$t_{d(on)}$	—	30	ns
Rise Time		t_r	—	75	
Turn-Off Delay Time		$t_{d(off)}$	—	40	
Fall Time		t_f	—	45	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 10 \text{ Vdc}, I_D = \text{Rated } I_D)$	Q_g	17 (Typ)	30	nC
Gate-Source Charge		Q_{gs}	8 (Typ)	—	
Gate-Drain Charge		Q_{gd}	9 (Typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS*					
Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$	V_{SD}	1.4 (Typ)	2.3 ⁽¹⁾	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	325 (Typ)	—	ns
INTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH	
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	nH	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRF140
IRF141
IRF142

TMOS POWER FETs
24 and 27 AMPERES
 $r_{DS(on)} = 0.085 \text{ OHM}$
60 and 100 VOLTS
 $r_{DS(on)} = 0.11 \text{ OHMS}$
100 VOLTS



CASE 197A-02
TO-204AE

MAXIMUM RATINGS


Rating	Symbol	IRF			Unit
		140	141	142	
Drain-Source Voltage	V_{DSS}	100	60	100	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	100	60	100	Vdc
Gate-Source Voltage	V_{GS}	± 20			Vdc
Drain Current Continuous, $T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$ Peak, $T_C = 25^\circ\text{C}$	I_D	27 17 108	24 15 96		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125 1			Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	1	$^\circ\text{C}/\text{W}$
— Junction to Ambient	$R_{\theta JA}$	30	
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the MTM25N10 Designer's Data Sheet for a complete set of design curves for the product on this data sheet.

OUTLINE DIMENSIONS



STYLE 3:
 PIN 1. GATE
 2. SOURCE
 CASE. DRAIN

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.36	39.37	1.510	1.550
B	19.31	21.08	0.760	0.830
C	6.25	8.25	0.250	0.325
D	1.45	1.60	0.057	0.063
E	1.53	1.77	0.060	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.29 BSC		0.645 BSC	
K	11.19	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	25.15	26.67	0.990	1.050
U	3.84	4.19	0.151	0.165

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	IRF140, IRF142 IRF141	$V_{(BR)DSS}$	100 60	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.25 \text{ mA}$)		$V_{GS(th)}$	2	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 15 \text{ Adc}$)	IRF140, IRF141 IRF142	$r_{DS(on)}$	— —	0.085 0.11	Ohm
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \geq 2.3 \text{ Vdc}$) ($V_{DS} \geq 2.6 \text{ Vdc}$)	IRF140, IRF141 IRF142	$I_{D(on)}$	27 24	— —	Adc
Forward Transconductance ($V_{DS} \geq 2.3 \text{ V}, I_D = 15 \text{ A}$) ($V_{DS} \geq 2.6 \text{ V}, I_D = 15 \text{ A}$)	IRF140, IRF141 IRF142	g_{FS}	6.0 6.0	— —	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$	C_{iss}	—	1600	pF
Output Capacitance		C_{oss}	—	800	
Reverse Transfer Capacitance		C_{rss}	—	300	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} \approx 30 \text{ V}, I_D = 15 \text{ Apk}, R_{gen} = 4.7 \text{ Ohms})$	$t_{d(on)}$	—	30	ns
Rise Time		t_r	—	60	
Turn-Off Delay Time		$t_{d(off)}$	—	80	
Fall Time		t_f	—	30	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 10 \text{ Vdc}, I_D = \text{Rated } I_D)$	Q_g	40 (Typ)	60	nC
Gate-Source Charge		Q_{gs}	17 (Typ)	—	
Gate-Drain Charge		Q_{gd}	23 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$	V_{SD}	1.5 (Typ)	2.3 ⁽¹⁾	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	450 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	nH

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.


(1) Add 0.2 V for IRF140 and IRF141.

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRF150
IRF151
IRF152

TMOS POWER FETs
33 and 40 AMPERES
 $r_{DS(on)} = 0.055 \text{ OHM}$
60 and 100 VOLTS
 $r_{DS(on)} = 0.08 \text{ OHMS}$
100 VOLTS



CASE 197A-02
TO-204AE

MAXIMUM RATINGS


Rating	Symbol	IRF			Unit
		150	151	152	
Drain-Source Voltage	V_{DSS}	100	60	100	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	100	60	100	Vdc
Gate-Source Voltage	V_{GS}	± 20			Vdc
Drain Current Continuous, $T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$ Peak, $T_C = 25^\circ\text{C}$	I_D	40 25 160	33 20 132		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150 1.2			Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	0.83 30	$^\circ\text{C}/\text{W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the MTM55N08 Designer's Data Sheet for a complete set of design curves for the product on this data sheet. Design curves of the MTM55N10 are applicable for this series of product.

OUTLINE DIMENSIONS



STYLE 3:
 PIN 1 GATE
 PIN 2 SOURCE
 CASE DRAIN

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.36	39.37	1.510	1.550
B	19.31	21.08	0.760	0.830
C	6.35	8.25	0.250	0.325
D	1.45	1.60	0.057	0.063
E	1.53	1.77	0.060	0.070
F	30.15 BSC		1.187 BSC	
G	10.82 BSC		0.430 BSC	
H	5.48 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	25.15	26.67	0.990	1.050
U	3.84	4.19	0.151	0.165

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 0.25 mA)	IRF150, IRF152 IRF151	V(BR)DSS	100 60	— —	Vdc
Zero Gate Voltage Drain Current (V _{DS} = Rated V _{DSS} , V _{GS} = 0) (V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 0, T _J = 125°C)		I _{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward (V _{GSF} = 20 Vdc, V _{DS} = 0)		I _{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)		I _{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 0.25 mA)		V _{GS(th)}	2	4	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 20 Adc)	IRF150, IRF151 IRF152	r _{DS(on)}	— —	0.055 0.080	Ohm
On-State Drain Current (V _{GS} = 10 V) (V _{DS} ≥ 2.2 Vdc) (V _{DS} ≥ 2.6 Vdc)	IRF150, IRF151 IRF152	I _{D(on)}	40 33	— —	Adc
Forward Transconductance (V _{DS} ≥ 2.2 V, I _D = 20 A) (V _{DS} ≥ 2.6 V, I _D = 20 A)	IRF150, IRF151 IRF152	g _{FS}	9 9	— —	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz)	C _{iss}	—	3000	pF
Output Capacitance		C _{oss}	—	1500	
Reverse Transfer Capacitance		C _{rss}	—	500	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	(V _{DD} ≈ 24 V, I _D = 20 Apk, R _{gen} = 4.7 Ohms)	t _{d(on)}	—	35	ns
Rise Time		t _r	—	100	
Turn-Off Delay Time		t _{d(off)}	—	125	
Fall Time		t _f	—	100	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 10 Vdc, I _D = Rated I _D)	Q _g	60 (Typ)	120	nC
Gate-Source Charge		Q _{gs}	25 (Typ)	—	
Gate-Drain Charge		Q _{gd}	35 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	(I _S = Rated I _D , V _{GS} = 0)	V _{SD}	1.5 (Typ)	2.3 ⁽¹⁾	Vdc
Forward Turn-On Time		t _{on}	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	450 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L _d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L _s	12.5 (Typ)	—	nH

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.


(1) Add 0.2 V for IRF150 and IRF151.

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS


This TMOS Power FET is designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRF230

TMOS POWER FET
9 AMPERES
 $r_{DS(on)} = 0.4 \text{ OHM}$
200 VOLTS



CASE 1-06
TO-204AA

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	200	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	200	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current	I_D	9	Adc
Continuous, $T_C = 25^\circ\text{C}$		6	
Peak, $T_C = 25^\circ\text{C}$		36	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75	Watts
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.67 30	$^\circ\text{C}/\text{W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the MTM8N20 Designer's Data Sheet for a complete set of design curves for the product on this data sheet.

OUTLINE DIMENSIONS



STYLE 3:
 PIN 1 GATE
 2 SOURCE
 CASE DRAIN

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
 2. CONTROLLING DIMENSION INCH
 3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	0.25	0.25	0.010	0.010
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	20.15 BSC	—	0.793 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	6.44 BSC	—	0.253 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.94	4.19	0.155	0.165
R	—	28.67	—	1.130
U	4.81	5.33	0.190	0.210
V	3.94	4.19	0.155	0.165

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	200	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.25 \text{ mA}$)	$V_{GS(th)}$	2	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 5 \text{ Adc}$)	$r_{DS(on)}$	—	0.4	Ohm
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \geq 3.6 \text{ Vdc}$)	$I_{D(on)}$	9	—	Adc
Forward Transconductance ($V_{DS} \geq 3.6 \text{ V}, I_D = 5 \text{ A}$)	g_{FS}	3	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$	C_{iss}	—	800	pF
Output Capacitance		C_{oss}	—	450	
Reverse Transfer Capacitance		C_{rss}	—	150	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} \approx 90 \text{ V}, I_D = 5 \text{ Apk}, R_{gen} = 15 \text{ Ohms})$	$t_{d(on)}$	—	30	ns
Rise Time		t_r	—	50	
Turn-Off Delay Time		$t_{d(off)}$	—	50	
Fall Time		t_f	—	40	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 10 \text{ Vdc}, I_D = \text{Rated } I_D)$	Q_g	15 (Typ)	30	nC
Gate-Source Charge		Q_{gs}	8 (Typ)	—	
Gate-Drain Charge		Q_{gd}	7 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$	V_{SD}	1.7 (Typ)	2.0	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	325 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	nH

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.


3

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRF240
IRF241
IRF243

TMOS POWER FETs
16 and 18 AMPERES
 $r_{DS(on)} = 0.18 \text{ OHM}$
150 and 200 VOLTS
 $r_{DS(on)} = 0.22 \text{ OHMS}$
150 VOLTS



CASE 197A-02
TO-204AE

3


MAXIMUM RATINGS

Rating	Symbol	IRF			Unit
		240	241	243	
Drain-Source Voltage	V_{DSS}	200	150	150	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	200	150	150	Vdc
Gate-Source Voltage	V_{GS}	± 20			Vdc
Drain Current Continuous, $T_C = 25^\circ\text{C}$ $T_C = 200^\circ\text{C}$ Peak, $T_C = 25^\circ\text{C}$	I_D	18 11 72	16 10 64		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125 1			Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	1	$^\circ\text{C}/\text{W}$
— Junction to Ambient	$R_{\theta JA}$	30	$^\circ\text{C}/\text{W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

OUTLINE DIMENSIONS



STYLE 3:
 PIN 1: GATE
 2: SOURCE
 CASE: DRAIN

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.36	39.37	1.510	1.550
B	19.31	21.08	0.760	0.830
C	6.35	8.25	0.250	0.325
D	1.45	1.60	0.057	0.063
E	1.53	1.77	0.060	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	25.15	26.67	0.990	1.050
U	3.84	4.19	0.151	0.165

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	IRF240 IRF241, IRF243	$V_{(BR)DSS}$	200 150	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.25 \text{ mA}$)		$V_{GS(th)}$	2	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 10 \text{ Adc}$)	IRF240, IRF241 IRF243	$r_{DS(on)}$	— —	0.18 0.22	Ohm
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \geq 3.2 \text{ Vdc}$) ($V_{DS} \geq 3.5 \text{ Vdc}$)	IRF240, IRF241 IRF243	$I_{D(on)}$	18 16	— —	Adc
Forward Transconductance ($V_{DS} \geq 3.2 \text{ V}, I_D = 10 \text{ A}$) ($V_{DS} \geq 3.5 \text{ V}, I_D = 10 \text{ A}$)	IRF240, IRF241 IRF243	gFS	6 6	— —	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$	C_{iss}	—	1600	μF
Output Capacitance		C_{oss}	—	750	
Reverse Transfer Capacitance		C_{rss}	—	300	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} \approx 75 \text{ V}, I_D = 10 \text{ Apk}, R_{gen} = 4.7 \text{ Ohms})$	$t_{d(on)}$	—	30	ns
Rise Time		t_r	—	60	
Turn-Off Delay Time		$t_{d(off)}$	—	80	
Fall Time		t_f	—	60	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 10 \text{ Vdc}, I_D = \text{Rated } I_D)$	Q_g	38 (Typ)	60	nC
Gate-Source Charge		Q_{gs}	16 (Typ)	—	
Gate-Drain Charge		Q_{gd}	22 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$	V_{SD}	1.8 (Typ)	1.9 ⁽¹⁾	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	450 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	nH


*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.
(1) Add 0.1 V for IRF240 and IRF241.

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRF250
IRF251
IRF252
IRF253

TMOS POWER FETs
25 and 30 AMPERES
 $r_{DS(on)} = 0.085 \text{ OHM}$
150 and 200 VOLTS
 $r_{DS(on)} = 0.12 \text{ OHMS}$
150 and 200 VOLTS



CASE 197A-02
TO-204AE

3

MAXIMUM RATINGS


Rating	Symbol	IRF				Unit
		250	251	252	253	
Drain-Source Voltage	V_{DSS}	200	150	200	150	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	200	150	200	150	Vdc
Gate-Source Voltage	V_{GS}	± 20				Vdc
Drain Current Continuous, $T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$ Peak, $T_C = 25^\circ\text{C}$	I_D	30 19 120	25 16 100			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150 1.2				Watts $\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	0.83 30	$^\circ\text{C}/\text{W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the MTM40N20 Designer's Data Sheet for a complete set of design curves for the product on this data sheet.

OUTLINE DIMENSIONS



STYLE 3:
 PIN 1. GATE
 2. SOURCE
 CASE DRAIN

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.26	39.37	1.510	1.550
B	19.31	21.08	0.760	0.830
C	6.35	8.25	0.250	0.325
D	1.45	1.60	0.057	0.063
E	1.53	1.77	0.060	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.48 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	25.15	26.67	0.990	1.050
U	3.84	4.19	0.151	0.165

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	IRF250, IRF252 IRF251, IRF253	$V_{(BR)DSS}$	200 150	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.25 \text{ mA}$)		$V_{GS(th)}$	2	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 16 \text{ Adc}$)	IRF250, IRF251 IRF252, IRF253	$r_{DS(on)}$	— —	0.085 0.120	Ohm
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \geq 2.5 \text{ Vdc}$) ($V_{DS} \geq 3.0 \text{ Vdc}$)	IRF250, IRF251 IRF252, IRF253	$I_{D(on)}$	30 25	— —	Adc
Forward Transconductance ($V_{DS} \geq 2.5 \text{ V}, I_D = 16 \text{ A}$) ($V_{DS} \geq 3.0 \text{ V}, I_D = 16 \text{ A}$)	IRF250, IRF251 IRF252, IRF253	g_{FS}	8 8	— —	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$	C_{iss}	—	3000	pF
Output Capacitance		C_{oss}	—	1200	
Reverse Transfer Capacitance		C_{rss}	—	500	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} \approx 95 \text{ V}, I_D = 16 \text{ Apk}, R_{gen} = 4.7 \text{ Ohms})$	$t_{d(on)}$	—	35	ns
Rise Time		t_r	—	100	
Turn-Off Delay Time		$t_{d(off)}$	—	125	
Fall Time		t_f	—	100	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 10 \text{ Vdc}, I_D = \text{Rated } I_D)$	Q_g	85 (Typ)	120	nC
Gate-Source Charge		Q_{gs}	45 (Typ)	—	
Gate-Drain Charge		Q_{gd}	44 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$	V_{SD}	1.2 (Typ)	1.8 ⁽¹⁾	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	200 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	nH


*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.
(1) Add 0.2 V for IRF250 and IRF251.

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRF330
IRF331
IRF333

TMOS POWER FETs
4.5 and 5.5 AMPERES
 $r_{DS(on)} = 1 \text{ OHM}$
350 and 400 VOLTS
 $r_{DS(on)} = 1.5 \text{ OHMS}$
350 VOLTS



CASE 1-06
TO-204AA

MAXIMUM RATINGS


Rating	Symbol	IRF			Unit
		330	331	333	
Drain-Source Voltage	V_{DSS}	400	350	350	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	400	350	350	Vdc
Gate-Source Voltage	V_{GS}	± 20			Vdc
Drain Current Continuous, $T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$ Peak, $T_C = 25^\circ\text{C}$	I_D	5.5 3.5 22	4.5 3 18		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75 0.6			Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150			°C

THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.67	°C/W
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	30	°C/W
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	°C

See the MTM5N35 Designer's Data Sheet for a complete set of design curves for the product on this data sheet.

OUTLINE DIMENSIONS



NOTES
 1 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2 CONTROLLING DIMENSION INCH
 3 ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	29.27	—	1.150
B	—	21.08	—	0.830
C	6.25	8.25	0.250	0.325
D	0.97	1.08	0.038	0.043
E	1.40	1.77	0.055	0.070
F	20.15 BSC	1.187 BSC		
G	19.92 BSC	0.780 BSC		
H	5.46 BSC	0.215 BSC		
J	16.89 BSC	0.665 BSC		
K	11.18	12.19	0.440	0.480
L	3.84	4.19	0.151	0.165
M	—	26.67	—	1.050
N	4.83	5.33	0.190	0.210
V	3.84	4.19	0.151	0.165

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	IRF331, IRF333 IRF330	$V_{(BR)DSS}$	350 400	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.25 \text{ mA}$)		$V_{GS(th)}$	2	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 3 \text{ Adc}$)	IRF330, IRF331 IRF333	$r_{DS(on)}$	— —	1 1.5	Ohm
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \geq 5.5 \text{ Vdc}$) ($V_{DS} \geq 6.75 \text{ Vdc}$)	IRF330, IRF331 IRF333	$I_{D(on)}$	5.5 4.5	— —	Adc
Forward Transconductance ($V_{DS} \geq 5.5 \text{ V}, I_D = 3 \text{ A}$) ($V_{DS} \geq 6.75 \text{ V}, I_D = 3 \text{ A}$)	IRF330, IRF331 IRF333	g_{FS}	3 3	— —	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$	C_{iss}	—	900	pF
Output Capacitance		C_{oss}	—	300	
Reverse Transfer Capacitance		C_{rss}	—	80	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} \approx 200 \text{ V}, I_D = 3 \text{ Apk},$ $R_{gen} = 15 \text{ Ohms})$	$t_{d(on)}$	—	30	ns
Rise Time		t_r	—	35	
Turn-Off Delay Time		$t_{d(off)}$	—	55	
Fall Time		t_f	—	35	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $V_{GS} = 10 \text{ Vdc}, I_D = \text{Rated } I_D)$	Q_g	18 (Typ)	30	nC
Gate-Source Charge		Q_{gs}	10 (Typ)	—	
Gate-Drain Charge		Q_{gd}	8 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D,$ $V_{GS} = 0)$	V_{SD}	1.2 (Typ)	1.5 ⁽¹⁾	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	420 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	nH

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.



(1) Add 0.1 V for IRF330 and IRF331.

IRF340

**N-CHANNEL ENHANCEMENT-MODE SILICON GATE
 TMOS POWER FIELD EFFECT TRANSISTOR**

This TMOS Power FET is designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



3

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	400	Vdc
Drain-Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	V_{DGR}	400	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current Continuous	I_D	10	Adc
Pulsed	I_{DM}	40	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125 1.0	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$


THERMAL CHARACTERISTICS

Thermal Resistance	Symbol	Value	$^\circ\text{C}/\text{W}$
Junction to Case	$R_{\theta JC}$	1.0	
Junction to Ambient	$R_{\theta JA}$	30	
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the MTP8N45 Designer's Data Sheet for a complete set of design curves for the product on this data sheet. Design curves of the MTP10N35 are applicable for this series of products.

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Part Number	V_{DSS}	$r_{DS(on)}$	I_D
IRF340	400 V	0.55 Ω	10 A



STYLE 1:
 PIN 1. BASE
 2. EMITTER
 CASE COLLECTOR

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	8.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15	BSC	1.187	BSC
G	10.92	BSC	0.430	BSC
H	3.46	BSC	0.215	BSC
J	15.89	BSC	0.625	BSC
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.84	4.19	0.151	0.165

**CASE 1-06
 TO-204AA**

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 0.25 mA)	V(BR)DSS	400	—	Vdc	
Zero Gate Voltage Drain Current (V _{DS} = Rated V _{DSS} , V _{GS} = 0) (V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 0, T _J = 125°C)	I _{DSS}	—	0.25 1.00	mAdc	
Gate-Body Leakage Current, Forward (V _{GSF} = 20 Vdc, V _{DS} = 0)	I _{GSSF}	—	100	nAdc	
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)	I _{GSSR}	—	100	nAdc	
ON CHARACTERISTICS*					
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 0.25 mA)	V _{GS(th)}	2.0	4.0	Vdc	
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 8.0 Adc)	r _{DS(on)}	—	0.55	Ohm	
On-State Drain Current (V _{GS} = 10 V) (V _{DS} ≥ 6.4 Vdc)	I _{D(on)}	10	—	Adc	
Forward Transconductance (V _{DS} ≥ 5.5 V, I _D = 5.0 A)	g _{FS}	4.0	—	mhos	
DYNAMIC CHARACTERISTICS					
Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1.0 MHz)	C _{iss}	—	1600	pF
Output Capacitance		C _{oss}	—	450	
Reverse Transfer Capacitance		C _{rss}	—	150	
SWITCHING CHARACTERISTICS*					
Turn-On Delay Time	(V _{DD} = 25 V, I _D = 5.0 Apk, R _{gen} = 4.7 Ohms)	t _{d(on)}	—	35	ns
Rise Time		t _r	—	15	
Turn-Off Delay Time		t _{d(off)}	—	90	
Fall Time		t _f	—	35	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 10 Vdc, I _D = Rated I _D)	Q _g	40 (Typ)	60	nC
Gate-Source Charge		Q _{gs}	20 (Typ)	—	
Gate-Drain Charge		Q _{gd}	20 (Typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS*					
Forward On-Voltage	(I _S = Rated I _D , V _{GS} = 0)	V _{SD}	1.1 (Typ)	2.0	Vdc
Forward Turn-On Time		t _{on}	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	600 (Typ)	—	ns
INTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L _d	5 (Typ)	—	nH	
Internal Source Inductance (Measured from the source pin 0.25" from the package to the source bond pad)	L _s	12.5 (Typ)	—	nH	


*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

IRF350
IRF351
IRF352


**N-CHANNEL ENHANCEMENT-MODE SILICON GATE
 TMOS POWER FIELD EFFECT TRANSISTOR**

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



Part Number	V_{DSS}	$r_{DS(on)}$	I_D
IRF350	400 V	0.3 Ω	15 A
IRF351	350 V	0.3 Ω	15 A
IRF352	400 V	0.4 Ω	13 A



3

MAXIMUM RATINGS


Rating	Symbol	IRF			Unit
		350	351	352	
Drain-Source Voltage	V_{DSS}	400	350	400	Vdc
Drain-Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	V_{DGR}	400	350	400	Vdc
Gate-Source Voltage	V_{GS}	± 20			Vdc
Drain Current Continuous Pulsed	I_D	15	13		A dc
	I_{DM}	60	52		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150			Watts
		1.2			
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$	0.83	$^\circ\text{C/W}$
	$R_{\theta JA}$	30	
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the MTH15N35 Designer's Data Sheet for a complete set of design curves for the product on this data sheet. Design curves of the MTH15N35 are applicable for this series of products.

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



STYLE 1:
 PIN 1. BASE
 2. EMITTER
 CASE COLLECTOR

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	8.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	26.67		1.050	
U	4.83	5.33	0.190	0.210
V	3.84	4.19	0.151	0.165

CASE 1-06
TO-204AA

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	IRF351 IRF350, IRF352	$V_{(BR)DSS}$	350 400	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	—	0.25 1.00	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.25 \text{ mA}$)		$V_{GS(th)}$	2.0	4.0	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 8.0 \text{ Adc}$)	IRF350, IRF351 IRF352	$r_{DS(on)}$	—	0.3 0.4	Ohm
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \geq 4.5 \text{ Vdc}$) ($V_{DS} \geq 5.2 \text{ Vdc}$)	IRF350, IRF351 IRF352	$I_{D(on)}$	15 13	— —	Adc
Forward Transconductance ($V_{DS} \geq 4.5 \text{ V}, I_D = 8.0 \text{ A}$) ($V_{DS} \geq 5.2 \text{ V}, I_D = 8.0 \text{ A}$)	IRF350, IRF351 IRF352	g_{FS}	8.0 8.0	— —	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1.0 \text{ MHz})$	C_{iss}	—	3000	pF
Output Capacitance		C_{oss}	—	600	
Reverse Transfer Capacitance		C_{rss}	—	200	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 8.0 \text{ Apk},$ $R_{gen} = 4.7 \text{ Ohms})$	$t_{d(on)}$	—	35	ns
Rise Time		t_r	—	65	
Turn-Off Delay Time		$t_{d(off)}$	—	150	
Fall Time		t_f	—	75	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $V_{GS} = 10 \text{ Vdc}, I_D = \text{Rated } I_D)$	Q_g	110 (Typ)	120	nC
Gate-Source Charge		Q_{gs}	60 (Typ)	—	
Gate-Drain Charge		Q_{gd}	50 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D,$ $V_{GS} = 0)$	V_{SD}	—	1.5(1)	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	1200 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	


*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.
(1) Add 0.1 V for IRF350 and IRF351.

IRF440
IRF441

**N-CHANNEL ENHANCEMENT-MODE SILICON GATE
 TMOS POWER FIELD EFFECT TRANSISTOR**

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MAXIMUM RATINGS

Rating	Symbol	IRF		Unit
		440	441	
Drain-Source Voltage	V_{DSS}	500	450	Vdc
Drain-Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	V_{DGR}	500	450	Vdc
Gate-Source Voltage	V_{GS}	± 20		Vdc
Drain Current Continuous Pulsed	I_D	8.0		Adc
	I_{DM}	3.2		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125		Watts W/ $^\circ\text{C}$
		1.0		
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ\text{C}$



THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.0 30	$^\circ\text{C}/\text{W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the MTP8N45 Designer's Data Sheet for a complete set of design curves for the product on this data sheet

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design

Part Number	V_{DSS}	$r_{DS(on)}$	I_D
IRF440	500 V	0.85 Ω	8.0 A
IRF441	450 V	0.85 Ω	8.0 A



STYLE 1.
 PIN 1. BASE
 2. EMITTER
 CASE COLLECTOR

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH
 3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.57	—	1.560
B	—	21.08	—	0.830
C	6.35	8.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.39 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
U	3.84	4.19	0.151	0.165
R	—	26.67	—	1.050
V	4.83	5.33	0.190	0.210
V	3.84	4.19	0.151	0.165

CASE 1-06
TO-204AA

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	450	—	Vdc	
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	0.25 1.0	mAdc	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc	
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc	
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 250 \text{ mA}$)	$V_{GS(th)}$	2.0	4.0	Vdc	
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 4.0 \text{ Adc}$)	$r_{DS(on)}$	—	0.85	Ohm	
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \geq 6.8 \text{ Vdc}$)	$I_{D(on)}$	8.0	—	Adc	
Forward Transconductance ($V_{DS} \geq 6.8 \text{ V}, I_D = 4.0 \text{ A}$)	g_{FS}	4.0	—	mhos	
DYNAMIC CHARACTERISTICS					
Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1.0 \text{ MHz}$)	C_{iss}	—	1600	pF
Output Capacitance		C_{oss}	—	350	
Reverse Transfer Capacitance		C_{rss}	—	150	
SWITCHING CHARACTERISTICS*					
Turn-On Delay Time	($V_{DD} \approx 200 \text{ V}, I_D = 4.0 \text{ Apk},$ $R_{gen} = 4.7 \text{ Ohms}$)	$t_{d(on)}$	—	35	ns
Rise Time		t_r	—	15	
Turn-Off Delay Time		$t_{d(off)}$	—	90	
Fall Time		t_f	—	30	
Total Gate Charge	($V_{GS} = 10 \text{ V}, V_{DS} = 0.8 \times$ $\text{Rated } V_{DSS}, I_D = \text{Rated } I_D$)	Q_g	40 (Typ)	60	nC
Gate-Source Charge		Q_{gs}	20 (Typ)	—	
Gate-Drain Charge		Q_{gd}	20 (Typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS*					
Forward On-Voltage	($I_S = \text{Rated } I_D,$ $V_{GS} = 0$)	V_{SD}	—	2.0	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	600 (Typ)	—	ns
INTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH	
Internal Source Inductance (Measured from the source pin 0.25" from the source bond pad)	L_s	12.5 (Typ)	—	nH	


*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

IRF450
IRF451
IRF452

**N-CHANNEL ENHANCEMENT-MODE SILICON GATE
 TMOS POWER FIELD EFFECT TRANSISTOR**

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MAXIMUM RATINGS

Rating	Symbol	IRF			Unit
		450	451	452	
Drain-Source Voltage	V_{DSS}	500	450	500	Vdc
Drain-Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	V_{DGR}	500	450	500	Vdc
Gate-Source Voltage	V_{GS}	± 20			Vdc
Drain Current	I_D	13		12	A dc
		52		48	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150			Watts
		1.2			
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150			$^\circ\text{C}$



THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	0.83 30	$^\circ\text{C/W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the MTH13N45 Designer's Data Sheet for a complete set of design curves for the product on this data sheet.

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Part Number	V_{DSS}	$r_{DS(on)}$	I_D
IRF450	500 V	0.4 Ω	13 A
IRF451	450 V	0.4 Ω	13 A
IRF452	500 V	0.5 Ω	12 A



STYLE 1:
 PIN 1. BASE
 2. EMITTER
 CASE COLLECTOR

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH
 3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	8.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15	BSC	1.187	BSC
G	10.92	BSC	0.430	BSC
H	5.46	BSC	0.215	BSC
J	16.80	BSC	0.665	BSC
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.84	4.19	0.151	0.165

CASE 1-06
TO-204AA

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	IRF451 IRF450, IRF452	$V_{(BR)DSS}$	450 500	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.25 1.00	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.25 \text{ mA}$)		$V_{GS(th)}$	2.0	4.0	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 7.0 \text{ Adc}$)	IRF450, IRF451 IRF452	$r_{DS(on)}$	— —	0.4 0.5	Ohm
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \geq 5.2 \text{ Vdc}$) ($V_{DS} \geq 6.0 \text{ Vdc}$)	IRF450, IRF451 IRF452	$I_{D(on)}$	13 12	— —	Adc
Forward Transconductance ($V_{DS} \geq 5.2 \text{ V}, I_D = 7.0 \text{ A}$) ($V_{DS} \geq 6.0 \text{ V}, I_D = 7.0 \text{ A}$)	IRF450, IRF451 IRF452	g_{FS}	6.0 6.0	— —	mhos
DYNAMIC CHARACTERISTICS					
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1.0 \text{ MHz})$	C_{iss}	—	3000	pF
Output Capacitance		C_{oss}	—	600	
Reverse Transfer Capacitance		C_{rss}	—	200	
SWITCHING CHARACTERISTICS*					
Turn-On Delay Time	$(V_{DD} \approx 200 \text{ V}, I_D = 7.0 \text{ Apk},$ $R_{gen} = 4.7 \text{ Ohms})$	$t_{d(on)}$	—	35	ns
Rise Time		t_r	—	50	
Turn-Off Delay Time		$t_{d(off)}$	—	150	
Fall Time		t_f	—	70	
Total Gate Charge	$(V_{GS} = 10 \text{ V}, V_{DS} = 0.8 \times$ $\text{Rated } V_{DSS}, I_D = \text{Rated } I_D)$	Q_g	110 (Typ)	120	nC
Gate-Source Charge		Q_{gs}	50 (Typ)	—	
Gate-Drain Charge		Q_{gd}	60 (Typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS*					
Forward On-Voltage	$(I_S = \text{Rated } I_D,$ $V_{GS} = 0)$	V_{SD}	—	1.3(1)	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	1200 (Typ)	—	ns
INTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)		L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin 0.25" from the package to the source bond pad)		L_s	12.5 (Typ)	—	nH

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.


(1) Add 0.1 V for IRF450 and IRF451.

IRF510
IRF511
IRF512
IRF513


**N-CHANNEL ENHANCEMENT-MODE SILICON GATE
 TMOS POWER FIELD EFFECT TRANSISTOR**

These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



Part Number	V _{DS}	r _{DS(on)}	I _D
IRF510	100 V	0.6 Ω	4.0 A
IRF511	60 V	0.6 Ω	4.0 A
IRF512	100 V	0.8 Ω	3.5 A
IRF513	60 V	0.8 Ω	3.5 A



3


MAXIMUM RATINGS

Rating	Symbol	IRF				Unit
		510	511	512	513	
Drain-Source Voltage	V _{DSS}	100	60	100	60	Vdc
Drain-Gate Voltage (R _{GS} = 1.0 MΩ)	V _{DGR}	100	60	100	60	Vdc
Gate-Source Voltage	V _{GS}	± 20				Vdc
Continuous Drain Current T _C = 25°C	I _D	4.0	4.0	3.5	3.5	A _{dc}
Continuous Drain Current T _C = 100°C	I _D	2.5	2.5	2.0	2.0	A _{dc}
Drain Current Pulsed	I _{DM}	16	16	14	14	A _{dc}
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D	20 0.16				Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	- 55 to 150				°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	R _{θJC}	6.4	°C/W
Junction to Ambient	R _{θJA}	62.5	°C/W
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	T _L	300	°C

See the MTP6N10 Designer's Data Sheet for a complete set of design curves for this product.



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.
- STYLE 5:
 PIN 1: GATE
 2. DRAIN
 3. SOURCE
 4. DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.42	15.75	0.570	0.620
B	9.36	10.29	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.91	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.78	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.236	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

CASE 221A-04
TO-220AB

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 250 \mu\text{A}$)	$V_{(BR)DSS}$	100 60	— —	— —	Vdc
Zero Gate Voltage Drain Current ($V_{GS} = 0 \text{ V}, V_{DS} = \text{Rated } V_{DSS}$) ($V_{GS} = 0 \text{ V}, V_{DS} = 0.8 \text{ Rated } V_{DSS}, T_C = 125^\circ\text{C}$)	I_{DSS}	— —	— —	0.25 1.0	mAdc
Forward Gate-Body Leakage Current ($V_{GS} = 20 \text{ V}, V_{DS} = 0$)	I_{GSSF}	—	—	100	nAdc
Reverse Gate-Body Leakage Current ($V_{GS} = -20 \text{ V}, V_{DS} = 0$)	I_{GSSR}	—	—	-100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$)	$V_{GS(th)}$	2.0	—	4.0	Vdc
On-State Drain Current ($V_{DS} = 25 \text{ V}, V_{GS} = 10 \text{ V}$)	$I_{D(on)}$	4.0 3.5	— —	— —	Adc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ V}, I_D = 2.0 \text{ A}$)	$r_{DS(on)}$	—	—	0.6 0.8	Ohms
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 2.0 \text{ A}$)	g_{FS}	1.0	—	—	mhos.

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz})$	C_{iss}	—	—	150	pF
Output Capacitance		C_{oss}	—	—	100	
Reverse Transfer Capacitance		C_{rss}	—	—	25	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$V_{DD} = 0.5 V_{DSS}, I_D = 2.0 \text{ A}$ $Z_o = 50 \Omega$	$t_{d(on)}$	—	—	20	ns
Rise Time		t_r	—	—	25	
Turn-Off Delay Time		$t_{d(off)}$	—	—	25	
Fall Time		t_f	—	—	20	

SOURCE DRAIN DIODE CHARACTERISTICS*

Characteristic	Symbol	Typ	Unit
Forward On-Voltage	V_{SD}	2.0	Vdc
Forward Turn-On Time	t_{on}	Limited by stray inductance	
Reverse Recovery Time	t_{rr}	230	ns

INTERNAL PACKAGE INDUCTANCE (TO-220)

Characteristic	Symbol	Min	Typ	Max	Unit
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	—	3.5 4.5	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	—	7.5	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

RESISTIVE SWITCHING

FIGURE 1 — SWITCHING TEST CIRCUIT





FIGURE 2 — SWITCHING WAVEFORMS




Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRF520
IRF521
IRF522
IRF523

TMOS POWER FETs
7 and 8 AMPERES
 $r_{DS(on)} = 0.3 \text{ OHM}$
60 and 100 VOLTS
 $r_{DS(on)} = 0.4 \text{ OHMS}$
60 and 100 VOLTS



CASE 221A-04
(TO-220AB)

MAXIMUM RATINGS


Rating	Symbol	IRF				Unit
		520	521	522	523	
Drain-Source Voltage	V_{DSS}	100	60	100	60	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	100	60	100	60	Vdc
Gate-Source Voltage	V_{GS}	± 20				Vdc
Drain Current	I_D					Adc
Continuous, $T_C = 25^\circ\text{C}$		8	7			
$T_C = 100^\circ\text{C}$		5	4			
Peak, $T_C = 25^\circ\text{C}$		32	28			
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	40		0.32		Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	3.12	$^\circ\text{C}/\text{W}$
— Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the MTP10N10E Designer's Data Sheet for a complete set of design curves for the product on this data sheet.

OUTLINE DIMENSIONS



STYLE 5'
 PIN 1. GATE
 2. DRAIN
 3. SOURCE
 4. DRAIN

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.86	10.28	0.390	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.65	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	6.33	0.190	0.250
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.87	6.47	0.230	0.255
U	0.90	1.27	0.035	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 0.25 mA)	IRF521, IRF523 IRF520, IRF522	V _{(BR)DSS}	60 100	— —	Vdc
Zero Gate Voltage Drain Current (V _{DS} = Rated V _{DSS} , V _{GS} = 0) (V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 0, T _J = 125°C)		I _{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward (V _{GSF} = 20 Vdc, V _{DS} = 0)		I _{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)		I _{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 0.25 mA)		V _{GS(th)}	2	4	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 4 Adc)	IRF520, IRF521 IRF522, IRF523	r _{DS(on)}	— —	0.3 0.4	Ohm
On-State Drain Current (V _{GS} = 10 V) (V _{DS} ≥ 2.4 Vdc) (V _{DS} ≥ 2.8 Vdc)	IRF520, IRF521 IRF522, IRF523	I _{D(on)}	8 7	— —	Adc
Forward Transconductance (V _{DS} ≥ 2.4 V, I _D = 4 A) (V _{DS} ≥ 2.8 V, I _D = 4 A)	IRF520, IRF521 IRF522, IRF523	g _{FS}	1.5 1.5	— —	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz)	C _{iss}	—	600	pF
Output Capacitance		C _{oss}	—	400	
Reverse Transfer Capacitance		C _{rss}	—	100	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	(V _{DD} ≈ 0.5 V _{DSS} , I _D = 4 Apk, R _{gen} = 50 Ohms)	t _{d(on)}	—	40	ns
Rise Time		t _r	—	70	
Turn-Off Delay Time		t _{d(off)}	—	100	
Fall Time		t _f	—	70	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 10 Vdc, I _D = Rated I _D)	Q _g	13 (Typ)	15	nC
Gate-Source Charge		Q _{gs}	7 (Typ)	—	
Gate-Drain Charge		Q _{gd}	6 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	(I _S = Rated I _D , V _{GS} = 0)	V _{SD}	1.4 (Typ)	2.3 ⁽¹⁾	Vdc
Forward Turn-On Time		t _{on}	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	280 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L _d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L _s	7.5 (Typ)	—	

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
(1) Add 0.1 V for IRF520 and IRF521.


MOTOROLA
SEMICONDUCTOR
 TECHNICAL DATA

IRF530
IRF531
IRF532
IRF533


**N-CHANNEL ENHANCEMENT-MODE SILICON GATE
 TMOS POWER FIELD EFFECT TRANSISTOR**

These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



Part Number	V _{DS}	r _{DS(on)}	I _D
IRF530	100 V	0.18 Ω	14 A
IRF531	60 V	0.18 Ω	14 A
IRF532	100 V	0.25 Ω	12 A
IRF533	60 V	0.25 Ω	12 A




MAXIMUM RATINGS

Rating	Symbol	IRF				Unit
		530	531	532	533	
Drain-Source Voltage	V _{DSS}	100	60	100	60	Vdc
Drain-Gate Voltage (R _{GS} = 1.0 MΩ)	V _{DGR}	100	60	100	60	Vdc
Gate-Source Voltage	V _{GS}	± 20				Vdc
Continuous Drain Current T _C = 25°C	I _D	14	14	12	12	Adc
Continuous Drain Current T _C = 100°C	I _D	9.0	9.0	8.0	8.0	Adc
Drain Current — Pulsed	I _{DM}	56	56	48	48	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D	75 0.6				Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150				°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	R _{θJC}	1.67	°C/W
Junction to Ambient	R _{θJA}	62.5	°C/W
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	T _L	300	°C

See the MTM12N10 Designer's Data Sheet for a complete set of design curves for this product.



STYLE 5
 PIN 1. GATE
 PIN 2. DRAIN
 PIN 3. SOURCE
 PIN 4. DRAIN

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.68	10.28	0.380	0.405
C	4.07	4.67	0.160	0.185
D	0.64	0.98	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.26	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.61	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.80	1.27	0.030	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

CASE 221A-04
 TO-220AB

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 250 \mu\text{A}$)	$V_{(BR)DSS}$	100	—	—	Vdc
	IRF530,532	60	—	—	
	IRF531,533	—	—	—	
Zero Gate Voltage Drain Current ($V_{GS} = 0\text{ V}, V_{DS} = \text{Rated } V_{DSS}$) ($V_{GS} = 0\text{ V}, V_{DS} = 0.8 \text{ Rated } V_{DSS}, T_C = 125^\circ\text{C}$)	I_{DSS}	—	—	0.25	mAdc
		—	—	1.0	
Forward Gate-Body Leakage Current ($V_{GS} = 20\text{ V}, V_{DS} = 0$)	I_{GSSF}	—	—	100	nAdc
Reverse Gate-Body Leakage Current ($V_{GS} = -20\text{ V}, V_{DS} = 0$)	I_{GSSR}	—	—	-100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$)	$V_{GS(th)}$	2.0	—	4.0	Vdc
On-State Drain Current ($V_{DS} = 25\text{ V}, V_{GS} = 10\text{ V}$)	$I_{D(on)}$	14	—	—	Adc
	IRF530,531	12	—	—	
	IRF532,533	—	—	—	
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ V}, I_D = 8.0\text{ A}$)	$r_{DS(on)}$	—	—	0.18	Ohm
	IRF530,531	—	—	0.25	
	IRF532,533	—	—	—	
Forward Transconductance ($V_{DS} = 15\text{ V}, I_D = 8.0\text{ A}$)	gFS	4.0	—	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}, V_{GS} = 0, f = 1.0\text{ MHz})$	C_{iss}	—	—	800	pF
Output Capacitance		C_{oss}	—	—	500	
Reverse Transfer Capacitance		C_{rss}	—	—	150	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$V_{DD} = 36\text{ V}, I_D = 8.0\text{ A}$ $Z_o = 15 \Omega$	$t_{d(on)}$	—	—	30	ns
Rise Time		t_r	—	—	75	
Turn-Off Delay Time		$t_{d(off)}$	—	—	40	
Fall Time		t_f	—	—	45	

SOURCE DRAIN DIODE CHARACTERISTICS*

Characteristic	Symbol	Typ	Unit
Forward On-Voltage	V_{SD}	2.3	Vdc
Forward Turn-On Time	t_{on}	Limited by stray inductance	
Reverse Recovery Time	t_{rr}	360	ns

INTERNAL PACKAGE INDUCTANCE (TO-220)

	Symbol	Min	Typ	Max	Unit
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	—	3.5	—	nH
		—	4.5	—	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	—	7.5	—	nH

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 1 — SWITCHING TEST CIRCUIT





FIGURE 2 — SWITCHING WAVEFORMS




Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRF540
IRF541
IRF542

TMOS POWER FETs
24 and 27 AMPERES
 $r_{DS(on)} = 0.085 \text{ OHM}$
60 and 100 VOLTS
 $r_{DS(on)} = 0.11 \text{ OHMS}$
100 VOLTS



CASE 221A-04
(TO-220AB)

MAXIMUM RATINGS


Rating	Symbol	IRF			Unit
		540	541	542	
Drain-Source Voltage	V_{DSS}	100	60	100	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	100	60	100	Vdc
Gate-Source Voltage	V_{GS}	± 20			Vdc
Drain Current	I_D				Adc
Continuous, $T_C = 25^\circ\text{C}$		27	24		
$T_C = 100^\circ\text{C}$		17	15		
Peak, $T_C = 25^\circ\text{C}$		108	96		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125 1			Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1 62.5	$^\circ\text{C}/\text{W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the MTP25N10 Designer's Data Sheet for a complete set of design curves for the product on this data sheet.

OUTLINE DIMENSIONS



STYLE 5:
 PIN 1, GATE
 2, DRAIN
 3, SOURCE
 4, DRAIN

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.94	0.98	0.035	0.039
F	3.81	3.75	0.150	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.83	0.110	0.155
J	0.96	0.95	0.037	0.032
K	12.70	14.27	0.500	0.562
L	1.15	1.50	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.75	0.080	0.110
S	1.15	1.50	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	IRF540, IRF542 IRF541	$V_{(BR)DSS}$	100 60	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.25 \text{ mA}$)		$V_{GS(th)}$	2	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 15 \text{ Adc}$)	IRF540, IRF541 IRF542	$r_{DS(on)}$	— —	0.085 0.11	Ohm
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \geq 2.3 \text{ Vdc}$) ($V_{DS} \geq 2.6 \text{ Vdc}$)	IRF540, IRF541 IRF542	$I_{D(on)}$	27 24	— —	Adc
Forward Transconductance ($V_{DS} \geq 2.3 \text{ V}, I_D = 15 \text{ A}$) ($V_{DS} \geq 2.6 \text{ V}, I_D = 15 \text{ A}$)	IRF540, IRF541 IRF542	g_{FS}	6.0 6.0	— —	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$	C_{iss}	—	1600	pF
Output Capacitance		C_{oss}	—	800	
Reverse Transfer Capacitance		C_{rss}	—	300	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} \approx 30 \text{ V}, I_D = 15 \text{ Apk},$ $R_{gen} = 4.7 \text{ Ohms})$	$t_{d(on)}$	—	30	ns
Rise Time		t_r	—	60	
Turn-Off Delay Time		$t_{d(off)}$	—	80	
Fall Time		t_f	+	30	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $V_{GS} = 10 \text{ Vdc}, I_D = \text{Rated } I_D)$	Q_g	40 (Typ)	60	nC
Gate-Source Charge		Q_{gs}	17 (Typ)	—	
Gate-Drain Charge		Q_{gd}	23 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D,$ $V_{GS} = 0)$	V_{SD}	1.5 (Typ)	2.3 ⁽¹⁾	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	450 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.



(1) Add 0.1 V for IRF540 and IRF541.

IRF610
IRF612

**N-CHANNEL ENHANCEMENT-MODE SILICON GATE
 TMOS POWER FIELD EFFECT TRANSISTOR**

These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MAXIMUM RATINGS


Rating	Symbol	IRF		Unit
		610	612	
Drain-Source Voltage	V_{DS}	200	200	Vdc
Drain-Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	V_{DGR}	200	200	Vdc
Gate-Source Voltage	V_{GS}	± 20		Vdc
Continuous Drain Current $T_C = 25^\circ\text{C}$	I_D	2.5	2.0	Adc
Continuous Drain Current $T_C = 100^\circ\text{C}$	I_D	1.5	1.25	Adc
Drain Current — Pulsed	I_{DM}	10	8.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	20 0.16		Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	6.4 62.5	$^\circ\text{C}/\text{W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	T_L	300	$^\circ\text{C}$

See the MTP2N20 Designer's Data Sheet for a complete set of design curves for this product.

Part Number	V_{DS}	$r_{DS(on)}$	I_D
IRF610	200 V	1.5 Ω	2.5 A
IRF612	200 V	2.4 Ω	2.0 A



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION, INCH.
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.84	0.98	0.035	0.039
F	3.61	3.72	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.23	0.110	0.125
J	0.26	0.55	0.014	0.022
K	12.70	14.27	0.500	0.565
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.64	2.79	0.080	0.110
S	1.15	1.38	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

CASE 221A-04
TO-220AB

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 250 \mu\text{A}$)	$V_{(BR)DSS}$	200	—	—	Vdc
Zero Gate Voltage Drain Current ($V_{GS} = 0 \text{ V}, V_{DS} = \text{Rated } V_{DSS}$) ($V_{GS} = 0 \text{ V}, V_{DS} = 0.8 \text{ Rated } V_{DSS}, T_C = 125^\circ\text{C}$)	I_{DSS}	—	—	0.25 1.0	mAdc
Forward Gate-Body Leakage Current ($V_{GS} = 20 \text{ V}, V_{DS} = 0$)	I_{GSSF}	—	—	100	nAdc
Reverse Gate-Body Leakage Current ($V_{GS} = -20 \text{ V}, V_{DS} = 0$)	I_{GSSR}	—	—	-100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$)	$V_{GS(th)}$	2.0	—	4.0	Vdc
On-State Drain Current ($V_{DS} = 25 \text{ V}, V_{GS} = 10 \text{ V}$)	$I_{D(on)}$	2.5 2.0	— —	— —	Adc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ V}, I_D = 1.25 \text{ A}$)	$r_{DS(on)}$	— —	— —	1.5 2.4	Ohms
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 1.25 \text{ A}$)	g_{FS}	0.8	—	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz})$	C_{iss}	—	—	150	pF
Output Capacitance		C_{oss}	—	—	80	
Reverse Transfer Capacitance		C_{rss}	—	—	25	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$V_{DD} = 0.5 V_{DSS}, I_D = 1.25 \text{ A}$ $Z_0 = 50 \Omega$	$t_{d(on)}$	—	—	15	ns
Rise Time		t_r	—	—	25	
Turn-Off Delay Time		$t_{d(off)}$	—	—	15	
Fall Time		t_f	—	—	15	

SOURCE DRAIN DIODE CHARACTERISTICS*

Characteristic	Symbol	Typ	Unit
Forward On-Voltage	V_{SD}	1.8	Vdc
Forward Turn-On Time	t_{on}	Limited by stray inductance	
Reverse Recovery Time	t_{rr}	290	ns

INTERNAL PACKAGE INDUCTANCE (TO-220)

Characteristic	Symbol	Min	Typ	Max	Unit
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	—	3.5 4.5	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	—	7.5	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0 \%$.

FIGURE 1 — SWITCHING TEST CIRCUIT





FIGURE 2 — SWITCHING WAVEFORMS




Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRF620
IRF621

TMOS POWER FETs
4 and 5 AMPERES
 $r_{DS(on)} = 0.8 \text{ OHM}$
150 and 200 VOLTS



CASE 221A-04
(TO-220AB)


MAXIMUM RATINGS

Rating	Symbol	IRF		Unit
		620	621	
Drain-Source Voltage	V_{DS}	200	150	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	200	150	Vdc
Gate-Source Voltage	V_{GS}	± 20		Vdc
Drain Current	I_D	5 3 20		Adc
Continuous, $T_C = 25^\circ\text{C}$				
$T_C = 100^\circ\text{C}$				
Peak, $T_C = 25^\circ\text{C}$				
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	40	0.32	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	3.12	$^\circ\text{C}/\text{W}$
— Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

OUTLINE DIMENSIONS



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.84	0.98	0.0325	0.0395
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	2.92	0.110	0.115
J	0.98	0.95	0.039	0.037
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
D	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	1.15	0.045	—
Z	—	2.04	—	0.080

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	IRF620 IRF621 $V_{(BR)DSS}$	200 150	—	Vdc	
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	0.2 1	mAdc	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc	
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc	
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.25 \text{ mA}$)	$V_{GS(th)}$	2	4	Vdc	
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 2.5 \text{ Adc}$)	$r_{DS(on)}$	—	0.8	Ohm	
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \approx 4 \text{ Vdc}$)	$I_{D(on)}$	5	—	Adc	
Forward Transconductance ($V_{DS} \approx 4 \text{ V}, I_D = 2.5 \text{ A}$)	g_{FS}	1.3	—	mhos	
DYNAMIC CHARACTERISTICS					
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$	C_{iss}	—	600	pF
Output Capacitance		C_{oss}	—	300	
Reverse Transfer Capacitance		C_{rss}	—	80	
SWITCHING CHARACTERISTICS*					
Turn-On Delay Time	$(V_{DD} \approx 0.5 \text{ Rated } V_{DSS}, I_D = 2.5 \text{ Apk}, R_{gen} = 50 \text{ Ohms})$	$t_{d(on)}$	—	40	ns
Rise Time		t_r	—	60	
Turn-Off Delay Time		$t_{d(off)}$	—	100	
Fall Time		t_f	—	60	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 10 \text{ Vdc}, I_D = \text{Rated } I_D)$	Q_g	11 (Typ)	15	nC
Gate-Source Charge		Q_{gs}	5 (Typ)	—	
Gate-Drain Charge		Q_{gd}	6 (Typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS*					
Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$	V_{SD}	1.7 (Typ)	1.8	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	300 (Typ)	—	ns
INTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L_s	7.5 (Typ)	—	nH	


*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRF630
IRF631
IRF632

TMOS POWER FETs
8 and 9 AMPERES
 $r_{DS(on)} = 0.4 \text{ OHM}$
150 and 200 VOLTS
 $r_{DS(on)} = 0.6 \text{ OHMS}$
200 VOLTS



MAXIMUM RATINGS


Rating	Symbol	IRF			Unit
		630	631	632	
Drain-Source Voltage	V_{DSS}	200	150	200	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	200	150	200	Vdc
Gate-Source Voltage	V_{GS}	± 20			Vdc
Drain Current Continuous, $T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$ Peak, $T_C = 25^\circ\text{C}$	I_D	9 6 36	8 5 32		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75 0.6			Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.67 62.5	$^\circ\text{C}/\text{W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the MTM8N20 Designer's Data Sheet for a complete set of design curves for the product on this data sheet. Design curves of the MTM8N20 are applicable for this series of product.

OUTLINE DIMENSIONS



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION - INCH.
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.40	15.75	0.570	0.620
B	8.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.65	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.50	0.045	0.059
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.78	0.080	0.110
S	1.15	1.29	0.045	0.051
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	IRF630, IRF632 IRF631	$V_{(BR)DSS}$	200 150	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.25 \text{ mA}$)		$V_{GS(th)}$	2	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 5 \text{ Adc}$)	IRF630, IRF631 IRF632	$r_{DS(on)}$	— —	0.4 0.6	Ohm
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \geq 3.6 \text{ Vdc}$) ($V_{DS} \geq 4.8 \text{ Vdc}$)	IRF630, IRF631 IRF632	$I_{D(on)}$	9 8	— —	Adc
Forward Transconductance ($V_{DS} \geq 3.6 \text{ V}, I_D = 5 \text{ A}$) ($V_{DS} \geq 4.8 \text{ V}, I_D = 5 \text{ A}$)	IRF630, IRF631 IRF632	g_{FS}	3 3	— —	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$)	C_{iss}	—	800	pF
Output Capacitance		C_{oss}	—	450	
Reverse Transfer Capacitance		C_{rss}	—	150	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	($V_{DD} \approx 90 \text{ V}, I_D = 5 \text{ Apk},$ $R_{gen} = 15 \text{ Ohms}$)	$t_{d(on)}$	—	30	ns
Rise Time		t_r	—	50	
Turn-Off Delay Time		$t_{d(off)}$	—	50	
Fall Time		t_f	—	40	
Total Gate Charge	($V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $V_{GS} = 10 \text{ Vdc}, I_D = \text{Rated } I_D$)	Q_g	15 (Typ)	30	nC
Gate-Source Charge		Q_{gs}	8 (Typ)	—	
Gate-Drain Charge		Q_{gd}	7 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D,$ $V_{GS} = 0$)	V_{SD}	1.7 (Typ)	1.8 ⁽¹⁾	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	325 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.


(1) Add 0.1 V for IRF630.

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRF640
IRF641
IRF642
IRF643

TMOS POWER FETs
16 and 18 AMPERES
 $r_{DS(on)} = 0.18 \text{ OHM}$
150 and 200 VOLTS
 $r_{DS(on)} = 0.22 \text{ OHMS}$
150 and 200 VOLTS



CASE 221A-04
(TO-220AB)


MAXIMUM RATINGS

Rating	Symbol	IRF				Unit
		640	641	642	643	
Drain-Source Voltage	V_{DSS}	200	150	200	150	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	200	150	200	150	Vdc
Gate-Source Voltage	V_{GS}	± 20				Vdc
Drain Current	I_D					Adc
Continuous, $T_C = 25^\circ\text{C}$		18		16		
$T_C = 100^\circ\text{C}$		11		10		
Peak, $T_C = 25^\circ\text{C}$		72		64		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125		1		Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	1	$^\circ\text{C}/\text{W}$
— Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

OUTLINE DIMENSIONS



NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
 2. CONTROLLING DIMENSION: INCH
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.81	3.75	0.150	0.147
G	2.42	2.68	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.38	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.90	0.045	0.075
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.90	0.045	0.075
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	IRF640, IRF642 IRF641, IRF643	$V_{(BR)DSS}$	200 150	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.25 \text{ mA}$)		$V_{GS(th)}$	2	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 10 \text{ Adc}$)	IRF640, IRF641 IRF642, IRF643	$r_{DS(on)}$	— —	0.18 0.22	Ohm
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \geq 3.2 \text{ Vdc}$) ($V_{DS} \geq 3.5 \text{ Vdc}$)	IRF640, IRF641 IRF642, IRF643	$I_{D(on)}$	18 16	— —	Adc
Forward Transconductance ($V_{DS} \geq 3.2 \text{ V}, I_D = 10 \text{ A}$) ($V_{DS} \geq 3.5 \text{ V}, I_D = 10 \text{ A}$)	IRF640, IRF641 IRF642, IRF643	g_{FS}	6 6	— —	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$	C_{iss}	—	1600	pF
Output Capacitance		C_{oss}	—	750	
Reverse Transfer Capacitance		C_{rss}	—	300	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} = 75 \text{ V}, I_D = 10 \text{ Apk},$ $R_{gen} = 4.7 \text{ Ohms})$	$t_{d(on)}$	—	30	ns
Rise Time		t_r	—	60	
Turn-Off Delay Time		$t_{d(off)}$	—	80	
Fall Time		t_f	—	60	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $V_{GS} = 10 \text{ Vdc}, I_D = \text{Rated } I_D)$	Q_g	38 (Typ)	60	nC
Gate-Source Charge		Q_{gs}	16 (Typ)	—	
Gate-Drain Charge		Q_{gd}	22 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D,$ $V_{GS} = 0)$	V_{SD}	1.8 (Typ)	1.9 ⁽¹⁾	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	450 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.


(1) Add 0.1 V for IRF640 and IRF641.

IRF710


**N-CHANNEL ENHANCEMENT-MODE SILICON GATE
 TMOS POWER FIELD EFFECT TRANSISTOR**

This TMOS Power FET is designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



Part Number	V_{DSS}	$r_{DS(on)}$	I_D
IRF710	400 V	3.6 Ω	1.5 A



3


MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	400	Vdc
Drain-Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	V_{DGR}	400	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current Continuous	I_D	1.5	Adc
Pulsed	I_{DM}	6.0	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	20 0.16	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	6.4 62.5	$^\circ\text{C}/\text{W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

Design curves of the MTP2N35 are applicable for this series of products. The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



STYLE 5:
 PIN 1, GATE
 2, DRAIN
 3, SOURCE
 4, DRAIN

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
 2. CONTROLLING DIMENSION: INCH
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.86	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.94	0.98	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.03	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.565
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

**CASE 221A-04
 TO-220AB**

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	400	—	Vdc	
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	0.25 1.00	mAdc	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	500	nAdc	
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	500	nAdc	
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.25 \text{ mA}$)	$V_{GS(th)}$	2.0	4.0	Vdc	
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 0.8 \text{ Adc}$)	$r_{DS(on)}$	—	3.6	Ohm	
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \geq 5.4 \text{ Vdc}$)	$I_{D(on)}$	1.5	—	Adc	
Forward Transconductance ($V_{DS} \geq 5.4 \text{ V}, I_D = 0.8 \text{ A}$)	g_{FS}	0.5	—	mhos	
DYNAMIC CHARACTERISTICS					
Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1.0 \text{ MHz}$)	C_{iss}	—	150	pF
Output Capacitance		C_{oss}	—	50	
Reverse Transfer Capacitance		C_{rss}	—	15	
SWITCHING CHARACTERISTICS*					
Turn-On Delay Time	($V_{DD} = 0.5 V_{DSS}, I_D = 0.8 \text{ Apk},$ $R_{gen} = 50 \text{ Ohms}$)	$t_{d(on)}$	—	10	ns
Rise Time		t_r	—	20	
Turn-Off Delay Time		$t_{d(off)}$	—	10	
Fall Time		t_f	—	15	
Total Gate Charge	($V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $V_{GS} = 10 \text{ Vdc}, I_D = 2.0 \text{ A}$)	Q_g	6.0 (Typ)	7.5	nC
Gate-Source Charge		Q_{gs}	3.0 (Typ)	—	
Gate-Drain Charge		Q_{gd}	3.0 (Typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS*					
Forward On-Voltage	($I_S = 2.0 \text{ A},$ $V_{GS} = 0$)	V_{SD}	1.1 (Typ)	1.6	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	600 (Typ)	—	ns
INTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw on the tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	—	nH
Internal Source Inductance (Measured from the source lead, 0.25" from package to source bond pad)	L_s	7.5 (Typ)	—	—	nH


*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRF720
IRF722

TMOS POWER FETs
2.5 and 3 AMPERES
 $r_{DS(on)} = 1.8 \text{ OHM}$
400 VOLTS
 $r_{DS(on)} = 2.5 \text{ OHM}$
400 VOLTS



CASE 221A-04
(TO-220AB)

MAXIMUM RATINGS


Rating	Symbol	IRF		Unit
		720	722	
Drain-Source Voltage	V_{DSS}	400	400	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	400	400	Vdc
Drain Current Continuous Pulsed	I_D	3	2.5	A dc
	I_{DM}	12	10	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	40	32	Watts $W/^\circ\text{C}$
		0.32		
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$	3.12	$^\circ\text{C}/\text{W}$
	$R_{\theta JA}$	62.5	
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the MTP3N40 Designer's Data Sheet for a complete set of design curves for the product on this data sheet.

OUTLINE DIMENSIONS



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH
 3. DIM Z DETERMINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.406
C	4.67	4.82	0.180	0.190
D	0.64	0.98	0.025	0.039
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.106
H	2.80	3.93	0.110	0.155
J	0.36	0.95	0.014	0.029
K	12.70	14.27	0.500	0.560
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	400	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	0.25 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	500	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	500	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.25 \text{ mA}$)	$V_{GS(th)}$	2	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 1.5 \text{ Adc}$)	$r_{DS(on)}$	—	1.8 2.5	Ohm
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \geq 5.4 \text{ Vdc}$) ($V_{DS} \geq 6.25 \text{ Vdc}$)	$I_{D(on)}$	3 2.5	—	Adc
Forward Transconductance ($V_{DS} \geq 5.4 \text{ V}, I_D = 1.5 \text{ A}$) ($V_{DS} \geq 6.25 \text{ V}, I_D = 1.5 \text{ A}$)	g_{FS}	1 1	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$	C_{iss}	—	600	pF
Output Capacitance		C_{oss}	—	200	
Reverse Transfer Capacitance		C_{rss}	—	40	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} \approx 200 \text{ V}, I_D = 1.5 \text{ Apk}, R_{gen} = 50 \text{ Ohms})$	$t_{d(on)}$	—	40	ns
Rise Time		t_r	—	50	
Turn-Off Delay Time		$t_{d(off)}$	—	100	
Fall Time		t_f	—	50	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 10 \text{ Vdc}, I_D = \text{Rated } I_D)$	Q_g	12 (Typ)	15	nC
Gate-Source Charge		Q_{gs}	6 (Typ)	—	
Gate-Drain Charge		Q_{gd}	6 (Typ)	—	

SOURCE-DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$	V_{SD}	1.1 (Typ)	1.6	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	500 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L_s	7.5 (Typ)	—	


*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRF730
IRF731
IRF732
IRF733

TMOS POWER FETs
4.5 and 5.5 AMPERES
 $r_{DS(on)} = 1 \text{ OHM}$
350 and 400 VOLTS
 $r_{DS(on)} = 1.5 \text{ OHM}$
350 and 400 VOLTS



MAXIMUM RATINGS


Rating	Symbol	IRF				Unit
		730	731	732	733	
Drain-Source Voltage	V_{DSS}	400	350	400	350	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	400	350	400	350	Vdc
Gate-Source Voltage	V_{GS}	± 20				Vdc
Drain Current Continuous, $T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$ Peak, $T_C = 25^\circ\text{C}$	I_D	5.5 3.5 22	4.5 3 18			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75 0.6				Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance, — Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C}/\text{W}$
— Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the M7M5N35 Designer's Data Sheet for a complete set of design curves for the product on this data sheet.

OUTLINE DIMENSIONS



NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.68	10.29	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.86	0.095	0.115
H	2.80	3.83	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
O	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	IRF731, IRF733 IRF730, IRF732	$V_{(BR)DSS}$	350 400	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.25 \text{ mA}$)		$V_{GS(th)}$	2	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 3 \text{ Adc}$)	IRF730, IRF731 IRF732, IRF733	$r_{DS(on)}$	— —	1 1.5	Ohm
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \geq 5.5 \text{ Vdc}$) ($V_{DS} \geq 6.75 \text{ Vdc}$)	IRF730, IRF731 IRF732, IRF733	$I_{D(on)}$	5.5 4.5	— —	Adc
Forward Transconductance ($V_{DS} \geq 5.5 \text{ V}, I_D = 3 \text{ A}$) ($V_{DS} \geq 6.75 \text{ V}, I_D = 3 \text{ A}$)	IRF730, IRF731 IRF732, IRF733	g_{FS}	3 3	— —	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$	C_{iss}	—	800	pF
Output Capacitance		C_{oss}	—	300	
Reverse Transfer Capacitance		C_{rss}	—	80	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} \approx 200 \text{ V}, I_D = 3 \text{ Apk}, R_{gen} = 15 \text{ Ohms})$	$t_{d(on)}$	—	30	ns
Rise Time		t_r	—	35	
Turn-Off Delay Time		$t_{d(off)}$	—	55	
Fall Time		t_f	—	35	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 10 \text{ Vdc}, I_D = \text{Rated } I_D)$	Q_g	18 (Typ)	30	nC
Gate-Source Charge		Q_{gs}	10 (Typ)	—	
Gate-Drain Charge		Q_{gd}	8 (Typ)	—	

SOURCE-DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$	V_{SD}	1.2 (Typ)	1.5 ⁽¹⁾	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	4:0 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.
⁽¹⁾Add 0.1 V for IRF730 and IRF731.


MOTOROLA SEMICONDUCTOR TECHNICAL DATA

IRF740 IRF741

N-CHANNEL ENHANCEMENT-MODE SILICON GATE TMOS POWER FIELD EFFECT TRANSISTOR

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MAXIMUM RATINGS

Rating	Symbol	IRF		Unit
		740	741	
Drain-Source Voltage	V_{DSS}	400	350	Vdc
Drain-Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	V_{DGR}	400	350	Vdc
Gate-Source Voltage	V_{GS}	± 20		Vdc
Drain Current Continuous Pulsed	I_D I_{DM}	10 40		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125 1.0		Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ\text{C}$



THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.0 62.5	$^\circ\text{C/W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$

See the MTP8N45 Designer's Data Sheet for a complete set of design curves for the product on this data sheet. Design curves of the MTP10N35 are applicable for this series of products.

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Part Number	V_{DSS}	$r_{DS(on)}$	I_D
IRF740	400 V	0.55 Ω	10 A
IRF741	350 V	0.55 Ω	10 A



STYLE 5
PIN 1 GATE
2 DRAIN
3 SOURCE
4 DRAIN

- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION, INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.85	10.28	0.390	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.90	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
O	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

CASE 221A-04
TO-220AB

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	IRF741 IRF740 $V_{(BR)DSS}$	350 400	— —	Vdc	
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	0.25 1.0	mAdc	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	500	nAdc	
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	500	nAdc	
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.25 \text{ mA}$)	$V_{GS(th)}$	2.0	4.0	Vdc	
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 5.0 \text{ Adc}$)	$r_{DS(on)}$	—	0.55	Ohm	
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \geq 5.5 \text{ Vdc}$)	$I_{D(on)}$	10	—	Adc	
Forward Transconductance ($V_{DS} \geq 5.5 \text{ V}, I_D = 5.0 \text{ A}$)	g_{FS}	4.0	—	mhos	
DYNAMIC CHARACTERISTICS					
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1.0 \text{ MHz})$	C_{iss}	—	1600	pF
Output Capacitance		C_{oss}	—	450	
Reverse Transfer Capacitance		C_{rss}	—	150	
SWITCHING CHARACTERISTICS*					
Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 5.0 \text{ Apk},$ $R_{gen} = 4.7 \text{ Ohms})$	$t_{d(on)}$	—	35	ns
Rise Time		t_r	—	15	
Turn-Off Delay Time		$t_{d(off)}$	—	90	
Fall Time		t_f	—	35	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $V_{GS} = 10 \text{ Vdc}, I_D = \text{Rated } I_D)$	Q_g	40 (Typ)	60	nC
Gate-Source Charge		Q_{gs}	20 (Typ)	—	
Gate-Drain Charge		Q_{gd}	20 (Typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS*					
Forward On-Voltage	$(I_S = \text{Rated } I_D,$ $V_{GS} = 0)$	V_{SD}	1.1 (Typ)	2.0	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	600 (Typ)	—	ns
INTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw on the tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH	
Internal Source Inductance (Measured from the source lead, 0.25" from package to source bond pad)	L_s	7.5 (Typ)	—		


*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRF820
IRF821
IRF823

TMOS POWER FETs
2 and 2.5 AMPERES
 $r_{DS(on)} = 3 \text{ OHM}$
450 and 500 VOLTS
 $r_{DS(on)} = 4 \text{ OHM}$
450 VOLTS



CASE 221A-04
TO-220AB

MAXIMUM RATINGS


Rating	Symbol	IRF			Unit
		820	821	823	
Drain-Source Voltage	V_{DSS}	500	450	450	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	500	450	450	Vdc
Gate-Source Voltage	V_{GS}	± 20			Vdc
Drain Current Continuous Pulsed	I_D	2.5	2		Adc
	I_{DM}	10	8		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	40 0.32			Adc
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$	3.12	$^\circ\text{C}/\text{W}$
	$R_{\theta JA}$	62.5	
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the MTP3N45 Designer's Data Sheet for a complete set of design curves for the product on this data sheet.

OUTLINE DIMENSIONS



NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION, INCH.
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.40	15.75	0.570	0.620
B	3.66	10.29	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.28	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.75	0.080	0.110
S	1.15	1.30	0.045	0.050
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	IRF821, IRF823 IRF820	$V_{(BR)DSS}$	450 500	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.25 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	500	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	500	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.25 \text{ mA}$)		$V_{GS(th)}$	2	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 1 \text{ Adc}$)	IRF820, IRF821 IRF823	$r_{DS(on)}$	— —	3 4	Ohm
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \geq 7.5 \text{ Vdc}$) ($V_{DS} \geq 8 \text{ Vdc}$)	IRF820, IRF821 IRF823	$I_{D(on)}$	2.5 2	— —	Adc
Forward Transconductance ($V_{DS} \geq 7.5 \text{ V}, I_D = 1 \text{ A}$) ($V_{DS} \geq 8 \text{ V}, I_D = 1 \text{ A}$)	IRF820, IRF821 IRF823	g_{FS}	1 1	— —	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$	C_{iss}	—	400	pF
Output Capacitance		C_{oss}	—	150	
Reverse Transfer Capacitance		C_{rss}	—	40	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$V_{DD} \approx 200 \text{ V}, I_D = 1 \text{ Apk}, R_{gen} = 50 \text{ Ohms}$	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	50	
Turn-Off Delay Time		$t_{d(off)}$	—	60	
Fall Time		t_f	—	30	
Total Gate Charge	$(V_{GS} = 10 \text{ V}, V_{DS} = 0.8 \times \text{Rated } V_{DSS}, I_D = \text{Rated } I_D)$	Q_g	12 (Typ)	15	nC
Gate-Source Charge		Q_{gs}	6 (Typ)	—	
Gate-Drain Charge		Q_{gd}	6 (Typ)	—	

SOURCE-DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$	V_{SD}	—	1.5 ⁽¹⁾	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	500 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

(1) Add 0.1 V for IRF820 and IRF821.


Power Field Effect Transistor

N-Channel Enhancement Mode

Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRF830
IRF831
IRF832
IRF833

TMOS POWER FETs
4 and 4.5 AMPERES
 $r_{DS(on)} = 1.5 \text{ OHMS}$
450 and 500 VOLTS
 $r_{DS(on)} = 2 \text{ OHMS}$
450 and 500 VOLTS



CASE 221A-04
(TO-220AB)

MAXIMUM RATINGS


Rating	Symbol	IRF				Unit
		830	831	832	833	
Drain-Source Voltage	V_{DSS}	500	450	500	450	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	500	450	500	450	Vdc
Gate-Source Voltage	V_{GS}	± 20				Vdc
Drain Current Continuous, $T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$ Peak, $T_C = 25^\circ\text{C}$	I_D	4.5		4		Adc
		3		2.5		
Total Power Dissipation ($\theta = 25^\circ\text{C}$ Derate above 25°C)	P_D	75				Watts
		0.6				
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C}/\text{W}$
— Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the MTM4N45 Designer's Data Sheet for a complete set of design curves for the product on this data sheet. Design curves of the MTP4N45 are applicable for this series of product.

OUTLINE DIMENSIONS



NOTES
 1 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
 2 CONTROLLING DIMENSION INCH
 3 DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.40	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.98	0.025	0.039
F	3.51	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 0.25 mA)	V(BR)DSS	450 500	—	Vdc
Zero Gate Voltage Drain Current (V _{DS} = Rated V _{DSS} , V _{GS} = 0) (V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 0, T _J = 125°C)	I _{DSS}	—	0.2 1	mAdc
Gate-Body Leakage Current, Forward (V _{GSF} = 20 Vdc, V _{DS} = 0)	I _{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)	I _{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 0.25 mA)	V _{GS(th)}	2	4	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 2.5 Adc)	r _{DS(on)}	— —	1.5 2	Ohm
On-State Drain Current (V _{GS} = 10 V) (V _{DS} ≥ 6.75 Vdc) (V _{DS} ≥ 8 Vdc)	I _{D(on)}	4.5 4	— —	Adc
Forward Transconductance (V _{DS} ≥ 6.75 V, I _D = 2.5 A) (V _{DS} ≥ 8 V, I _D = 2.5 A)	g _{FS}	2.5 2.5	— —	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz)	C _{iss}	—	800	pF
Output Capacitance		C _{oss}	—	200	
Reverse Transfer Capacitance		C _{rss}	—	60	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	(V _{DD} = 200 V, I _D = 2.5 Apk, R _{gen} = 15 Ohms)	t _{d(on)}	—	30	ns
Rise Time		t _r	—	30	
Turn-Off Delay Time		t _{d(off)}	—	55	
Fall Time		t _f	—	30	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 10 Vdc, I _D = Rated I _D)	Q _g	22 (Typ)	30	nC
Gate-Source Charge		Q _{gs}	12 (Typ)	—	
Gate-Drain Charge		Q _{gd}	10 (Typ)	—	

SOURCE DIODE CHARACTERISTICS*

Forward On-Voltage	(I _S = Rated I _D , V _{GS} = 0)	V _{SD}	1.1 (Typ)	1.5 ⁽¹⁾	Vdc
Forward Turn-On Time		t _{on}	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	450 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L _d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L _s	7.5 (Typ)	—	nH

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.



(1) Add 0.1 V for IRF830 and IRF831.

IRF840
IRF841
IRF842
IRF843

**N-CHANNEL ENHANCEMENT-MODE SILICON GATE
 TMOS POWER FIELD EFFECT TRANSISTOR**

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



3

MAXIMUM RATINGS

Rating	Symbol	IRF				Unit
		840	841	842	843	
Drain-Source Voltage	V_{DSS}	500	450	500	450	Vdc
Drain-Gate Voltage ($R_{GS} = 1.0\ m\Omega$)	V_{DGR}	500	450	500	450	Vdc
Gate-Source Voltage	V_{GS}	± 20				Vdc
Drain Current Continuous Pulsed	I_D	8.0		7.0		A dc
	I_{DM}	32		28		
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	125				Watts
		1.0				
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150				$^\circ C$



THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$	1.0	$^\circ C/W$
	$R_{\theta JA}$	62.5	
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	275	$^\circ C$

See the MTP8N45 Designer's Data Sheet for a complete set of design curves for the product on this data sheet.

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Part Number	V_{DSS}	$r_{DS(on)}$	I_D
IRF840	500 V	0.85 Ω	8.0 A
IRF841	450 V	0.85 Ω	8.0 A
IRF842	500 V	1.10 Ω	7.0 A
IRF843	450 V	1.10 Ω	7.0 A



STYLE 5:
 PIN 1 GATE
 2 DRAIN
 3 SOURCE
 4 DRAIN

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
 2. CONTROLLING DIMENSION, INCH
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	3.66	10.29	0.260	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.75	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.35	0.110	0.132
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

**CASE 221A-04
 TO-220AB**

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 0.25 mA)	IRF841, IRF843 IRF840, IRF842	V _{(BR)DSS}	450 500	— —	Vdc
Zero Gate Voltage Drain Current (V _{DS} = Rated V _{DSS} , V _{GS} = 0) (V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 0, T _J = 125°C)		I _{DSS}	— —	0.25 1.00	mAdc
Gate-Body Leakage Current, Forward (V _{GSF} = 20 Vdc, V _{DS} = 0)		I _{GSSF}	—	500	nAdc
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)		I _{GSSR}	—	500	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 0.25 mA)		V _{GS(th)}	2.0	4.0	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 4.0 Adc)	IRF840, IRF841 IRF842, IRF843	r _{DS(on)}	— —	0.85 1.0	Ohm
On-State Drain Current (V _{GS} = 10 V) (V _{DS} ≥ 6.8 Vdc) (V _{DS} ≥ 7.0 Vdc)	IRF840, IRF841 IRF842, IRF843	I _{D(on)}	8.0 7.0	— —	Adc
Forward Transconductance (V _{DS} ≥ 6.8 V, I _D = 4.0 A) (V _{DS} ≥ 7.0 V, I _D = 4.0 A)	IRF840, IRF841 IRF842, IRF843	g _{FS}	4.0 4.0	— —	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1.0 MHz)	C _{iss}	—	1600	pF
Output Capacitance		C _{oss}	—	350	
Reverse Transfer Capacitance		C _{rss}	—	150	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	(V _{DD} ≈ 200 V, I _D = 4.0 Apk, R _{gen} = 4.7 Ohms)	t _{d(on)}	—	35	ns
Rise Time		t _r	—	15	
Turn-Off Delay Time		t _{d(off)}	—	90	
Fall Time		t _f	—	30	
Total Gate Charge	(V _{GS} = 10 V, V _{DS} = 0.8 × Rated V _{DSS} , I _D = Rated I _D)	Q _g	40 (Typ)	60	nC
Gate-Source Charge		Q _{gs}	20 (Typ)	—	
Gate-Drain Charge		Q _{gd}	20 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	(I _S = Rated I _D , V _{GS} = 0)	V _{SD}	—	1.9 (1)	Vdc
Forward Turn-On Time		t _{on}	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	600 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L _d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L _s	7.5 (Typ)	—	


*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

(1) Add 0.1 V for IRF840 and IRF841.

Advance Information
Small-Signal TMOS
Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS 4-Pin DIP


These TMOS FETs are designed for low voltage, high speed switching applications which require very low on-state resistance, high transconductance, and high device ruggedness.

- Silicon Gate for Fast Switching Speeds
- Low Drive Current
- Package Designed for Auto Insertation
- Ease of Paralleling
- No Second Breakdown
- Stable Over Wide Temperature Range
- Rugged — SOA is Power Dissipation Limited



IRFD1Z0
IRFD1Z3

1 WATT
 TMOS FETs
 $r_{DS(on)} = 0.8 \text{ OHM}$
 60 VOLTS
 $r_{DS(on)} = 0.6 \text{ OHM}$
 100 VOLTS



CASE 370-01

MAXIMUM RATINGS

Rating	Symbol	IRFD1Z0	IRFD1Z3	Unit
Drain-Source Voltage	V_{DSS}	100	60	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	100	60	Vdc
Gate-Source Voltage	V_{GS}	± 20		Vdc
Drain Current Continuous $T_C = 25^\circ\text{C}$ Pulsed	I_D	0.5	0.4	Adc
	I_{DM}	4	3.2	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	1		Watts mW/°C
		8		
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Ambient (Free Air Operation)	$R_{\theta JA}$	120	°C/W
--	-----------------	-----	------

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 250 \mu\text{A}$)	IRFD1Z0	$V_{(BR)DSS}$	100	—	—	Vdc
	IRFD1Z3		60	—	—	
Zero Gate Voltage Drain Current ($V_{DSS} = \text{Rated } V_{DSS}, V_{GS} = 0 \text{ V}$)		I_{DSS}	—	—	250	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ V}$)		I_{GSSF}	—	—	500	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ V}$)		I_{GSSR}	—	—	500	nAdc

(continued)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ELECTRICAL CHARACTERISTICS — Continued (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
ON CHARACTERISTICS					
Gate Threshold Voltage (I _D = 250 μA, V _{DS} = V _{GS})	V _{GS(th)}	2	—	4	Vdc
Static Drain-Source On-Resistance ⁽¹⁾ (V _{GS} = 10 Vdc, I _D = 0.25 A)	IRFD1Z0 r _{DS(on)} IRFD1Z3	— —	— —	2.4 3.2	Ohms
On-State Drain Current ⁽¹⁾ (V _{GS} = 10 V, V _{DS} = 5 V)	IRFD1Z0 I _{D(on)} IRFD1Z3	0.5 0.4	— —	— —	Adc
Forward Transconductance ⁽¹⁾ (I _D = 0.25 A, V _{DS} = 5 V)	g _{fs}	0.25	—	—	mhos

CAPACITANCE

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0 f = 1 MHz)	C _{iss}	—	—	70	pF
Output Capacitance		C _{oss}	—	—	30	
Reverse Transfer Capacitance		C _{rss}	—	—	10	

SWITCHING CHARACTERISTICS

Turn-On Delay Time	(V _{DS} = 0.5 V(BR)/DSS I _D = 0.25 A, Z _O = 50 Ω)	t _{d(on)}	—	—	20	ns
Rise Time		t _r	—	—	25	
Turn-Off Delay Time		t _{d(off)}	—	—	25	
Fall Time		t _f	—	—	20	

SOURCE-DRAIN DIODE CHARACTERISTICS

Diode Forward Voltage (V _{GS} = 0) ⁽¹⁾	I _S = 0.5 A, IRFD1Z0 I _S = 0.4 A, IRFD1Z3	V _F	— —	— —	1.4 1.3	Vdc
Continuous Source Current, Body Diode	IRFD1Z0 IRFD1Z3	I _S	— —	— —	0.5 0.4	Adc
Pulsed Source Current, Body Diode	IRFD1Z0 IRFD1Z3	I _{SM}	— —	— —	4 3.2	A
Forward Turn-On Time	(I _S = Rated I _S , V _{GS} = 0)	t _{on}	negligible			ns
Reverse Recovery Time		t _{rr}	—	100	—	

⁽¹⁾Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

OUTLINE DIMENSIONS

STYLE 1:
PIN 1. DRAIN
2. GATE
3. SOURCE

NOTES:
1. SURFACE "T" IS BOTH A DATUM AND SEATING PLANE.
2. POSITIONAL TOLERANCE FOR LEADS: D DIM 4 PL
± 0.27 (0.010) (M) -T- | A (M)
LEADS: J DIM 4 PL
± 0.27 (0.010) (M) -T- | B (M)
3. DIMENSIONING AND TOLERANCING PER Y14.5M, 1982.
4. CONTROLLING DIMENSION: INCH
5. DIMENSION "J" PRIOR TO SOLDER DIP PLATING


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.70	5.02	0.185	0.198
B	6.10	7.11	0.240	0.280
C	4.06	5.08	0.160	0.200
D	0.38	0.63	0.015	0.025
G	2.54 BSC		0.100 BSC	
J	0.30	0.43	0.012	0.017
K	2.79	3.81	0.110	0.150
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.77	0.020	0.070

CASE 370-01

Advance Information
Small-Signal TMOS
Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS 4-Pin DIP


These TMOS FETs are designed for low voltage, high speed power switching applications which require very low on-state resistance, high transconductance, and high device ruggedness.

- Silicon Gate for Fast Switching Speeds
- Low Drive Current
- Package Designed for Auto Insertation
- Ease of Paralleling
- No Second Breakdown
- Stable Over Wide Temperature Range
- Rugged — SOA is Power Dissipation Limited



IRFD110
IRFD113

1 WATT
 TMOS FETs
 $r_{DS(on)} = 0.8 \text{ OHM}$
 60 VOLTS
 $r_{DS(on)} = 0.6 \text{ OHM}$
 100 VOLTS



CASE 370-01

MAXIMUM RATINGS

Rating	Symbol	IRFD110	IRFD113	Unit
Drain-Source Voltage	V_{DSS}	100	60	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	100	60	Vdc
Gate-Source Voltage	V_{GS}	± 20		Vdc
Drain Current Continuous $T_C = 25^\circ\text{C}$ Pulsed	I_D	1	0.8	Adc
	I_{DM}	8	6.4	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	1		Watts
		8		
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Ambient	$R_{\theta JA}$	120	$^\circ\text{C}/\text{W}$
---	-----------------	-----	---------------------------

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 250 \mu\text{A}$)	IRFD110 IRFD113	$V_{(BR)DSS}$	100 60	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DSS} = \text{Rated } V_{DSS}, V_{GS} = 0 \text{ V}$)		I_{DSS}	—	—	250 μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ V}$)		I_{GSSF}	—	—	500 nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = -20 \text{ V}$)		I_{GSSR}	—	—	-500 nAdc

(continued)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ELECTRICAL CHARACTERISTICS — Continued (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
ON CHARACTERISTICS					
Gate Threshold Voltage (I _D = 250 μA, V _{DS} = V _{GS})	V _{GS(th)}	2	—	4	Vdc
Static Drain-Source On-Resistance ⁽¹⁾ (V _{GS} = 10 Vdc, I _D = 0.8 A)	IRFD110 IRFD113 r _{DS(on)}	— —	— —	0.6 0.8	Ohms
On-State Drain Current ⁽¹⁾ (V _{GS} = 10 V, V _{DS} = 5 V)	IRFD110 IRFD113 I _{D(on)}	1 0.8	— —	— —	Adc
Forward Transconductance ⁽¹⁾ (I _D = 0.8 A, V _{DS} = 5 V)	g _{fs}	0.8	—	—	mhos

CAPACITANCE

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0 f = 1 MHz)	C _{iss}	—	—	200	pF
Output Capacitance		C _{oss}	—	—	100	
Reverse Transfer Capacitance		C _{rss}	—	—	25	

SWITCHING CHARACTERISTICS

Turn-On Delay Time	(V _{DS} = 0.5 V(BR)DSS I _D = 0.8 A, Z _θ = 50 Ω)	t _{d(on)}	—	—	20	ns
Rise Time		t _r	—	—	25	
Turn-Off Delay Time		t _{d(off)}	—	—	25	
Fall Time		t _f	—	—	20	

SOURCE-DRAIN DIODE CHARACTERISTICS

Diode Forward Voltage (V _{GS} = 0)	I _S = 1 A, IRFD110 I _S = 0.8 A, IRFD113	V _F	— —	— —	2.5 2	Vdc
Continuous Source Current, Body Diode	IRFD110 IRFD113	I _S	— —	— —	1 0.8	Adc
Pulsed Source Current, Body Diode	IRFD110 IRFD113	I _{SM}	— —	— —	8 6.4	A
Forward Turn-On Time	(I _S = Rated I _S , V _{GS} = 0)	t _{on}	negligible			ns
Reverse Recovery Time		t _{rr}	—	100	—	

⁽¹⁾Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

OUTLINE DIMENSIONS

STYLE 1
PIN 1 DRAIN
2 GATE
3 SOURCE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.70	5.02	0.185	0.198
B	6.10	7.11	0.240	0.280
C	4.06	5.08	0.160	0.200
D	0.38	0.63	0.015	0.025
G	2.54 BSC		0.100 BSC	
J	0.30	0.43	0.012	0.017
K	2.79	3.81	0.110	0.150
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.77	0.020	0.070

NOTES


- SURFACE "T" IS BOTH A DATUM AND SEATING PLANE.
- POSITIONAL TOLERANCE FOR LEADS: D DIM 4 PL
⊕ 0.27 (0.010) (M) .T. | A (M)
- LEADS: J DIM 4 PL
⊕ 0.27 (0.010) (M) .T. | B (M)
- DIMENSIONING AND TOLERANCING PER Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH
- DIMENSION "J" PRIOR TO SOLDER DIP PLATING

CASE 370-01

Advance Information
Small-Signal TMOS
Field Effect Transistors
N-Channel Enhancement-Mode
Silicon Gate TMOS 4-Pin DIP


These TMOS FETs are designed for low voltage, high speed power switching applications which require very low on-state resistance, high transconductance, and high device ruggedness.

- Silicon Gate for Fast Switching Speeds
- Low Drive Current
- Package Designed for Auto Insertion
- Ease of Paralleling
- No Second Breakdown
- Stable Over Wide Temperature Range
- Rugged — SOA is Power Dissipation Limited



IRFD120
IRFD121
IRFD122
IRFD123

1 WATT
 TMOS FETs
 $r_{DS(on)} = 0.3 \text{ OHM}$
 100 VOLTS
 $r_{DS(on)} = 0.4 \text{ OHM}$
 60 VOLTS



CASE 370-01

MAXIMUM RATINGS

Rating	Symbol	IRFD120	IRFD121	IRFD122	IRFD123	Unit
Drain-Source Voltage	V_{DSS}	100	60	100	60	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	100	60	100	60	Vdc
Gate-Source Voltage	V_{GS}	± 20				Vdc
Drain Current Continuous $T_C = 25^\circ\text{C}$ Pulsed	I_D	1.3		1.1		Adc
	I_{DM}	5.2		4.4		
Total Power Dissipation ($\alpha T_C = 25^\circ\text{C}$ Derate above 25°C)	P_D	1				Watts
		8				
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to +150				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Ambient	$R_{\theta JA}$	120	$^\circ\text{C}/\text{W}$
---	-----------------	-----	---------------------------

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 250 \mu\text{A}$)	$V_{(BR)DSS}$	IRFD120, IRFD122	100	—	—	Vdc
		IRFD121, IRFD123	60	—	—	
Zero Gate Voltage Drain Current ($V_{DSS} = \text{Rated } V_{DSS}, V_{GS} = 0 \text{ V}$)	I_{DSS}	—	—	250	μAdc	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ V}$)	I_{GSSF}	—	—	500	nAdc	
Gate-Body Leakage Current, Reverse ($V_{GSR} = -20 \text{ V}$)	I_{GSSR}	—	—	-500	nAdc	

(continued)

ELECTRICAL CHARACTERISTICS — Continued (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
ON CHARACTERISTICS					
Gate Threshold Voltage (I _D = 250 μA, V _{DS} = V _{GS})	V _{GS(th)}	2	—	4	Vdc
Static Drain-Source On-Resistance ⁽¹⁾ (V _{GS} = 10 Vdc, I _D = 0.6 A)	r _{DS(on)}	—	—	0.3 0.4	Ohms
On-State Drain Current ⁽¹⁾ (V _{GS} = 10 V, V _{DS} = 5 V)	I _{D(on)}	1.3 1.1	—	—	Adc
Forward Transconductance ⁽¹⁾ (I _D = 0.6 A, V _{DS} = 5 V)	g _{fs}	0.9	—	—	mhos

CAPACITANCE

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0 f = 1 MHz)	C _{iss}	—	—	600	pF
Output Capacitance		C _{oss}	—	—	400	
Reverse Transfer Capacitance		C _{rss}	—	—	100	

SWITCHING CHARACTERISTICS

Turn-On Delay Time	(V _{DS} ≈ 0.5 V _{(BR)DSS} , I _D = 0.6 A, Z _o = 50 Ω)	t _{d(on)}	—	—	40	ns
Rise Time		t _r	—	—	70	
Turn-Off Delay Time		t _{d(off)}	—	—	100	
Fall Time		t _f	—	—	70	

SOURCE-DRAIN DIODE CHARACTERISTICS

Diode Forward Voltage (V _{GS} = 0)	I _S = 1.3 A, IRFD120, IRFD121 I _S = 1.1 A, IRFD122, IRFD123	V _{SD}	—	—	2.5 2.3	Vdc
Continuous Source Current, Body Diode	IRFD120, IRFD121 IRFD122, IRFD123	I _S	—	—	1.3 1.1	Adc
Pulsed Source Current, Body Diode	IRFD120, IRFD121 IRFD122, IRFD123	I _{SM}	—	—	5.2 4.4	A
Forward Turn-On Time	(I _S = Rated I _S , V _{GS} = 0)	t _{on}	negligible			ns
Reverse Recovery Time		t _{rr}	—	280	—	

⁽¹⁾Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

OUTLINE DIMENSIONS

STYLE 1:
PIN 1 DRAIN
2. GATE
3. SOURCE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.70	5.02	0.185	0.198
B	6.10	7.11	0.240	0.280
C	4.06	5.08	0.160	0.200
D	0.38	0.63	0.015	0.025
G	2.54 BSC		0.100 BSC	
J	0.30	0.43	0.012	0.017
K	2.79	3.81	0.110	0.150
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.77	0.020	0.070


CASE 370-01

NOTES
1 SURFACE "T" IS BOTH A DATUM AND SEATING PLANE
2 POSITIONAL TOLERANCE FOR LEADS, D DIM 4 PL
Ⓢ 0.27 (0.010) Ⓢ -T- | A Ⓢ
LEADS, J DIM 4 PL
Ⓢ 0.27 (0.010) Ⓢ -T- | B Ⓢ
3 DIMENSIONING AND TOLERANCING PER Y14 9M, 1982
4 CONTROLLING DIMENSION: INCH
5 DIMENSION "J" PRIOR TO SOLDER DIP PLATING

Advance Information
Small-Signal TMOS
Field Effect Transistors
N-Channel Enhancement-Mode
Silicon Gate TMOS 4-Pin DIP


These TMOS FETs are designed for low voltage, high speed power switching applications which require very low on-state resistance, high transconductance, and high device ruggedness.

- Silicon Gate for Fast Switching Speeds
- Low Drive Current
- Package Designed for Auto Insertion
- Ease of Paralleling
- No Second Breakdown
- Stable Over Wide Temperature Range
- Rugged — SOA is Power Dissipation Limited



IRFD210
IRFD211
IRFD212
IRFD213

1 WATT
 TMOS FETs
 $r_{DS(on)} = 1.5 \text{ OHM}$
 200 VOLTS
 $r_{DS(on)} = 2.4 \text{ OHM}$
 150 VOLTS



3

MAXIMUM RATINGS

Rating	Symbol	IRFD210	IRFD211	IRFD212	IRFD213	Unit
Drain-Source Voltage	V_{DSS}	200	150	200	150	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	200	150	200	150	Vdc
Gate-Source Voltage	V_{GS}	± 20				Vdc
Drain Current Continuous $T_C = 25^\circ\text{C}$	I_D	0.6		0.45		Adc
Pulsed	I_{DM}	2.5		1.8		
Total Power Dissipation ($\theta_{TC} = 25^\circ\text{C}$ Derate above 25°C)	P_D	1 0.008				Watts mW/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to +150				°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Ambient	$R_{\theta JA}$	120				°C/W
---	-----------------	-----	--	--	--	------

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 250 \mu\text{A}$)	$V_{(BR)DSS}$	200 150	— —	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DSS} = \text{Rated } V_{DSS}, V_{GS} = 0 \text{ V}$)	I_{DSS}	—	—	250	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ V}$)	I_{GSSF}	—	—	500	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = -20 \text{ V}$)	I_{GSSR}	—	—	-500	nAdc

(continued)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ELECTRICAL CHARACTERISTICS — Continued (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
ON CHARACTERISTICS					
Gate Threshold Voltage (I _D = 250 μA, V _{DS} = V _{GS})	V _{GS(th)}	2	—	4	Vdc
Static Drain-Source On-Resistance ⁽¹⁾ (V _{GS} = 10 Vdc, I _D = 0.3 A)	r _{DS(on)}	—	—	1.5 2.4	Ohms
On-State Drain Current ⁽¹⁾ (V _{GS} = 10 V, V _{DS} = 5 V)	I _{D(on)}	1.5 2.4	—	—	Adc
Forward Transconductance ⁽¹⁾ (I _D = 0.3 A, V _{DS} = 5 V)	g _{fs}	0.5	—	—	mhos

CAPACITANCE

Input Capacitance	V _{DS} = 25 V, V _{GS} = 0 f = 1 MHz	C _{iss}	—	—	150	pF
Output Capacitance		C _{oss}	—	—	80	
Reverse Transfer Capacitance		C _{rss}	—	—	25	

SWITCHING CHARACTERISTICS

Turn-On Delay Time	V _{DS} ≈ 0.5 V(BR)DSS, I _D = 0.3 A, Z _O = 50 Ω	t _{d(on)}	—	—	15	ns
Rise Time		t _r	—	—	25	
Turn-Off Delay Time		t _{d(off)}	—	—	15	
Fall Time		t _f	—	—	15	

SOURCE-DRAIN DIODE CHARACTERISTICS

Diode Forward Voltage (V _{GS} = 0) I _S = 0.6 A, IRFD210, IRFD211 I _S = 0.45 A, IRFD212, IRFD213	V _{SD}	—	—	2 1.8	Vdc	
Continuous Source Current, Body Diode	I _S	—	—	0.6 0.45	Adc	
Pulsed Source Current, Body Diode	I _{SM}	—	—	2.5 1.8	A	
Forward Turn-On Time	(I _S = Rated I _S , V _{GS} = 0)	t _{on}	negligible			ns
Reverse Recovery Time		t _{rr}	—	290	—	

⁽¹⁾Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

OUTLINE DIMENSIONS

STYLE 1
PIN 1: DRAIN
2: GATE
3: SOURCE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.70	5.02	0.185	0.198
B	6.10	7.11	0.240	0.280
C	4.36	5.08	0.160	0.200
D	0.38	0.63	0.015	0.025
G	2.54 BSC		0.100 BSC	
J	0.30	0.43	0.012	0.017
K	2.79	3.81	0.110	0.150
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.77	0.020	0.070


CASE 370-01

NOTES:
1 SURFACE "T" IS BOTH A DATUM AND SEATING PLANE
2 POSITIONAL TOLERANCE FOR LEADS; D DIM 4 PL
± 0.27 (0.010) (M) -T- A (M)
LEADS; J DIM 4 PL
± 0.27 (0.010) (M) -T- B (M)
3 DIMENSIONING AND TOLERANCING PER Y14.5M, 1982.
4 CONTROLLING DIMENSION INCH
5 DIMENSION "J" PRIOR TO SOLDER DIP PLATING

Advance Information
Small-Signal TMOS
Field Effect Transistors
N-Channel Enhancement-Mode
Silicon Gate TMOS 4-Pin DIP


These TMOS FETs are designed for low voltage, high speed power switching applications which require very low on-state resistance, high transconductance, and high device ruggedness.

- Silicon Gate for Fast Switching Speeds
- Low Drive Current
- Package Designed for Auto Insertion
- Ease of Paralleling
- No Second Breakdown
- Stable Over Wide Temperature Range
- Rugged — SOA is Power Dissipation Limited



IRFD220
IRFD221
IRFD222
IRFD223

1 WATT
 TMOS FETs
 $r_{DS(on)} = 0.8 \text{ OHM}$
 200 VOLTS
 $r_{DS(on)} = 1.2 \text{ OHM}$
 150 VOLTS



CASE 370-01

3

MAXIMUM RATINGS

Rating	Symbol	IRFD220	IRFD221	IRFD222	IRFD223	Unit
Drain-Source Voltage	V_{DSS}	200	150	200	150	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	200	150	200	150	Vdc
Gate-Source Voltage	V_{GS}	± 20				Vdc
Drain Current Continuous $T_C = 25^\circ\text{C}$ Pulsed	I_D I_{DM}	0.8 6.4		0.7 5.6		Adc
Total Power Dissipation ($T_C = 25^\circ\text{C}$) Derate above 25°C	P_D	1 0.008				Watts mW/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to +150				°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Ambient	$R_{\theta JA}$	120	°C/W
---	-----------------	-----	------

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 250 \mu\text{A}$)	IRFD220, IRFD222 IRFD221, IRFD223	$V_{(BR)DSS}$	200 150	— —	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DSS} = \text{Rated } V_{DSS}, V_{GS} = 0 \text{ V}$)		I_{DSS}	—	—	250	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ V}$)		I_{GSSF}	—	—	500	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = -20 \text{ V}$)		I_{GSSR}	—	—	-500	nAdc

(continued)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ELECTRICAL CHARACTERISTICS — Continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Gate Threshold Voltage ($I_D = 250 \mu\text{A}$, $V_{DS} = V_{GS}$)	$V_{GS(th)}$	2	—	4	Vdc
Static Drain-Source On-Resistance ⁽¹⁾ ($V_{GS} = 10 \text{ Vdc}$, $I_D = 0.4 \text{ A}$)	$r_{DS(on)}$	—	—	0.8 1.2	Ohms
On-State Drain Current ⁽¹⁾ ($V_{GS} = 10 \text{ V}$, $V_{DS} = 5 \text{ V}$)	$I_D(on)$	0.8 0.7	—	—	Adc
Forward Transconductance ⁽¹⁾ ($I_D = 0.4 \text{ A}$, $V_{DS} = 5 \text{ V}$)	g_{fs}	0.5	—	—	mhos

CAPACITANCE

Input Capacitance	$(V_{DS} = 25 \text{ V}$, $V_{GS} = 0$ $f = 1 \text{ MHz})$	C_{iss}	—	—	600	pF
Output Capacitance		C_{oss}	—	—	300	
Reverse Transfer Capacitance		C_{rss}	—	—	80	

SWITCHING CHARACTERISTICS

Turn-On Delay Time	$(V_{DS} = 0.5 V_{(BR)DSS}$, $I_D = 0.4 \text{ A}$, $Z_o = 50 \Omega$)	$t_{d(on)}$	—	—	40	ns
Rise Time		t_r	—	—	60	
Turn-Off Delay Time		$t_{d(off)}$	—	—	100	
Fall Time		t_f	—	—	60	

SOURCE-DRAIN DIODE CHARACTERISTICS

Diode Forward Voltage ($V_{GS} = 0$)	$I_S = 0.8 \text{ A}$ IRFD220, IRFD221 $I_S = 0.7 \text{ A}$ IRFD222, IRFD223	V_{SD}	—	—	2 1.8	Vdc
Continuous Source Current, Body Diode	IRFD220, IRFD221 IRFD222, IRFD223	I_S	—	—	0.8 0.7	Adc
Pulsed Source Current, Body Diode	IRFD220, IRFD221 IRFD222, IRFD223	I_{SM}	—	—	6.4 5.6	A
Forward Turn-On Time	$(I_S = \text{Rated } I_S, V_{GS} = 0)$	t_{on}	negligible			ns
Reverse Recovery Time		t_{rr}	—	150	—	

⁽¹⁾Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

OUTLINE DIMENSIONS

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.70	5.02	0.185	0.198
B	6.10	7.11	0.240	0.280
C	4.06	5.08	0.160	0.200
D	0.38	0.63	0.015	0.025
G	2.54 BSC		0.100 BSC	
J	0.30	0.43	0.012	0.017
K	2.79	3.81	0.110	0.150
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.77	0.020	0.070


CASE 370-01

NOTES:
 1. SURFACE "T" IS BOTH A DATUM AND SEATING PLANE.
 2. POSITIONAL TOLERANCE FOR LEADS; D DIM 4 PL
 $\pm 0.27 (0.010) \text{ (M)} \cdot T \cdot A \text{ (M)}$
 LEADS: J DIM 4 PL
 $\pm 0.27 (0.010) \text{ (M)} \cdot T \cdot B \text{ (M)}$
 3. DIMENSIONING AND TOLERANCING PER Y14.5M, 1982.
 4. CONTROLLING DIMENSION: INCH.
 5. DIMENSION "J" PRIOR TO SOLDER DIP PLATING.

Advance Information
Small-Signal
Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


... designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid, relay drivers, inverters, choppers, audio amplifiers, and high energy pulse circuits.

- Silicon Gate for Fast Switching Speeds
- Low Drive Current Required
- Easy Paralleling
- No Second Breakdown
- Excellent Temperature Stability



IRFF110
IRFF113

N-CHANNEL
TMOS POWER FETs
 $r_{DS(on)} = 0.6 \text{ OHM}$
100 VOLTS
 $r_{DS(on)} = 0.8 \text{ OHM}$
60 VOLTS



MAXIMUM RATINGS

Rating	Symbol	IRFF110	IRFF113	Unit
Drain-Source Voltage	V_{DSS}	100	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ m}\Omega$)	V_{DGR}	100	60	Vdc
Gate-Source Voltage	V_{GS}	± 20		Vdc
Drain Current Continuous	I_D	3.5	3	Adc
Pulsed	I_{DM}	14	12	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	15 0.12		Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	8.33 175	$^\circ\text{C/W}$
Maximum Lead Temperature 1.6 mm from Case for 10 s	T_L	300	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 250 \mu\text{A}$)	IRFF110 IRFF113	$V_{(BR)DSS}$	100 60	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$)		I_{DSS}	—	250	μAdc

(continued)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ELECTRICAL CHARACTERISTICS — continued (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Gate-Body Leakage Current, Forward (V _{GS} = 20 Vdc, V _{DS} = 0)	I _{GSSF}	—	100	μAdc
Gate-Body Leakage Current, Reverse (V _{GS} = -20 Vdc, V _{DS} = 0)	I _{GSSR}	—	-100	nAdc
ON CHARACTERISTICS*				
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μA)	V _{GS(th)}	2	4	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 1.5 Adc)	IRFF110 IRFF113	—	0.6	Ohm
		—	0.8	
On-State Drain Current (V _{GS} = 10 Vdc, V _{DS} = 5 V)	IRFF110 IRFF113	3.5	—	A
		3	—	
Forward Transconductance (I _D = 1.5 A) IRFF110, IRFF111 V _{DS} = 5 V IRFF112, IRFF113 V _{DS} = 5 V	g _{fs}	1	—	mhos
		—	—	

DYNAMIC CHARACTERISTICS

Characteristic	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz)	Symbol	Min	Max	Unit
Input Capacitance		C _{iss}	—	200	pF
Output Capacitance		C _{oss}	—	100	
Reverse Transfer Capacitance		C _{rss}	—	25	

SWITCHING CHARACTERISTICS*

Characteristic	(V _{DD} = 0.5 Rated V _{DSS} , I _D = 1.5 A, R _{gen} = 50 ohms)	Symbol	Min	Max	Unit
Turn-On Delay Time		t _{d(on)}	—	20	ns
Rise Time		t _r	—	25	
Turn-Off Delay Time		t _{d(off)}	—	25	
Fall Time		t _f	—	20	

SOURCE DRAIN DIODE CHARACTERISTICS*

Characteristic	(I _S = Rated I _{D(on)} , V _{GS} = 0)	Symbol	Min	Max	Unit
Forward On-Voltage	IRFF110 IRFF113	V _{SD}	—	2.5	Vdc
Forward Turn-On Time		t _{on}	—	2	Vdc
Reverse Recovery Time		t _{rr}	—	200 (Typ)	ns

*Pulse Test Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

OUTLINE DIMENSIONS

CASE 79-03


STYLE 6:
 1. SOURCE
 2. GATE
 3. DRAIN
 (CASE)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.02	9.30	0.355	0.366
B	8.00	8.51	0.315	0.335
C	4.19	57	0.165	0.180
D	0.43	0.53	0.017	0.021
E	0.43	0.89	0.017	0.035
F	0.41	0.48	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.71	0.86	0.028	0.034
J	0.74	1.02	0.029	0.040
K	12.70	—	0.500	—
M	45° NOM		45° NOM	
N	2.54 TYP		0.100 TYP	
Q	90° NOM		90° NOM	

Advance Information
Small-Signal
Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


... designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid, relay drivers, inverters, choppers, audio amplifiers, and high energy pulse circuits.

- Silicon Gate for Fast Switching Speeds
- Low Drive Current Required
- Easy Paralleling
- No Second Breakdown
- Excellent Temperature Stability



IRFF120
IRFF123

N-CHANNEL
TMOS POWER FETs
 $r_{DS(on)} = 0.3 \text{ OHM}$
100 VOLTS
 $r_{DS(on)} = 0.4 \text{ OHM}$
60 VOLTS



MAXIMUM RATINGS

Rating	Symbol	IRFF120	IRFF123	Unit
Drain-Source Voltage	V_{DSS}	100	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ m}\Omega$)	V_{DGR}	100	60	Vdc
Gate-Source Voltage	V_{GS}	± 20		Vdc
Drain Current Continuous	I_D	6	5	Adc
Pulsed	I_{DM}	24	20	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	20 0.16		Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	6.25 175		$^\circ\text{C}/\text{W}$
Maximum Lead Temperature 1.6 mm from Case for 10 s	T_L	300		$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 250 \mu\text{A}$)	IRFF120 IRFF123	$V_{(BR)DSS}$	100 60	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$)		I_{DSS}	—	250	μAdc

(continued)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Gate-Body Leakage Current, Forward ($V_{GS} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GS} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	-100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250\ \mu\text{A}$)	$V_{GS(th)}$	2	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 3\text{ Adc}$)	$r_{DS(on)}$	— —	0.3 0.4	Ohm
On-State Drain Current ($V_{GS} = 10\text{ V}$, $V_{DS} = 5\text{ V}$)	$I_{D(on)}$	6 5	— —	A
Forward Transconductance ($I_D = 3\text{ A}$) IRFF120, IRFF121 $V_{DS} = 5\text{ V}$ IRFF122, IRFF123 $V_{DS} = 5\text{ V}$	g_{fs}	1.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz})$	C_{iss}	—	600	pF
Output Capacitance		C_{oss}	—	400	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} = 0.5\text{ Rated } V_{DSS}$, $I_D = 3\text{ A}$, $R_{gen} = 50\text{ ohms})$	$t_{d(on)}$	—	40	ns
Rise Time		t_r	—	70	
Turn-Off Delay Time		$t_{d(off)}$	—	100	
Fall Time		t_f	—	70	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	IRFF120	V_{SD}	—	2.5	Vdc
	IRFF123	V_{SD}	—	2.3	Vdc
Forward Turn-On Time	$(I_S = \text{Rated } I_{D(on)}$, $V_{GS} = 0)$	t_{on}	—	Negligible	ns
Reverse Recovery Time		t_{rr}	—	200 (Typ)	ns

*Pulse Test Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

OUTLINE DIMENSIONS

CASE 79-03


STYLE 6:
PIN 1. SOURCE
2. GATE
3. DRAIN
(CASE)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.02	9.30	0.355	0.366
B	8.00	8.51	0.315	0.335
C	4.19	5.7	0.165	0.180
D	0.43	0.53	0.017	0.021
E	0.43	0.89	0.017	0.035
F	0.41	0.48	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.71	0.86	0.028	0.034
J	0.74	1.02	0.029	0.040
K	12.70	—	0.500	—
M	45° NOM	—	45° NOM	—
N	2.54 TYP	—	0.100 TYP	—
Q	90° NOM	—	90° NOM	—

Advance Information
Small-Signal
Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate T MOS


... designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid, relay drivers, inverters, choppers, audio amplifiers, and high energy pulse circuits.

- Silicon Gate for Fast Switching Speeds
- Low Drive Current Required
- Easy Paralleling
- No Second Breakdown
- Excellent Temperature Stability



IRFF220
IRFF223

N-CHANNEL
T MOS POWER FETs
 $r_{DS(on)} = 0.8 \text{ OHM}$
200 VOLTS
 $r_{DS(on)} = 1.2 \text{ OHMS}$
150 VOLTS



3

MAXIMUM RATINGS

Rating	Symbol	IRFF220	IRFF223	Unit
Drain-Source Voltage	V_{DSS}	200	150	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ m}\Omega$)	V_{DGR}	200	150	Vdc
Gate-Source Voltage	V_{GS}	± 20		Vdc
Drain Current Continuous	I_D	3.5	3	Adc
Pulsed	I_{DM}	14	12	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	20 0.16		Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	6.25 175	$^\circ\text{C/W}$
Maximum Lead Temperature 1.6 mm from Case for 10 s	T_L	300	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 250 \mu\text{A}$)	IRFF220 IRFF223	$V_{(BR)DSS}$	200 150	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$)		I_{DSS}	—	250	μAdc

(continued)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Gate-Body Leakage Current, Forward ($V_{GS} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GS} = -20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	-100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250\ \mu\text{A}$)	$V_{GS(th)}$	2	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 2\text{ Adc}$)	$r_{DS(on)}$	— IRFF220 IRFF223	— 0.8 1.2	Ohm
On-State Drain Current ($V_{GS} = 10\text{ Vdc}$, $V_{DS} = 5\text{ Vdc}$)	$I_{D(on)}$	— IRFF220 IRFF223	3.5 3 —	A
Forward Transconductance ($I_D = 2\text{ A}$) IRFF220, IRFF221 $V_{DS} = 5\text{ V}$ IRFF222, IRFF223 $V_{DS} = 5\text{ V}$	g_{fs}	1.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$)	C_{iss}	—	600	pF
Output Capacitance		C_{oss}	—	300	
Reverse Transfer Capacitance		C_{rss}	—	80	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} = 0.5\text{ Rated } V_{(BR)DSS}$, $I_D = 2\text{ A}$, $R_{gen} = 50\text{ ohms}$)	$t_{d(on)}$	—	40	ns
Rise Time		t_r	—	60	
Turn-Off Delay Time		$t_{d(off)}$	—	100	
Fall Time		t_f	—	60	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	IRFF220	V_{SD}	—	2	Vdc
	IRFF223	V_{SD}	—	1.8	Vdc
Forward Turn-On Time	$(I_S = \text{Rated } I_{D(on)}$, $V_{GS} = 0$)	t_{on}	—	Negligible	ns
Reverse Recovery Time		t_{rr}	—	350 (Typ)	ns

*Pulse Test Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

OUTLINE DIMENSIONS

CASE 79-03


STYLE 6:
PIN 1. SOURCE
2. GATE
3. DRAIN
(CASE)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.02	9.30	0.355	0.366
B	8.00	8.51	0.315	0.335
C	4.19	.57	0.165	0.180
D	0.43	0.53	0.017	0.021
E	0.43	0.89	0.017	0.035
F	0.41	0.48	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.71	0.86	0.028	0.034
J	0.74	1.02	0.029	0.040
K	12.70	—	0.500	—
M	45° NOM	45° NOM	—	—
N	2.54 TYP	0.100 TYP	—	—
Q	90° NOM	90° NOM	—	—

Power Field Effect Transistors
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRFZ20
IRFZ22

TMOS POWER FETs
14 and 15 AMPERES
 $r_{DS(on)} = 0.1 \text{ OHM}$
50 VOLTS
 $r_{DS(on)} = 0.12 \text{ OHM}$



CASE 221A-04
(TO-220AB)

MAXIMUM RATINGS

Rating	Symbol	Device		Unit
		IRFZ20	IRFZ22	
Drain-Source Voltage	V_{DSS}	50		Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50		Vdc
Gate-Source Voltage	V_{GS}	± 20		Vdc
Drain Current — Continuous @ $T_C = 25^\circ\text{C}$ — Continuous @ $T_C = 100^\circ\text{C}$ — Pulsed @ $T_C = 25^\circ\text{C}$	I_D I_{DM}	15 10 60	14 9 56	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	40 0.32		Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	3.12 62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the MTP15N05E Designer's Data Sheet for a complete set of design curves for the IRFZ20. See the MTP12N05E Designer's Data Sheet for a complete set of design curves for the IRFZ22.

3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	50	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 0.25 \text{ mA}$)	$V_{GS(th)}$	2	4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 9 \text{ Adc}$)	IRFZ20 IRFZ22 $r_{DS(on)}$	—	0.1 0.12	Ohm
On-State Drain Current ($V_{GS} = 10 \text{ V}$) ($V_{DS} \geq 1.5 \text{ Vdc}$) ($V_{DS} \geq 1.7 \text{ Vdc}$)	IRFZ20 IRFZ22 $I_{D(on)}$	15 14	—	Adc
Forward Transconductance ($V_{DS} \geq 1.5 \text{ V}, I_D = 9 \text{ A}$) ($V_{DS} \geq 1.7 \text{ V}, I_D = 9 \text{ A}$)	IRFZ20 IRFZ22 g_{FS}	5 5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$	C_{iss}	—	850	pF
Output Capacitance		C_{oss}	—	350	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$(V_{DD} \approx 25 \text{ V}, I_D = 9 \text{ Apk}, R_{gen} = 50 \text{ Ohms})$	$t_{d(on)}$	—	30	ns
Rise Time		t_r	—	90	
Turn-Off Delay Time		$t_{d(off)}$	—	40	
Fall Time		t_f	—	30	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 10 \text{ Vdc}, I_D = \text{Rated } I_D)$	Q_g	12 (Typ)	17	nC
Gate-Source Charge		Q_{gs}	9 (Typ)	—	
Gate-Drain Charge		Q_{gd}	3 (Typ)	—	

SOURCE-DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$	V_{SD}	0.8 (Typ)	1.1 ⁽¹⁾	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	100 (Typ)	—	ns

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.
(1) Add 0.15 V for IRFZ20.

**CASE 221A-04
TO-220AB**

STYLE 5
PIN 1 GATE
2 DRAIN
3 SOURCE
4 DRAIN


NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.57	4.57	0.180	0.180
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.68	0.095	0.105
H	2.50	3.33	0.10	0.130
J	0.38	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.59	0.045	0.062
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.27	6.47	0.205	0.255
U	0.60	1.27	0.020	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

Power Field Effect Transistors
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRFZ30
IRFZ32

TMOS POWER FETs
25 and 30 AMPERES
 $r_{DS(on)} = 0.05 \text{ OHM}$
50 VOLTS
 $r_{DS(on)} = 0.07 \text{ OHM}$



CASE 221A-04
(TO-220AB)

MAXIMUM RATINGS

Rating	Symbol	Device		Unit
		IRFZ30	IRFZ32	
Drain-Source Voltage	V_{DSS}	50		Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50		Vdc
Gate-Source Voltage	V_{GS}	± 20		Vdc
Drain Current — Continuous @ $T_C = 25^\circ\text{C}$ — Continuous @ $T_C = 100^\circ\text{C}$ — Pulsed @ $T_C = 25^\circ\text{C}$	I_D	30	25	Adc
		19	16	
	I_{DM}	80	60	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75		Watts W/°C
		0.6		
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$	1.67	°C/W
		62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	°C

See the MTP30N05E Designer's Data Sheet for a complete set of design curves for the product on this data sheet.

IRFZ30,32

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 0.25 mA)	V _{(BR)DSS}	50	—	Vdc
Zero Gate Voltage Drain Current (V _{DS} = Rated V _{DSS} , V _{GS} = 0) (V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 0, T _J = 125°C)	I _{DSS}	—	0.2 1	mAdc
Gate-Body Leakage Current, Forward (V _{GSF} = 20 Vdc, V _{DS} = 0)	I _{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)	I _{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 0.25 mA)	V _{GS(th)}	2	4	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 16 Adc)	r _{DS(on)}	—	0.05 0.07	Ohm
On-State Drain Current (V _{GS} = 10 V) (V _{DS} ≥ 1.5 Vdc) (V _{DS} ≥ 1.75 Vdc)	I _{D(on)}	30 25	—	Adc
Forward Transconductance (V _{DS} ≥ 1.5 V, I _D = 16 A) (V _{DS} ≥ 1.75 V, I _D = 16 A)	g _{FS}	9 9	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz)	C _{iss}	—	1600	pF
Output Capacitance		C _{oss}	—	800	
Reverse Transfer Capacitance		C _{rss}	—	200	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	(V _{DD} ≈ 25 V, I _D = 16 Apk, R _{gen} = 50 Ohms)	t _{d(on)}	—	25	ns
Rise Time		t _r	—	35	
Turn-Off Delay Time		t _{d(off)}	—	45	
Fall Time		t _f	—	35	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 10 Vdc, I _D = Rated I _D)	Q _g	26 (Typ)	30	nC
Gate-Source Charge		Q _{gs}	14 (Typ)	—	
Gate-Drain Charge		Q _{gd}	12 (Typ)	—	

SOURCE-DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	(I _S = Rated I _D , V _{GS} = 0)	V _{SD}	1.2 (Typ)	1.5 ⁽¹⁾	Vdc
Forward Turn-On Time		t _{on}	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	150 (Typ)	—	ns

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
(1) Add 0.1 V for IRFZ30.

**CASE 221A-04
(TO-220AB)**

STYLE 5:
PIN 1 GATE
2 DRAIN
3 SOURCE
4 DRAIN


NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982
2. CONTROLLING DIMENSION: INCH
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND
LEAD IRREGULARITIES ARE ALLOWED

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.43	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.94	0.98	0.035	0.039
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.90	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.30	0.045	0.051
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

Power Field Effect Transistors
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRFZ40
IRFZ42

TMOS POWER FETs
46 and 51 AMPERES
 $r_{DS(on)} = 0.028 \text{ OHM}$
50 VOLTS
 $r_{DS(on)} = 0.035 \text{ OHM}$



CASE 221A-04
TO-220AB

MAXIMUM RATINGS

Rating	Symbol	Device		Unit
		IRFZ40	IRFZ42	
Drain-Source Voltage	V_{DSS}	50		Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50		Vdc
Gate-Source Voltage	V_{GS}	± 20		Vdc
Drain Current — Continuous @ $T_C = 25^\circ\text{C}$ — Continuous @ $T_C = 100^\circ\text{C}$ — Pulsed @ $T_C = 25^\circ\text{C}$	I_D	51	46	Adc
		32	29	
	I_{DM}	160	145	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125		Watts W/ $^\circ\text{C}$
		1		
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$	1	$^\circ\text{C/W}$
	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the MTP50N05E Designer's Data Sheet for a complete set of design curves for these devices.

3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 0.25 mA)	V(BR)DSS	50	—	Vdc
Zero Gate Voltage Drain Current (V _{DS} = Rated V _{DSS} , V _{GS} = 0) (V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 0, T _J = 125°C)	I _{DSS}	—	0.2 1	mAdc
Gate-Body Leakage Current, Forward (V _{GSF} = 20 Vdc, V _{DS} = 0)	I _{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)	I _{GSSR}	—	100	nAdc
ON CHARACTERISTICS*				
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 0.25 mA)	V _{GS(th)}	2	4	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 29 Adc)	r _{DS(on)}	—	0.028 0.035	Ohm
On-State Drain Current (V _{GS} = 10 V) (V _{DS} ≥ 1.4 Vdc) (V _{DS} ≥ 1.6 Vdc)	I _{D(on)}	51 45	—	Adc
Forward Transconductance (V _{DS} ≥ 1.4 V, I _D = 29 A) (V _{DS} ≥ 1.6 V, I _D = 29 A)	g _{FS}	17	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz)	C _{iss}	—	3000	pF
Output Capacitance		C _{oss}	—	1200	
Reverse Transfer Capacitance		C _{rss}	—	400	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	(V _{DD} ≈ 25 V, I _D = 29 Apk, R _{gen} = Ohms)	t _{d(on)}	—	25	ns
Rise Time		t _r <th>—</th> <td>60</td> <td></td>	—	60	
Turn-Off Delay Time		t _{d(off)} <th>—</th> <td>70</td> <td></td>	—	70	
Fall Time		t _f <th>—</th> <td>25</td> <td></td>	—	25	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 10 Vdc, I _D = Rated I _D)	Q _g	40 (Typ)	60	nC
Gate-Source Charge		Q _{gs}	22 (Typ)	—	
Gate-Drain Charge		Q _{gd}	18 (Typ)	—	

SOURCE-DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	(I _S = Rated I _D , V _{GS} = 0)	V _{SD}	1.3 (Typ)	2.2(1)	Vdc
Forward Turn-On Time		t _{on}	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	350 (Typ)	—	ns

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
(1) Add 0.3 V for IRFZ40.

**CASE 221A-04
TO-220AB**

STYLE 5:
PIN 1 GATE
2 DRAIN
3 SOURCE
4 DRAIN

NOTES:
1 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
2 CONTROLLING DIMENSION: INCH
3 DIM C DENOTES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	8.66	10.28	0.380	0.405
C	4.97	4.82	0.195	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.38	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	2.94	0.100	0.118
R	0.94	0.75	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.90	1.27	0.035	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

MFE910
MPF910

**N-CHANNEL ENHANCEMENT-MODE
 TMOS FIELD-EFFECT TRANSISTOR**

This TMOS FET is designed for high-voltage, high-speed switching applications such as line drivers, relay drivers, CMOS logic, microprocessor of TTL-to-high voltage interface and high voltage display drivers.

- Fast Switching Speed — $t_{on} = t_{off} = 6.0$ ns Typ
- Low On-Resistance — 2.0 Ohms Typ
- Low Drive Requirement, $V_{GS(th)} = 2.5$ V Max
- Inherent Current Sharing Capability Permits Easy Paralleling of Many Devices




60 VOLTS

**N-CHANNEL TMOS
 FET**

3

MFE910



**CASE 79-02
 TO-205AD**

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	60	Vdc
Gate-Source Voltage	V_{GS}	± 15	Vdc
Drain Current — Continuous (1)	I_D	0.5	Adc
Pulsed (2)	I_{DM}	1.0	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	6.25	Watts
Derate above 25°C	MFE910	50	mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.0	Watts
Derate above 25°C	MPF910	8.0	mW/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

(1) The Power Dissipation of the package may result in a lower continuous drain current.
 (2) Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

MPF910



**CASE 29-03
 TO-226AE**

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristics	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 100 \mu\text{A}$)	$V_{(BR)DSS}$	60	90	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 40 \text{ V}, V_{GS} = 0$)	I_{DSS}	—	0.1	10	μA dc
Gate-Body Leakage Current ($V_{GS} = 10 \text{ V}, V_{DS} = 0$)	I_{GSS}	—	0.01	10	nA dc
ON CHARACTERISTICS					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1.0 \text{ mA}$)	$V_{GS(th)}$	0.3	1.5	2.5	Vdc
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}, I_D = 500 \text{ mA}$)	$V_{DS(on)}$	—	—	2.5	Vdc
On-State Drain Current ($V_{DS} = 25 \text{ V}, V_{GS} = 10 \text{ V}$)	$I_{D(on)}$	500	—	—	mA
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 500 \text{ mA}$)	g_{FS}	100	—	—	mmhos

FIGURE 1 — $V_{GS(th)}$ NORMALIZED versus TEMPERATURE




FIGURE 2 — ON-REGION CHARACTERISTICS




FIGURE 3 — OUTPUT CHARACTERISTICS






FIGURE 4 — CAPACITANCE versus DRAIN-TO-SOURCE VOLTAGE



OUTLINE DIMENSIONS




STYLE 22:
PIN 1. SOURCE
2. GATE
3. DRAIN

NOTES:


1. DIMENSIONS -A- AND -B- ARE DATUMS.
2. -T- IS SEATING PLANE.
3. POSITIONAL TOLERANCE FOR LEADS:
 $\pm \varnothing 0.10 (0.004) \text{ (M)} \text{ T } \text{ (A)} \text{ (B)} \text{ (C)}$
4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	7.37	7.87	0.290	0.310
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.46	0.61	0.018	0.024
G	1.27 BSC	0.050 BSC		
J	2.54 BSC	0.100 BSC		
K	12.70	—	0.500	—
N	2.03	2.92	0.080	0.115
R	3.43	—	0.135	—
S	0.46	0.61	0.018	0.024

CASE 29-03
TO-226AE



STYLE 6:
PIN 1. SOURCE
2. GATE
3. DRAIN (CASE)



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.90	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45° NOM		45° NOM	
P	—	1.27	—	0.050
Q	90° NOM		90° NOM	
R	2.54	—	0.100	—

All JEDEC dimensions and notes apply.

CASE 79-02
TO-205AD

MFE930
MFE960
MFE990





2.0 AMPERE
N-CHANNEL TMOS
FET

30, 60, 90 VOLTS

N-CHANNEL ENHANCEMENT-MODE
TMOS FIELD-EFFECT TRANSISTOR

These TMOS FETs are designed for high-speed switching applications such as switching power supplies, CMOS logic, microprocessor or TTL-to-high current interface and line drivers.

- Fast Switching Speed — $t_{on} = t_{off} = 7.0$ ns Typ
- Low On-Resistance — 0.9 Ohm Typ MFE930
1.2 Ohm Typ MFE960 and MFE990
- Low Drive Requirement, $V_{GS(th)} = 3.5$ V Max
- Inherent Current Sharing Capability Permits Easy Paralleling of Many Devices



STYLE 6:
 PIN 1. SOURCE
 2. GATE
 3. DRAIN (CASE)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45° NOM	—	45° NOM	—
P	—	1.27	—	0.050
Q	90° NOM	—	90° NOM	—
R	2.54	—	0.100	—

All JEDEC dimensions and notes apply.

CASE 79-02
TO-205AD

MAXIMUM RATINGS

Rating	Symbol	MFE930	MFE960	MFE990	Unit
Drain-Source Voltage	V_{DSS}	35	60	90	Vdc
Drain-Gate Voltage	V_{DGO}	35	60	90	Vdc
Gate Source Voltage	V_{GS}	± 30			Vdc
Drain Current					Adc
Continuous (1)	I_D	2.0			
Pulsed (2)	I_{DM}	3.0			
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	6.25			Watts
		50			mW/°C
Operating and Storage Temperature Range	T_J, T_{stg}	- 55 to 150			°C

(1) The Power Dissipation of the package may result in a lower continuous drain current.
 (2) Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 10 \mu\text{A}$)	$V_{(BR)DSS}$	35 60 90	— — —	— — —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Maximum Rating}, V_{GS} = 0$)	I_{DSS}	—	—	10	μAdc
Gate-Body Leakage Current ($V_{GS} = 15 \text{ Vdc}, V_{DS} = 0$)	I_{GSS}	—	—	50	nAdc
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1.0 \text{ mA}$)	$V_{GS(th)}$	1.0	—	3.5	Vdc
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 0.5 \text{ A}$)	$V_{DS(on)}$	—	0.4 0.6 0.6	0.7 0.8 1.0	Vdc
($I_D = 1.0 \text{ A}$)		—	0.9 1.2 1.2	1.4 1.7 2.0	
($I_D = 2.0 \text{ A}$)		—	2.2 2.8 2.8	3.0 3.5 4.0	
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 1.0 \text{ Adc}$)	$r_{DS(on)}$	—	0.9 1.2 1.2	1.4 1.7 2.0	Ohms
On-State Drain Current ($V_{DS} = 25 \text{ V}, V_{GS} = 10 \text{ V}$)	$I_{D(on)}$	1.0	2.0	—	Amps
Forward Transconductance ($V_{DS} = 25 \text{ V}, I_D = 0.5 \text{ A}$)	g_{FS}	200	380	—	mmhos
DYNAMIC CHARACTERISTICS					
Input Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz}$)	C_{iss}	—	60	70	pF
Output Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz}$)	C_{oss}	—	49	60	pF
Reverse Transfer Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz}$)	C_{rss}	—	13	18	pF
SWITCHING CHARACTERISTICS*					
Turn-On Time See Figure 1	t_{on}	—	7.0	15	ns
Turn-Off Time See Figure 1	t_{off}	—	7.0	15	ns

* Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

RESISTIVE SWITCHING

FIGURE 1 — SWITCHING TEST CIRCUIT





FIGURE 2 — SWITCHING WAVEFORMS



3

FIGURE 3 — ON VOLTAGE versus TEMPERATURE




FIGURE 4 — CAPACITANCE VARIATION




FIGURE 5 — TRANSFER CHARACTERISTIC




FIGURE 6 — OUTPUT CHARACTERISTIC





FIGURE 7 — SATURATION CHARACTERISTIC






MFE9200

**N-CHANNEL ENHANCEMENT-MODE
 TMOS FIELD EFFECT TRANSISTOR**

This TMOS FET is designed for high-voltage, high-speed switching applications such as line drivers, relay drivers, CMOS logic, microprocessor or TTL-to-high voltage interface and high-voltage display drivers.

- Fast Switching Speed — $t_{on} = t_{off} = 6.0$ ns Typ
- Low On-Resistance — 4.5 Ohms Typ
- Low Drive Requirement, $V_{GS(th)} = 4.0$ V Max
- Inherent Current Sharing Capability Permits Easy Paralleling of Many Devices



STYLE 12:
 PIN 1. SOURCE
 2. GATE
 3. DRAIN (CASE)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.31	5.84	0.209	0.230
B	4.52	4.95	0.178	0.195
C	4.32	5.33	0.170	0.210
D	0.406	0.533	0.016	0.021
E	—	0.762	—	0.030
F	0.406	0.483	0.016	0.019
G	—	2.54 BSC	—	0.100 BSC
H	0.914	1.17	0.036	0.046
J	0.711	1.22	0.028	0.048
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	—	45° BSC	—	45° BSC
N	1.27	—	0.050 BSC	—
P	—	1.27	—	0.050

All JEDEC notes and dimensions apply.

**CASE 22-03
 TO-18**

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	200	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current Continuous (1)	I_D	400	mAdc
Pulsed (2)	I_{DM}	800	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	1.8	Watts
Derate above 25°C		14.4	mW/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

(1) The Power Dissipation of the package may result in a lower continuous drain current.
 (2) Pulse Width ≤ 300 μs . Duty Cycle $\leq 2.0\%$.

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 10 \mu\text{A}$)	$V_{(BR)DSS}$	200	—	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 200 \text{ V}, V_{GS} = 0$)	I_{DSS}	—	0.1	10	μA_{dc}
Gate-Body Leakage Current ($V_{GS} = 15 \text{ Vdc}, V_{DS} = 0$)	I_{GSS}	—	0.01	50	nA_{dc}
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1.0 \text{ mA}$)	$V_{GS(th)}$	1.0	—	4.0	Vdc
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 100 \text{ mA}$) ($I_D = 250 \text{ mA}$) ($I_D = 500 \text{ mA}$)	$V_{DS(on)}$	— — —	0.45 1.20 3.0	0.6 1.60 —	Vdc
On-State Drain Current ($V_{DS} = 25 \text{ V}, V_{GS} = 10 \text{ V}$)	$I_{D(on)}$	400	700	—	mA
State Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}$) ($I_D = 100 \text{ mA}$) ($I_D = 250 \text{ mA}$) ($I_D = 500 \text{ mA}$)	$r_{DS(on)}$	— — —	4.5 4.8 6.0	6.0 6.4 —	Ohms
Forward Transconductance ($V_{DS} = 25 \text{ V}, I_D = 250 \text{ mA}$)	g_{fs}	200	400	—	mmhos
DYNAMIC CHARACTERISTICS					
Input Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz}$)	C_{iss}	—	72	90	pF
Output Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz}$)	C_{oss}	—	15	20	pF
Reverse Transfer Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz}$)	C_{rss}	—	2.8	3.5	pF
SWITCHING CHARACTERISTICS*					
Turn-On Time See Figure 1	t_{on}	—	6.0	15	ns
Turn-Off Time See Figure 1	t_{off}	—	6.0	15	ns

* Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

RESISTIVE SWITCHING

FIGURE 1 — SWITCHING TEST CIRCUIT




FIGURE 2 — SWITCHING WAVEFORMS




FIGURE 3 — ON VOLTAGE versus TEMPERATURE




FIGURE 4 — CAPACITANCE VARIATION




FIGURE 5 — TRANSFER CHARACTERISTIC




FIGURE 6 — OUTPUT CHARACTERISTIC





FIGURE 7 — SATURATION CHARACTERISTIC



3


MGM5N45
MGM5N50
MGP5N45
MGP5N50

Designer's Data Sheet

**N-CHANNEL ENHANCEMENT-MODE SILICON GATE,
 INSULATED GATE BIPOLAR TRANSISTOR**

These GEMFETS are designed for high voltage, high current power controls such as line operated motor controls and converters.

- High Input Impedance
- Low On-Voltage, 4.0 V max @ 2.5 A @ $T_J = 100^\circ\text{C}$
- Fast Turn-On Time
- Voltage Driven Device
- No Parasitic Source to Drain Diode



3

MAXIMUM RATINGS

Rating	Symbol	MGM5N45 MGP5N45	MGM5N50 MGP5N50	Unit
Collector-Emitter Voltage	V_{CES}	450	500	Vdc
Collector-Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	V_{CGR}	450	500	Vdc
Gate-Emitter Voltage Continuous	V_{GE}	± 20		Vdc
Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GEM}	± 40		Vpk
Collector Current — Continuous	I_C		5.0	Adc
— Pulsed	I_{CM}		8.0	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D		50 0.4	Watts $W/^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}		-65 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	2.5 30(1)	$^\circ\text{C}/\text{W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$

(1) Add $32.5^\circ\text{C}/\text{W}$ for MGP5N45 and MGP5N50.

Designer's Data for "Worst Case" Conditions



The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

5.0 AMPERE

**N-CHANNEL TMOS
 GEMFET**

$r_{CE(on)} = 1.6 \text{ Ohm}$
 450 and 500 Volts

MGM5N45
 MGM5N50





DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	8.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.84	4.19	0.151	0.165

STYLE 6:
 PIN 1: GATE
 2: EMITTER
 CASE: COLLECTOR

CASE 1-06
 TO-204AA

MGP5N45
 MGP5N50



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	16.75	0.570	0.660
B	9.66	10.29	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.38	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.29	0.045	0.051
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

STYLE 9:
 PIN 1: GATE
 2: COLLECTOR
 3: EMITTER
 4: COLLECTOR

CASE 221A-04
 TO-220AB

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage ($V_{GE} = 0, I_C = 5.0 \text{ mA}$)	$V_{(BR)CES}$	450 500	—	Vdc
Zero Gate Voltage Collector Current ($V_{CE} = 0.85 \text{ Rated } V_{CE}, V_{GE} = 0$) $T_J = 100^\circ\text{C}$	I_{CES}	—	0.1 1.0	mAdc
Gate-Body Leakage Current ($V_{GE} = 20 \text{ Vdc}, V_{CE} = 0$)	I_{GES}	—	100	nAdc

ON CHARACTERISTICS*				
Gate Threshold Voltage ($I_C = 1.0 \text{ mA}, V_{CE} = V_{GE}$) $T_J = 100^\circ\text{C}$	$V_{GE(th)}$	2.0 1.5	4.5 4.0	Vdc
Collector-Emitter On-Voltage ($I_C = 2.5 \text{ Adc}, V_{GE} = 10 \text{ V}$) ($I_C = 5.0 \text{ Adc}, V_{GE} = 15 \text{ V}$) ($I_C = 2.5 \text{ Adc}, V_{GE} = 10 \text{ V}, T_J = 100^\circ\text{C}$)	$V_{CE(on)}$	—	4.0 5.0 4.0	Vdc
Static Collector-Emitter On-Resistance ($V_{GE} = 10 \text{ Vdc}, I_C = 2.5 \text{ Adc}$)	$r_{CE(on)}$	—	1.6	Ohms
Forward Transconductance ($V_{CE} = 10 \text{ V}, I_C = 5.0 \text{ A}$)	gFS	1.0	—	mhos

DYNAMIC CHARACTERISTICS					
Input Capacitance	$(V_{CE} = 25 \text{ V}, V_{GE} = 0, f = 1.0 \text{ MHz})$	C_{iss}	—	300	pF
Output Capacitance		C_{oss}	—	50	
Reverse Transfer Capacitance		C_{rss}	—	10	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

RESISTIVE SWITCHING					
Turn-On Delay Time	$(V_{CE} = 250 \text{ V}, I_C = 5.0 \text{ A},$ $R_G = 250 \Omega,$ $V_{in} = 15 \text{ V})$	$t_{d(on)}$	—	0.04	μs
Rise Time		t_r	—	0.5	
Turn-Off Delay Time		$t_{d(off)}$	—	0.25	
Fall Time		t_f	—	5.0	

INDUCTIVE SWITCHING						
Turn-Off Delay Time	$(V_{clamp} = 250 \text{ V},$ $I_{CM} = 5.0 \text{ A},$ $L = 180 \mu\text{H},$ $V_{in} = 15 \text{ V})$	$R_G = 0.25 \text{ k}\Omega$	$t_{d(off)}$	—	0.25	μs
Crossover Time		$R_G = 1.0 \text{ k}\Omega$	t_c	—	5.0	
Turn-Off Delay Time			$t_{d(off)}$	—	1.0	
Crossover Time			t_c	—	5.0	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

RESISTIVE SWITCHING

FIGURE 1 — SWITCHING TEST CIRCUIT





FIGURE 2 — SWITCHING WAVEFORMS



TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 3 — OUTPUT CHARACTERISTICS




FIGURE 4 — ON-REGION CHARACTERISTICS




FIGURE 5 — GATE-THRESHOLD VOLTAGE VARIATION WITH TEMPERATURE




FIGURE 6 — TRANSFER CHARACTERISTICS




FIGURE 7 — ON-RESISTANCE versus DRAIN CURRENT






FIGURE 8 — CAPACITANCE VARIATION



3

FIGURE 9 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA



FORWARD BIASED SAFE OPERATING AREA

The dc data of Figure 9 is based on a case temperature (T_C) of 25°C and a maximum junction temperature (T_{Jmax}) of 150°. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable collector current (I_{CM}) may be calculated with the aid of the following equation:

$$I_{CM} = I_{C(25^\circ C)} \left[\frac{T_{J(max)} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)} \right]$$

where

$I_{C(25^\circ C)}$ = the dc collector current at $T_C = 25^\circ C$ from Figure 9.

$T_{J(max)}$ = rated maximum junction temperature

T_C = device case temperature


P_D = rated power dissipation at $T_C = 25^\circ C$

$R_{\theta JC}$ = rated steady state thermal resistance

$r(t)$ = normalized thermal response from Figure 11

Figure 11

FIGURE 10 — MAXIMUM RATED SWITCHING SAFE OPERATING AREA



SWITCHING SAFE OPERATING AREA

The switching safe operating area (SSOA) of a GEM-FET device is a composite function of gate turn-off time, inductive clamp voltage (V_{cl}) and device junction temperature (T_J). Figure 10 illustrates that I_C is 8.0 A for $V_{cl} \leq 250$ V and $T_J \leq 90^\circ C$, and for $V_{cl} \leq 500$ V and $T_J \leq 65^\circ C$. Additionally, it is seen that for a peak collector current of 6.0 A, T_J must be maintained less than 130°C for $V_{cl} = 250$ V, and less than 120°C for $V_{cl} = 500$ V.

T_J may be calculated from the equation:


$$T_J = T_C + P_D \cdot R_{\theta JC} \cdot r(t)$$

where

P_D is the power averaged over a complete switching cycle.

Generally, SSOA current declines with decreasing gate turn-off time. Gate turn-off time is controlled by R_G ; lowering R_G decreases gate turn-off time. A suggested rule-of-thumb is to derate the I_C of Figure 10 by 1.0 A for every 250 ohms of R_G below 1.0 kΩ for case temperatures greater than 65°C.

FIGURE 11 — THERMAL RESPONSE




Designer's Data Sheet

**N-CHANNEL ENHANCEMENT-MODE SILICON GATE,
 INSULATED GATE BIPOLAR TRANSISTOR**

These GEMFETS are designed for high voltage, high current power controls such as line operated motor controls and converters.

- High Input Impedance
- Low On-Voltage, 2.7 V max @ 10 A
- High Peak Current Capability — 30 A
- Voltage Driven Device



MAXIMUM RATINGS

Rating	Symbol	MGM20N45 MGP20N45	MGM20N50 MGP20N50	Unit
Collector-Emitter Voltage	V _{CE}	450	500	V _{dc}
Collector-Gate Voltage (R _{GS} = 1.0 MΩ)	V _{CER}	450	500	V _{dc}
Gate-Emitter Voltage Continuous Non-repetitive (t _p ≤ 50 μs)	V _{GE} V _{GEM}		±20 ±40	V _{dc} V _{pk}
Collector Current Continuous Pulsed	I _C I _{CM}		20 30	A _{dc}
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D		100 0.8	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	R _{θJC} R _{θJA}	1.25 30(1)	°C/W
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	T _L	275	°C

(1) Add 32.5°C/W for MGP20N45 and MGP20N50.

Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.


MGM20N45
MGM20N50
MGP20N45
MGP20N50

20 AMPERE

**N-CHANNEL TMOS
 GEMFET**

r_{CE(on)} = 0.27 Ohm
 450 and 500 Volts

MGM20N45
 MGM20N50




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	8.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15	BSC	1.187	BSC
G	10.92	BSC	0.430	BSC
H	5.46	BSC	0.215	BSC
J	16.89	BSC	0.665	BSC
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.84	4.19	0.151	0.165

STYLE 9:
 PIN 1. GATE
 2. EMITTER
 CASE COLLECTOR

**CASE 1-06
 TO-204AA**

MGP20N45
 MGP20N50



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.49	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.81	3.73	0.152	0.147
G	2.42	2.68	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.06	1.27	0.000	0.050
V	1.15	—	—	—
Z	—	2.04	—	0.080

STYLE 9:
 PIN 1. GATE
 2. COLLECTOR
 3. EMITTER
 4. COLLECTOR

**CASE 221A-04
 TO-220AB**

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage ($V_{GE} = 0, I_C = 5.0 \text{ mA}$)	$V_{(BR)CES}$	450 500	— —	Vdc
Zero Gate Voltage Collector Current ($V_{CE} = 0.85 \text{ Rated } V_{CE}, V_{GE} = 0$) $T_J = 100^\circ\text{C}$	I_{CES}	— —	0.25 2.5	mAdc
Gate-Body Leakage Current ($V_{GE} = 20 \text{ Vdc}, V_{CE} = 0$)	I_{GES}	—	500	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($I_C = 1.0 \text{ mA}, V_{CE} = V_{GE}$) $T_J = 100^\circ\text{C}$	$V_{GE(th)}$	2.0 1.5	4.5 4.0	Vdc
Collector-Emitter On-Voltage ($I_C = 10 \text{ Adc}, V_{GE} = 10 \text{ V}$) ($I_C = 20 \text{ Adc}, V_{GE} = 15 \text{ V}$) ($I_C = 10 \text{ Adc}, V_{GE} = 10 \text{ V}, T_J = 100^\circ\text{C}$)	$V_{CE(on)}$	— — —	2.7 5.0 3.0	Vdc
Static Collector-Emitter On-Resistance ($V_{GE} = 10 \text{ Vdc}, I_C = 10 \text{ Adc}$)	$r_{CE(on)}$	—	0.27	Ohms
Forward Transconductance ($V_{CE} = 10 \text{ V}, I_C = 10 \text{ A}$)	gFS	3.0	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{CE} = 25 \text{ V}, V_{GE} = 0, f = 1.0 \text{ MHz})$	C_{iss}	—	950	pF
Output Capacitance		C_{oss}	—	150	
Reverse Transfer Capacitance		C_{rss}	—	60	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

RESISTIVE SWITCHING

Turn-On Delay Time	$(V_{CE} = 250 \text{ V}, I_C = 20 \text{ A},$ $R_G = 1.0 \Omega,$ $V_{in} = 15 \text{ V})$	$t_{d(on)}$	—	0.075	μs
Rise Time		t_r	—	0.15	
Turn-Off Delay Time		$t_{d(off)}$	—	4.0	
Fall Time		t_f	—	8.0	

INDUCTIVE SWITCHING

Turn-Off Delay Time	$(V_{clamp} = 250 \text{ V},$ $I_{CM} = 20 \text{ A},$ $L = 180 \mu\text{H},$ $V_{in} = 15 \text{ V})$	$R_G = 1.0 \text{ k}\Omega$	$t_{d(off)}$	—	4.0	μs
Crossover Time			t_c	—	6.0	
Turn-Off Delay Time		$R_G = 4.0 \text{ k}\Omega$	$t_{d(off)}$	—	9.5	
Crossover Time			t_c	—	9.5	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

RESISTIVE SWITCHING

FIGURE 1 — SWITCHING TEST CIRCUIT





FIGURE 2 — SWITCHING WAVEFORMS



TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 3 — OUTPUT CHARACTERISTICS




FIGURE 4 — ON-REGION CHARACTERISTICS




FIGURE 5 — GATE-THRESHOLD VOLTAGE VARIATION WITH TEMPERATURE




FIGURE 6 — TRANSFER CHARACTERISTICS




FIGURE 7 — ON-RESISTANCE versus DRAIN CURRENT




FIGURE 8 — CAPACITANCE VARIATION





FIGURE 9 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA



FORWARD BIASED SAFE OPERATING AREA


The dc data of Figure 9 is based on a case temperature (T_C) of 25°C and a maximum junction temperature (T_{Jmax}) of 150°. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable collector current (I_{CM}) may be calculated with the aid of the following equation:

$$I_{CM} = I_C(25^\circ\text{C}) \left[\frac{T_{J(max)} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)} \right]$$

where

- $I_C(25^\circ\text{C})$ = the dc collector current at $T_C = 25^\circ\text{C}$ from Figure 9.
- $T_{J(max)}$ = rated maximum junction temperature
- T_C = device case temperature
- P_D = rated power dissipation at $T_C = 25^\circ\text{C}$
- $R_{\theta JC}$ = rated steady state thermal resistance
- $r(t)$ = normalized thermal response from Figure 11

FIGURE 10 — MAXIMUM RATED SWITCHING SAFE OPERATING AREA



SWITCHING SAFE OPERATING AREA

The switching safe operating area (SSOA) of a GEM-FET device is a composite function of gate turn-off time, inductive clamp voltage (V_{cl}) and device junction temperature (T_J). Figure 10 illustrates that I_C is 30 A for $V_{cl} \leq 250$ V and $T_J \leq 87.5^\circ\text{C}$, and for $V_{cl} \leq 500$ V and $T_J \leq 62.5^\circ\text{C}$. Additionally, it is seen that for a peak collector current of 24 A, T_J must be maintained less than 118°C for $V_{cl} = 250$ V, and less than 106°C for $V_{cl} = 500$ V.

T_J may be calculated from the equation:


$$T_J = T_C + P_D \cdot R_{\theta JC} \cdot r(t)$$

where

P_D is the power averaged over a complete switching cycle.

Generally, SSOA current declines with decreasing gate turn-off time. Gate turn-off time is controlled by R_G ; lowering R_G decreases gate turn-off time. A suggested rule-of-thumb is to derate the I_C of Figure 10 by 25 A for every 1100 ohms of R_G below 4.0 kΩ for case temperatures greater than 55°C.


FIGURE 11 — THERMAL RESPONSE



Advance Information
Small-Signal
Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS

This TMOS FET is designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds



MMBF170

N-CHANNEL
SMALL-SIGNAL
TMOS FET
 $r_{DS(on)} = 5 \text{ OHMS}$
60 VOLTS



CASE 318-02
SOT-23

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	60	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current — Continuous	I_D	0.5	Adc
— Pulsed	I_{DM}	0.8	
Total Power Dissipation FR5 Board 1" x 0.75" x 0.62"	P_D	550	mW
Derate above 25°C		4.4	mW/°C
Operating Temperature Range	T_J	-55 to +125	°C
Storage Temperature Range	T_{stg}	-55 to +150	°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	60	°C/W
-------------------------------------	-----------------	----	------

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 100 \mu\text{A}$)	$V_{(BR)DSS}$	60	—	Vdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 15 \text{ Vdc}, V_{DS} = 0$)	I_{GSS}	—	10	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$)	$V_{GS(th)}$	0.8	3	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 200 \text{ mA}$)	$r_{DS(on)}$	—	5	Ohm
On-State Drain Current ($V_{DS} = 25 \text{ V}, V_{GS} = 0$)	$I_{D(off)}$	—	0.5	μA

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

(continued)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

DYNAMIC CHARACTERISTICS

Input Capacitance ($V_{DS} = 10\text{ V}, V_{GS} = 0\text{ V}, f = 1\text{ MHz}$)	C_{iss}	—	60	pF
--	-----------	---	----	----

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	($V_{DD} = 25\text{ V}, I_D = 500\text{ mA}, R_{gen} = 50\text{ Ohms}$) Figure 1	$t_{d(on)}$	—	10	ns
Turn-Off Delay Time		$t_{d(off)}$	—	10	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.






Figure 1. Switching Test Circuit




OUTLINE DIMENSIONS



Advance Information
Small-Signal
Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


This TMOS FET is designed for high-voltage, high-speed switching applications such as line drivers, relay drivers, CMOS logic, microprocessor of TTL-to-high voltage interface and high voltage display drivers.

- Silicon Gate for Fast Switching Speeds
- Low Input Capacitance
- Low Drive Current
- Inherent Current Sharing Capability Permits Easy Paralleling of Many Devices



MPF480
MPF481

SMALL-SIGNAL
N-CHANNEL
TMOS FETs
 $r_{DS(on)} = 80 \text{ OHMS}$
80 VOLTS
 $r_{DS(on)} = 140 \text{ OHMS}$
180 VOLTS



CASE 29-04
TO-226AA

MAXIMUM RATINGS

Rating	Symbol	MPF480	MPF481	Unit
Drain-Source Voltage	V_{DS}	80	180	Vdc
Gate-Source Voltage	V_{GS}	± 20		Vdc
Drain Current — Continuous (1)	I_D	50	10	nAdc
— Pulsed (2)	I_{DM}	80	20	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	350 2.8		mWatts mW/°C
Lead Temperature (1/16" from case for 10 sec)	T_L	300		°C
Operating and Storage Temperature Range	T_J, T_{stg}	- 55 to + 150		°C

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristics	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 1 \mu\text{A}$)	$V_{(BR)DSS}$	80 180	— —	Vdc
Zero Gate Voltage Drain Current ($V_{GS} = 0$)	I_{DSS}	— —	10 10	nAdc
Gate-Body Leakage Current ($V_{GS} = 15 \text{ V}, V_{DS} = 0$)	I_{GSS}	—	1	nAdc

(1) The Power Dissipation of the package may result in a lower continuous drain current.
 (2) Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

(continued)

ELECTRICAL CHARACTERISTICS — continued ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristics	Symbol	Min	Max	Unit
-----------------	--------	-----	-----	------

ON CHARACTERISTICS

Gate Threshold Voltage ($V_{DS} = 3\text{ V}, I_D = 10\ \mu\text{A}$)		$V_{GS(th)}$	0.5	3	Vdc
Static Drain-Source On Resistance ($V_{GS} = 10\text{ V}, I_D = 10\text{ mA}$)	MPF480 MPF481	$r_{DS(on)}$	— —	80 140	Ohm
On-State Drain Current ($V_{DS} = 10\text{ V}, V_{GS} = 10\text{ V}$)	MPF480 MPF481	$I_{D(on)}$	50 10	— —	mA
Forward Transconductance ($V_{DS} = 15\text{ V}, I_D = 10\text{ mA}$)		g_{fs}	8	—	mmhos

CAPACITANCE

Input Capacitance ($V_{GS} = 0, V_{DS} = 10\text{ V}, f = 1\text{ MHz}$)		C_{iss}	—	8	pF
Reverse Transfer Capacitance ($V_{DS} = 0\text{ V}, V_{GS} = 0\text{ V}$)		C_{rss}	—	7	pF

SWITCHING CHARACTERISTICS

Turn-On Time ($V_{DD} = 25\text{ V}, I_D = 50\text{ mA}, R_L = 500\ \Omega, R_G = 50\ \Omega$)		$t_{(on)}$	—	20	ns
Turn-Off Time ($V_{DD} = 25\text{ V}, I_D = 50\text{ mA}, R_L = 500\ \Omega, R_G = 50\ \Omega$)		$t_{(off)}$	—	20	ns

OUTLINE DIMENSIONS

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.45	5.20	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.55	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.15	1.39	0.045	0.055
H	—	2.54	—	0.100
J	2.42	2.66	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.04	2.66	0.080	0.105
P	2.93	—	0.115	—
R	3.43	—	0.135	—
S	0.39	0.50	0.015	0.020

**CASE 29-04
TO-226AA**

NOTES:

- CONTOUR OF PACKAGE BEYOND ZONE "P" IS UNCONTROLLED.
- DIM "F" APPLIES BETWEEN "H" AND "L". DIM "D" & "S" APPLIES BETWEEN "L" & 12.70mm (0.5") FROM SEATING PLANE. LEAD DIM IS UNCONTROLLED IN "H" & BEYOND 12.70mm (0.5") FROM SEATING PLANE.
- CONTROLLING DIM: INCH.

STYLE 22:

PIN 1. SOURCE
2. GATE
3. DRAIN


3

MPF930
MPF960
MPF990

N-CHANNEL ENHANCEMENT-MODE
TMOS FIELD-EFFECT TRANSISTOR

These TMOS FETs are designed for high-speed switching applications such as switching power supplies, CMOS logic, microprocessor or TTL to current interface and line drivers.


- Fast Switching Speed — $t_{on} = t_{off} = 7.0$ ns typ
- Low On-Resistance — 0.9 Ohm typ MPF930
1.2 Ohm typ MPF960 and MPF990
- Low Drive Requirement, $V_{GS(th)} = 3.5$ V max
- Inherent Current Sharing Capability Permits Easy Paralleling of Many Devices



2.0 AMPERE

N-CHANNEL TMOS
FETs


35, 60, 90 VOLTS



MAXIMUM RATINGS

Rating	Symbol	MPF930	MPF960	MPF990	Unit
Drain-Source Voltage	V_{DSS}	35	60	90	Vdc
Drain-Gate Voltage	V_{DGO}	35	60	90	Vdc
Gate Source Voltage	V_{GS}	±30			Vdc
Drain Current					Adc
Continuous (1)	I_D	2.0			
Pulsed (2)	I_{DM}	3.0			
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0			Watts
		8.0			mW/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150			$^\circ\text{C}$
Thermal Resistance	θ_{JA}	125			$^\circ\text{C}/\text{W}$

(1) The Power Dissipation of the package may result in a lower continuous drain current.
 (2) Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.



STYLE 22:
 PIN 1. SOURCE
 2. GATE
 3. DRAIN

- NOTES:
 1. DIMENSIONS -A- AND -B- ARE DATUMS.
 2. -T- IS SEATING PLANE.
 3. POSITIONAL TOLERANCE FOR LEADS:
 $\begin{matrix} \oplus \\ \ominus \end{matrix} \begin{matrix} \oplus \\ \ominus \end{matrix} \begin{matrix} \oplus \\ \ominus \end{matrix} \begin{matrix} \oplus \\ \ominus \end{matrix} \begin{matrix} \oplus \\ \ominus \end{matrix} \begin{matrix} \oplus \\ \ominus \end{matrix}$
 4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	7.37	7.87	0.290	0.310
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.46	0.61	0.018	0.024
G	1.27 BSC		0.050 BSC	
J	2.54 BSC		0.100 BSC	
K	12.70	-	0.500	-
N	2.03	2.92	0.080	0.115
R	3.43	-	0.135	-
S	0.46	0.61	0.018	0.024

CASE 29-03
TO-226AE

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 10 \mu\text{A}$)	$V_{(BR)DSS}$	35 60 90	— — —	— — —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Maximum Rating}, V_{GS} = 0$)	I_{DSS}	—	—	10	μAdc
Gate-Body Leakage Current ($V_{GS} = 15 \text{Vdc}, V_{DS} = 0$)	I_{GSS}	—	—	50	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($I_D = 1.0 \text{mA}, V_{DS} = V_{GS}$)	$V_{GS(th)}$	1.0	—	3.5	Vdc
Drain-Source On-Voltage ($V_{GS} = 10 \text{V}$) ($I_D = 0.5 \text{A}$)	$V_{DS(on)}$	—	0.4 0.6 0.6	0.7 0.8 1.0	Vdc
($I_D = 1.0 \text{A}$)		—	0.9 1.2 1.2	1.4 1.7 2.0	
($I_D = 2.0 \text{A}$)		—	2.2 2.8 2.8	3.0 3.5 4.0	
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{Vdc}, I_D = 1.0 \text{Adc}$)	$r_{DS(on)}$	—	0.9 1.2 1.2	1.4 1.7 2.0	Ohms
On State Drain Current ($V_{DS} = 25 \text{V}, V_{GS} = 10 \text{V}$)	$I_{D(on)}$	1.0	2.0	—	Amps
Forward Transconductance ($V_{DS} = 25 \text{V}, I_D = 0.5 \text{A}$)	g_{FS}	200	380	—	mmhos

DYNAMIC CHARACTERISTICS

Input Capacitance ($V_{DS} = 25 \text{V}, V_{GS} = 0, f = 1 \text{MHz}$)	C_{iss}	—	60	70	pF
Output Capacitance ($V_{DS} = 25 \text{V}, V_{GS} = 0, f = 1 \text{MHz}$)	C_{oss}	—	49	60	pF
Reverse Transfer Capacitance ($V_{DS} = 25 \text{V}, V_{GS} = 0, f = 1 \text{MHz}$)	C_{rss}	—	13	18	pF

SWITCHING CHARACTERISTICS*

Turn-On Time See Figure 1	t_{on}	—	7.0	15	ns
Turn-Off Time See Figure 1	t_{off}	—	7.0	15	ns

* Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

RESISTIVE SWITCHING

FIGURE 1 — SWITCHING TEST CIRCUIT




FIGURE 2 — SWITCHING WAVEFORMS




FIGURE 3 — ON VOLTAGE versus TEMPERATURE




FIGURE 4 — CAPACITANCE VARIATION




FIGURE 5 — TRANSFER CHARACTERISTIC




FIGURE 6 — OUTPUT CHARACTERISTIC






FIGURE 7 — SATURATION CHARACTERISTIC




Advance Information
Small-Signal
Field Effect Transistor
Silicon Gate TMOS

- Normally Closed Relay
- Telephone Line Switching
- Fail Safe Systems
- Current Regulator Circuits



MPF4150

625 mW
TMOS FET
r_{DS(on)} = 12 OHMS
150 VOLTS
N-CHANNEL
DEPLETION MODE



CASE 29-04
TO-226AA
PLASTIC PACKAGE

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DS}	150	Vdc
Drain-Gate Voltage	V _{DG}	150	Vdc
Drain Current — Continuous	I _D	250	mA
— Pulsed (1)	I _{DM}	500	mA
Total Device Dissipation @ T _A = 25°C	P _D	625	mW
Derate above 25°C		5	mW/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Breakdown Voltage Drain to Source (V _{GS} = -10 V, I _D = 10 μA)	V _{(BR)DSX}	-150	—	Vdc
Gate-Source Cutoff Voltage (V _{DS} = 3.5 V, I _D = 1 μA)	V _{GS(off)}	-1	-6	Vdc
Gate Reverse Leakage (V _{GS} = -20 V, V _{DS} = 0)	I _{GSS}	—	1	nAdc

ON CHARACTERISTICS

Zero-Gate Voltage Drain Current (2) (V _{DS} = 10 V, V _{GS} = 0)	I _{DSS}	-100	-800	mAdc
Static Drain-Source On-Resistance (V _{GS} = 0 V, I _D = 100 mA)	r _{DS(on)}	—	12	Ohms


SMALL-SIGNAL CHARACTERISTICS

Forward Transadmittance (2) (V _{DS} = 10 V, I _D = 50 mA, f = 1 kHz)	Y _{fs}	100	—	mmhos
Input Capacitance (V _{DS} = 10 Vdc, V _{GS} = -10 V, f = 1 MHz)	C _{iss}	—	125	pF
Reverse Transfer Capacitance (V _{DS} = 10 V, V _{GS} = -10 V, f = 1 MHz)	C _{rss}	—	15	pF

(1) The Power Dissipation of the package may result in a lower continuous drain current.
(2) Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

OUTLINE DIMENSIONS



NOTES:

1. CONTOUR OF PACKAGE BEYOND ZONE "P" IS UNCONTROLLED.
2. DIM "F" APPLIES BETWEEN "H" AND "L". DIM "D" & "S" APPLIES BETWEEN "L" & 12.70mm (0.5") FROM SEATING PLANE. LEAD DIM IS UNCONTROLLED IN "H" & BEYOND 12.70mm (0.5") FROM SEATING PLANE.
3. CONTROLLING DIM: INCH.

STYLE 23:

1. GATE
2. SOURCE
3. DRAIN

**CASE 29-04
PLASTIC PACKAGE
TO-226AA**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.45	5.20	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.55	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.15	1.39	0.045	0.055
H	—	2.54	—	0.100
J	2.42	2.66	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.04	2.66	0.080	0.105
P	2.93	—	0.115	—
R	3.43	—	0.135	—
S	0.39	0.50	0.015	0.020


3

MPF9200

**N-CHANNEL ENHANCEMENT-MODE
 TMOS FIELD-EFFECT TRANSISTOR**

This TMOS FET is designed for high voltage, high speed switching applications such as line drivers, relay drivers, CMOS logic, microprocessor or TTL to high voltage interface and high voltage display drivers.

- Fast Switching Speed — $t_{on} = t_{off} = 6.0$ ns typ
- Low On-Resistance — 4.5 Ohms typ
- Low Drive Requirement, $V_{GS(th)} = 4.0$ V max
- Inherent Current Sharing Capability Permits Easy Paralleling of Many Devices




200 VOLTS
**N-CHANNEL TMOS
 FET**

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	200	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Drain Current — Continuous (1) Pulsed (2)	I_D I_{DM}	400 800	mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	0.6 4.8	Watts mW/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$
Thermal Resistance Junction to Ambient	θ_{JA}	208	$^\circ\text{C}/\text{W}$

- (1) The Power Dissipation of the package may result in a lower continuous drain current.
 (2) Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.



STYLE 30:
 PIN 1, DRAIN
 2, GATE
 3, SOURCE

NOTES:

1. CONTOUR OF PACKAGE BEYOND ZONE "P" IS UNCONTROLLED.
2. DIM "F" APPLIES BETWEEN "H" AND "L". DIM "D" & "S" APPLIES BETWEEN "L" & 12.70mm (0.5") FROM SEATING PLANE. LEAD DIM IS UNCONTROLLED "N" & BEYOND 12.70mm (0.5") FROM SEATING PLANE.
3. CONTROLLING DIM: INCH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.45	5.20	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.55	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.15	1.39	0.045	0.055
H	—	2.54	—	0.100
J	2.42	2.66	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.04	2.66	0.080	0.105
P	2.93	—	0.115	—
R	3.43	—	0.135	—
S	0.39	0.50	0.015	0.020

**CASE 29-04
 (TO-92)**

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 10 \mu\text{A}$)	$V_{(BR)DSS}$	200	—	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 200 \text{ V}, V_{GS} = 0$)	I_{DSS}	—	0.1	10	μA dc
Gate-Body Leakage Current ($V_{GS} = 15 \text{ Vdc}, V_{DS} = 0$)	I_{GSS}	—	0.01	50	nA
ON CHARACTERISTICS*					
Gate Threshold Voltage ($I_D = 1.0 \text{ mA}, V_{DS} = V_{GS}$)	$V_{GS(th)}$	1.0	—	4.0	Vdc
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 100 \text{ mA}$) ($I_D = 250 \text{ mA}$) ($I_D = 500 \text{ mA}$)	$V_{DS(on)}$	—	0.45 1.20 3.0	0.6 1.60 —	Vdc
On State Drain Current ($V_{DS} = 25 \text{ V}, V_{GS} = 10 \text{ V}$)	$I_{D(on)}$	400	700	—	mA
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}$) ($I_D = 100 \text{ mA}$) ($I_D = 250 \text{ mA}$) ($I_D = 500 \text{ mA}$)	$r_{DS(on)}$	—	4.5 4.8 6.0	6.0 6.4 —	Ohms
Forward Transconductance ($V_{DS} = 25 \text{ V}, I_D = 250 \text{ mA}$)	g_{FS}	200	400	—	mmhos
DYNAMIC CHARACTERISTICS					
Input Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz}$)	C_{iss}	—	72	90	pF
Output Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz}$)	C_{oss}	—	15	20	pF
Reverse Transfer Capacitance ($V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz}$)	C_{rss}	—	2.8	3.5	pF
SWITCHING CHARACTERISTICS*					
Turn-On Time See Figure 1	t_{on}	—	6.0	15	ns
Turn-Off Time See Figure 1	t_{off}	—	12	15	ns

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

RESISTIVE SWITCHING

FIGURE 1 — SWITCHING TEST CIRCUIT




FIGURE 2 — SWITCHING WAVEFORMS




FIGURE 3 — ON VOLTAGE versus TEMPERATURE




FIGURE 4 — CAPACITANCE VARIATION




FIGURE 5 — TRANSFER CHARACTERISTIC




FIGURE 6 — OUTPUT CHARACTERISTIC





FIGURE 7 — SATURATION CHARACTERISTIC




3

Advance Information
TMOS Power Module
P-Channel Power MOSFET and
N-Channel SENSEFET™ in a Full
H-Bridge Configuration



The MPM3002 is a H-Bridge power circuit with lossless current sensing capability. The upper legs of the bridge consists of P-Channel power MOSFETs and the lower legs of the bridge consist of two SENSEFETs. This power circuit is ideal for applications such as servo motor drives, stepper motor controls and switching power supplies. Features of this product include:

- P and N-Channel Power MOSFET Configuration for Ease of Drive
- Lossless Current Sensing in Each Leg of the H-Bridge
- Isolated Package with 2 kV Isolation Voltage Rating
- High Power Handling Capability — 62.5 Watts
- High Peak Current Handling Capability — 25 Amperes



MPM3002

TMOS POWER MOSFET
H-BRIDGE
100 VOLTS
8 AMPERES



This document contains information on a new product. Specifications and information herein are subject to change without notice.

3

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage (All Types)	V _{DSS}	100	Volts
Drain-to-Gate Voltage (R _{GS} = 1MΩ) (All Types)	V _{DGR}	100	
Gate-to-Source Voltage — Continuous (All Types)	V _{GS}	±20	Volts
— Non-repetitive (t _p ≤ 50 μs)	V _{GSM}	±40	
Drain-to-Mirror Voltage (Q2 and Q3)	V _{DM}	100	Volts
Gate-to-Mirror Voltage (Q2 and Q3)	V _{GM}	±20	
Drain Current — Continuous (Q2 and Q3)	I _D	12	Amps
— Pulsed	I _{DM}	30	
— Continuous (Q1 and Q4)	I _D	8	
— Pulsed	I _{DM}	25	
— Continuous (N/P-Channel Combination)	I _D	8	
— Pulsed	I _{DM}	25	
Sense Current — Continuous (Q2 and Q3)	I _M	13	mA
— Pulsed	I _{MM}	33	
RMS Isolation Voltage (Any Pin to Case)	V _{ISO}	2000	Volts
Operating and Storage Temperature Range	T _J , T _{stg}	-40 to 150	°C

THERMAL CHARACTERISTICS

Power Dissipation — T _C = 25°C (Any single device) (Q1 and Q3 or Q1 and Q4 or Q2 and Q3 or Q2 and Q4 "On") (Q1 and Q2 and/or Q3 and Q4 "On")	P _D	62.5 62.5 31.25	Watts
Power Derating — Derate above T _C = 25°C (Any single device) (Q1 and Q3 or Q1 and Q4 or Q2 and Q3 or Q2 and Q4 "On") (Q1 and Q2 and/or Q3 and Q4 "On")	1/R _{θJC}	0.5 0.5 0.25	W/°C
Thermal Resistance — Junction to Case — Junction-to-Ambient	R _{θJC} R _{θJA}	2 35	°C/W
Thermal Coupling Coefficient (Q1 to Q2 or Q4 to Q3) See Table 1 (Q1 to Q3, Q1 to Q4, Q2 to Q3 or Q2 to Q4)	α β	0.5 0.01	—
Maximum Lead Temperature for Soldering Purposes 1/8" from case for 5 seconds	T _L	260	°C

ELECTRICAL CHARACTERISTICS (T_J = 25°C, V_{MS} = 0 unless otherwise noted)

Characteristics	Symbol	Min	Typ	Max	Unit
-----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (All Devices) (V _{GS} = 0, I _D = 0.25 mA)	V _{(BR)DSS}	100	—	—	Vdc
Drain-to-Mirror Breakdown Voltage (Q2 and Q3) (V _{GS} = 0, I _D = 0.25 mA)	V _{(BR)DMS}	100	—	—	Vdc
Zero Gate Voltage Drain Current (Any Single Device) (V _{DS} = 80 V, V _{GS} = 0) (V _{DS} = 80 V, V _{GS} = 0, T _J = 125°C)	I _{DSS}	—	—	0.2 1	mAdc
Gate-Body Leakage Current — Forward (Any Single Device) (V _{GSSF} = 20 Vdc, V _{DS} = 0)	I _{GSSF}	—	—	100	nAdc
Gate Body Leakage Current — Reverse (Any Single Device) (V _{GSSR} = 20 Vdc, V _{DS} = 0)	I _{GSSR}	—	—	100	—

ON CHARACTERISTICS*

Gate Threshold Voltage (Any Single Device) (V _{DS} = V _{GS} , I _D = 1 mAdc) (T _J = 125°C)	V _{GS(th)}	2 1	3 —	4.5 3.5	Vdc
Static Drain-to-Source On-Resistance (Q2 and Q3) (V _{GS} = 10 Vdc, I _D = 4 Adc)	r _{DS(on)}	—	—	0.15	Ohms
Static Drain-to-Mirror On-Resistance (Q2 and Q3) (V _{GS} = 10 Vdc, I _D = 4 Adc)	r _{DM(on)}	—	—	140	Ohms

(continued)



ELECTRICAL CHARACTERISTICS — continued ($T_J = 25^\circ\text{C}$, $V_{MS} = 0$ unless otherwise noted)

Characteristics	Symbol	Min	Typ	Max	Unit
-----------------	--------	-----	-----	-----	------

ON CHARACTERISTICS*

Drain-to-Source On-Voltage ($V_{GS} = 10\text{ Vdc}$) ($I_D = 8\text{ A}$) ($I_D = 4\text{ A}$, $T_J = 125^\circ\text{C}$)	(Q2 and Q3)	$V_{DS(on)}$	— —	— —	1.2 1.4	Vdc
Static Drain-to-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 4\text{ Adc}$)	(Q1 and Q4)	$r_{DS(on)}$	—	—	0.4	Ohms
Drain-to-Source On-Voltage ($V_{GS} = 10\text{ Vdc}$) ($I_D = 8\text{ A}$) ($I_D = 4\text{ A}$, $T_J = 125^\circ\text{C}$)	(Q1 and Q4)	$V_{DS(on)}$	— —	— —	3.2 3.2	Vdc
Forward Transconductance ($V_{DS} = 10\text{ Vdc}$, $I_D = 4\text{ Adc}$)	(Q2 and Q3)	g_{FS}	3	—	—	Mhos
Forward Transconductance ($V_{DS} = 10\text{ Vdc}$, $I_D = 4\text{ Adc}$)	(Q1 and Q4)	g_{FS}	2	—	—	Mhos
Current Mirror Ratio (Cell Ratio) ($R_{SENSE} = 0$, $I_D = 8\text{ A}$, $V_{GS} = 10\text{ V}$)	(Q2 and Q3 only)	n	750	—	850	—

DYNAMIC CHARACTERISTICS (All Types)

Input Capacitance	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$ $f = 1\text{ MHz}$	C_{iss}	—	—	900	pF
Output Capacitance		C_{oss}	—	—	450	
Transfer Capacitance		C_{rss}	—	—	200	

SWITCHING CHARACTERISTICS* (N-Channel, Q2 and Q3)

Turn-On Delay Time	$V_{DD} = 25\text{ V}$, $I_D = 4\text{ A}$ $R_{gen} = 50\text{ Ohms}$	$t_{d(on)}$	—	—	30	ns
Rise Time		t_r	—	—	130	
Turn-Off Delay Time		$t_{d(off)}$	—	—	120	
Fall Time		t_f	—	—	125	
Total Gate Charge	$V_{DS} = 80\text{ V}$, $I_D = 8\text{ A}$ $V_{GS} = 10\text{ V}$	Q_g	—	38	45	nC
Gate-Source Charge		Q_{gs}	—	15	—	
Gate-Drain Charge		Q_{gd}	—	23	—	

SWITCHING CHARACTERISTICS* (P-Channel, Q1 and Q4)

Turn-On Delay Time	$V_{DD} = 25\text{ V}$, $I_D = 4\text{ A}$ $R_{gen} = 50\text{ Ohms}$	$t_{d(on)}$	—	—	25	ns
Rise Time		t_r	—	—	130	
Turn-Off Delay Time		$t_{d(off)}$	—	—	40	
Fall Time		t_f	—	—	60	
Total Gate Charge	$V_{DS} = 80\text{ V}$, $I_D = 8\text{ A}$ $V_{GS} = 10\text{ V}$	Q_g	—	23	30	nC
Gate-Source Charge		Q_{gs}	—	10	—	
Gate-Drain Charge		Q_{gd}	—	13	—	

SOURCE-DRAIN DIODE CHARACTERISTICS (N-Channel, Q2 and Q3)

Forward On-Voltage	$(I_S = 8\text{ A})$	V_{SD}	—	1.2	—	Vdc
Forward Turn-On Time		t_{on}	—	25	—	ns
Reverse Recovery Time		t_{rr}	—	155	—	

SOURCE-DRAIN DIODE CHARACTERISTICS (P-Channel, Q1 and Q4)

Forward On-Voltage	$(I_S = 8\text{ A})$	V_{SD}	—	4	—	Vdc
Forward Turn-On Time		t_{on}	—	25	—	ns
Reverse Recovery Time		t_{rr}	—	150	—	

*Indicates Pulse Test: Pulse Width = 300 μs Max, Duty Cycle = 2%.

Note 1: Handling precautions to protect against electrostatic discharge is mandatory.

Note 2: Do not use the mirror FET independent of the power FET.

Note 3: It is recommended that the mirror terminal (M) be shorted to the source terminal (S) when current sensing is not required.

TYPICAL CHARACTERISTICS

N-CHANNEL




Figure 1. On-Region Characteristics




Figure 3. Transfer Characteristics




Figure 5. On-Resistance versus Drain Current

P-CHANNEL




Figure 2. On-Region Characteristics




Figure 4. Transfer Characteristics




Figure 6. On-Resistance versus Drain Current

3

TYPICAL CHARACTERISTICS

N-CHANNEL




Figure 7. On-Resistance Variation with Temperature

P-CHANNEL




Figure 8. On-Resistance Variation with Temperature




Figure 9. Drain-To-Source Breakdown Voltage Variation




Figure 10. Drain-To-Source Breakdown Voltage Variation




Figure 11. Gate Threshold Voltage Variation with Temperature




Figure 12. Gate Threshold Voltage Variation with Temperature

TYPICAL CHARACTERISTICS

N-CHANNEL




Figure 13. Capacitance Variation

P-CHANNEL




Figure 14. Capacitance Variation




Figure 15. Stored Charge Variation




Figure 16. Stored Charge Variation




Figure 17. Thermal Response

SAFE OPERATING AREA INFORMATION

N-CHANNEL




Figure 18. Maximum Rated Forward Biased Safe Operating Area

P-CHANNEL




Figure 19. Maximum Rated Forward Biased Safe Operating Area




Figure 20. Maximum Rated Switching Safe Operating Area




Figure 21. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figures 20 and 21 are the boundaries that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown are applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\max) - T_C}{R_{\theta JC}}$$

USING SENSEFETs

In practical applications, less sense current will flow than that calculated by using the current mirror ratio, n. Shown in Figure 22 is a model of the SENSEFET. It is seen that RSENSE decreases the voltage across rDM(on) and decreases the sense current. An additional decrease




Figure 22. SENSEFET Model

in sense current occurs due to the decreased voltage across the mirror transistors. For this reason, a modified current mirror ratio, n', must be calculated. The equation to calculate n' is derived from the MOSFET square law model in the linear region,

$$n' = \frac{n}{1 - \frac{V_{SE}(V_{GS} - V_T - 1/2 V_{SE})}{V_{DS(on)}(V_{GS} - V_T - 1/2 V_{DS(on)})}}$$

$$n' \approx \frac{n}{1 - V_{SE}/V_{DS(on)}} \quad (1)$$

(for $V_{SE}, V_{DS(on)} \ll V_{GS} - V_T$).

Where, V_{GS} = Gate-to-Source Voltage,
 V_T = Gate-to-Source Threshold Voltage

and V_{SE} = Sense Voltage = $\frac{R_{SENSE} I_D}{n'}$ (2)

Hence, n' can be calculated from equation (1) and the result used in equation (2) to find the value of RSENSE. The value of RSENSE should be kept below 100 Ω for most accurate results.

These equations were derived using die level source as the ground reference, neglecting contact and wire bond resistance to the source pin. In practice these parasitic resistances can cause significant errors at high currents, therefore it is mandatory to reference the gate drive signal and measure $V_{DS(on)}$ and V_{SENSE} with respect to the Kelvin pin.

Figure 23 shows the sense voltage versus drain current for various values of RSENSE.

Figure 24 illustrates the correct SENSEFET configuration.

Figure 25 shows a typical current sensing circuit with a SENSEFET.




Figure 23. Sense Voltage versus Drain Current





Figure 24. SENSEFET Configuration



Set A1 gain to match sense voltage to VREF at max ID.

Figure 25. Typical Current Sensing with a SENSEFET

THERMAL CONSIDERATIONS OF THE MPM3002

The MPM3002 consists of two n-channel and p-channel pairs die bonded to two separate copper leadframes. An insulating material isolates the leadframes from the aluminum case. The internal construction is shown in Figure 26 below.




Figure 26. Internal Construction of the MPM3002

From this configuration, the simple thermal model shown in Figure 27 can be derived. Equation 3 is derived from this model. α is defined as the coupling coefficient between adjacent die on a common leadframe and β is defined as the coupling coefficient between die on separate leadframes.

EQUATION 3.

$$T_{Ji} = T_C + P_{Di} R_{\theta JC} + \sum_{k=1}^4 \alpha_{ik} P_{Dk} R_{\theta JC} + \sum_{k=1}^4 \beta_{ik} P_{Dk} R_{\theta JC}$$

α and β values for different die combinations are listed in the maximum ratings. As an example of how the equa-

tion is used, assume that devices Q1 and Q3 are dissipating 10 watts each at a case temperature of 25°C, then calculate the junction temperature of Q1 and Q4.

FROM EQUATION 3,

$$T_{J1} = T_C + P_{D1} R_{\theta JC} + \beta_{13} P_{D3} R_{\theta JC} = 25 + (10)(2) + (0.01)(10)(2) = 47^\circ\text{C}$$

$$\text{and } T_{J4} = T_C + \alpha_{43} P_{D3} R_{\theta JC} + \beta_{41} P_{D1} R_{\theta JC} = 25 + (0.5)(10)(2) + (0.01)(10)(2) = 37^\circ\text{C}.$$




Figure 27. Thermal Model of the MPM3002


- $R_{\theta 1}$ = junction to leadframe thermal resistance
- $R_{\theta 2}$ = leadframe to isolator thermal resistance
- $R_{\theta 3}$ = isolator to case thermal resistance
- $R_{\theta \alpha}$ = coupling thermal resistance between adjacent die on common leadframe
- $R_{\theta \beta}$ = coupling thermal resistance between die on separate leadframes
- $R_{\theta JC} = R_{\theta 1} + R_{\theta 2} + R_{\theta 3}$

Table 1. Thermal Coupling Coefficients

α = coupling coefficient between adjacent die on same leadframe
β = coupling coefficient between die on separate leadframes
A: α coefficient values:
$\alpha_{11} = \alpha_{22} = \alpha_{33} = \alpha_{44} = 0$
$\alpha_{13} = \alpha_{31} = \alpha_{23} = \alpha_{32} = \alpha_{14} = \alpha_{41} = \alpha_{24} = \alpha_{42} = 0$
$\alpha_{12} = \alpha_{21} = \alpha_{34} = \alpha_{43} = 0.5$
B: β coefficient values
$\beta_{11} = \beta_{22} = \beta_{33} = \beta_{44} = 0$
$\beta_{12} = \beta_{21} = \beta_{34} = \beta_{43} = 0$
$\beta_{13} = \beta_{31} = \beta_{23} = \beta_{32} = \beta_{14} = \beta_{41} = \beta_{24} = \beta_{42} = 0.01$

3

OUTLINE DIMENSIONS



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS
DPAK for Surface Mount or Insertion
Mount




MTD1N40

TMOS POWER FET
 1 AMPERE
 $r_{DS(on)} = 5 \text{ OHMS}$
 400 VOLTS

This TMOS Power FET is designed for high speed, low loss power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ — 5 Ω max
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement — $V_{GS(th)} = 4 \text{ V max}$
- Surface Mount Package on 16 mm Tape
- Available With Long Leads, Add -1 Suffix



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	400	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	400	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu s$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous	I_D	1	Adc
— Pulsed	I_{DM}	3	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	20	Watts
Derate above 25°C		0.16	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.25	Watts
Derate above 25°C		0.01	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (1)	P_D	1.75	Watts
Derate above 25°C		0.014	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	6.25	$^\circ\text{C/W}$
	— Junction to Ambient	$R_{\theta JA}$	100
	— Junction to Ambient (1)		71.4

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS


Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	400	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0$) $T_J = 125^\circ\text{C}$	I_{DSS}	—	0.2 1	mAdc

(1) These ratings are applicable when surface mounted on the minimum pad size recommended. (continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.




CASE 369A-04
 TO-252
 MTD1N40



CASE 369-03
 TO-251
 MTD1N40-1

MINIMUM PAD SIZES
RECOMMENDED FOR
SURFACE MOUNTED
APPLICATIONS



ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS — continued				
Gate-Body Leakage Current, Forward ($V_{GSF} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 0.5\text{ Adc}$)	$r_{DS(on)}$	—	5	Ohms
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 1\text{ Adc}$) ($I_D = 0.5\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	6.5 5	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}$, $I_D = 0.5\text{ A}$)	g_{FS}	0.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	300	pF
Output Capacitance		C_{oss}	—	30	
Reverse Transfer Capacitance		C_{rss}	—	10	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 13 and 14	$t_{d(on)}$	—	20	ns
Rise Time		t_r	—	15	
Turn-Off Delay Time		$t_{d(off)}$	—	35	
Fall Time		t_f	—	30	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	9 (Typ)	11	nC
Gate-Source Charge		Q_{gs}	7 (Typ)	—	
Gate-Drain Charge		Q_{gd}	2 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1 (Typ)	2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	250 (Typ)	—	ns

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.




Figure 1. Power Derating

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 2. On-Region Characteristics




Figure 3. Gate-Threshold Voltage Variation With Temperature




Figure 4. Transfer Characteristics




Figure 5. Breakdown Voltage Variation With Temperature




Figure 6. On-Resistance versus Drain Current




Figure 7. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 8. Maximum Rated Forward Biased Safe Operating Area




Figure 9. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 9 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-To-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 369-03
TO-251
MTD1N40-1**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.97	6.22	0.235	0.245
B	6.35	6.73	0.250	0.265
C	2.19	2.38	0.086	0.094
D	0.64	0.88	0.025	0.035
E	0.97	1.06	0.038	0.042
G	2.29 BSC		0.090 BSC	
J	0.46	0.58	0.018	0.023
K	8.89	9.65	0.350	0.380
L	0.89	1.27	0.035	0.050
S	5.21	5.46	0.205	0.215
V	0.77	1.14	0.030	0.045
W	0.94	0.94	0.033	0.037
Y	1.91	2.28	0.075	0.090

NOTES:
 1. SURFACE "T" IS BOTH A DATUM AND A MOUNTING SURFACE.
 2. POSITIONAL TOLERANCE FOR "D" DIAMETER.
 $\phi \pm 0.13 \text{ (0.005)} \text{ (M) T}$
 3. DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
 4. CONTROLLING DIMENSION: INCH

**CASE 369A-04
TO-252
MTD1N40**


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.97	6.22	0.235	0.245
B	6.35	6.73	0.250	0.265
C	2.19	2.38	0.086	0.094
D	0.69	0.98	0.027	0.035
E	0.97	1.06	0.038	0.042
F	0.64	0.88	0.025	0.035
G	4.58 BSC		0.180 BSC	
H	2.29 BSC		0.090 BSC	
J	6.46	6.58	0.018	0.023
K	2.59	2.89	0.102	0.114
L	0.89	1.27	0.035	0.050
S	5.21	5.46	0.205	0.215
U	0.51	—	0.020	—
V	0.77	1.14	0.030	0.045
W	0.94	0.94	0.033	0.037
Y	4.32	—	0.170	—
Z	3.69	—	0.145	—

NOTES:
 1. SURFACE "T" IS BOTH A DATUM AND A MOUNTING SURFACE.
 2. POSITIONAL TOLERANCE FOR "D" DIAMETER.
 $\phi \pm 0.13 \text{ (0.005)} \text{ (M) T}$
 3. DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
 4. CONTROLLING DIMENSION: INCH

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS
PAK for Surface Mount or Insertion
Mount


This TMOS Power FET is designed for high speed, low loss power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ — 4Ω max
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement — $V_{GS(th)} = 4 V$ max
- Surface Mount Package on 16 mm Tape
- Available With Long Leads, Add -1 Suffix




MTD2N50

TMOS POWER FET
 2 AMPERES
 $r_{DS(on)} = 4 \text{ OHMS}$
 500 VOLTS



CASE 369A-04
 TO-252
 MTD2N50



CASE 369-03
 TO-251
 MTD2N50-1

MAXIMUM RATINGS

Rating	Symbol	MTD2N50	Unit
Drain-Source Voltage	V_{DSS}	500	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	500	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu s$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous	I_D	2	Adc
— Pulsed	I_{DM}	4	
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	20	Watts
Derate above $25^\circ C$		0.16	$W/^\circ C$
Total Power Dissipation @ $T_A = 25^\circ C$	P_D	1.25	Watts
Derate above $25^\circ C$		0.01	$W/^\circ C$
Total Power Dissipation @ $T_A = 25^\circ C$ (1)	P_D	1.75	Watts
Derate above $25^\circ C$		0.014	$W/^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ C$


THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	6.25	$^\circ C/W$
	— Junction to Ambient	$R_{\theta JA}$	100
	— Junction to Ambient (1)		71.4

(1) These ratings are applicable when surface mounted on the minimum pad size recommended.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MINIMUM PAD SIZES
RECOMMENDED FOR
SURFACE MOUNTED
APPLICATIONS



ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	500	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0$) $T_J = 125^\circ\text{C}$	I_{DSS}	—	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 1 \text{ Adc}$)	$r_{DS(on)}$	—	4	Ohms
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 2 \text{ Adc}$) ($I_D = 1 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	10 8	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 1 \text{ A}$)	g_{FS}	1	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$ See Figure 11)	C_{iss}	—	500	pF
Output Capacitance		C_{oss}	—	100	
Reverse Transfer Capacitance		C_{rss}	—	50	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$ See Figures 13 and 14)	$t_{d(on)}$	—	40	ns
Rise Time		t_r	—	60	
Turn-Off Delay Time		$t_{d(off)}$	—	60	
Fall Time		t_f	—	30	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V}$) See Figure 12	Q_g	17 (Typ)	25	nC
Gate-Source Charge		Q_{gs}	9 (Typ)	—	
Gate-Drain Charge		Q_{gd}	8 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1 (Typ)	2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	200 (Typ)	—	ns

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.




Figure 1. Power Derating

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 2. On-Region Characteristics




Figure 3. Gate-Threshold Voltage Variation With Temperature




Figure 4. Transfer Characteristics




Figure 5. Breakdown Voltage Variation With Temperature




Figure 6. On-Resistance versus Drain Current




Figure 7. On-Resistance Variation With Temperature




Figure 8. Maximum Rated Forward Biased Safe Operating Area




Figure 9. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 9 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 10. Thermal Response

3




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS


CASE 369-03
TO-251
MTD2N50-1



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.97	6.22	0.235	0.245
B	6.35	6.73	0.250	0.265
C	2.19	2.38	0.086	0.094
D	0.64	0.88	0.025	0.035
E	0.97	1.06	0.038	0.042
G	2.29 BSC		0.090 BSC	
J	0.46	0.58	0.018	0.023
K	0.89	0.95	0.350	0.380
L	0.89	1.27	0.035	0.050
S	5.21	5.46	0.205	0.215
V	0.77	1.14	0.030	0.045
W	0.84	0.94	0.033	0.037
Y	1.91	2.29	0.075	0.090

- NOTES:
1. SURFACE "T" IS BOTH A DATUM AND A MOUNTING SURFACE.
 2. POSITIONAL TOLERANCE FOR "D" DIAMETER: $\pm 0.13 (0.005) \text{ (M)} \text{ (T)}$
 3. DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
 4. CONTROLLING DIMENSION: INCH

CASE 369-04
TO-252
MTD2N50



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.97	6.22	0.235	0.245
B	6.35	6.73	0.250	0.265
C	2.19	2.38	0.086	0.094
D	0.69	0.88	0.027	0.035
E	0.97	1.06	0.038	0.042
F	0.64	0.88	0.025	0.035
G	4.58 BSC		0.180 BSC	
H	2.29 BSC		0.090 BSC	
J	0.46	0.58	0.018	0.023
K	2.59	2.89	0.102	0.114
L	0.89	1.27	0.035	0.050
S	5.21	5.46	0.205	0.215
U	0.51	—	0.020	—
V	0.77	1.14	0.030	0.045
W	0.84	0.94	0.033	0.037
Y	4.32	—	0.170	—
Z	3.69	—	0.145	—


- NOTES:
1. SURFACE "T" IS BOTH A DATUM AND A MOUNTING SURFACE.
 2. POSITIONAL TOLERANCE FOR "D" DIAMETER: $\pm 0.13 (0.005) \text{ (M)} \text{ (T)}$
 3. DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
 4. CONTROLLING DIMENSION: INCH

Advance Information
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS
DPAK for Surface Mount
or Insertion Mount



This TMOS Power FET is designed for high speed, low loss power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ — 0.7 Ω max
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement — $V_{GS(th)} = 4$ V max
- Surface Mount Package on 16 mm Tape
- Available With Long Leads, Add -1 Suffix



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	200	Vdc
Drain-Gate Voltage ($R_{GS} = 1$ M Ω)	V_{DGR}	200	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50$ μ s)	V_{GSM}	± 40	Vpk
Drain Current — Continuous	I_D	4	Adc
— Pulsed	I_{DM}	12	
Total Power Dissipation @ $T_C = 25^\circ$ C	P_D	20	Watts
Derate above 25° C		0.16	W/ $^\circ$ C
Total Power Dissipation @ $T_A = 25^\circ$ C	P_D	1.25	Watts
Derate above 25° C		0.01	W/ $^\circ$ C
Total Power Dissipation @ $T_A = 25^\circ$ C (1)	P_D	1.75	Watts
Derate above 25° C		0.014	W/ $^\circ$ C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ$ C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	6.25	$^\circ$ C/W	
	— Junction to Ambient	$R_{\theta JA}$		100
	— Junction to Ambient (1)			71.4

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ$ C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------


OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25$ mA)	$V_{(BR)DSS}$	200	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ$ C)	I_{DSS}	—	10	μ Adc
		—	100	


(1) These ratings are applicable when surface mounted on the minimum pad size recommended. (continued)
 This document contains information on a new product. Specifications and information herein are subject to change without notice.

MTD4N20

TMOS POWER FET
 4 AMPERES
 $r_{DS(on)} = 0.7$ OHM
 200 VOLTS




CASE 369A-04
 TO-252
 MTD4N20



CASE 369-03
 TO-251
 MTD4N20-1

**MINIMUM PAD SIZES
 RECOMMENDED FOR
 SURFACE MOUNTED
 APPLICATIONS**



ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS — continued

Gate-Body Leakage Current, Forward ($V_{GSF} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 2\text{ Adc}$)	$r_{DS(on)}$	—	0.7	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 4\text{ Adc}$) ($I_D = 2\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	3.4 2.9	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}$, $I_D = 2\text{ A}$)	g_{FS}	1.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	700	pF
Output Capacitance		C_{oss}	—	300	
Reverse Transfer Capacitance		C_{rss}	—	80	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	100	
Fall Time		t_f	—	50	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	9 (Typ)	20	nC
Gate-Source Charge		Q_{gs}	4 (Typ)	—	
Gate-Drain Charge		Q_{gd}	5 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1.5 (Typ)	3	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	300 (Typ)	—	ns

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.




Figure 1. Power Derating

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 2. On-Region Characteristics




Figure 3. Gate-Threshold Voltage Variation With Temperature




Figure 4. Transfer Characteristics




Figure 5. Breakdown Voltage Variation With Temperature




Figure 6. On-Resistance versus Drain Current




Figure 7. On-Resistance Variation With Temperature

3

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 8. Maximum Rated Forward Biased Safe Operating Area




Figure 9. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 9 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

3

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

Figure 15 shows the outline dimensions for Case 369-03 TO-251 MTD4N20-1. It includes a diagram of the package with dimensions A through Y and a table of dimensions in millimeters and inches. The pinout is: PIN 1: GATE, PIN 2: DRAIN, PIN 3: SOURCE, PIN 4: DRAIN.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.97	6.22	0.235	0.245
B	6.35	6.73	0.250	0.265
C	2.19	2.38	0.086	0.094
D	0.64	0.88	0.025	0.035
E	0.97	1.06	0.038	0.042
G	2.29 BSC		0.090 BSC	
J	0.46	0.58	0.019	0.023
K	8.89	9.65	0.350	0.380
L	0.89	1.27	0.035	0.050
S	5.21	5.46	0.205	0.215
V	0.77	1.14	0.030	0.045
W	0.84	0.94	0.033	0.037
Y	1.91	2.28	0.075	0.090

NOTES:
 1. SURFACE "T" IS BOTH A DATUM AND A MOUNTING SURFACE.
 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 3. CONTROLLING DIMENSION: INCH.

**CASE 369-03
 TO-251
 MTD4N20-1**

Figure 16 shows the outline dimensions for Case 369A-04 TO-252 MTD4N20. It includes a diagram of the package with dimensions A through Z and a table of dimensions in millimeters and inches. The pinout is: PIN 1: GATE, PIN 2: DRAIN, PIN 3: SOURCE, PIN 4: DRAIN.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.97	6.22	0.235	0.245
B	6.35	6.73	0.250	0.265
C	2.19	2.38	0.086	0.094
D	0.69	0.88	0.027	0.035
E	0.97	1.06	0.038	0.042
F	0.84	0.88	0.025	0.035
G	4.58 BSC		0.180 BSC	
H	2.29 BSC		0.090 BSC	
J	6.46	6.58	0.018	0.023
K	2.59	2.89	0.102	0.114
L	0.89	1.27	0.035	0.050
S	5.21	5.46	0.205	0.215
U	0.51	—	0.020	—
V	0.77	1.14	0.030	0.045
W	0.84	0.94	0.033	0.037
Y	4.32	—	0.170	—
Z	3.69	—	0.145	—


NOTES:
 1. SURFACE "T" IS BOTH A DATUM AND A SEATING PLANE.
 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 3. CONTROLLING DIMENSION: INCH.

**CASE 369A-04
 TO-252
 MTD4N20**

Designer's Data Sheet
Power Field Effect Transistors
P-Channel Enhancement
Mode Silicon Gate TMOS
DPAK for Surface Mount or Insertion
Mount

These TMOS Power FETs are designed for high speed, low loss power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ — 0.3 Ω max
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement — $V_{GS(th)} = 4$ V max
- Surface Mount Package on 16 mm Tape
- Available With Long Leads, Add -1 Suffix



MAXIMUM RATINGS

Rating	Symbol	MTD4P05	MTD4P06	Unit
Drain-Source Voltage	V_{DSS}	50	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1$ M Ω)	V_{DGR}	50	60	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20		Vdc
— Non-repetitive ($t_p \leq 50$ μ s)	V_{GSM}	± 40		Vpk
Drain Current — Continuous	I_D	4		Adc
— Pulsed	I_{DM}	14		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	20		Watts
Derate above 25 $^\circ\text{C}$		0.16		W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.25		Watts
Derate above 25 $^\circ\text{C}$		0.01		W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (1)	P_D	1.75		Watts
Derate above 25 $^\circ\text{C}$		0.014		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	6.25		$^\circ\text{C}/\text{W}$
— Junction to Ambient	$R_{\theta JA}$	100		
— Junction to Ambient (1)		71.4		

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS


Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25$ mA)	$V_{(BR)DSS}$	50	—	Vdc
		60	—	
Zero Gate Voltage Drain Current ($V_{DS} = 0.85$ Rated $V_{DSS}, V_{GS} = 0$)	I_{DSS}	—	0.2	mAdc
$T_J = 125^\circ\text{C}$		—	1	

(1) These ratings are applicable when surface mounted on the minimum pad size recommended. (continued)


Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MTD4P05
MTD4P06

TMOS POWER FETs
 4 AMPERES
 $r_{DS(on)} = 0.6$ OHM
 50 and 60 VOLTS




CASE 369A-04
 TO-252
 MTD4P05
 MTD4P06



CASE 369-03
 TO-251
 MTD4P05-1
 MTD4P06-1

MINIMUM PAD SIZES
RECOMMENDED FOR
SURFACE MOUNTED
APPLICATIONS



ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS — continued				
Gate-Body Leakage Current, Forward ($V_{GSF} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 2\text{ Adc}$)	$r_{DS(on)}$	—	0.6	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 4\text{ Adc}$) ($I_D = 2\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	2.4 2.4	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}$, $I_D = 2\text{ A}$)	g_{FS}	0.75	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 12	C_{iss}	—	700	pF
Output Capacitance		C_{oss}	—	400	
Reverse Transfer Capacitance		C_{rss}	—	150	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 10, 14 and 15	$t_{d(on)}$	—	40	ns
Rise Time		t_r	—	120	
Turn-Off Delay Time		$t_{d(off)}$	—	80	
Fall Time		t_f	—	70	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 13	Q_g	12 (Typ)	16	nC
Gate-Source Charge		Q_{gs}	7 (Typ)	—	
Gate-Drain Charge		Q_{gd}	5 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.8 (Typ)	5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	325 (Typ)	—	ns

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.




Figure 1. Power Derating

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 2. On-Region Characteristics




Figure 3. Gate-Threshold Voltage Variation With Temperature




Figure 4. Transfer Characteristics




Figure 5. Breakdown Voltage Variation With Temperature




Figure 6. On-Resistance versus Drain Current




Figure 7. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 8. Maximum Rated Forward Bias Safe Operating Area




Figure 9. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 10. Resistive Switching Time Variation With Gate Resistance




Figure 11. Thermal Response

3

TYPICAL CHARACTERISTICS




Figure 12. Capacitance Variation




Figure 13. Gate Charge versus Gate-To-Source Voltage

RESISTIVE SWITCHING




Figure 14. Switching Test Circuit




Figure 15. Switching Waveforms

OUTLINE DIMENSIONS

CASE 369-03
TO-251
MTD4P05-1 • MTD4P06-1

STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.97	6.22	0.235	0.245
B	6.35	6.73	0.250	0.265
C	2.19	2.38	0.086	0.094
D	0.64	0.88	0.025	0.035
E	0.97	1.06	0.038	0.042
G	2.29 BSC 0.090 BSC			
J	0.46	0.58	0.018	0.023
K	8.89	9.65	0.350	0.380
L	0.89	1.27	0.035	0.050
S	5.21	5.46	0.205	0.215
V	0.77	1.14	0.030	0.045
W	0.84	0.94	0.033	0.037
Y	1.91	2.28	0.075	0.090

NOTES:
1. SURFACE "T" IS BOTH A DATUM AND A MOUNTING SURFACE.
2. POSITIONAL TOLERANCE FOR "D" DIAMETER. $\pm 0.13 (0.005) \text{ } \textcircled{T}$
3. DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
4. CONTROLLING DIMENSION: INCH

CASE 369-04
TO-252
MTD4P05 • MTD4P06

STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.97	6.22	0.235	0.245
B	6.35	6.73	0.250	0.265
C	2.19	2.38	0.086	0.094
D	0.69	0.88	0.027	0.035
E	0.97	1.06	0.038	0.042
F	0.64	0.88	0.025	0.035
G	4.58 BSC 0.180 BSC			
H	2.29 BSC 0.090 BSC			
J	0.46	0.58	0.018	0.023
K	2.69	2.89	0.102	0.114
L	0.89	1.27	0.035	0.050
S	5.21	5.46	0.205	0.215
U	0.51	—	0.020	—
V	0.77	1.14	0.030	0.045
W	0.84	0.94	0.033	0.037
Y	4.32	—	0.170	—
Z	3.69	—	0.145	—

NOTES:
1. SURFACE "T" IS BOTH A DATUM AND A MOUNTING SURFACE.
2. POSITIONAL TOLERANCE FOR "D" DIAMETER. $\pm 0.13 (0.005) \text{ } \textcircled{T}$
3. DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
4. CONTROLLING DIMENSION: INCH

Designer's Data Sheet
Power Field Effect Transistors
N-Channel Enhancement Mode
Silicon Gate TMOS
DPAK for Surface Mount or Insertion Mount

These TMOS Power FETs are designed for high speed, low loss power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ — 0.4 Ω max
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement — $V_{GS(th)} = 4$ V max
- Surface Mount Package on 16 mm Tape
- Available With Long Leads, Add -1 Suffix



MAXIMUM RATINGS

Rating	Symbol	MTD5N05	MTD5N06	Unit
Drain-Source Voltage	V_{DSS}	50	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1$ M Ω)	V_{DGR}	50	60	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20		Vdc
— Non-repetitive ($t_p \leq 50$ μ s)	V_{GSM}	± 40		Vpk
Drain Current — Continuous	I_D	5		Adc
— Pulsed	I_{DM}	14		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	20		Watts
Derate above 25°C		0.16		W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.25		Watts
Derate above 25°C		0.01		W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (1)	P_D	1.75		Watts
Derate above 25°C		0.014		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	6.25	$^\circ\text{C/W}$
	$R_{\theta JA}$	100	$^\circ\text{C/W}$
		71.4	
— Junction to Ambient (1)			

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25$ mA)	$V_{(BR)DSS}$	50	—	Vdc
		60	—	
Zero Gate Voltage Drain Current ($V_{DS} = 0.8$ Rated $V_{DSS}, V_{GS} = 0$)	I_{DSS}	—	0.2	mAdc
$T_J = 125^\circ\text{C}$		—	1	

(1) These ratings are applicable when surface mounted on the minimum pad size recommended. (continued)


Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MTD5N05
MTD5N06

TMOS POWER FETs
 5 AMPERES
 $r_{DS(on)} = 0.4$ OHM
 50 and 60 VOLTS




CASE 369A-04
 MTD5N05
 MTD5N06



CASE 369-03
 MTD5N05-1
 MTD5N06-1

MINIMUM PAD SIZES RECOMMENDED FOR SURFACE MOUNTED APPLICATIONS



ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS — continued

Gate-Body Leakage Current, Forward ($V_{GSF} = 20\text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20\text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}, I_D = 2.5\text{ Adc}$)	$r_{DS(on)}$	—	0.4	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 5\text{ Adc}$) ($I_D = 2.5\text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	2.4 2	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}, I_D = 2.5\text{ A}$)	g_{FS}	1	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}, V_{GS} = 0,$ $f = 1\text{ MHz})$ See Figure 11	C_{iss}	—	300	pF
Output Capacitance		C_{oss}	—	160	
Reverse Transfer Capacitance		C_{rss}	—	50	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}, I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms})$ See Figures 13 and 14	$t_{d(on)}$	—	25	ns
Rise Time		t_r	—	25	
Turn-Off Delay Time		$t_{d(off)}$	—	50	
Fall Time		t_f	—	50	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10\text{ V})$ See Figure 12	Q_g	6 (Typ)	15	nC
Gate-Source Charge		Q_{gs}	3 (Typ)	—	
Gate-Drain Charge		Q_{gd}	3 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	2 (Typ)	3	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	300 (Typ)	—	ns

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.




Figure 1. Power Derating

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 2. On-Region Characteristics




Figure 3. Gate-Threshold Voltage Variation With Temperature




Figure 4. Transfer Characteristics




Figure 5. Breakdown Voltage Variation With Temperature




Figure 6. On-Resistance versus Drain Current




Figure 7. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 8. Maximum Rated Forward Biased Safe Operating Area




Figure 9. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 9 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\max) - T_C}{R_{\theta JC}}$$




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

3

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

CASE 369-03
MTD5N05-1, MTD5N06-1

STYLE 2:
PIN 1, GATE
2, DRAIN
3, SOURCE
4, DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.97	6.22	0.235	0.245
B	6.35	6.73	0.250	0.265
C	2.19	2.38	0.086	0.094
D	0.64	0.88	0.025	0.035
E	0.97	1.06	0.038	0.042
G	2.29 BSC		0.090 BSC	
J	0.46	0.58	0.018	0.023
K	8.89	9.65	0.350	0.380
L	0.89	1.27	0.035	0.050
S	5.21	5.46	0.205	0.215
V	0.77	1.14	0.030	0.045
W	0.84	0.94	0.033	0.037
Y	1.91	2.28	0.075	0.090

NOTES:
1. SURFACE "T" IS BOTH A DATUM AND A MOUNTING SURFACE.
2. POSITIONAL TOLERANCE FOR "D" DIAMETER.
 $\phi \pm 0.13 (0.005) \text{ (M) } T$
3. DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
4. CONTROLLING DIMENSION: INCH

CASE 369A-04
MTD5N05, MTD5N06

STYLE 2:
PIN 1, GATE
2, DRAIN
3, SOURCE
4, DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.97	6.22	0.235	0.245
B	6.35	6.73	0.250	0.265
C	2.19	2.38	0.086	0.094
D	0.69	0.88	0.027	0.035
E	0.97	1.06	0.038	0.042
F	0.64	0.88	0.025	0.035
G	4.58 BSC		0.180 BSC	
H	2.29 BSC		0.090 BSC	
J	6.46	6.58	0.018	0.023
K	2.59	2.89	0.102	0.114
L	0.89	1.27	0.035	0.050
S	5.21	5.46	0.205	0.215
U	0.51	—	0.020	—
V	0.77	1.14	0.030	0.045
W	0.84	0.94	0.033	0.037
Y	4.32	—	0.170	—
Z	3.69	—	0.145	—

NOTES:
1. SURFACE "T" IS BOTH A DATUM AND A MOUNTING SURFACE.
2. POSITIONAL TOLERANCE FOR "D" DIAMETER.
 $\phi \pm 0.13 (0.005) \text{ (M) } T$
3. DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
4. CONTROLLING DIMENSION: INCH

Designer's Data Sheet


Power Field Effect Transistor

**N-Channel Enhancement-Mode
Silicon Gate TMOS
DPAK for Surface Mount
or Insertion Mount**



These TMOS Power FETs are designed for high speed, low loss power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ — 0.25 Ω max
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement — $V_{GS(th)} = 4$ V max
- Surface Mount Package on 16 mm Tape
- Available With Long Leads, Add -1 Suffix



MAXIMUM RATINGS

Rating	Symbol	MTD6N08	MTD6N10	Unit
Drain-Source Voltage	V_{DSS}	80	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1$ M Ω)	V_{DGR}	80	100	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20		Vdc
— Non-repetitive ($t_p \leq 50$ μ s)	V_{GSM}	± 40		Vpk
Drain Current — Continuous	I_D	6		Adc
— Pulsed	I_{DM}	20		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	20		Watts
Derate above 25°C		0.16		W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.25		Watts
Derate above 25°C		0.01		W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (1)	P_D	1.75		Watts
Derate above 25°C		0.014		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	- 65 to + 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	6.25	$^\circ\text{C}/\text{W}$
	$R_{\theta JA}$	100	
		71.4	
— Junction to Ambient			$^\circ\text{C}/\text{W}$
— Junction to Ambient (1)			

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS


Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25$ mA)	$V_{(BR)DSS}$	80	—	Vdc
		100	—	
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$)	I_{DSS}	—	10	μAdc
$T_J = 125^\circ\text{C}$		—	100	

(1) These ratings are applicable when surface mounted on the minimum pad size recommended. (continued)


Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MTD6N08
MTD6N10

TMOS POWER FETs
6 AMPERES
 $r_{DS(on)} = 0.25$ OHM
80 and 100 VOLTS




CASE 369-03
TO-251
MTD6N08-1
MTD6N10-1



CASE 369A-04
TO-252
MTD6N08
MTD6N10

**MINIMUM PAD SIZES
RECOMMENDED FOR
SURFACE MOUNTED
APPLICATIONS**



ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS — continued

Gate-Body Leakage Current, Forward ($V_{GSF} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 3\text{ Adc}$)	$r_{DS(on)}$	—	0.25	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 6\text{ Adc}$) ($I_D = 3\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	1.6 1.5	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}$, $I_D = 3\text{ A}$)	g_{FS}	1	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$ See Figure 11)	C_{iss}	—	600	pF
Output Capacitance		C_{oss}	—	400	
Reverse Transfer Capacitance		C_{rss}	—	80	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$, $R_{gen} = 50\text{ ohms}$ See Figures 13 and 14)	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	100	
Fall Time		t_f	—	50	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	13 (Typ)	30	nC
Gate-Source Charge		Q_{gs}	6 (Typ)	—	
Gate-Drain Charge		Q_{gd}	7 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$, $V_{GS} = 0$)	V_{SD}	1.7 (Typ)	3	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	100 (Typ)	—	ns

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.




Figure 1. Power Derating

3

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 2. On-Region Characteristics




Figure 3. Gate-Threshold Voltage Variation With Temperature




Figure 4. Transfer Characteristics




Figure 5. Breakdown Voltage Variation With Temperature




Figure 6. On-Resistance versus Drain Current




Figure 7. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 8. Maximum Rated Forward Biased Safe Operating Area




Figure 9. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 9 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-To-Source Voltage




Figure 13. Switching Test Circuit

RESISTIVE SWITCHING




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 369-03
TO-251
MTD6N08-1, MTD6N10-1**

STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

DIM	MIN	MAX	MIN	MAX
A	5.97	6.22	0.235	0.245
B	6.35	6.73	0.250	0.265
C	2.19	2.38	0.086	0.094
D	0.64	0.88	0.025	0.035
E	0.97	1.06	0.038	0.042
G	2.29 BSC		0.090 BSC	
J	0.46	0.58	0.018	0.023
K	8.89	9.65	0.350	0.380
L	0.89	1.27	0.035	0.050
S	5.21	5.46	0.205	0.215
V	0.77	1.14	0.030	0.045
W	0.84	0.94	0.033	0.037
Y	1.91	2.28	0.075	0.090

NOTES:
1. SURFACE "T" IS BOTH A DATUM AND A MOUNTING SURFACE.
2. POSITIONAL TOLERANCE FOR "D" DIAMETER. $\phi 0.13 (0.005) \text{ (M) } \text{ (T)}$
3. DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
4. CONTROLLING DIMENSION: INCH

**CASE 369A-04
TO-252
MTD6N08, MTD6N10**

STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

DIM	MILLIMETERS	MIN	MAX	MIN	MAX	INCHES
A	5.97	6.22	0.235	0.245		
B	6.35	6.73	0.250	0.265		
C	2.19	2.38	0.086	0.094		
D	0.69	0.88	0.027	0.035		
E	0.64	0.88	0.038	0.042		
F	0.64	0.88	0.025	0.035		
G	4.58 BSC		0.180 BSC			
H	2.29 BSC		0.090 BSC			
J	6.46	6.58	0.018	0.023		
K	2.59	2.89	0.102	0.114		
L	0.89	1.27	0.035	0.050		
S	5.21	5.46	0.205	0.215		
U	0.51	—	0.020	—		
V	0.77	1.14	0.030	0.045		
W	0.84	0.94	0.033	0.037		
Y	4.32	—	0.170	—		
Z	3.69	—	0.145	—		

NOTES:
1. SURFACE "T" IS BOTH A DATUM AND A MOUNTING SURFACE.
2. POSITIONAL TOLERANCE FOR "D" DIAMETER. $\phi 0.13 (0.005) \text{ (M) } \text{ (T)}$
3. DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
4. CONTROLLING DIMENSION: INCH

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS
DPAK for Surface Mount
or Insertion Mount





MTD6N15


TMOS POWER FET
6 AMPERES
 $r_{DS(on)} = 0.3 \text{ OHM}$
150 VOLTS

This TMOS Power FET is designed for high speed, low loss power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ — 0.3 Ω max
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement — $V_{GS(th)} = 4 \text{ V}$ max
- Surface Mount Package on 16 mm Tape
- Available With Long Leads, Add -1 Suffix



CASE 369A-04
TO-252
MTD6N15



CASE 369-03
TO-251
MTD6N15-1

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	150	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	150	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous	I_D	6	Adc
— Pulsed	I_{DM}	20	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	20	Watts
Derate above 25°C		0.16	
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.25	Watts
Derate above 25°C		0.01	
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (1)	P_D	1.75	Watts
Derate above 25°C		0.014	
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	6.25	$^\circ\text{C/W}$
— Junction to Ambient	$R_{\theta JA}$	100	
— Junction to Ambient (1)		71.4	


ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	150	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$)	I_{DSS}	—	10	μAdc
		—	100	

(1) These ratings are applicable when surface mounted on the minimum pad size recommended. (continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MINIMUM PAD SIZES
RECOMMENDED FOR
SURFACE MOUNTED
APPLICATIONS



ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS — continued

Gate-Body Leakage Current, Forward ($V_{GSF} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 3\text{ Adc}$)	$r_{DS(on)}$	—	0.3	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 6\text{ Adc}$) ($I_D = 3\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	1.8 1.5	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}$, $I_D = 3\text{ A}$)	g_{FS}	2.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	1200	pF
Output Capacitance		C_{oss}	—	500	
Reverse Transfer Capacitance		C_{rss}	—	120	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}$, $I_D = 3\text{ A}$, $R_{gen} = 50\text{ ohms}$) See Figures 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	180	
Turn-Off Delay Time		$t_{d(off)}$	—	200	
Fall Time		t_f	—	100	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	15 (Typ)	30	nC
Gate-Source Charge		Q_{gs}	8 (Typ)	—	
Gate-Drain Charge		Q_{gd}	7 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = 6\text{ A}$, $di/dt = 25\text{ A}/\mu\text{s}$, $V_{GS} = 0$)	V_{SD}	1.3 (Typ)	2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	325 (Typ)	—	ns

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.




Figure 1. Power Derating

3

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 2. On-Region Characteristics




Figure 3. Gate-Threshold Voltage Variation With Temperature




Figure 4. Transfer Characteristics




Figure 5. Breakdown Voltage Variation With Temperature




Figure 6. On-Resistance versus Drain Current




Figure 7. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 8. Maximum Rated Forward Biased Safe Operating Area




Figure 9. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-To-Source Voltage

3

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 369-03
TO-251
MTD6N15-1**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.97	6.22	0.235	0.245
B	6.35	6.73	0.250	0.265
C	2.19	2.38	0.086	0.094
D	0.84	0.88	0.033	0.035
E	0.97	1.06	0.038	0.042
G	2.29 BSC 0.090 BSC			
J	0.46	0.58	0.018	0.023
K	8.89	9.65	0.350	0.380
L	0.89	1.27	0.035	0.050
S	5.21	5.46	0.205	0.215
V	0.77	1.14	0.030	0.045
W	0.84	0.94	0.033	0.037
Y	1.91	2.28	0.075	0.090

STYLE 2:
PIN 1, GATE
2, DRAIN
3, SOURCE
4, DRAIN

NOTES:
1. SURFACE "T" IS BOTH A DATUM AND A MOUNTING SURFACE.
2. POSITIONAL TOLERANCE FOR "D" DIAMETER. $\left[\begin{matrix} \text{M} \\ \text{I} \end{matrix} \right] 0.13 (0.005) \text{ @ } \text{M} \text{ T}$
3. DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
4. CONTROLLING DIMENSION: INCH

**CASE 369A-04
TO-252
MTD6N15**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.97	6.22	0.235	0.245
B	6.35	6.73	0.250	0.265
C	2.19	2.38	0.086	0.094
D	0.69	0.88	0.027	0.035
E	0.97	1.06	0.038	0.042
F	0.84	0.88	0.033	0.035
G	4.58 BSC 0.180 BSC			
H	2.29 BSC 0.090 BSC			
J	5.46	5.58	0.215	0.223
K	2.58	2.89	0.102	0.114
L	0.89	1.27	0.035	0.050
S	5.21	5.46	0.205	0.215
U	0.51 0.020			
V	0.77	1.14	0.030	0.045
W	0.84	0.94	0.033	0.037
Y	4.32	—	0.170	—
Z	3.69	—	0.145	—

STYLE 2:
PIN 1, GATE
2, DRAIN
3, SOURCE
4, DRAIN

NOTES:
1. SURFACE "T" IS BOTH A DATUM AND A MOUNTING SURFACE.
2. POSITIONAL TOLERANCE FOR "D" DIAMETER. $\left[\begin{matrix} \text{M} \\ \text{I} \end{matrix} \right] 0.13 (0.005) \text{ @ } \text{M} \text{ T}$
3. DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
4. CONTROLLING DIMENSION: INCH

Designer's Data Sheet

TMOS IV


Power Field Effect Transistor

N-Channel Enhancement-Mode

DPAK for Surface Mount or Insertion Mount


This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits.
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode.
- Diode is Characterized for Use in Bridge Circuits.
- Available With Long Leads, Add -1 Suffix




MTD10N05E

TMOS POWER FETs
 10 AMPERES
 $r_{DS(on)} = 0.1 \text{ OHM}$
 50 VOLTS



CASE 369A-04
TO-252
MTD10N05E



CASE 369-03
TO-251
MTD10N05E-1

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	50	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous	I_D	10	Adc
— Pulsed	I_{DM}	24	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	20	Watts
Derate above 25°C		0.16	W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C


THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	6.25	°C/W
— Junction to Ambient	$R_{\theta JA}$	100	
— Junction to Ambient (1)		71.4	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

(1) These ratings are applicable when surface mounted on the minimum pad size recommended. (continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MINIMUM PAD SIZES RECOMMENDED FOR SURFACE MOUNTED APPLICATIONS



ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	50	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10 100	μA
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 5 \text{ Adc}$)	$r_{DS(on)}$	—	0.1	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 10 \text{ Adc}$) ($I_D = 5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	1.1 0.9	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 5 \text{ A}$)	g_{FS}	4.5	—	mhos

DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS

Unclamped Drain-to-Source Avalanche Energy See Figures 16 and 17 ($I_D = 24 \text{ A}, V_{DD} = 6 \text{ V}, T_C = 25^\circ\text{C}$, Single Pulse, Non-repetitive) ($I_D = 10 \text{ A}, V_{DD} = 6 \text{ V}, T_C = 25^\circ\text{C}$, P.W. $\leq 10 \mu\text{s}$, Duty Cycle $\leq 1\%$) ($I_D = 4 \text{ A}, V_{DD} = 6 \text{ V}, T_C = 100^\circ\text{C}$, P.W. $\leq 10 \mu\text{s}$, Duty Cycle $\leq 1\%$)	W_{DSR}	—	5 6 2.5	mJ
--	-----------	---	---------------	----

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 14	C_{iss}	—	850	μF
Output Capacitance		C_{oss}	—	350	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D,$ $R_{gen} = 50 \text{ ohms})$ See Figure 18	$t_{d(on)}$	—	30	ns
Rise Time		t_r	—	90	
Turn-Off Delay Time		$t_{d(off)}$	—	45	
Fall Time		t_f	—	35	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 15	Q_g	14 (Typ)	17	nC
Gate-Source Charge		Q_{gs}	7 (Typ)	—	
Gate-Drain Charge		Q_{gd}	7 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_{FM} = 0.5 \text{ Rated } I_D,$ $dI_S/dt = 100 \text{ A}/\mu\text{s}, V_{GS} = 0)$	V_{SD}	1 (Typ)	2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	50 (Typ)	—	ns

*Pulse Test: Pulse Width = $300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Power Derating




Figure 2. On-Region Characteristics




Figure 3. Gate-Threshold Voltage Variation With Temperature




Figure 4. Transfer Characteristics




Figure 5. Breakdown Voltage Variation With Temperature




Figure 6. On-Resistance versus Drain Current

3

SAFE OPERATING AREA INFORMATION




Figure 7. On-Resistance Variation With Temperature




Figure 8. Maximum Rated Forward Biased Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 9 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.




Figure 9. Maximum Rated Switching Safe Operating Area




Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_R for a given commutation speed. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

The time interval t_{frr} is the speed of the commutation cycle. Device stresses increase with commutation speed, so t_{frr} is specified with a minimum value. Faster commutation speeds require an appropriate derating of I_{FM} , peak V_R or both. Ultimately, t_{frr} is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{frr} as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{FM} to zero.

R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances, L_i in Motorola's test circuit are assumed to be practical minimums.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Capacitance Variation




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit




Figure 15. Gate-Charge versus Gate-to-Source Voltage





Figure 16. Unclamped Inductive Switching Test Circuit



$$WDSR = \left(\frac{1}{2} L I_0^2 \right) \left(\frac{V_{(BRIDSS)}}{V_{(BRIDSS)} - V_{DD}} \right)$$

Figure 17. Unclamped Inductive Switching Waveforms

3

RESISTIVE SWITCHING




Figure 18. Switching Test Circuit




Figure 19. Switching Waveforms

OUTLINE DIMENSIONS

STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.97	6.22	0.235	0.245
B	6.35	6.73	0.250	0.265
C	2.19	2.38	0.086	0.094
D	0.64	0.88	0.025	0.035
E	0.97	1.06	0.038	0.042
G	2.29 BSC		0.090 BSC	
J	0.46	0.58	0.018	0.023
K	8.89	9.65	0.350	0.380
L	0.69	1.27	0.025	0.050
S	5.21	5.46	0.205	0.215
V	0.77	1.14	0.030	0.045
W	0.84	0.94	0.033	0.037
Y	1.91	2.28	0.075	0.090

NOTES:
1. SURFACE "T" IS BOTH A DATUM AND A MOUNTING SURFACE.
2. POSITIONAL TOLERANCE FOR "D" DIAMETER.
[0.13 (0.005) (M) T]
3. DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
4. CONTROLLING DIMENSION: INCH

STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.97	6.22	0.235	0.245
B	6.35	6.73	0.250	0.265
C	2.19	2.38	0.086	0.094
D	0.69	0.88	0.027	0.035
E	0.97	1.06	0.038	0.042
F	0.64	0.88	0.025	0.035
G	4.58 BSC		0.180 BSC	
H	2.29 BSC		0.090 BSC	
J	6.46	6.58	0.219	0.223
K	2.59	2.89	0.102	0.114
L	0.89	1.27	0.035	0.050
S	5.21	5.46	0.205	0.215
U	0.51	—	0.020	—
V	0.77	1.14	0.030	0.045
W	0.84	0.94	0.033	0.037
Y	4.32	—	0.170	—
Z	3.69	—	0.145	—

NOTES:
1. SURFACE "T" IS BOTH A DATUM AND A MOUNTING SURFACE.
2. POSITIONAL TOLERANCE FOR "D" DIAMETER.
[0.13 (0.005) (M) T]
3. DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
4. CONTROLLING DIMENSION: INCH


CASE 369-03
TO-251
MTD10N05E

CASE 369A-04
TO-252
MTD10N05E-1

Designer's Data Sheet
TMOS IV N-Channel
Enhancement-Mode
Power Field Effect Transistor
DPAK for Surface or Insertion Mount

This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits.
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode.
- Diode is Characterized for Use in Bridge Circuits.
- Available With Long Leads, Add -1 Suffix



MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	MTD3055E	Unit
Drain-Source Voltage	V_{DSS}	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1\text{ M}\Omega$)	V_{DGR}	60	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50\ \mu\text{s}$)	V_{GS} V_{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Pulsed	I_D I_{DM}	8 20	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	20 0.16	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	$R_{\theta JC}$ $R_{\theta JA}$	6.25 100 71.4	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25\text{ mA}$)	$V_{(BR)DSS}$	60	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8\text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10 80	μA

(1) These ratings are applicable when surface mounted on the minimum pad size recommended. (continued)


Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MTD3055E

TMOS POWER FET
8 AMPERES
 $r_{DS(on)} = 0.15\text{ OHM}$
60 VOLTS




CASE 369A-04
TO-252
MTD3055E



CASE 369-03
TO-251
MTD3055E-1

MINIMUM PAD SIZES
RECOMMENDED FOR
SURFACE MOUNTED
APPLICATIONS



ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS (continued)

Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10 100	μA
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 4 \text{ Adc}$)	$r_{DS(on)}$	—	0.15	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 8 \text{ Adc}$) ($I_D = 4 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	1.3 1	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 4 \text{ A}$)	g_{FS}	4	—	mhos

DRAIN-TO-SOURCE AVALANCHE STRESS CAPABILITY

Unclamped Inductive Switching Energy ($I_D = 20 \text{ A}, V_{DD} = 6 \text{ V}, T_C = 25^\circ\text{C}$, Single Pulse, Non-repetitive) ($I_D = 8 \text{ A}, V_{DD} = 6 \text{ V}, T_C = 25^\circ\text{C}$, P.W. $\leq 200 \mu\text{s}$, Duty Cycle $\leq 1\%$) ($I_D = 3.2 \text{ A}, V_{DD} = 6 \text{ V}, T_C = 100^\circ\text{C}$, P.W. $\leq 200 \mu\text{s}$, Duty Cycle $\leq 1\%$)	See Figures 16 and 17 W_{DSR}	—	3 10 4	mJ
---	------------------------------------	---	--------------	----

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0$, $f = 1 \text{ MHz}$) See Figure 14	C_{iss}	—	500	μF
Output Capacitance		C_{oss}	—	300	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$) See Figure 18	$t_{d(on)}$	—	20	ns
Rise Time		t_r	—	60	
Turn-Off Delay Time		$t_{d(off)}$	—	65	
Fall Time		t_f	—	65	
Total Gate Charge	($V_{DS} = 0.8 \text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V}$) See Figure 15	Q_g	12 (Typ)	17	nC
Gate-Source Charge		Q_{gs}	6.5 (Typ)	—	
Gate-Drain Charge		Q_{gd}	5.5 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_{FM} = 0.5 \text{ Rated } I_D$, $di/dt = 100 \text{ A}/\mu\text{s}, V_{GS} = 0$)	V_{SD}	1.7 (Typ)	2.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	50 (Typ)	90	ns

*Pulse Test: Pulse Width = $300 \mu\text{s}$, Duty Cycle $\leq 2\%$.




Figure 1. Power Derating

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 2. On-Region Characteristics




Figure 3. Gate-Threshold Voltage Variation With Temperature




Figure 4. Transfer Characteristics




Figure 5. Breakdown Voltage Variation With Temperature




Figure 6. On-Resistance versus Drain Current




Figure 7. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 8. Maximum Rated Forward Biased Safe Operating Area




Figure 9. Maximum Rated Voltage Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 9 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$




Figure 10. Thermal Response



COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_R for a given commutation speed. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

The time interval t_{frr} is the speed of the commutation cycle. Device stresses increase with commutation speed, so t_{frr} is specified with a minimum value. Faster commutation speeds require an appropriate derating of I_{FM} , peak V_R or both. Ultimately, t_{frr} is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{frr} as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{FM} to zero.

R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances, L_i in Motorola's test circuit are assumed to be practical minimums.




Figure 11. Commutating Waveforms




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 13. Commutating Safe Operating Area Test Circuit




Figure 14. Capacitance Variation




Figure 15. Gate-Charge versus Gate-to-Source Voltage





Figure 16. Unclamped Inductive Switching Test Circuit



$$W_{DSR} = \left(\frac{1}{2} L I_0^2 \right) \left(\frac{V_{(BR)DSS}}{V_{(BR)DSS} - V_{DD}} \right)$$

Figure 17. Unclamped Inductive Switching Waveforms

3

RESISTIVE SWITCHING




Figure 18. Switching Test Circuit




Figure 19. Switching Waveforms




Figure 18. Switching Test Circuit





Figure 19. Switching Waveforms

OUTLINE DIMENSIONS


**CASE 369-03
TO-251
MTD3055E-1**



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.97	6.22	0.235	0.245
B	6.35	6.73	0.250	0.265
C	2.19	2.38	0.086	0.094
D	0.64	0.88	0.025	0.035
E	0.97	1.06	0.038	0.042
G	2.29 BSC		0.090 BSC	
J	0.46	0.58	0.018	0.023
K	3.89	3.65	0.350	0.380
L	0.89	1.27	0.035	0.050
S	5.21	5.46	0.205	0.215
U	0.77	1.14	0.030	0.045
V	0.84	0.94	0.033	0.037
W	1.91	2.28	0.075	0.090

NOTES:
1. SURFACE "T" IS BOTH A DATUM AND A MOUNTING SURFACE.
2. POSITIONAL TOLERANCE FOR "D" DIAMETER:
⌀ 0.13 (0.005) (M) T
3. DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
4. CONTROLLING DIMENSION: INCH

**CASE 369-04
TO-252
MTD3055E**



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.97	6.22	0.235	0.245
B	6.35	6.73	0.250	0.265
C	2.19	2.38	0.086	0.094
D	0.69	0.88	0.027	0.035
E	0.97	1.06	0.038	0.042
F	0.64	0.89	0.025	0.035
G	4.58 BSC		0.180 BSC	
H	2.29 BSC		0.090 BSC	
J	6.46	6.58	0.018	0.023
K	2.58	2.89	0.102	0.114
L	0.89	1.27	0.035	0.050
S	5.21	5.46	0.205	0.215
U	0.51	—	0.020	—
V	0.77	1.14	0.030	0.045
W	0.84	0.94	0.033	0.037
Y	4.32	—	0.170	—
Z	3.69	—	0.145	—

NOTES:
1. SURFACE "T" IS BOTH A DATUM AND A MOUNTING SURFACE.
2. POSITIONAL TOLERANCE FOR "D" DIAMETER:
⌀ 0.13 (0.005) (M) T
3. DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
4. CONTROLLING DIMENSION: INCH

Designer's Data Sheet

Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTH5N95
MTH5N100
MTM5N95
MTM5N100

TMOS POWER FETs
5 AMPERES
 $r_{DS(on)} = 3 \text{ OHMS}$
950 and 1000 VOLTS



3

MAXIMUM RATINGS

Rating	Symbol	MTH or MTM		Unit
		5N95	5N100	
Drain-Source Voltage	V_{DSS}	950	1000	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	950	1000	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20		Vdc
— Non-repetitive ($t_p \leq 50 \mu s$)	V_{GSM}	± 40		Vpk
Drain Current Continuous	I_D	5		Adc
Pulsed	I_{DM}	17		
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	150		Watts
Derate above $25^\circ C$		1.2		
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ C$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	0.83	$^\circ C/W$
— Junction to Ambient	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ C$

MTM5N95
MTM5N100
CASE 1-06
TO-204AA

MTH5N95
MTH5N100
CASE 340-02
TO-218AC

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTH/MTM5N95 MTH/MTM5N100	$V_{(BR)DSS}$	950 1000	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	—	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 2.5 \text{ Adc}$)		$r_{DS(on)}$	—	3	Ohms
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 5 \text{ Adc}$) ($I_D = 2.5 \text{ Adc}, T_J = 100^\circ\text{C}$)		$V_{DS(on)}$	— —	15 12.5	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 2.5 \text{ A}$)		g_{FS}	2	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$) See Figure 10	C_{iss}	—	2600	pF
Output Capacitance		C_{oss}	—	350	
Reverse Transfer Capacitance		C_{rss}	—	200	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$) See Figures 12 and 13	$t_{d(on)}$	—	70	ns
Rise Time		t_r	—	250	
Turn-Off Delay Time		$t_{d(off)}$	—	500	
Fall Time		t_f	—	200	
Total Gate Charge	($V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V}$) See Figure 11	Q_g	110 (Typ)	140	nC
Gate-Source Charge		Q_{gs}	60 (Typ)	—	
Gate-Drain Charge		Q_{gd}	50 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.1 (Typ)	1.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	1200 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-218)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	4 (Typ) 5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	10 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\max) - T_C}{R_{\theta JC}}$$




Figure 9. Thermal Response

3




Figure 10. Capacitance Variation




Figure 11. Gate Charge versus Gate-To-Source Voltage

RESISTIVE SWITCHING




Figure 12. Switching Test Circuit




Figure 13. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 1-06
TO-204AA**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	8.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.84	4.19	0.151	0.165

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

STYLE 3:
PIN 1. GATE
2. SOURCE
CASE DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.65	2.94	0.104	0.116
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

**CASE 340-02
TO-218AC**

STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTH6N55
MTH6N60
MTM6N60

TMOS POWER FETs
6 AMPERES
 $r_{DS(on)} = 1.2 \text{ OHMS}$
550 and 600 VOLTS



MTH6N60
CASE 1-06
TO-204AA



MTH6N55
MTH6N60
CASE 340-02
TO-218AC

MAXIMUM RATINGS

Rating	Symbol	MTH6N55	MTH6N60 MTM6N60	Unit
Drain-Source Voltage	V_{DSS}	550	600	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	550	600	Vdc
Gate-Source Voltage Continuous Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS} V_{GSM}		± 20 ± 40	Vdc Vpk
Drain Current Continuous Pulsed	I_D I_{DM}		6 30	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D		150 1.2	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$		0.83 30	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L		275	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$) MTH6N55 MTH6N60, MTM6N60	$V_{(BR)DSS}$		550 600	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}		— 0.2 1	mAdc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Gate-Body Leakage Current, Forward ($V_{GSF} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 3\text{ Adc}$)	$r_{DS(on)}$	—	1.2	Ohms
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 6\text{ Adc}$) ($I_D = 3\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	9 7.2	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}$, $I_D = 3\text{ A}$)	g_{FS}	2	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	1800	pF
Output Capacitance		C_{oss}	—	350	
Reverse Transfer Capacitance		C_{rss}	—	150	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 13 and 14	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	200	
Fall Time		t_f	—	120	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	55 (Typ)	65	nC
Gate-Source Charge		Q_{gs}	25 (Typ)	—	
Gate-Drain Charge		Q_{gd}	30 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1 (Typ)	1.4	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	600 (Typ)	—	ns


INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond part)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-218)

Internal Drain Inductance (Measured from screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	4 (Typ) 5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to center of die)	L_s	10 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response






Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

3

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.


- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTH6N85
MTH6N90
MTM6N85
MTM6N90

TMOS POWER FETs
6 AMPERES
 $r_{DS(on)} = 3 \text{ OHMS}$
850 and 900 VOLTS

3




MAXIMUM RATINGS


Rating	Symbol	MTH or MTM		Unit
		6N85	6N90	
Drain-Source Voltage	V_{DSS}	850	900	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	850	900	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS}	± 20		Vdc
	V_{GSM}	± 40		Vpk
Drain Current Continuous Pulsed	I_D	6		Adc
	I_{DM}	22		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150	1.2	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$	0.83	°C/W
	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C



MTM6N85
MTM6N90
CASE 1-06
TO-204AA



MTH6N85
MTH6N90
CASE 340-02
TO-218AC

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTH/MTM6N85 MTH/MTM6N90	$V_{(BR)DSS}$	850 900	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 3 \text{ Adc}$)		$r_{DS(on)}$	—	3	Ohms
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 6 \text{ Adc}$) ($I_D = 3 \text{ Adc}, T_J = 100^\circ\text{C}$)		$V_{DS(on)}$	— —	18 14.4	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 3 \text{ A}$)		g_{FS}	2	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 10	C_{iss}	—	2600	pF
Output Capacitance		C_{oss}	—	350	
Reverse Transfer Capacitance		C_{rss}	—	200	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms})$ See Figures 12 and 13	$t_{d(on)}$	—	70	ns
Rise Time		t_r	—	200	
Turn-Off Delay Time		$t_{d(off)}$	—	500	
Fall Time		t_f	—	200	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 11	Q_g	110 (Typ)	140	nC
Gate-Source Charge		Q_{gs}	60 (Typ)	—	
Gate-Drain Charge		Q_{gd}	50 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1.1 (Typ)	1.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	(Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-218)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	4 (Typ) 5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	10 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$




Figure 9. Thermal Response




Figure 10. Capacitance Variation




Figure 11. Gate Charge versus Gate-to-Source Voltage

3

RESISTIVE SWITCHING




Figure 12. Switching Test Circuit




Figure 13. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 1-06
TO-204AA**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	8.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.84	4.18	0.151	0.166
U	4.83	5.33	0.190	0.210
V	3.84	4.19	0.151	0.166

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

STYLE 3:
PIN 1, GATE
2, SOURCE
CASE DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.65	2.94	0.104	0.116
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
M	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.158	0.166

STYLE 2:
PIN 1, GATE
2, DRAIN
3, SOURCE
4, DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

**CASE 340-02
TO-218C**

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTH7N45
MTH7N50
MTM7N45
MTM7N50

TMOS POWER FETs
7 AMPERES
 $r_{DS(on)} = 0.8 \text{ OHM}$
450 and 500 VOLTS



MTM7N45
MTM7N50
CASE 1-06
TO-204AA



MTH7N45
MTH7N50
CASE 340-02
TO-218AC

MAXIMUM RATINGS

Rating	Symbol	MTH or MTM		Unit
		7N45	7N50	
Drain-Source Voltage	V_{DSS}	450	500	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	450	500	Vdc
Gate-Source Voltage Continuous Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS} V_{GSM}	± 20 ± 40		Vdc Vpk
Drain Current — Continuous — Pulsed	I_D I_{DM}	7 40		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150 1.2		Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	0.83 30		°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275		°C

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$) MTH7N45, MTM7N45 MTH7N50, MTM7N50	$V_{(BR)DSS}$	450 500	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	0.2 1	mAdc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Gate-Body Leakage Current, Forward ($V_{GSF} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc	
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc	
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc	
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 3.5\text{ Adc}$)	$r_{DS(on)}$	—	0.8	Ohm	
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 7\text{ Adc}$) ($I_D = 3.5\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	7 5.6	Vdc	
Forward Transconductance ($V_{DS} = 10\text{ V}$, $I_D = 3.5\text{ A}$)	g_{FS}	2	—	mhos	
DYNAMIC CHARACTERISTICS					
Input Capacitance	$(V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	1800	pF
Output Capacitance		C_{oss}	—	350	
Reverse Transfer Capacitance		C_{rss}	—	150	
SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)					
Turn-On Delay Time	$(V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 13 and 14	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	200	
Fall Time		t_f	—	120	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	55 (Typ)	60	nC
Gate-Source Charge		Q_{gs}	32 (Typ)	—	
Gate-Drain Charge		Q_{gd}	23 (Typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS*					
Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.4 (Typ)	1.8	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	280 (Typ)	—	ns
INTERNAL PACKAGE INDUCTANCE (TO-204)					
Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH	
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—		
INTERNAL PACKAGE INDUCTANCE (TO-218)					
Internal Drain Inductance (Measured from screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	4 (Typ) 5 (Typ)	— —	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to center of die)	L_s	10 (Typ)	—		

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)DSS$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 1-06
TO-204AA**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	8.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	9.46 BSC		0.373 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.84	4.19	0.151	0.165

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

STYLE 3:
PIN 1. GATE
2. SOURCE
CASE DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.65	2.94	0.104	0.116
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

**CASE 340-02
TO-218AC**

STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

Designer's Data Sheet

Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTH8N35
MTH8N40
MTM8N35
MTM8N40

TMOS POWER FETs
8 AMPERES
 $r_{DS(on)} = 0.55 \text{ OHM}$
350 and 400 VOLTS

3

MAXIMUM RATINGS

Rating	Symbol	MTH or MTM		Unit
		8N35	8N40	
Drain-Source Voltage	V_{DS}	350	400	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	350	400	Vdc
Gate-Source Voltage Continuous Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS}	± 20		Vdc
	V_{GSM}	± 40		Vpk
Drain Current — Continuous — Pulsed	I_D	8		Adc
	I_{DM}	48		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150		Watts
		1.2		$W/^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$	0.83	$^\circ\text{C/W}$
	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$



ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------


OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$) MTH8N35, MTM8N35 MTH8N40, MTM8N40	$V_{(BR)DSS}$	350	—	Vdc
		400	—	
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	0.2	mAdc
		—	1	
		—	—	

(continued)



MTM8N35
MTM8N40
CASE 1-06
TO-204AA



MTH8N35
MTH8N40
CASE 340-02
TO-218AC

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Gate-Body Leakage Current, Forward ($V_{GS} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 4\text{ Adc}$)	$r_{DS(on)}$	—	0.55	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 8\text{ Adc}$) ($I_D = 4\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	5.3 4.4	Vdc
Forward Transconductance ($V_{DS} = 10\text{ V}$, $I_D = 4\text{ A}$)	g_{FS}	3	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11.	C_{iss}	—	1800	pF
Output Capacitance		C_{oss}	—	350	
Reverse Transfer Capacitance		C_{rss}	—	150	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = V$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 13 and 14	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	200	
Fall Time		t_f	—	120	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	55 (Typ)	60	nC
Gate-Source Charge		Q_{gs}	32 (Typ)	—	
Gate-Drain Charge		Q_{gd}	23 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.4 (Typ)	1.8	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	280 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-218)

Internal Drain Inductance (Measured from screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	4 (Typ) 5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to center of die)	L_s	10 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 1-06
TO-204AA**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	8.25	0.250	0.325
D	0.97	1.69	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.52 BSC		0.410 BSC	
H	5.40 BSC		0.213 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	—		26.67	
U	4.83	5.33	0.190	0.210
V	3.84	4.19	0.151	0.165

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

STYLE 3:
PIN 1, GATE
2, SOURCE
CASE DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.66	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.65	2.94	0.104	0.116
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

**CASE 340-02
TO-218AC**

STYLE 2:
PIN 1, GATE
2, DRAIN
3, SOURCE
4, DRAIN

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTH8N55
MTH8N60
MTM8N60

TMOS POWER FETs
8 AMPERES
 $r_{DS(on)} = 0.5 \text{ OHM}$
550 and 600 VOLTS



MTH8N60
CASE 1-06
TO-204AA



MTH8N55
MTH8N60
CASE 340-02
TO-218AC

MAXIMUM RATINGS

Rating	Symbol	MTH8N55	MTH8N60 MTM8N60	Unit
Drain-Source Voltage	V_{DSS}	550	600	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	550	600	Vdc
Gate-Source Voltage Continuous Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS} V_{GSM}	± 20 ± 40		Vdc Vpk
Drain Current — Continuous — Pulsed	I_D I_{DM}	8 41		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150 1.2		Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	0.83 30		$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275		$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$) MTH8N55 MTH8N60, MTM8N60	$V_{(BR)DSS}$	550 600	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	0.2 1	mAdc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Gate-Body Leakage Current, Forward ($V_{GSF} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 4\text{ Adc}$)	$r_{DS(on)}$	—	0.5	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 8\text{ Adc}$) ($I_D = 4\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	5 4	Vdc
Forward Transconductance ($V_{DS} = 10\text{ V}$, $I_D = 4\text{ A}$)	g_{FS}	4	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	2300	pF
Output Capacitance		C_{oss}	—	425	
Reverse Transfer Capacitance		C_{rss}	—	180	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 13 and 14	$t_{d(on)}$	—	70	ns
Rise Time		t_r	—	160	
Turn-Off Delay Time		$t_{d(off)}$	—	430	
Fall Time		t_f	—	200	
Total Gate Charge	($V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	127 (Typ)	150	nC
Gate-Source Charge		Q_{gs}	62 (Typ)	—	
Gate-Drain Charge		Q_{gd}	65 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.2 (Typ)	2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	500 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-218)

Internal Drain Inductance (Measured from screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	4 (Typ) 5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to center of die)	L_s	10 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation With Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

CASE 1-06 TO-204AA

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	8.26	0.250	0.325
D	0.97	1.08	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.48 BSC		0.215 BSC	
J	16.88 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.84	4.19	0.151	0.165

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

STYLE 3:
 PIN 1: GATE
 PIN 2: SOURCE
 CASE DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.85	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.65	2.94	0.104	0.115
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

STYLE 2:
 PIN 1: GATE
 PIN 2: DRAIN
 PIN 3: SOURCE
 PIN 4: DRAIN

CASE 340-02 TO-218C

Designer's Data Sheet
Power Field Effect Transistor
P-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTH8P18
MTH8P20
MTM8P18
MTM8P20

TMOS POWER FETs
8 AMPERES
 $r_{DS(on)} = 0.7 \text{ OHM}$
180 and 200 VOLTS




MAXIMUM RATINGS


Rating	Symbol	MTH or MTM		Unit
		8P18	8P20	
Drain-Source Voltage	V_{DSS}	180	200	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	180	200	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS} V_{GSM}	± 20 ± 40		Vdc Vpk
Drain Current Continuous	I_D	8		Adc
Pulsed	I_{DM}	30		
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above 25°C	P_D	125	1	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1	°C/W
Junction to Ambient	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C



MTM8P18
MTM8P20
CASE 1-04
TO-204AA



MTH8P18
MTH8P20
CASE 340-02
TO-218AC

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTH/MTM8P18 MTH/MTM8P20 $V_{(BR)DSS}$	180 200	— —	Vdc	
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	10 100	μAdc	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc	
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc	
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc	
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 4 \text{ Adc}$)	$r_{DS(on)}$	—	0.7	Ohm	
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 8 \text{ Adc}$) ($I_D = 4 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	7 6	Vdc	
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 4 \text{ A}$)	g_{FS}	2	—	mhos	
DYNAMIC CHARACTERISTICS					
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 10	C_{iss}	—	1600	pF
Output Capacitance		C_{oss}	—	400	
Reverse Transfer Capacitance		C_{rss}	—	120	
SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)					
Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms})$ See Figures 11 and 12	$t_{d(on)}$	—	40	ns
Rise Time		t_r	—	120	
Turn-Off Delay Time		$t_{d(off)}$	—	100	
Fall Time		t_f	—	80	
SOURCE DRAIN DIODE CHARACTERISTICS*					
Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	2 (Typ)	4.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	350 (Typ)	—	ns
INTERNAL PACKAGE INDUCTANCE (TO-204)					
Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH	
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	nH	
INTERNAL PACKAGE INDUCTANCE (TO-218)					
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	4 (Typ) 5 (Typ)	— —	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	10 (Typ)	—	nH	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Thermal Response




Figure 10. Capacitance Variation

RESISTIVE SWITCHING




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 1-04
TO-204AA**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

STYLE 3:
PIN 1. GATE
2. SOURCE
CASE DRAIN

NOTES:
1. DIAMETER V AND SURFACE W ARE DATUMS.
2. POSITIONAL TOLERANCE FOR HOLE Q:
⊕ φ 0.25 (0.010) ⊕ W | V ⊕ ⊕
3. POSITIONAL TOLERANCE FOR LEADS:
⊕ φ 0.30 (0.012) ⊕ W | V ⊕ ⊕ ⊕

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.65	2.94	0.104	0.116
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

**CASE 340-02
TO-218AC**

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTH13N45
MTH13N50

TMOS POWER FETs
 13 AMPERES
 $r_{DS(on)} = 0.4 \text{ OHM}$
 450 and 500 VOLTS



CASE 340-02
 TO-218AC

MAXIMUM RATINGS

Rating	Symbol	MTH		Unit
		13N45	13N50	
Drain-Source Voltage	V_{DSS}	450	500	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	450	500	Vdc
Gate-Source Voltage	V_{GS}	± 20 ± 40		Vdc
Continuous Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}			Vpk
Drain Current	I_D	13 60		Adc
— Pulsed	I_{DM}			
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150 1.2		Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance	— Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	0.83 30	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds		T_L	275	°C

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTH13N45 MTH13N50	$V_{(BR)DSS}$	450 500	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
ON CHARACTERISTICS*				
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 7\text{ Adc}$)	$r_{DS(on)}$	—	0.4	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 13\text{ Adc}$) ($I_D = 7\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	5.2 5	Vdc
Forward Transconductance ($V_{DS} = 10\text{ V}$, $I_D = 7\text{ A}$)	g_{FS}	5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	3000	pF
Output Capacitance		C_{oss}	—	500	
Reverse Transfer Capacitance		C_{rss}	—	200	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 13 and 14	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	180	
Turn-Off Delay Time		$t_{d(off)}$	—	450	
Fall Time		t_f	—	180	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	110 (Typ)	160	nC
Gate-Source Charge		Q_{gs}	50 (Typ)	—	
Gate-Drain Charge		Q_{gd}	60 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1.1 (Typ)	1.4	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	1200 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	4 (Typ) 5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to center of die)	L_s	10 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation With Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

STYLE 2:
PIN 1 GATE
2 DRAIN
3 SOURCE
4 DRAIN

**CASE 340-02
TO-218AC**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.65	2.94	0.104	0.116
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTH15N20
MTM15N20

TMOS POWER FETs
15 AMPERES
 $r_{DS(on)} = 0.16 \text{ OHM}$
200 VOLTS



MAXIMUM RATINGS

Rating	Symbol	MTH or MTM	Unit
		15N20	
Drain-Source Voltage	V_{DSS}	200	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	200	Vdc
Gate-Source Voltage	V_{GS} V_{GSM}	± 20	Vdc
		± 40	Vpk
Drain Current — Continuous	I_D I_{DM}	15	Adc
		80	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150	Watts
		1.2	$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$	0.83	$^\circ\text{C}/\text{W}$
	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$


ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$) MTH15N20, MTM15N20	$V_{(BR)DSS}$	200	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($T_J = 125^\circ\text{C}$)	I_{DSS}	—	10	μAdc
		—	100	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

(continued)



MTM15N20
CASE 197A-02
TO-204AE



MTH15N20
CASE 340-02
TO-218AC

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}$, $I_D = 7.5 \text{ Adc}$)	$r_{DS(on)}$	—	0.16	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 15 \text{ Adc}$) ($I_D = 7.5 \text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	3 2.4	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}$, $I_D = 7.5 \text{ A}$)	g_{FS}	4	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25 \text{ V}$, $V_{GS} = 0$, $f = 1 \text{ MHz}$)	C_{iss}	—	2000	pF
Output Capacitance		C_{oss}	—	700	
Reverse Transfer Capacitance		C_{rss}	—	200	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25 \text{ V}$, $I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$) See Figures 13 and 14	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	300	
Turn-Off Delay Time		$t_{d(off)}$	—	220	
Fall Time		t_f	—	250	
Total Gate Charge	($V_{DS} = 0.8 \text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10 \text{ V}$) See Figure 12	Q_g	60 (Typ)	75	nC
Gate-Source Charge		Q_{gs}	35 (Typ)	—	
Gate-Drain Charge		Q_{gd}	25 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.5 (Typ)	2.1	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	450 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-218)

Internal Drain Inductance (Measured from screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	4 (Typ) 5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to center of die)	L_s	10 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation With Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTH15N35
MTH15N40

TMOS POWER FETs
 15 AMPERES
 $r_{DS(on)} = 0.3 \text{ OHM}$
 350 and 400 VOLTS



CASE 340-02
TO-218AC

MAXIMUM RATINGS

Rating	Symbol	MTH		Unit
		15N35	15N40	
Drain-Source Voltage	V_{DS}	350	400	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	350	400	Vdc
Gate-Source Voltage	V_{GS} V_{GSM}	± 20 ± 40		Vdc
Continuous				Vpk
Non-repetitive ($t_p \leq 50 \mu\text{s}$)				
Drain Current	I_D I_{DM}	15 75		Adc
— Pulsed				
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	150 1.2		Watts
Derate above 25°C				W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance	— Junction to Case	$R_{\theta JC}$	0.83	°C/W
	— Junction to Ambient	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds		T_L	275	°C

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTH15N35 MTH15N40	$V_{(BR)DSS}$	350 400	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc	
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 8\text{ Adc}$)	$r_{DS(on)}$	—	0.3	Ohm	
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 15\text{ Adc}$) ($I_D = 8\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	4.5 3.5	Vdc	
Forward Transconductance ($V_{DS} = 10\text{ V}$, $I_D = 8\text{ A}$)	g_{FS}	5	—	mhos	
DYNAMIC CHARACTERISTICS					
Input Capacitance	($V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	3000	pF
Output Capacitance		C_{oss}	—	500	
Reverse Transfer Capacitance		C_{rss}	—	200	
SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)					
Turn-On Delay Time	($V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 13 and 14	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	180	
Turn-Off Delay Time		$t_{d(off)}$	—	450	
Fall Time		t_f	—	180	
Total Gate Charge	($V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	110 (Typ)	160	nC
Gate-Source Charge		Q_{gs}	50 (Typ)	—	
Gate-Drain Charge		Q_{gd}	60 (Typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS*					
Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.3 (Typ)	1.6	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	1200 (Typ)	—	ns
INTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	4 (Typ) 5 (Typ)	— —	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to center of die)	L_s	10 (Typ)	—		

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

3




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

RESISTIVE SWITCHING

OUTLINE DIMENSIONS

CASE 340-02
TO-218AC



STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.65	2.94	0.104	0.116
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS

These TMOS Power FETs are designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.


- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTH20N15
MTM20N15

TMOS POWER FETs
 20 AMPERES
 $r_{DS(on)} = 0.12 \text{ OHM}$
 150 VOLTS

3



MAXIMUM RATINGS

Rating	Symbol	MTH or MTM	Unit
		20N15	
Drain-Source Voltage	V_{DSS}	150	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	150	Vdc
Gate-Source Voltage Continuous Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS}	± 20	Vdc
	V_{GSM}	± 40	Vpk
Drain Current — Continuous — Pulsed	I_D	20	Adc
	I_{DM}	100	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150	Watts
		1.2	$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$	0.83	$^\circ\text{C}/\text{W}$
	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$


ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$) MTH20N15, MTM20N15	$V_{(BR)DSS}$	150	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10	μA
		—	100	
		—	100	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

(continued)



Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
ON CHARACTERISTICS*				
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 10\text{ Adc}$)	$r_{DS(on)}$	—	0.12	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 20\text{ Adc}$) ($I_D = 10\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	3 2.4	Vdc
Forward Transconductance ($V_{DS} = 10\text{ V}$, $I_D = 10\text{ A}$)	g_{FS}	2	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	2000	pF
Output Capacitance		C_{oss}	—	700	
Reverse Transfer Capacitance		C_{rss}	—	200	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	300	
Turn-Off Delay Time		$t_{d(off)}$	—	220	
Fall Time		t_f	—	250	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	60 (Typ)	75	nC
Gate-Source Charge		Q_{gs}	35 (Typ)	—	
Gate-Drain Charge		Q_{gd}	25 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1.5 (Typ)	2.1	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	450 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-218)

Internal Drain Inductance (Measured from screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	4 (Typ) 5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to center of die)	L_s	10 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 197A-02
TO-204AE**

STYLE 3:
PIN 1. GATE
2. SOURCE
CASE. DRAIN

DIM	MIN	MAX	MIN	MAX
A	38.36	39.37	1.510	1.550
B	19.31	21.08	0.760	0.830
C	6.35	8.25	0.250	0.325
D	1.45	1.60	0.057	0.063
E	1.53	1.77	0.060	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	25.15	26.67	0.990	1.050
U	3.84	4.19	0.151	0.165

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

**CASE 340-02
TO-218AC**

DIM	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.65	2.94	0.104	0.116
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

Designer's Data Sheet
Power Field Effect Transistor
P-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTH20P08
MTH20P10
MTM20P08
MTM20P10

TMOS POWER FETs
20 AMPERES
 $r_{DS(on)} = 0.15 \text{ OHM}$
80 and 100 VOLTS




MAXIMUM RATINGS


Rating	Symbol	MTM and MTH		Unit
		20P08	20P10	
Drain-Source Voltage	V_{DSS}	80	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	80	100	Vdc
Gate-Source Voltage Continuous Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS} V_{GSM}	± 20 ± 40		Vdc Vpk
Drain Current Continuous Pulsed	I_D I_{DM}	20 80		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125 1		Watts W/°C
Operating and Storage Temperature Range	T_J , T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1 30	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C



MTM20P08
MTM20P10
CASE 1-04
TO-204AA



MTH20P08
MTH20P10
CASE 340-02
TO-218AC

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTH20P08, MTM20P08 MTH20P10, MTM20P10	$V_{(BR)DSS}$	80 100	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 10 \text{ Adc}$)		$r_{DS(on)}$	—	0.15	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 20 \text{ Adc}$) ($I_D = 10 \text{ Adc}, T_J = 100^\circ\text{C}$)		$V_{DS(on)}$	— —	3.2 3	Vdc
Forward Transconductance ($V_{DS} = 10 \text{ V}, I_D = 10 \text{ A}$)		g_{FS}	5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 10	C_{iss}	—	2000	pF
Output Capacitance		C_{oss}	—	950	
Reverse Transfer Capacitance		C_{rss}	—	400	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D,$ $R_{gen} = 50 \text{ ohms})$ See Figures 12 and 13	$t_{d(on)}$	—	45	ns
Rise Time		t_r	—	200	
Turn-Off Delay Time		$t_{d(off)}$	—	150	
Fall Time		t_f	—	150	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 11	Q_g	52 (Typ)	75	nC
Gate-Source Charge		Q_{gs}	22 (Typ)	—	
Gate-Drain Charge		Q_{gd}	30 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D,$ $V_{GS} = 0)$	V_{SD}	2.8 (Typ)	4	Vdc
Forward Turn-On Time		t_{on}	100 (Typ)	—	ns
Reverse Recovery Time		t_{rr}	350 (Typ)	—	ns

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Thermal Response




Figure 10. Capacitance Variation




Figure 11. Gate Charge versus Gate-To-Source Voltage

3

RESISTIVE SWITCHING




Figure 12. Switching Test Circuit




Figure 13. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 1-04
TO-204AA**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
L	3.81	4.19	0.151	0.165
Q	—	26.67	—	1.050
R	—	3.05	—	0.100
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

NOTES:
 1. DIAMETER V AND SURFACE W ARE DATUMS.
 2. POSITIONAL TOLERANCE FOR HOLE Q:
 Ⓢ ± 0.25 (0.010) Ⓢ | W | V Ⓢ |
 3. POSITIONAL TOLERANCE FOR LEADS:
 Ⓢ ± 0.30 (0.012) Ⓢ | W | V Ⓢ | Q Ⓢ |

STYLE 3:
 PIN 1, GATE
 2, SOURCE
 CASE DRAIN

**CASE 340-02
TO-218AC**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.09	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.65	2.94	0.104	0.116
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

STYLE 2:
 PIN 1, GATE
 2, DRAIN
 3, SOURCE
 4, DRAIN

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTH25N08
MTH25N10
MTM25N10

TMOS POWER FETs
 AMPERES
 $r_{DS(on)} = 0.075 \text{ OHM}$
 80 and 100 VOLTS



3

MAXIMUM RATINGS

Rating	Symbol	MTH25N08	MTH25N10 MTM25N10	Unit
Drain-Source Voltage	V_{DSS}	80	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	80	100	Vdc
Gate-Source Voltage Continuous	V_{GS}	± 20		Vdc
Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40		Vpk
Drain Current — Continuous	I_D	25		Adc
— Pulsed	I_{DM}	105		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150	1.2	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C


THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	0.83 30		°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275		°C

ELECTRICAL CHARACTERISTICS — ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$) MTH25N08 MTH25N10, MTH25N10	$V_{(BR)DSS}$	80 100	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

(continued)



MTM25N10
 CASE 197A-02
 TO-204AE

MTH25N08
 MTH25N10
 CASE 340-02
 TO-218AC

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
ON CHARACTERISTICS*				
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 1 mA) T _J = 100°C	V _{GS(th)}	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 12.5 Adc)	r _{DS(on)}	—	0.075	Ohm
Drain-Source On-Voltage (V _{GS} = 10 V) (I _D = 25 Adc) (I _D = 12.5 Adc, T _J = 100°C)	V _{DS(on)}	— —	2.25 1.8	Vdc
Forward Transconductance (V _{DS} = 10 V, I _D = 12.5 A)	g _{FS}	5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz) See Figure 11	C _{iss}	—	2000	pF
Output Capacitance		C _{oss}	—	1500	
Reverse Transfer Capacitance		C _{rss}	—	400	

SWITCHING CHARACTERISTICS* (T_J = 100°C)

Turn-On Delay Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D R _{gen} = 50 ohms) See Figures 9, 13 and 14	t _{d(on)}	—	60	ns
Rise Time		t _r	—	450	
Turn-Off Delay Time		t _{d(off)}	—	150	
Fall Time		t _f	—	300	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , I _D = Rated I _D , V _{GS} = 10 V) See Figure 12	Q _g	29 (Typ)	40	nC
Gate-Source Charge		Q _{gs}	23 (Typ)	—	
Gate-Drain Charge		Q _{gd}	6 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	(I _S = Rated I _D V _{GS} = 0)	V _{SD}	1.5 (Typ)	1.8	Vdc
Forward Turn-On Time		t _{on}	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	450 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L _d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L _s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-218)

Internal Drain Inductance (Measured from screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L _d	4 (Typ) 5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to center of die)	L _s	10 (Typ)	—	

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

CASE 197A-02 TO-204AE

STYLE 3:
PIN 1: GATE
2: SOURCE
CASE: DRAIN

DIM	MIN	MAX	MIN	MAX
A	38.36	39.37	1.510	1.550
B	19.31	21.08	0.760	0.830
C	6.35	8.25	0.250	0.325
D	1.45	1.60	0.057	0.063
E	1.53	1.77	0.060	0.070
F	30.15	BSC	1.187	BSC
G	10.92	BSC	0.430	BSC
H	5.46	BSC	0.215	BSC
J	16.89	BSC	0.665	BSC
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	25.15	26.67	0.990	1.050
U	3.84	4.19	0.151	0.165

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

CASE 340-02 TO-218AC

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.65	2.94	0.104	0.116
J	0.98	0.84	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

STYLE 2:
PIN 1: GATE
2: DRAIN
3: SOURCE
4: DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

Designer's Data Sheet
Power Field Effect Transistor
P-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTH25P05
MTH25P06
MTM25P05
MTM25P06

TMOS POWER FETs
25 AMPERES
 $r_{DS(on)} = 0.14 \text{ OHM}$
50 and 60 VOLTS




MAXIMUM RATINGS

Rating	Symbol	MTM and MTH		Unit
		25P05	25P06	
Drain-Source Voltage	V_{DSS}	50	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50	60	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS} V_{GSM}	± 20 ± 40		Vdc Vpk
Drain Current Continuous	I_D	25		Adc
Pulsed	I_{DM}	100		
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	125	1	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1	°C/W
Junction to Ambient	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C



Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTH25P05, MTM25P05 MTH25P06, MTM25P06	$V_{(BR)DSS}$	50 60	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 12.5 \text{ Adc}$)		$r_{DS(on)}$	—	0.14	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 25 \text{ Adc}$) ($I_D = 12.5 \text{ Adc}, T_J = 100^\circ\text{C}$)		$V_{DS(on)}$	— —	3.5 2.6	Vdc
Forward Transconductance ($V_{DS} = 10 \text{ V}, I_D = 12.5 \text{ A}$)		g_{FS}	5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$) See Figure 10	C_{iss}	—	2000	pF
Output Capacitance		C_{oss}	—	950	
Reverse Transfer Capacitance		C_{rss}	—	400	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$) See Figures 12 and 13	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	300	
Turn-Off Delay Time		$t_{d(off)}$	—	150	
Fall Time		t_f	—	180	
Total Gate Charge	($V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V}$) See Figure 11	Q_g	50 (Typ)	60	nC
Gate-Source Charge		Q_{gs}	25 (Typ)	—	
Gate-Drain Charge		Q_{gd}	33 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	3.8 (Typ)	5	Vdc
Forward Turn-On Time		t_{on}	100 (Typ)	—	ns
Reverse Recovery Time		t_{rr}	275 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	nH

INTERNAL PACKAGE INDUCTANCE (TO-218)

Internal Drain Inductance (Measured from screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	4 (Typ) 5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to center of die)	L_s	10 (Typ)	—	nH

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Thermal Response




Figure 10. Capacitance Variation




Figure 11. Gate Charge Variation

3

RESISTIVE SWITCHING




Figure 12. Switching Test Circuit




Figure 13. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 1-04
TO-204AA**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.08	0.038	0.043
E	1.40	1.78	0.065	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

NOTES:
 1. DIAMETER V AND SURFACE W ARE DATUMS.
 2. POSITIONAL TOLERANCE FOR HOLE Q:
 ⚡ ± φ 0.25 (0.010) Ⓞ | W | V Ⓞ |
 3. POSITIONAL TOLERANCE FOR LEADS:
 ⚡ ± φ 0.30 (0.012) Ⓞ | W | V Ⓞ | Q Ⓞ |

STYLE 3:
 PIN 1. GATE
 2. SOURCE
 CASE DRAIN

**CASE 340-02
TO-218AC**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.65	2.94	0.104	0.116
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

STYLE 2:
 PIN 1. GATE
 2. DRAIN
 3. SOURCE
 4. DRAIN

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



This TMOS Power FET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTH30N20

TMOS POWER FET
30 AMPERES
 $r_{DS(on)} = 0.08 \text{ OHM}$
200 VOLTS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	200	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	200	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Continuous	V_{GSM}	± 40	Vpk
Non-repetitive ($t_p \leq 50 \mu\text{s}$)			
Drain Current — Continuous	I_D	30	Adc
— Pulsed	I_{DM}	90	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	150	Watts
Derate above 25°C		1.2	W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	0.83	°C/W
— Junction to Ambient	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTH30N20	$V_{(BR)DSS}$	200	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$)		I_{DSS}	—	10	μAdc
($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)			—	100	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
ON CHARACTERISTICS*				
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 15\text{ Adc}$)	$r_{DS(on)}$	—	0.08	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 30\text{ Adc}$) ($I_D = 15\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	2.85 1.92	Vdc
Forward Transconductance ($V_{DS} = 10\text{ V}$, $I_D = 15\text{ A}$)	g_{FS}	10	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	5500	pF
Output Capacitance		C_{oss}	—	1500	
Reverse Transfer Capacitance		C_{rss}	—	500	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	300	
Turn-Off Delay Time		$t_{d(off)}$	—	150	
Fall Time		t_f	—	150	
Total Gate Charge	($V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	85 (Typ)	95	nC
Gate-Source Charge		Q_{gs}	45 (Typ)	—	
Gate-Drain Charge		Q_{gd}	40 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$, $V_{GS} = 0$)	V_{SD}	1.2 (Typ)	2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	200 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	4 (Typ) 5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L_s	10 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 340-02
TO-218AC**

Figure 15 shows the outline dimensions for Case 340-02 TO-218AC. The diagram includes dimensions A through Q. Pin 1 is GATE, Pin 2 is DRAIN, Pin 3 is SOURCE, and Pin 4 is DRAIN.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.65	2.94	0.104	0.116
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS

These TMOS Power FETs are designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTH35N05
MTH35N06
MTM35N05
MTM35N06

TMOS POWER FETs
35 AMPERES
 $r_{DS(on)} = 0.055 \text{ OHM}$
50 and 60 VOLTS

3

MAXIMUM RATINGS

Rating	Symbol	MTH or MTM		Unit
		35N05	35N06	
Drain-Source Voltage	V_{DSS}	50	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50	60	Vdc
Gate-Source Voltage Continuous Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS} V_{GSM}	± 20 ± 40		Vdc Vpk
Drain Current — Continuous — Pulsed	I_D I_{DM}	35 120		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150 1.2		Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	0.83 30	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$



ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$) MTH35N05, MTM35N05 MTH35N06, MTM35N06	$V_{(BR)DSS}$	50 60	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

(continued)



Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc	
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 17.5\text{ Adc}$)	$r_{DS(on)}$	—	0.055	Ohm	
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 35\text{ Adc}$) ($I_D = 17.5\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	2.3 1.9	Vdc	
Forward Transconductance ($V_{DS} = 10\text{ V}$, $I_D = 17.5\text{ A}$)	g_{FS}	8	—	mhos	
DYNAMIC CHARACTERISTICS					
Input Capacitance	$(V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	2000	pF
Output Capacitance		C_{oss}	—	1500	
Reverse Transfer Capacitance		C_{rss}	—	400	
SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)					
Turn-On Delay Time	$(V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	450	
Turn-Off Delay Time		$t_{d(off)}$	—	150	
Fall Time		t_f	—	300	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	29 (Typ)	—	nC
Gate-Source Charge		Q_{gs}	23 (Typ)	—	
Gate-Drain Charge		Q_{gd}	6 (Typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS*					
Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1.5 (Typ)	1.8	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	450 (Typ)	—	ns
INTERNAL PACKAGE INDUCTANCE (TO-204)					
Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH	
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	nH	
INTERNAL PACKAGE INDUCTANCE (TO-218)					
Internal Drain Inductance (Measured from screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	4 (Typ) 5 (Typ)	— —	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to center of die)	L_s	10 (Typ)	—	nH	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

3

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 197A-02
TO-204AE**

STYLE 3:
PIN 1: GATE
2: SOURCE
CASE: DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.36	39.37	1.510	1.550
B	19.31	21.08	0.760	0.830
C	6.35	8.25	0.250	0.325
D	1.45	1.60	0.057	0.063
E	1.53	1.77	0.060	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	25.15	26.67	0.990	1.050
U	3.84	4.19	0.151	0.165

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

**CASE 340-02
TO-218AC**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.65	2.94	0.104	0.116
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

STYLE 2:
PIN 1: GATE
2: DRAIN
3: SOURCE
4: DRAIN

Designer's Data Sheet

TMOS IV

Power Field Effect Transistors
N-Channel Enhancement-Mode Silicon Gate



This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits




MTH35N06E
MTM35N06E

TMOS POWER FETs
35 AMPERES
 $r_{DS(on)} = 0.055 \text{ OHM}$
60 VOLTS



MTM35N06E
CASE 197A-02
TO-204AE



MTH35N06E
CASE 340-02
TO-218AC

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	60	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous ($T_C = 25^\circ\text{C}$)	I_D	35	Adc
— Pulsed	I_{DM}	120	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	150	Watts
Derate above 25°C		1.2	$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance	Symbol	Value	$^\circ\text{C}/\text{W}$
Junction to Case	$R_{\theta JC}$	0.83	
Junction to Ambient	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	60	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10 100	μA
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 17.5 \text{ Adc}$)	$r_{DS(on)}$	—	0.055	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 35 \text{ Adc}$) ($I_D = 17.5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	2.3 1.9	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 17.5 \text{ A}$)	g_{FS}	14	—	mhos

DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS

Unclamped Inductive Switching Energy See Figures 14 and 15 ($I_D = 120 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^\circ\text{C}$, Single Pulse, Non-repetitive) ($I_D = 35 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^\circ\text{C}$, P.W. $\leq 200 \mu\text{s}$, Duty Cycle $\leq 1\%$) ($I_D = 14 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 100^\circ\text{C}$, P.W. $\leq 200 \mu\text{s}$, Duty Cycle $\leq 1\%$)	W_{DSR}	—	200 500 180	mJ
---	-----------	---	-------------------	----

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 16	C_{iss}	—	3000	pF
Output Capacitance		C_{oss}	—	1500	
Reverse Transfer Capacitance		C_{rss}	—	500	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D,$ $R_{gen} = 50 \text{ ohms})$ See Figure 9	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	450	
Turn-Off Delay Time		$t_{d(off)}$	—	150	
Fall Time		t_f	—	300	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figures 17 and 18	Q_g	60 (Typ)	90	nC
Gate-Source Charge		Q_{gs}	33 (Typ)	—	
Gate-Drain Charge		Q_{gd}	35 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = 35 \text{ A},$ $V_{GS} = 0)$ $dI_S/dt = 100 \text{ A}/\mu\text{s}$	V_{SD}	1.7 (Typ)	2.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	200 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	nH

INTERNAL PACKAGE INDUCTANCE (TO-218)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	4 (Typ) 5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	10 (Typ)	—	nH

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so di_s/dt is specified with a maximum value. Higher values of di_s/dt require an appropriate derating of I_{FM} , peak V_{DS} or both. Ultimately di_s/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.

R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with di_s/dt of 400 A/ μ s.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Unclamped Inductive Switching Test Circuit




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit




Figure 15. Unclamped Inductive Switching Waveforms




Figure 16. Capacitance Variation





Figure 17. Gate Charge versus Gate-to-Source Voltage



$V_{in} = 15\text{ V}_{pk}$; PULSE WIDTH $\leq 100\ \mu\text{s}$, DUTY CYCLE $\leq 10\%$

Figure 18. Gate Charge Test Circuit

OUTLINE DIMENSIONS

CASE 197A-02
MTM35N06E

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

STYLE 3:
PIN 1, GATE
2, SOURCE
CASE, DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.36	39.37	1.510	1.550
B	19.31	21.08	0.760	0.830
C	6.35	8.25	0.250	0.325
D	1.45	1.60	0.057	0.063
E	1.53	1.77	0.060	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.666 BSC	
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	25.15	26.67	0.990	1.050
U	3.84	4.19	0.151	0.165

CASE 340-02
MTH35N06E

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

STYLE 2:
PIN 1, GATE
2, DRAIN
3, SOURCE
4, DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.55	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.65	2.94	0.104	0.116
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


MTH35N15



TMOS POWER FET
35 AMPERES
 $r_{DS(on)} = 0.06 \text{ OHM}$
150 VOLTS

This TMOS Power FET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.


- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



3

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	150	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	150	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Continuous	V_{GSM}	± 40	Vpk
Non-repetitive ($t_p \leq 50 \mu s$)			
Drain Current — Continuous	I_D	35	Adc
— Pulsed	I_{DM}	100	
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	150	Watts
Derate above 25°C		1.2	W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C



CASE 340-02
TO-218AC

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	0.83	°C/W
— Junction to Ambient	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ C$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	150	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$)	I_{DSS}	—	10	μAdc
($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ C$)		—	100	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 17.5\text{ Adc}$)	$r_{DS(on)}$	—	0.06	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 35\text{ Adc}$) ($I_D = 17.5\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	2.52 2.10	Vdc
Forward Transconductance ($V_{DS} = 10\text{ V}$, $I_D = 17.5\text{ A}$)	g_{FS}	10	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	5500	pF
Output Capacitance		C_{oss}	—	1500	
Reverse Transfer Capacitance		C_{rss}	—	500	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	300	
Turn-Off Delay Time		$t_{d(off)}$	—	150	
Fall Time		t_f	—	150	
Total Gate Charge	($V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	85 (Typ)	95	nC
Gate-Source Charge		Q_{gs}	45 (Typ)	—	
Gate-Drain Charge		Q_{gd}	40 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$, $V_{GS} = 0$)	V_{SD}	1.2 (Typ)	2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	200 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	4 (Typ) 5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L_s	10 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature



SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response






Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


MTH40N08
MTH40N10
MTH40N05
MTH40N06

These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



TMOS POWER FETs
 and AMPERES
 $r_{DS(on)} = 0.04 \text{ OHM}$
 80 and 100 VOLTS
 $r_{DS(on)} = 0.028 \text{ OHM}$
 50 and 60 VOLTS



CASE 340-02
 TO-217AC

MAXIMUM RATINGS

Rating	Symbol	MTH				Unit
		40N05	40N06	40N08	40N10	
Drain-Source Voltage	V_{DSS}	50	60	80	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50	60	80	100	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS} V_{GSM}	± 20 ± 40				Vdc Vpk
Drain Current Continuous Pulsed	I_D I_{DM}	40 140		40 120		Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	150 1.2				Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150				°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	0.833 62.5	°C/W
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C


Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	50 60 80 100	— — — —	Vdc	
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	10 100	μAdc	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	500	nAdc	
Gate Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	500	nAdc	
ON CHARACTERISTICS					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc	
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 20 \text{ Adc}$)	$r_{DS(on)}$	— —	0.028 0.04	Ohm	
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 40 \text{ Adc}$) ($I_D = 20 \text{ Adc}, T_J = 100^\circ\text{C}$) ($I_D = 40 \text{ Adc}$) ($I_D = 20 \text{ Adc}, T_C 100^\circ\text{C}$)	$V_{DS(on)}$	— — — —	1.4 1.12 2 1.6	Vdc	
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 20 \text{ A}$)	g_{FS}	10	—	mhos	
DYNAMIC CHARACTERISTICS					
Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$ See Figure 8)	C_{iss}	—	5000	pF
Output Capacitance		C_{oss}	—	2500	
Reverse Transfer Capacitance		C_{rss}	—	1000	
SWITCHING CHARACTERISTICS ($T_J = 100^\circ\text{C}$)					
Turn-On Delay Time	($V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$) See Figure 16	$t_{d(on)}$	—	100	ns
Rise Time		t_r	—	330	
Turn-Off Delay Time		$t_{d(off)}$	—	330	
Fall Time		t_f	—	360	
Total Gate Charge	($V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ Vdc}$) See Figure 15	Q_g	105 (Typ)	120	nC
Gate-Source Charge		Q_{gs}	74 (Typ)	—	
Gate-Drain Charge		Q_{gd}	31 (Typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS					
Forward On-Voltage	($I_S = \text{Rated } I_D,$ $V_{GS} = 0$)	V_{SD}	2.2 (Typ)	3	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	75 (Typ)	—	ns
INTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	4 (Typ) 5 (Typ)	— —	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L_s	10 (Typ)	—		

TYPICAL CHARACTERISTICS

MTH40N05, MTH40N06



MTH40N08, MTH40N10




FIGURE 3 — TRANSFER CHARACTERISTICS




FIGURE 4 — TRANSFER CHARACTERISTICS




FIGURE 5 — ON-RESISTANCE versus DRAIN CURRENT





FIGURE 6 — ON-RESISTANCE versus DRAIN CURRENT



TYPICAL CHARACTERISTICS

FIGURE 7 — GATE-THRESHOLD VOLTAGE VARIATION WITH TEMPERATURE




FIGURE 8 — CAPACITANCE VARIATION




FIGURE 9 — BREAKDOWN VOLTAGE VARIATION WITH TEMPERATURE




FIGURE 10 — ON-RESISTANCE VARIATION WITH TEMPERATURE





FIGURE 11 — THERMAL RESPONSE



SAFE OPERATING AREA INFORMATION

MAXIMUM RATED FORWARD BIASED SAFE OPERATING AREA

FIGURE 12 — MAXIMUM RATED FORWARD BIASED SAFE OPERATING AREA





FIGURE 13 — MAXIMUM RATED FORWARD BIASED SAFE OPERATING AREA



FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 14 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 14 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$

FIGURE 14 — MAXIMUM RATED SWITCHING SAFE OPERATING AREA




FIGURE 15 — STORED CHARGE versus GATE-TO-SOURCE VOLTAGE





FIGURE 16 — RESISTIVE SWITCHING TIME VARIATION WITH GATE RESISTANCE



Designer's Data Sheet

TMOS IV

Power Field Effect Transistor
N-Channel Enhancement-Mode Silicon Gate


This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- DC Equivalent to IRFZ40



MTH50N05E

TMOS POWER FET
50 AMPERES
 $r_{DS(on)} = 0.028 \text{ OHM}$
50 VOLTS




3

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	50	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous ($T_C = 25^\circ\text{C}$)	I_D	50	Adc
— Pulsed	I_{DM}	160	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	125	Watts
Derate above 25°C		1	W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	1	°C/W
— Junction to Ambient	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C



Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	50	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	10 80	μA
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4 3.5	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 25 \text{ Adc}$)	$r_{DS(on)}$	—	0.028	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 50 \text{ Adc}$) ($I_D = 25 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	1.4 1.3	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 25 \text{ A}$)	g_{FS}	17	—	mhos

DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS

Unclamped Inductive Switching Energy See Figures 14 and 15 ($I_D = 160 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^\circ\text{C}$, Single Pulse, Non-repetitive) ($I_D = 50 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^\circ\text{C}$, P.W. $\leq 45 \mu\text{s}$, Duty Cycle $\leq 1\%$) ($I_D = 20 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 100^\circ\text{C}$, P.W. $\leq 40 \mu\text{s}$, Duty Cycle $\leq 1\%$)	W_{DSCR}	— — —	60 135 50	mJ
---	------------	-------------	-----------------	----

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 16	C_{iss}	—	3000	pF
Output Capacitance		C_{oss}	—	1200	
Reverse Transfer Capacitance		C_{rss}	—	400	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 4.7 \text{ ohms})$ See Figure 9	$t_{d(on)}$	—	25	ns
Rise Time		t_r	—	60	
Turn-Off Delay Time		$t_{d(off)}$	—	70	
Fall Time		t_f	—	25	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figures 17 and 18	Q_g	55 (Typ)	60	nC
Gate-Source Charge		Q_{gs}	30 (Typ)	—	
Gate-Drain Charge		Q_{gd}	25 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = 51 \text{ A}, V_{GS} = 0,$ $dI_S/dt = 100 \text{ A}/\mu\text{s})$	V_{DS}	1.9 (Typ)	2.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	(Typ)	250	ns

INTERNAL PACKAGE INDUCTANCE (TO-218)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	4 (Typ) 5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	10 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so di_s/dt is specified with a maximum value. Higher values of di_s/dt require an appropriate derating of I_{FM} , peak V_{DS} or both. Ultimately di_s/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.

R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with di_s/dt of 400 A/ μ s.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Unclamped Inductive Switching Test Circuit




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit




Figure 15. Unclamped Inductive Switching Waveforms




Figure 16. Capacitance Variation





Figure 17. Gate Charge versus Gate-to-Source Voltage



$V_{in} = 15 V_{pk}$; PULSE WIDTH $\leq 100 \mu s$, DUTY CYCLE $\leq 10\%$

Figure 18. Gate Charge Test Circuit

OUTLINE DIMENSIONS

STYLE 2:
 PIN 1. GATE
 2. DRAIN
 3. SOURCE
 4. DRAIN

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.65	2.94	0.104	0.116
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

CASE 340-02

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM1N95
MTM1N100
MTP1N95
MTP1N100

TMOS POWER FETs
1 AMPERE
 $r_{DS(on)} = 10 \text{ OHMS}$
950 and 1000 VOLTS



MTM1N95
MTM1N100
CASE 1-06
TO-204AA

MTP1N95
MTP1N100
CASE 221A-04
TO-220AB

MAXIMUM RATINGS

Rating	Symbol	MTM1N95	MTM1N100	Unit
		MTP1N95	MTP1N100	
Drain-Source Voltage	V_{DSS}	950	1000	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	950	1000	Vdc
Gate-Source Voltage Continuous Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS}	± 20		Vdc
	V_{GSM}	± 40		Vpk
Drain Current — Continuous — Pulsed	I_D	1		Adc
	I_{DM}	6		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75		Watts
		0.6		W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	TO-204	1.67	$^\circ\text{C/W}$
		TO-220	30	
			62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$	

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	MTM1N95/MTP1N95	950	—	Vdc
		MTM1N100/MTP1N100	1000	—	
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}		—	0.2	mAdc
			—	1	
Gate-Body Leakage Current, Forward ($V_{GSS} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc	
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc	

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 0.5\text{ Adc}$)	$r_{DS(on)}$	—	10	Ohms
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 0.5\text{ Adc}$) ($I_D = 0.5\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	5 10	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}$, $I_D = 0.5\text{ A}$)	g_{FS}	0.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	1200	pF
Output Capacitance		C_{oss}	—	300	
Reverse Transfer Capacitance		C_{rss}	—	80	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DS} = 125\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	200	
Fall Time		t_f	—	100	
Total Gate Charge	($V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	33 (Typ)	37	nC
Gate-Source Charge		Q_{gs}	20 (Typ)	—	
Gate-Drain Charge		Q_{gd}	13 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$, $V_{GS} = 0$)	V_{SD}	1 (Typ)	1.3	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	725 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	nH

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

CASE 1-06 TO-204AA

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	8.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.19	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.84	4.19	0.151	0.165

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

STYLE 3:
 PIN 1: GATE
 2: SOURCE
 CASE: DRAIN

CASE 221A-04 TO-220AB

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.46	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.84	0.98	0.0325	0.0395
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.83	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.565
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
O	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.87	6.47	0.235	0.255
U	0.80	1.27	0.030	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

STYLE 5:
 PIN 1: GATE
 2: DRAIN
 3: SOURCE
 4: DRAIN



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM2N50
MTP2N45
MTP2N50

TMOS POWER FETs
2 AMPERES
 $r_{DS(on)} = 4 \text{ OHMS}$
450 and 500 VOLTS




3

MAXIMUM RATINGS


Rating	Symbol	MTP2N45	MTM2N50 MTP2N50	Unit
		Drain-Source Voltage	V_{DSS}	
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	450	500	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS} V_{GSM}		± 20 ± 40	Vdc Vpk
Drain Current Continuous Pulsed	I_D I_{DM}		2 7	Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	75 0.6		Watts W/ $^\circ C$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ C$

THERMAL CHARACTERISTICS

Thermal Resistance			$^\circ C/W$
Junction to Case	$R_{\theta JC}$	1.67	
Junction to Ambient	TO-204 $R_{\theta JA}$	30	
	TO-220 $R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ C$



MTM2N50
CASE 1-06
TO-204AA



MTP2N45
MTP2N50
CASE 221A-04
TO-220AB

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	450 500	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 1 \text{ Adc}$)	$r_{DS(on)}$	—	4	Ohms
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 2 \text{ Adc}$) ($I_D = 1 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	10 8	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 1 \text{ A}$)	gFS	1	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$ See Figure 11	C_{iss}	—	500	pF
Output Capacitance		C_{oss}	—	100	
Reverse Transfer Capacitance		C_{rss}	—	50	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D, R_{gen} = 50 \text{ ohms})$ See Figures 9, 13 and 14	$t_{d(on)}$	—	40	ns
Rise Time		t_r	—	60	
Turn-Off Delay Time		$t_{d(off)}$	—	60	
Fall Time		t_f	—	30	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS}, I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 12	Q_g	17 (Typ)	25	nC
Gate-Source Charge		Q_{gs}	9 (Typ)	—	
Gate-Drain Charge		Q_{gd}	8 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$	V_{SD}	1 (Typ)	1.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	200 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response






Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

CASE 1-06 TO-204AA

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	8.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.32	0.190	0.210
V	3.84	4.19	0.151	0.165

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

CASE 221A-04 TO-220AB

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.86	10.76	0.389	0.425
C	4.07	4.82	0.160	0.190
D	0.54	0.98	0.021	0.039
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.90	3.35	0.110	0.135
J	0.38	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.30	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.34	2.78	0.090	0.110
S	1.15	1.99	0.045	0.078
T	6.97	6.47	0.239	0.255
U	0.90	1.27	0.035	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM2N85
MTM2N90
MTP2N85
MTP2N90

TMOS POWER FETs
2 AMPERES
 $r_{DS(on)} = 8 \text{ OHMS}$
850 and 900 VOLTS




MAXIMUM RATINGS


Rating	Symbol	MTM2N85	MTM2N90	Unit
		MTP2N85	MTP2N90	
Drain-Source Voltage	V_{DSS}	850	900	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	850	900	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20		Vdc
— Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40		Vpk
Drain Current — Continuous	I_D	2		Adc
— Pulsed	I_{DM}	7		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	75		Watts
Derate above 25°C		0.6		$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C}/\text{W}$
Junction to Ambient	$R_{\theta JA}$	30	
		62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$



MTM2N85
MTM2N90
CASE 1-06
TO-204AA



MTP2N85
MTP2N90
CASE 221A-04
TO-220AB

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTM/MTP2N85 MTM/MTP2N90	$V_{(BR)DSS}$	850 900	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	—	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 1 \text{ Adc}$)		$r_{DS(on)}$	—	8	Ohms
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 2 \text{ Adc}$) ($I_D = 1 \text{ Adc}, T_J = 100^\circ\text{C}$)		$V_{DS(on)}$	—	20 16	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 1 \text{ A}$)		g_{FS}	0.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$) See Figure 11	C_{iss}	—	1200	pF
Output Capacitance		C_{oss}	—	300	
Reverse Transfer Capacitance		C_{rss}	—	80	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 125 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	200	
Fall Time		t_f	—	100	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V}$) See Figure 12	Q_g	33 (Typ)	40	nC
Gate-Source Charge		Q_{gs}	20 (Typ)	—	
Gate-Drain Charge		Q_{gd}	13 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1 (Typ)	1.4	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	420 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit






Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



3

Designer's Data Sheet
Power Field Effect Transistor
P-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads




MTM2P45
MTM2P50
MTP2P45
MTP2P50

TMOS POWER FETs
2 AMPERES
 $r_{DS(on)} = 6 \text{ OHMS}$
450 and 500 VOLTS



MTM2P45
MTM2P50
CASE 1-06
TO-204AA



MTP2P45
MTP2P50
CASE 221A-04
TO-220AB

MAXIMUM RATINGS

Rating	Symbol	MTM2P45	MTM2P50	Unit
		MTP2P45	MTP2P50	
Drain-Source Voltage	V_{DSS}	450	500	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	450	500	Vdc
Gate-Source Voltage Continuous Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS}	± 20		Vdc
	V_{GSM}	± 40		Vpk
Drain Current Continuous Pulsed	I_D	2		Adc
	I_{DM}	8		
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	75		Watts
		0.6		$W/^\circ C$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ C$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	TO-204	1.67	$^\circ C/W$
		TO-220	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275		$^\circ C$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ C$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	MTM2P45/MTP2P45	450	—	Vdc
		MTM2P50/MTP2P50	500	—	
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ C$)	I_{DSS}	—	—	0.2	mAdc
		—	—	1	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc	
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc	

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
ON CHARACTERISTICS*				
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 1\text{ Adc}$)	$r_{DS(on)}$	—	6	Ohms
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 1\text{ Adc}$) ($I_D = 1\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	6 12	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}$, $I_D = 1\text{ A}$)	g_{FS}	0.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	100	pF
Output Capacitance		C_{oss}	—	200	
Reverse Transfer Capacitance		C_{rss}	—	80	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DS} = 125\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	100	
Turn-Off Delay Time		$t_{d(off)}$	—	150	
Fall Time		t_f	—	50	
Total Gate Charge	($V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	20 (Typ)	25	nC
Gate-Source Charge		Q_{gs}	10 (Typ)	—	
Gate-Drain Charge		Q_{gd}	10 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.8 (Typ)	2.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	120 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to center of pad)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

3

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

CASE 1-06 TO-204AA

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	8.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.84	4.19	0.151	0.165

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

CASE 221A-04 TO-220AB

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.03	0.110	0.120
J	0.38	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.93	5.33	0.190	0.210
Q	2.64	3.04	0.100	0.120
R	2.04	2.29	0.080	0.130
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
V	0.60	1.27	0.020	0.050
W	1.15	—	0.045	—
Z	—	2.04	—	0.080

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM3N60
MTP3N55
MTP3N60

TMOS POWER FETs
 3 AMPERES
 $r_{DS(on)} = 2.5 \text{ OHMS}$
 550 and 600 VOLTS




MAXIMUM RATINGS


Rating	Symbol	MTP3N55	MTM3N60	Unit
			MTP3N60	
Drain-Source Voltage	V_{DSS}	550	600	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	550	600	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS}		± 20	Vdc
	V_{GSM}		± 40	Vpk
Drain Current Continuous Pulsed	I_D		3	Adc
	I_{DM}		10	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	PD		75	Watts
			0.6	W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$		1.67	°C/W
		TO-204	30	
Junction to Ambient	$R_{\theta JA}$	TO-220	62.5	
		Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275



MTM3N60
CASE 1-06
TO-204AA



MTP3N55
MTP3N60
CASE 221A-04
TO-220AB

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	550 600	—	Vdc
	MTP3N55 MTM/MTP3N60			
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 1.5 \text{ Adc}$)	$r_{DS(on)}$	—	2.5	Ohms
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 3 \text{ Adc}$) ($I_D = 1.5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	9 7.5	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 1.5 \text{ A}$)	g_{FS}	1.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$) See Figure 11	C_{iss}	—	1000	pF
Output Capacitance		C_{oss}	—	300	
Reverse Transfer Capacitance		C_{rss}	—	80	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	100	
Turn-Off Delay Time		$t_{d(off)}$	—	180	
Fall Time		t_f	—	80	
Total Gate Charge	($V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V}$) See Figure 12	Q_g	16 (Typ)	18	nC
Gate-Source Charge		Q_{gs}	8 (Typ)	—	
Gate-Drain Charge		Q_{gd}	8 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.1 (Typ)	—	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	165 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

3

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 1-06
TO-204AA**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	8.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.666 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.63	5.33	0.180	0.210
V	3.84	4.19	0.151	0.165

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

**CASE 221A-04
TO-220AB**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.68	10.28	0.380	0.405
C	4.07	4.83	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.81	3.73	0.149	0.147
G	2.42	2.68	0.095	0.105
H	2.80	3.53	0.110	0.139
J	0.28	0.95	0.011	0.037
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.78	0.080	0.110
S	1.15	1.29	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, high voltage power supplies and grid drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM3N75
MTM3N80
MTP3N75
MTP3N80

TMOS POWER FETs
3 AMPERES
 $r_{DS(on)} = 7 \text{ OHMS}$
750 and 800 VOLTS




MAXIMUM RATINGS


Rating	Symbol	MTM3N75	MTM3N80	Unit
		MTP3N75	MTP3N80	
Drain-Source Voltage	V_{DSS}	750	800	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	750	800	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS} V_{GSM}	± 20 ± 40		Vdc Vpk
Drain Current — Continuous — Pulsed	I_D I_{DM}	3 8		Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	75 0.6		Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	- 65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance			°C/W
Junction to Case		$R_{\theta JC}$	1.67
Junction to Ambient	TO-204	$R_{\theta JA}$	30
	TO-220		62.5
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds		T_L	275
			°C



MTM3N75
MTM3N80
CASE 1-06
TO-204AA



MTP3N75
MTP3N80
CASE 221A-04
TO-220AB

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25\text{ mA}$)	MTM/MTP3N75 MTM/MTP3N80	$V_{(BR)DSS}$	750 800	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20\text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20\text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}, I_D = 1.5\text{ Adc}$)		$r_{DS(on)}$	—	7	Ohms
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 3\text{ Adc}$) ($I_D = 1.5\text{ Adc}, T_J = 100^\circ\text{C}$)		$V_{DS(on)}$	— —	21 21	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}, I_D = 1.5\text{ A}$)		g_{FS}	0.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}, V_{GS} = 0,$ $f = 1\text{ MHz})$ See Figure 11	C_{iss}	—	1200	pF
Output Capacitance		C_{oss}	—	300	
Reverse Transfer Capacitance		C_{rss}	—	80	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 125\text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50\text{ ohms})$ See Figures 9, 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	200	
Fall Time		t_f	—	100	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10\text{ V})$ See Figure 12	Q_g	35 (Typ)	50	nC
Gate-Source Charge		Q_{gs}	20 (Typ)	—	
Gate-Drain Charge		Q_{gd}	15 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1 (Typ)	1.6	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	420 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

Figure 13 is a schematic diagram of a switching test circuit. It includes a pulse generator with R_{gen} and $50\ \Omega$ resistor. The signal is coupled through a $z = 50\ \Omega$ impedance to the gate of a MOSFET (DUT). The MOSFET is connected to a load resistor R_L and a supply voltage V_{DD} . The output is V_{out} .

Figure 14 is a diagram showing switching waveforms. The top waveform is the output V_{out} (inverted) and the bottom is the input V_{in} . Timing parameters are indicated: $t_{d(on)}$, t_{on} , t_r , $t_{d(off)}$, t_{off} , and t_r . The input and output transitions are marked with 10% and 90% levels. The pulse width is also indicated.

Figure 13 is a schematic diagram of a switching test circuit. It includes a pulse generator with R_{gen} and $50\ \Omega$ resistor. The signal is coupled through a $z = 50\ \Omega$ impedance to the gate of a MOSFET (DUT). The MOSFET is connected to a load resistor R_L and a supply voltage V_{DD} . The output is V_{out} .

Figure 14 is a diagram showing switching waveforms. The top waveform is the output V_{out} (inverted) and the bottom is the input V_{in} . Timing parameters are indicated: $t_{d(on)}$, t_{on} , t_r , $t_{d(off)}$, t_{off} , and t_r . The input and output transitions are marked with 10% and 90% levels. The pulse width is also indicated.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	8.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.666 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.82	5.52	0.190	0.210
V	3.84	4.19	0.151	0.165

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION INCH.
3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

STYLE 3:
PIN 1 GATE
2. SOURCE
CASE DRAIN

CASE 1-06
TO-204AA

Figure 14 is a diagram showing switching waveforms. The top waveform is the output V_{out} (inverted) and the bottom is the input V_{in} . Timing parameters are indicated: $t_{d(on)}$, t_{on} , t_r , $t_{d(off)}$, t_{off} , and t_r . The input and output transitions are marked with 10% and 90% levels. The pulse width is also indicated.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.60	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	2.64	2.98	0.105	0.118
F	3.81	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.90	2.92	0.113	0.115
J	0.98	0.95	0.034	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.94	3.04	0.100	0.120
R	2.94	2.78	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.89	1.27	0.035	0.050
V	1.15	—	0.045	—
Z	—	2.94	—	0.080

STYLE 5:
PIN 1 GATE
2 DRAIN
3 SOURCE
4 DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

CASE 221A-04
TO-220AB

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement
Mode Silicon Gate TMOS



MTM3N95
MTM3N100
MTM4N85
MTM4N90

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



TMOS POWER FETs
3 and 4 AMPERES
 $r_{DS(on)} = 4 \text{ OHMS}$
850, 900, 950
and 1000 VOLTS



3

MAXIMUM RATINGS

Rating	Symbol	MTM				Unit
		4N85	4N90	3N95	3N100	
Drain-Source Voltage	V_{DSS}	850	900	950	1000	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	850	900	950	1000	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS} V_{GSM}	± 20 ± 40				Vdc Vpk
Drain Current Continuous Pulsed	I_D I_{DM}	4 18		3 16		Adc
Gate Current — Pulsed	I_{GM}	1.5				Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above 25°C	P_D	125 1				Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	- 65 to 150				°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1				°C/W
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275				°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTM4N85 MTM4N90 MTM3N95 MTM3N100	$V_{(BR)DSS}$	850 900 950 1000	— — — —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.25 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	500	nAdc
Gate Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	500	nAdc

ON CHARACTERISTICS

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) ($T_J = 100^\circ\text{C}$)		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 1.5 \text{ Adc}$) ($V_{GS} = 10 \text{ Vdc}, I_D = 2 \text{ Adc}$)	MTM3N95/3N100 MTM4N85/4N90	$r_{DS(on)}$	— —	4 4	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 3 \text{ Adc}$) ($I_D = 1.5 \text{ Adc}, T_J = 100^\circ\text{C}$) ($I_D = 4 \text{ Adc}$) ($I_D = 2 \text{ Adc}, T_C = 100^\circ\text{C}$)	MTM3N95/3N100 MTM4N85/4N90	$V_{DS(on)}$	— — — —	12 10 16 14	Vdc
Forward Transconductance ($V_{DS} = 10 \text{ V}, I_D = 1.5 \text{ A}$) ($V_{DS} = 10 \text{ V}, I_D = 2 \text{ A}$)	MTM3N95/3N100 MTM4N85/4N90	g_{fs}	2 2	— —	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$	C_{iss}	—	1500	pF
Output Capacitance		C_{oss}	—	150	
Reverse Transfer Capacitance		C_{rss}	—	60	

SWITCHING CHARACTERISTICS ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D, R_{gen} = 50 \text{ ohms})$ See Figs. 8 and 9.	$t_{d(on)}$	—	40	ns
Rise Time		t_r	—	40	
Turn-Off Delay Time		$t_{d(off)}$	—	250	
Fall Time		t_f	—	75	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS}, I_D = \text{Rated } I_D, V_{GS} = 10 \text{ Vdc})$ See Figs. 6 and 10.	Q_g	55 (typ)	85	nC
Gate-Source Charge		Q_{gs}	30 (typ)	—	
Gate-Drain Charge		Q_{gd}	25 (typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$ See Figs. 15 and 16.	V_{SD}	1.1 (typ)	1.5	Vdc
Forward Turn-On Time		t_{on}	200 (typ)	—	ns
Reverse Recovery Time		t_{rr}	1000 (typ)	—	ns

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation with Temperature




Figure 3. Transfer Characteristics




Figure 4. Capacitance Variation




Figure 5. On-Resistance versus Drain Current




Figure 6. Gate Charge Variation




Figure 7. Thermal Response

RESISTIVE SWITCHING




Figure 8. Switching Test Circuit





Figure 9. Switching Waveforms



$V_{in} = 15 V_{pk}$; PULSE WIDTH $\leq 100 \mu\text{s}$; DUTY CYCLE $\leq 10\%$

Figure 10. Gate Charge Test Circuit

SAFE OPERATING AREA INFORMATION




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The dc data of Figures 11 and 12 are based on a case temperature (T_C) of 25°C and a maximum junction temperature ($T_{J(max)}$) of 150°. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current (I_{DM}) may be calculated with the aid of the following equation:

$$I_{DM} = I_D(25^\circ C) \left[\frac{T_{J(max)} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)} \right]$$

where

$I_D(25^\circ C)$ = the dc drain current at $T_C = 25^\circ C$ from Figures 11 and 12

$T_{J(max)}$ = rated maximum junction temperature

T_C = device case temperature

P_D = rated power dissipation at $T_C = 25^\circ C$

$R_{\theta JC}$ = rated steady state thermal resistance


$r(t)$ = normalized thermal response from Figure 7

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 13 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)DSS$. The switching SOA shown in Figure 13 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$



Designer's Data Sheet
Power Field Effect Transistors
P-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designers Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$, and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads




MTM3P25
MTP3P25

TMOS POWER FETs
3 AMPERES
 $r_{DS(on)} = 4 \text{ OHMS}$
250 VOLTS



MTM3P25
CASE 1-04
TO-204AA



MTP3P25
CASE 221A-04
TO-220AB

MAXIMUM RATINGS

Rating	Symbol	MTM3P25	MTP3P25	Unit
Drain-Source Voltage	V_{DSS}	250		Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	250		Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20		Vdc
— Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40		Vpk
Drain Current — Continuous	I_D	3		Adc
Pulsed	I_{DM}	10		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	75		Watts
Derate above 25°C		0.6		$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance				$^\circ\text{C}/\text{W}$
Junction to Case	$R_{\theta JC}$	1.67		
Junction to Ambient	$R_{\theta JA}$	30		
		62.5		
Maximum Lead Temperature for Soldering	T_L	275		$^\circ\text{C}$
Purposes, 1/8" from case for 5 seconds				

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	250	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$)	I_{DSS}	—	0.2	mAdc
($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		—	1	

(continued)

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Gate-Body Leakage Current, Forward ($V_{GS} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GS} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 1.5\text{ Adc}$)	$r_{DS(on)}$	—	4	Ohms
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 3\text{ Adc}$) ($I_D = 1.5\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	12 10	Vdc
Forward Transconductance ($V_{DS} = 10\text{ V}$, $I_D = 1.5\text{ A}$)	g_{FS}	1	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	750	pF
Output Capacitance		C_{oss}	—	150	
Reverse Transfer Capacitance		C_{rrs}	—	30	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 9, 12 and 13	$t_{d(on)}$	—	30	ns
Rise Time		t_r	—	50	
Turn-Off Delay Time		$t_{d(off)}$	—	60	
Fall Time		t_f	—	50	
Total Gate Charge	($V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	10 (Typ)	25	nC
Gate-Source Charge		Q_{gs}	4 (Typ)	—	
Gate-Drain Charge		Q_{gd}	6 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	4 (Typ)	5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	150 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation with Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation with Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation with Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Bias Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Gate Switching Time Variation




Figure 10. Thermal Response






Figure 11. Capacitance Variation




Figure 12. Gate Charge Variation




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

**MTM3P25
CASE 1-04
TO-204AA**

NOTES:
1. DIAMETER V AND SURFACE W ARE DATUMS.
2. POSITIONAL TOLERANCE FOR HOLE Q:
 $\pm \phi 0.25 (0.010) \text{ W | V | Q}$
3. POSITIONAL TOLERANCE FOR LEADS:
 $\pm \phi 0.30 (0.012) \text{ W | V | Q | Q}$

PIN 1. GATE
2. SOURCE
CASE DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	28.37	—	1.150
B	—	21.98	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC.	—	1.187 BSC.	—
G	10.92 BSC.	—	0.430 BSC.	—
H	5.46 BSC.	—	0.215 BSC.	—
J	16.88 BSC.	—	0.665 BSC.	—
K	11.18	12.15	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	28.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

**MTP3P25
CASE 221A-04
TO-220AB**

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M (USE).
2. CONTROLLING DIMENSION: INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

STYLE 5:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	8.68	10.29	0.340	0.405
C	4.67	4.82	0.180	0.190
D	0.94	0.98	0.037	0.039
F	3.81	3.73	0.150	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.26	0.65	0.010	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
M	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.60	1.27	0.020	0.050
V	—	—	—	0.045
Z	—	2.04	—	0.080

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.


- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM4N45
MTM4N50
MTP4N45
MTP4N50

TMOS POWER FETs
4 AMPERES
 $r_{DS(on)} = 1.5 \text{ OHMS}$
450 and 500 VOLTS

3




MAXIMUM RATINGS


Rating	Symbol	MTM4N45	MTM4N50	Unit
		MTP4N45	MTP4N50	
Drain-Source Voltage	V_{DSS}	450	500	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	450	500	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS} V_{GSM}		± 20 ± 40	Vdc Vpk
Drain Current Continuous Pulsed	I_D I_{DM}		4 10	Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D		75 0.6	Watts W/ $^\circ C$
Operating and Storage Temperature Range	T_J, T_{stg}		-65 to 150	$^\circ C$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$		1.67	$^\circ C/W$
		Junction to Ambient TO-204	$R_{\theta JA}$	
TO-220	62.5			
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L		275	$^\circ C$



MTM4N45
MTM4N50
CASE 1-06
TO-204AA



MTP4N45
MTP4N50
CASE 221A-04
TO-220AB

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 0.25 mA)	MTM/MTP4N45 MTM/MTP4N50	V _{(BR)DSS}	450 500	— —	V _{dc}
Zero Gate Voltage Drain Current (V _{DS} = Rated V _{DSS} , V _{GS} = 0) (V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 0, T _J = 125°C)		I _{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward (V _{GSF} = 20 V _{dc} , V _{DS} = 0)		I _{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 V _{dc} , V _{DS} = 0)		I _{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 1 mA) T _J = 100°C		V _{GS(th)}	2 1.5	4.5 4	V _{dc}
Static Drain-Source On-Resistance (V _{GS} = 10 V _{dc} , I _D = 2 Adc)		r _{DS(on)}	—	1.5	Ohms
Drain-Source On-Voltage (V _{GS} = 10 V) (I _D = 4 Adc) (I _D = 2 Adc, T _J = 100°C)		V _{DS(on)}	— —	7.5 6	V _{dc}
Forward Transconductance (V _{DS} = 15 V, I _D = 2 A)		g _{FS}	1.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz) See Figure 11	C _{iss}	—	1200	pF
Output Capacitance		C _{oss}	—	300	
Reverse Transfer Capacitance		C _{rss}	—	80	

SWITCHING CHARACTERISTICS* (T_J = 100°C)

Turn-On Delay Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D R _{gen} = 50 ohms) See Figures 9, 13 and 14	t _{d(on)}	—	50	ns
Rise Time		t _r	—	100	
Turn-Off Delay Time		t _{d(off)}	—	200	
Fall Time		t _f	—	100	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , I _D = Rated I _D , V _{GS} = 10 V) See Figure 12	Q _g	27 (Typ)	32	nC
Gate-Source Charge		Q _{gs}	17 (Typ)	—	
Gate-Drain Charge		Q _{gd}	10 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	(I _S = Rated I _D V _{GS} = 0)	V _{SD}	1.1 (Typ)	1.4	V _{dc}
Forward Turn-On Time		t _{on}	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	210 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L _d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L _s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L _d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L _s	7.5 (Typ)	—	

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

3




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

CASE 1-06 TO-204AA

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.09	—	0.830
C	6.95	7.62	0.250	0.300
D	0.97	1.00	0.039	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.48 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	28.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.151	0.165

NOTES:
 1 DIMENSIONS Q AND V ARE DATUMS
 2 [T] IS SEATING PLANE AND DATUM
 3 POSITIONAL TOLERANCE FOR MOUNTING HOLE Q
 [⊕] 0.13 (0.005) [⊕] T [V] [⊕]
 FOR LEADS
 [⊕] 0.13 (0.005) [⊕] T [V] [⊕] [⊕]
 4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

STYLE 3
 PIN 1 GATE
 2 SOURCE
 CASE DRAIN

CASE 221A-04 TO-220AB

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	3.66	10.28	0.144	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.81	3.73	0.150	0.147
G	2.42	2.66	0.095	0.105
H	2.90	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
M	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.90	1.27	0.035	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

NOTES:
 1 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M 1982
 2 CONTROLLING DIMENSION INCH
 3 DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

STYLE 5
 PIN 1 GATE
 2 DRAIN
 3 SOURCE
 4 DRAIN

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM5N35
MTM5N40
MTP5N35
MTP5N40

TMOS POWER FETs
5 AMPERES
 $r_{DS(on)} = 1 \text{ OHM}$
350 and 400 VOLTS




MAXIMUM RATINGS

Rating	Symbol	MTM5N35	MTM5N40	Unit
		MTP5N35	MTP5N40	
Drain-Source Voltage	V_{DSS}	350	400	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	350	400	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS} V_{GSM}		± 20 ± 40	Vdc Vpk
Drain Current Continuous Pulsed	I_D I_{DM}		5 12	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D		75 0.6	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}		-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance			°C/W
Junction to Case	$R_{\theta JC}$	1.67	
Junction to Ambient	$R_{\theta JA}$	30	
		62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C



Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTM/MTP5N35 MTM/MTP5N40	$V_{(BR)DSS}$	350 400	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	—	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 2.5 \text{ Adc}$)		$r_{DS(on)}$	—	1	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 5 \text{ Adc}$) ($I_D = 2.5 \text{ Adc}, T_J = 100^\circ\text{C}$)		$V_{DS(on)}$	—	6.2 5	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 2.5 \text{ A}$)		g_{FS}	2	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 11	C_{iss}	—	1200	pF
Output Capacitance		C_{oss}	—	300	
Reverse Transfer Capacitance		C_{rss}	—	80	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms})$ See Figures 9, 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	100	
Turn-Off Delay Time		$t_{d(off)}$	—	200	
Fall Time		t_f	—	100	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 12	Q_g	27 (Typ)	32	nC
Gate-Source Charge		Q_{gs}	17 (Typ)	—	
Gate-Drain Charge		Q_{gd}	10 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1.1 (Typ)	1.4	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	210 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response






Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

3

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 1-06
TO-204AA**

DIM	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	0.35	0.25	0.250	0.255
D	0.97	1.09	0.938	0.043
E	1.40	1.77	0.055	0.070
F	30.15	BSC	1.193	BSC
G	10.32	BSC	0.409	BSC
H	5.46	BSC	0.215	BSC
J	18.89	BSC	0.665	BSC
K	11.13	12.19	0.440	0.480
Q	3.94	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.94	4.19	0.151	0.165

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. ALL DIMENSIONS AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

STYLE 3:
PIN 1: GATE
2: SOURCE
3: DRAIN

**CASE 221A-04
TO-220AB**

DIM	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.68	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.86	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.38	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.64	3.04	0.100	0.120
R	2.04	2.75	0.080	0.110
S	1.15	1.38	0.045	0.055
T	3.97	6.47	0.055	0.255
U	0.90	1.27	0.030	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

STYLE 5:
PIN 1: GATE
2: DRAIN
3: SOURCE
4: DRAIN

Designer's Data Sheet
Power Field Effect Transistor
P-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM5P18
MTM5P20
MTP5P18
MTP5P20

TMOS POWER FETs
5 AMPERES
 $r_{DS(on)} = 1 \text{ OHM}$
180 and 200 VOLTS




3

MAXIMUM RATINGS


Rating	Symbol	MTM or MTP		Unit
		5P18	5P20	
Drain-Source Voltage	V_{DSS}	180	200	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	180	200	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS}	± 20		Vdc
	V_{GSM}	± 40		Vpk
Drain Current Continuous Pulsed	I_D	5		A dc
	I_{DM}	20		
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above 25°C	P_D	75		Watts W/°C
		0.6		
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$	1.67	°C/W
		30	
	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C



MTM5P18
MTM5P20
CASE 1-04
TO-204AA



MTP5P18
MTP5P20
CASE 221A-04
TO-220AB

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 0.25 mA)	MTM/MTP5P18 MTM/MTP5P20	V(BR)DSS	180 200	— —	Vdc
Zero Gate Voltage Drain Current (V _{DS} = Rated V _{DSS} , V _{GS} = 0) (V _{DS} = Rated V _{DSS} , V _{GS} = 0, T _J = 125°C)		I _{DSS}	— —	10 100	μAdc
Gate-Body Leakage Current, Forward (V _{GSF} = 20 Vdc, V _{DS} = 0)		I _{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)		I _{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 1 mA) T _J = 100°C		V _{GS(th)}	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 2.5 Adc)		r _{DS(on)}	—	1	Ohm
Drain-Source On-Voltage (V _{GS} = 10 V) (I _D = 5 Adc) (I _D = 2.5 Adc, T _J = 100°C)		V _{DS(on)}	— —	5 4	Vdc
Forward Transconductance (V _{DS} = 15 V, I _D = 2.5 A)		g _{FS}	2	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz) See Figure 10	C _{iss}	—	1000	pF
Output Capacitance		C _{oss}	—	250	
Reverse Transfer Capacitance		C _{rss}	—	75	

SWITCHING CHARACTERISTICS* (T_J = 100°C)

Turn-On Delay Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D R _{gen} = 50 ohms) See Figures 11 and 12	t _{d(on)}	—	40	ns
Rise Time		t _r	—	50	
Turn-Off Delay Time		t _{d(off)}	—	90	
Fall Time		t _f	—	60	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	(I _S = Rated I _D V _{GS} = 0)	V _{SD}	2 (Typ)	4	Vdc
Forward Turn-On Time		t _{on}	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	(Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L _d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L _s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L _d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L _s	7.5 (Typ)	—	

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Normalized Breakdown Voltage versus Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The dc data of Figure 7 is based on a case temperature (T_C) of 25°C and a maximum junction temperature ($T_{J(max)}$) of 150°. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current (I_{DM}) may be calculated with the aid of the following equation:

$$I_{DM} = I_{D(25^\circ C)} \left[\frac{T_{J(max)} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)} \right]$$

where

$I_{D(25^\circ C)}$ = the dc drain current at $T_C = 25^\circ C$ from Figure 6.

$T_{J(max)}$ = rated maximum junction temperature.

T_C = device case temperature.

P_D = rated power dissipation at $T_C = 25^\circ C$.

$R_{\theta JC}$ = rated steady state thermal resistance.

$r(t)$ = normalized thermal response from Figure 9.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 7 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Thermal Response




Figure 10. Capacitance Variation

RESISTIVE SWITCHING




Figure 11. Switching Test Circuit





Figure 12. Switching Waveforms

OUTLINE DIMENSIONS




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC 1.187 BSC			
G	10.92 BSC 0.430 BSC			
H	5.46 BSC 0.215 BSC			
J	16.89 BSC 0.665 BSC			
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	— 26.67 — 1.050			
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

- NOTES
- DIAMETER V AND SURFACE W ARE DATUMS
 - POSITIONAL TOLERANCE FOR HOLE Q:
 $\pm \phi 0.25 (0.010) \text{ (M) W | V (M)}$
 - POSITIONAL TOLERANCE FOR LEADS:
 $\pm \phi 0.30 (0.012) \text{ (M) W | V (M) Q (M)}$

STYLE 3
 PIN 1 GATE
 2 SOURCE
 CASE DRAIN

CASE 1-04
 TO-204AA



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.406
C	4.07	4.92	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.01	3.75	0.142	0.147
G	2.42	3.46	0.095	0.135
H	2.80	3.93	0.110	0.155
J	0.36	0.95	0.014	0.022
K	12.70	16.27	0.500	0.642
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.29	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

- NOTES
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
 - CONTROLLING DIMENSION INCH
 - DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

STYLE 5
 PIN 1 GATE
 2 DRAIN
 3 SOURCE
 4 DRAIN

CASE 221A-04
 TO-220AB

Advance Information

Power Field Effect Transistors
P-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and motor drives.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designers Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$, and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM5P25
MTP5P25

TMOS POWER FETs
 5 AMPERES
 $r_{DS(on)} = 3 \text{ OHMS}$
 250 VOLTS



MAXIMUM RATINGS

Rating	Symbol	MTM5P25	MTP5P25	Unit
Drain-Source Voltage	V_{DSS}	250		Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	250		Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20		Vdc
— Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40		Vpk
Drain Current — Continuous	I_D	5		Adc
— Pulsed	I_{DM}	15		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	75		Watts
Derate above 25°C		0.6		W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	- 65 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.67		$^\circ\text{C}/\text{W}$
Junction to Ambient	$R_{\theta JA}$	30	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275		$^\circ\text{C}$


ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	250	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$)	I_{DSS}	—	0.2	mAdc
($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		—	1	

This document contains information on a new product. Specifications and information herein are subject to change without notice. (continued)



MTM5P25
CASE 1-04
TO-204AA



MTP5P25
CASE 221A-04
TO-220AB

ELECTRICAL CHARACTERISTICS — continued (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Gate-Body Leakage Current, Forward (V _{GSF} = 20 Vdc, V _{DS} = 0)	I _{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)	I _{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 1 mA) T _J = 100°C	V _{GS(th)}	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 2.5 Adc)	r _{DS(on)}	—	3	Ohms
Drain-Source On-Voltage (V _{GS} = 10 V) (I _D = 5 Adc) (I _D = 2.5 Adc, T _J = 100°C)	V _{DS(on)}	—	16 15	Vdc
Forward Transconductance (V _{DS} = 10 V, I _D = 2.5 A)	g _{FS}	1	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz) See Figure 14	C _{iss}	—	1600	pF
Output Capacitance		C _{oss}	—	400	
Reverse Transfer Capacitance		C _{rss}	—	250	

SWITCHING CHARACTERISTICS* (T_J = 100°C)

Turn-On Delay Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D R _{gen} = 50 ohms) See Figures 11, 12 and 13	t _{d(on)}	—	40	ns
Rise Time		t _r	—	70	
Turn-Off Delay Time		t _{d(off)}	—	90	
Fall Time		t _f	—	60	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , I _D = Rated I _D , V _{GS} = 10 V) See Figure 10	Q _g	15 (Typ)	30	nC
Gate-Source Charge		Q _{gs}	5 (Typ)	—	
Gate-Drain Charge		Q _{gd}	10 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	(I _S = Rated I _D V _{GS} = 0)	V _{SD}	3 (Typ)	5	Vdc
Forward Turn-On Time		t _{on}	180 (Typ)	—	ns
Reverse Recovery Time		t _{rr}	200 (Typ)	—	ns

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

OUTLINE DIMENSIONS

NOTES:
 1. DIAMETER V AND SURFACE W ARE DATUMS
 2. POSITIONAL TOLERANCE FOR HOLE Q
 3. POSITIONAL TOLERANCE FOR LEADS.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.560
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.82 BSC	—	0.426 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

STYLE 3:
 PIN 1. GATE
 2. SOURCE
 CASE DRAIN

**CASE 1-04
 TO-204AA**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.46	15.75	0.570	0.620
B	9.65	10.26	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.86	0.025	0.035
F	3.81	3.75	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	2.83	0.110	0.109
J	0.96	0.95	0.034	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
M	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	7.04	7.75	0.280	0.310
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.90	1.27	0.030	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

STYLE 5:
 PIN 1. GATE
 2. DRAIN
 3. SOURCE
 4. DRAIN

**CASE 221A-04
 TO-220AB**

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
 2. CONTROLLING DIMENSION INCH
 3. DIM 'Z' DENOTES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Drain-To-Source Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Bias Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Thermal Response




Figure 10. Gate Charge versus Gate-To-Source Voltage




Figure 11. Switching Test Circuit




Figure 12. Resistive Switching versus Gate Resistance




Figure 13. Switching Waveforms




Figure 14. Capacitance Variation

3

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM8N20
MTP8N20

TMOS POWER FETs
8 AMPERES
 $r_{DS(on)} = 0.4 \text{ OHM}$
200 VOLTS




3

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	200	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	200	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu s$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous	I_D	8	Adc
— Pulsed	I_{DM}	25	
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	75	Watts
Derate above 25°C		0.6	W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance				°C/W
Junction to Case	$R_{\theta JC}$	1.67		
Junction to Ambient	$R_{\theta JA}$	30		
		62.5		
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275		°C



MTM8N20
CASE 1-04
TO-204AA



MTP8N20
CASE 221A-04
TO-220AB

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	200	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 4 \text{ Adc}$)	$r_{DS(on)}$	—	0.4	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 8 \text{ Adc}$) ($I_D = 4 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	4 3.6	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 4 \text{ A}$)	g_{FS}	3	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$) See Figure 11	C_{iss}	—	800	pF
Output Capacitance		C_{oss}	—	300	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	40	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	200	
Fall Time		t_f	—	100	
Total Gate Charge	($V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V}$)	Q_g	15 (Typ)	30	nC
Gate-Source Charge		Q_{gs}	8 (Typ)	—	
Gate-Drain Charge		Q_{gd}	7 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1 (Typ)	2.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	325 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature



SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.09	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.669 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

NOTES:
 1. DIAMETER V AND SURFACE W ARE DATUMS
 2. POSITIONAL TOLERANCE FOR HOLE Q
 $\pm \phi 0.25 (0.010)$ W | V | Q
 3. POSITIONAL TOLERANCE FOR LEADS
 $\pm \phi 0.30 (0.012)$ W | V | Q | Q

STYLE 3:
 PIN 1. GATE
 2. SOURCE
 CASE DRAIN

**CASE 1-04
TO-204AA**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.63	15.75	0.576	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.80	0.025	0.032
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.096	0.105
H	2.90	3.93	0.114	0.155
J	0.38	0.65	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.29	0.045	0.051
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.29	0.080	0.110
S	1.15	1.38	0.045	0.055
T	5.97	6.47	0.235	0.255
V	0.20	1.22	0.008	0.050
W	1.15	—	0.045	—
Z	—	2.04	—	0.080

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
 2. CONTROLLING DIMENSION INCH
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

STYLE 6:
 PIN 1. GATE
 2. DRAIN
 3. SOURCE
 4. DRAIN

**CASE 221A-04
TO-220AB**

Designer's Data Sheet
Power Field Effect Transistor
P-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM8P08
MTM8P10
MTP8P08
MTP8P10

TMOS POWER FETs
8 AMPERES
 $r_{DS(on)} = 0.4 \text{ OHM}$
80 and 100 VOLTS




MAXIMUM RATINGS


Rating	Symbol	MTM or MTP		Unit
		8P08	8P10	
Drain-Source Voltage	V_{DSS}	80	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	80	100	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20		Vdc
— Non-repetitive ($t_p \leq 50 \mu s$)	V_{GSM}	± 40		Vpk
Drain Current — Continuous	I_D	8		Adc
— Pulsed	I_{DM}	25		Adc
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	75		Watts
Derate above 25°C		0.6		W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	- 65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance			°C/W
Junction to Case	$R_{\theta JC}$	1.67	
Junction to Ambient	$R_{\theta JA}$	30	
	TO-204		
	TO-220	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C



MTM8P08
MTM8P10
CASE 1-04
TO-204AA



MTP8P08
MTP8P10
CASE 221A-04
TO-220AB

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25\text{ mA}$)	MTM/MTP8P08 MTM/MTP8P10	$V_{(BR)DSS}$	80 100	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20\text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20\text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}, I_D = 4\text{ Adc}$)		$r_{DS(on)}$	—	0.4	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 8\text{ Adc}$) ($I_D = 4\text{ Adc}, T_J = 100^\circ\text{C}$)		$V_{DS(on)}$	— —	4.8 3	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}, I_D = 4\text{ A}$)		g_{FS}	2	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}, V_{GS} = 0,$ $f = 1\text{ MHz})$ See Figure 11	C_{iss}	—	1200	pF
Output Capacitance		C_{oss}	—	600	
Reverse Transfer Capacitance		C_{rss}	—	180	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}, I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms})$ See Figures 9, 13 and 14	$t_{d(on)}$	—	80	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	200	
Fall Time		t_f	—	150	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10\text{ V})$	Q_g	33 (Typ)	50	nC
Gate-Source Charge		Q_{gs}	16 (Typ)	—	
Gate-Drain Charge		Q_{gd}	17 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	3 (Typ)	6	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	300 (Typ)	—	ns


INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Normalized Breakdown Voltage versus Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response






Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage




Figure 13. Switching Test Circuit

RESISTIVE SWITCHING




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.666 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

NOTES:
 1. DIAMETER V AND SURFACE W ARE DATUMS.
 2. POSITIONAL TOLERANCE FOR HOLE Q:
 $\pm \phi 0.25 (0.010) \text{ (M) } \text{ (W) } \text{ (V) } \text{ (U)}$
 3. POSITIONAL TOLERANCE FOR LEADS:
 $\pm \phi 0.30 (0.012) \text{ (M) } \text{ (W) } \text{ (V) } \text{ (U) } \text{ (Q) } \text{ (S)}$

STYLE 3:
 PIN 1, GATE
 2, SOURCE
 CASE DRAIN

**CASE 1-04
TO-204AA**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.68	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.62	2.86	0.095	0.105
H	2.80	3.83	0.110	0.155
J	0.38	0.59	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.87	6.47	0.230	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
 2. CONTROLLING DIMENSION: INCH
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

STYLE 5:
 PIN 1, GATE
 2, DRAIN
 3, SOURCE
 4, DRAIN

**CASE 221A-04
TO-220AB**

Advance Information
Power Field Effect Transistors
P-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and motor drives.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designers Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$, and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM8P25
MTP8P25

TMOS POWER FETs
 8 AMPERES
 $r_{DS(on)} = 2$ OHMS
 250 VOLTS



3

MAXIMUM RATINGS

Rating	Symbol	MTM8P25	MTP8P25	Unit
Drain-Source Voltage	V_{DSS}	250		Vdc
Drain-Gate Voltage ($R_{GS} = 1$ M Ω)	V_{DGR}	250		Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20		Vdc
— Non-repetitive ($t_p \leq 50$ μ s)	V_{GSM}	± 40		Vpk
Drain Current — Continuous	I_D	8		Adc
— Pulsed	I_{DM}	24		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	75		Watts
Derate above 25°C		0.6		W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance	$R_{\theta JC}$	1.67		°C/W
Junction to Case				
Junction to Ambient	$R_{\theta JA}$	30	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275		°C

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25$ mA)	$V_{(BR)DSS}$	250	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} =$ Rated $V_{DSS}, V_{GS} = 0$)	I_{DSS}	—	0.2	mAdc
($V_{DS} = 0.8$ Rated $V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		—	1	

(continued)

MTM8P25
CASE 1-04
TO-204AA

MTP8P25
CASE 221A-04
TO-220AB

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Gate-Body Leakage Current, Forward ($V_{GS} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GS} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 4\text{ Adc}$)	$r_{DS(on)}$	—	2	Ohms
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 8\text{ Adc}$) ($I_D = 4\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	18 16	Vdc
Forward Transconductance ($V_{DS} = 10\text{ V}$, $I_D = 4\text{ A}$)	g_{FS}	3	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 14	C_{iss}	—	2200	pF
Output Capacitance		C_{oss}	—	500	
Reverse Transfer Capacitance		C_{rss}	—	300	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 11, 12 and 13	$t_{d(on)}$	—	40	ns
Rise Time		t_r	—	100	
Turn-Off Delay Time		$t_{d(off)}$	—	160	
Fall Time		t_f	—	90	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 10	Q_g	20 (Typ)	40	nC
Gate-Source Charge		Q_{gs}	10 (Typ)	—	
Gate-Drain Charge		Q_{gd}	10 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	3 (Typ)	5	Vdc
Forward Turn-On Time		t_{on}	200 (Typ)	—	ns
Reverse Recovery Time		t_{rr}	250 (Typ)	—	ns

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

OUTLINE DIMENSIONS

**CASE 1-04
TO-204AA**

STYLE 3:
1. GATE
2. SOURCE
CASE DRAIN

NOTES:
1. DIAMETER V AND SURFACE W ARE DATUMS
2. POSITIONAL TOLERANCE FOR HOLE Q:
 $\pm \phi 0.25 (0.010) \text{ (M)} \text{ (W)} \text{ (V)} \text{ (Q)}$
3. POSITIONAL TOLERANCE FOR LEADS:
 $\pm \phi 0.30 (0.012) \text{ (D)} \text{ (W)} \text{ (V)} \text{ (Q)} \text{ (J)}$

DIM	MIN	MAX	MIN	MAX
A	—	33.37	—	1.500
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.69	0.038	0.045
E	1.40	1.78	0.095	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

**CASE 221A-04
TO-220AB**

STYLE 5:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1987
2. CONTROLLING DIMENSION: INCH
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

DIM	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.68	10.29	0.380	0.405
C	4.07	4.62	0.160	0.190
D	0.64	0.98	0.025	0.035
F	2.81	3.73	0.112	0.147
G	2.42	2.68	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.26	0.26	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.63	5.33	0.180	0.210
O	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.87	6.47	0.231	0.255
U	0.60	1.27	0.020	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Normalized Breakdown Voltage versus Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. Normalized On-Resistance versus Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Bias Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Thermal Response

RESISTIVE SWITCHING




Figure 10. Gate Charge versus Gate-To-Source Voltage




Figure 11. Switching Test Circuit




Figure 12. Resistive Switching versus Gate Resistance




Figure 13. Switching Waveforms




Figure 14. Capacitance Variation

Designer's Data Sheet

TMOS IV

Power Field Effect Transistors
N-Channel Enhancement-Mode Silicon Gate


This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits



MTM10N06E
MTP10N06E

TMOS POWER FETs
 10 AMPERES
 $r_{DS(on)} = 0.20 \text{ OHM}$
 60 VOLTS




MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	MTM10N06E MTP10N06E	Unit
Drain-Source Voltage	V_{DSS}	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	60	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous	I_D	10	Adc
— Pulsed	I_{DM}	28	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	75	Watts
Derate above 25°C		0.6	W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance				$^\circ\text{C/W}$
Junction to Case		$R_{\theta JC}$	1.67	
Junction to Ambient	MTM10N06E	$R_{\theta JA}$	30	
	MTP10N06E		62.5	
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds		T_L	275	$^\circ\text{C}$



Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25\text{ mA}$)	$V_{(BR)DSS}$	60	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10 100	μA
Gate-Body Leakage Current, Forward ($V_{GSF} = 20\text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20\text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc
ON CHARACTERISTICS*				
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}, I_D = 5\text{ Adc}$)	$r_{DS(on)}$	—	0.2	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 10\text{ Adc}$) ($I_D = 5\text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	2.2 1.5	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}, I_D = 5\text{ A}$)	g_{FS}	3.8	—	mhos

DRAIN-TO-SOURCE AVALANCHE STRESS CAPABILITY

Unclamped Inductive Switching Energy See Figures 14 and 15 ($I_D = 28\text{ A}, V_{DD} = 10\text{ V}, T_C = 25^\circ\text{C}$, Single Pulse, Non-repetitive) ($I_D = 10\text{ A}, V_{DD} = 10\text{ V}, T_C = 25^\circ\text{C}$, P.W. $\leq 200\ \mu\text{s}$, Duty Cycle $\leq 1\%$) ($I_D = 4\text{ A}, V_{DD} = 10\text{ V}, T_C = 100^\circ\text{C}$, P.W. $\leq 200\ \mu\text{s}$, Duty Cycle $\leq 1\%$)	W_{DSR}	—	35 55 22	mJ
---	-----------	---	----------------	----

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25\text{ V}, V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 16	C_{iss}	—	600	pF
Output Capacitance		C_{oss}	—	350	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25\text{ V}, I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 9, 14 and 15	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	120	
Turn-Off Delay Time		$t_{d(off)}$	—	50	
Fall Time		t_f	—	60	
Total Gate Charge	($V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D, V_{GS} = 10\text{ V}$) See Figures 17 and 18	Q_g	15 (Typ)	26	nC
Gate-Source Charge		Q_{gs}	8 (Typ)	—	
Gate-Drain Charge		Q_{gd}	7 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = 0.5\text{ Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.1 (Typ)	1.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	70 (Typ)	90	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	nH

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	nH

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_R for a given commutation speed. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

The time interval t_{frr} is the speed of the commutation cycle. Device stresses increase with commutation speed, so t_{frr} is specified with a minimum value. Faster commutation speeds require an appropriate derating of I_{FM} , peak V_R or both. Ultimately, t_{frr} is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.

R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances, L_i in Motorola's test circuit are assumed to be practical minimums.




Figure 11. Commutating Waveforms




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 13. Commutating Safe Operating Area Test Circuit




Figure 14. Unclamped Inductive Switching Test Circuit




Figure 15. Unclamped Inductive Switching Waveforms




Figure 16. Capacitance Variation






Figure 17. Gate Charge versus Gate-to-Source Voltage



$V_{in} = 15V$ pk; PULSE WIDTH $\leq 100 \mu s$; DUTY CYCLE $\leq 10\%$

Figure 18. Gate Charge Test Circuit


OUTLINE DIMENSIONS



CASE 1-04
MTM10N06E

- NOTES:
 1. DIAMETER V AND SURFACE W ARE DATUMS.
 2. POSITIONAL TOLERANCE FOR HOLE Q:
 $\pm \phi 0.25 (0.010) \text{ (M) } \text{ (W) } \text{ (V) } \text{ (Q)}$
 3. POSITIONAL TOLERANCE FOR LEADS:
 $\pm \phi 0.30 (0.012) \text{ (M) } \text{ (W) } \text{ (V) } \text{ (Q) } \text{ (Q)}$

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.08	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.16 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.88 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165



CASE 221A-04
MTP10N06E

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
 2. CONTROLLING DIMENSION: INCH
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.78	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.54	0.98	0.025	0.035
F	3.81	3.73	0.142	0.147
G	2.62	2.86	0.095	0.105
H	2.90	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.75	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.60	1.27	0.020	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080



Designer's Data Sheet
Power Field Effect Transistors
N-Channel Enhancement-Mode
Silicon Gate TMOS

These Logic Level TMOS Power FETs are designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Low Drive Requirement to Interface Power Loads to Logic Level ICs or Microprocessors — $V_{GS(th)} = 2$ Volts max
- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM10N12L
MTM10N15L
MTP10N12L
MTP10N15L

TMOS POWER FETs
LOGIC LEVEL
10 AMPERES
 $r_{DS(on)} = 0.3$ OHM
120 and 150 VOLTS

3

MAXIMUM RATINGS

Rating	Symbol	MTM10N12L MTP10N12L	MTM10N15L MTP10N15L	Unit
Drain-Source Voltage	V_{DSS}	120	150	Vdc
Drain-Gate Voltage ($R_{GS} = 1$ M Ω)	V_{DGR}	120	150	Vdc
Gate-Source Voltage Continuous Non-repetitive ($t_p \leq 50$ μ s)	V_{GS} V_{GSM}		± 15 ± 20	Vdc Vpk
Drain Current — Continuous — Pulsed	I_D I_{DM}		10 28	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D		75 0.6	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient MTM10N12/15L MTP10N12/15L	$R_{\theta JC}$ $R_{\theta JA}$	1.67 30 62.5	°C/W
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C




ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 1$ mA) MTM/MTP10N12L MTP10N15L	$V_{(BR)DSS}$	120 150	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} =$ Rated $V_{DSS}, V_{GS} = 0$) ($V_{DS} =$ Rated $V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	1 50	μ Adc

(continued)



Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS (continued)

Gate-Body Leakage Current, Forward ($V_{GSF} = 15\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate Body Leakage Current, Reverse ($V_{GSR} = 15\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) ($T_J = 100^\circ\text{C}$)	$V_{GS(th)}$	1 0.75	2 1.5	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 5\text{ Vdc}$, $I_D = 5\text{ Adc}$)	$r_{DS(on)}$	—	0.3	Ohm
Drain-Source On-Voltage ($V_{GS} = 5\text{ V}$) ($I_D = 10\text{ Adc}$) ($I_D = 5\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	4 3.5	Vdc
Forward Transconductance ($V_{DS} = 10\text{ V}$, $I_D = 5\text{ A}$)	g_{FS}	4	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$	C_{iss}	—	1200	pF
	$V_{GS} = 15\text{ V}$, $V_{DS} = 0$, $f = 1\text{ MHz}$		—	2800	
Reverse Transfer Capacitance	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$	C_{rSS}	—	60	pF
	$V_{GS} = 15\text{ V}$, $V_{DS} = 0$, $f = 1\text{ MHz}$		—	2400	
Output Capacitance	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$	C_{oss}	—	250	pF

SWITCHING CHARACTERISTICS ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}$, $I_D = 7.5\text{ A}$, $V_{GS} = 5\text{ V}$, $R_{gen} = 50\text{ ohms}$)	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	135	
Turn-Off Delay Time		$t_{d(off)}$	—	135	
Fall Time		t_f	—	135	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = 15\text{ A}$, $V_{GS} = 5\text{ Vdc}$) See Figures 6 and 10.	Q_g	14 (typ)	20	nC
Gate-Source Charge		Q_{gs}	7 (typ)	—	
Gate-Drain Charge		Q_{gd}	7 (typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$	V_{SD}	1.6 (typ)	—	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	150 (typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.



TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Capacitance Variation With Voltage




Figure 5. On-Resistance Variation With Drain Current




Figure 6. Gate Charge versus Gate-To-Source Voltage




Figure 7. On-Resistance Variation With Temperature




Figure 8. Breakdown Voltage Variation With Temperature




Figure 9. Thermal Response




Figure 10. Gate Charge Test Circuit

3

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.




Figure 11. Maximum Rated Forward Biased Safe Operating Area

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 12 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 12 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\max) - T_C}{R_{\theta JC}}$$




Figure 12. Maximum Rated Switching Safe Operating Area

OUTLINE DIMENSIONS

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.48 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.666 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.151	0.165

STYLE 3:
PIN 1. GATE
2. SOURCE
CASE DRAIN

**CASE 1-06
TO-204AA**

NOTES:
1. DIMENSIONS Q AND V ARE DATUMS.
2. [T] IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE:
⊕ 0.13 (0.005) ⊕ [T] [V] ⊕
FOR LEADS:
⊕ 0.13 (0.005) ⊕ [T] [V] ⊕ [Q] ⊕
4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	3.66	10.28	0.144	0.405
C	4.07	4.82	0.160	0.190
D	0.84	0.88	0.033	0.035
F	3.11	3.73	0.122	0.147
G	2.42	2.86	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
M	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.94	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.90	1.27	0.035	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

STYLE 5:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

**CASE 221A-04
TO-220AB**

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
2. CONTROLLING DIMENSION: INCH
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM10N25
MTP10N25

TMOS POWER FETs
 10 AMPERES
 $r_{DS(on)} = 0.45 \text{ OHM}$
 250 VOLTS




3

MAXIMUM RATINGS


Rating	Symbol	MTM or MTP	Unit
		10N25	
Drain-Source Voltage	V_{DSS}	250	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	250	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS}	± 20	Vdc
	V_{GSM}	± 40	Vpk
Drain Current — Continuous — Pulsed	I_D	10	Adc
	I_{DM}	30	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	100	Watts W/°C
		0.8	
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance			°C/W
Junction to Case		$R_{\theta JC}$	1.25
Junction to Ambient	TO-204	$R_{\theta JA}$	30
	TO-220		62.5
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds		T_L	275
			°C



MTM10N25
CASE 1-04
TO-204AA



MTP10N25
CASE 221A-04
TO-220AB

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	250	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 5 \text{ Adc}$)	$r_{DS(on)}$	—	0.45	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 10 \text{ Adc}$) ($I_D = 5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	5.6 4.5	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 5 \text{ A}$)	g_{FS}	3.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$ See Figure 11	C_{iss}	—	1500	pF
Output Capacitance		C_{oss}	—	400	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D, R_{gen} = 50 \text{ ohms})$ See Figures 9, 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	250	
Turn-Off Delay Time		$t_{d(off)}$	—	100	
Fall Time		t_f	—	120	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS}, I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 12	Q_g	37 (Typ)	60	nC
Gate-Source Charge		Q_{gs}	21 (Typ)	—	
Gate-Drain Charge		Q_{gd}	16 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$	V_{SD}	1.6 (Typ)	2.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	300 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time versus Gate Resistance




Figure 10. Thermal Response

3




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-To-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.666 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

NOTES:
 1. DIAMETER V AND SURFACE W ARE DATUMS.
 2. POSITIONAL TOLERANCE FOR HOLE Q:
 $\pm \phi 0.25 (0.010) \text{ (M) } | \text{ W } | \text{ (M)}$
 3. POSITIONAL TOLERANCE FOR LEADS:
 $\pm \phi 0.30 (0.012) \text{ (M) } | \text{ W } | \text{ V } | \text{ (M) } | \text{ Q } | \text{ (M)}$

STYLE 3:
 PIN 1, GATE
 2, SOURCE
 CASE DRAIN

**CASE 1-04
TO-204AA**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	3.68	10.28	0.145	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.62	2.86	0.095	0.105
H	2.80	3.83	0.110	0.155
J	0.36	0.95	0.014	0.027
K	12.70	14.27	0.500	0.562
L	1.15	1.38	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.84	0.100	0.150
R	2.04	2.78	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.87	6.47	0.235	0.255
U	0.90	1.27	0.030	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1987
 2. CONTROLLING DIMENSION INCH
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

STYLE 4:
 PIN 1, GATE
 2, DRAIN
 3, SOURCE
 4, DRAIN

**CASE 221A-04
TO-220AB**

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM12N05
MTP12N05
MTP12N06

TMOS POWER FETs
 12 AMPERES
 $r_{DS(on)} = 0.2 \text{ OHM}$
 50 and 60 VOLTS




MAXIMUM RATINGS

Rating	Symbol	MTM12N05	MTP12N05 MTP12N06	Unit
Drain-Source Voltage	V_{DSS}	50	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50	60	Vdc
Gate-Source Voltage Continuous Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS} V_{GSM}	± 20 ± 40		Vdc Vpk
Drain Current Continuous Pulsed	I_D I_{DM}	12 30		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75 0.6		Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C/W}$
Junction to Ambient TO-204 TO-220	$R_{\theta JA}$	30 62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$



Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTM/MTP12N05 MTP12N06	$V_{(BR)DSS}$	50 60	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 6 \text{ Adc}$)		$r_{DS(on)}$	—	0.2	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 12 \text{ Adc}$) ($I_D = 6 \text{ Adc}, T_J = 100^\circ\text{C}$)		$V_{DS(on)}$	— —	3 2.8	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 6 \text{ A}$)		gFS	4	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$ See Figure 11	C_{iss}	—	400	pF
Output Capacitance		C_{oss}	—	300	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$ See Figures 9, 13 and 14	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	160	
Turn-Off Delay Time		$t_{d(off)}$	—	80	
Fall Time		t_f	—	110	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 12	Q_g	13 (Typ)	26	nC
Gate-Source Charge		Q_{gs}	6 (Typ)	—	
Gate-Drain Charge		Q_{gd}	7 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1.8 (Typ)	3.2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	300 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response






Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 1-04
TO-204AA**

DIM	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.48 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.19	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

NOTES:
 1. DIAMETER V AND SURFACE W ARE DATUMS.
 2. POSITIONAL TOLERANCE FOR HOLE O:
 [Symbol] $\phi 0.25 (0.010)$ [Symbol] [W] [V] [Symbol]
 3. POSITIONAL TOLERANCE FOR LEADS:
 [Symbol] $\phi 0.30 (0.012)$ [Symbol] [W] [V] [Symbol] [Q] [Symbol]

STYLE 3:
 PIN 1 GATE
 2 SOURCE
 CASE DRAIN

**CASE 221A-04
TO-220AB**

DIM	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	8.96	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.54	0.98	0.025	0.035
F	3.81	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.96	0.95	0.034	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.93	0.190	0.230
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.89	0.045	0.075
T	5.87	6.47	0.235	0.255
U	0.90	1.27	0.030	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
 2. CONTROLLING DIMENSION INCH
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

STYLE 5:
 PIN 1 GATE
 2 DRAIN
 3 SOURCE
 4 DRAIN

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM12N10
MTP12N08
MTP12N10

TMOS POWER FETs
 12 AMPERES
 $r_{DS(on)} = 0.18 \text{ OHM}$
 80 and 100 VOLTS




MAXIMUM RATINGS


Rating	Symbol	MTM12N10	MTP12N08 MTP12N10	Unit
Drain-Source Voltage	V_{DSS}	80	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	80	100	Vdc
Gate-Source Voltage Continuous Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS} V_{GSM}	± 20 ± 40		Vdc Vpk
Drain Current — Continuous — Pulsed	I_D I_{DM}	12 30		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75 0.6		Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.67	°C/W
Junction to Ambient	TO-204	30	
	TO-220	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C



MTM12N10
CASE 1-04
TO-204AA



MTP12N08
MTP12N10
CASE 221A-04
TO-220AB

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 0.25 mA)	MTP12N08 MTM/MTP12N10	V _{(BR)DSS}	80 100	— —	Vdc
Zero Gate Voltage Drain Current (V _{DS} = Rated V _{DSS} , V _{GS} = 0) (V _{DS} = Rated V _{DSS} , V _{GS} = 0, T _J = 125°C)		I _{DSS}	— —	10 100	μAdc
Gate-Body Leakage Current, Forward (V _{GSF} = 20 Vdc, V _{DS} = 0)		I _{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)		I _{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 1 mA) T _J = 100°C		V _{GS(th)}	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 6 Adc)		r _{DS(on)}	—	0.18	Ohm
Drain-Source On-Voltage (V _{GS} = 10 V) (I _D = 12 Adc) (I _D = 6 Adc, T _J = 100°C)		V _{DS(on)}	— —	2.6 2.2	Vdc
Forward Transconductance (V _{DS} = 15 V, I _D = 6 A)		g _{FS}	3	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz) See Figure 11	C _{iss}	—	800	pF
Output Capacitance		C _{oss}	—	400	
Reverse Transfer Capacitance		C _{rss}	—	100	

SWITCHING CHARACTERISTICS* (T_J = 100°C)

Turn-On Delay Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D R _{gen} = 50 ohms) See Figures 9, 13 and 14	t _{d(on)}	—	50	ns
Rise Time		t _r	—	150	
Turn-Off Delay Time		t _{d(off)}	—	200	
Fall Time		t _f	—	100	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , I _D = Rated I _D , V _{GS} = 10 V) See Figure 12	Q _g	17 (Typ)	36	nC
Gate-Source Charge		Q _{gs}	8 (Typ)	—	
Gate-Drain Charge		Q _{gd}	9 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	(I _S = Rated I _D V _{GS} = 0)	V _{SD}	1.2 (Typ)	2.5	Vdc
Forward Turn-On Time		t _{on}	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	325 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L _d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L _s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L _d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L _s	7.5 (Typ)	—	

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or when being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Gate Switching Time versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-To-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.560
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

STYLE 3:
PIN 1 GATE
2 SOURCE
CASE DRAIN

CASE 1-04
TO-204AA

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.68	10.28	0.380	0.405
C	4.67	4.82	0.180	0.190
D	0.94	0.98	0.035	0.039
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.52	0.110	0.135
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.80	1.27	0.030	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

STYLE 5:
PIN 1 GATE
2 DRAIN
3 SOURCE
4 DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION INCH.
3. DIM 'Z' DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.


CASE 221A-04
TO-220AB



Designer's Data Sheet
Power Field Effect Transistor
P-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads




MTM12P05
MTM12P06
MTM12P08
MTM12P10
MTP12P05
MTP12P06
MTP12P08
MTP12P10

TMOS POWER FETs
12 AMPERES
 $r_{DS(on)} = 0.3 \text{ OHM}$
50, 60, 80 and 100 VOLTS



MTM12P05
MTM12P06
MTM12P08
MTM12P10
CASE 1-04
TO-204AA



MTP12P05
MTP12P06
MTP12P08
MTP12P10
CASE 221A-04
TO-220AB

MAXIMUM RATINGS

Rating	Symbol	MTM OR MTP				Unit
		12P05	12P06	12P08	12P10	
Drain-Source Voltage	V_{DSS}	50	60	80	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50	60	80	100	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS} V_{GSM}	± 20 ± 40				Vdc Vpk
Drain Current Continuous Pulsed	I_D I_{DM}	12 28				Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	75 0.6				Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150				°C

THERMAL CHARACTERISTICS

Thermal Resistance		$R_{\theta JC}$		°C/W
Junction to Case		1.67		
Junction to Ambient	TO-204	30		
	TO-220	62.5		
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275		°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 0.25 mA)	MTM/MTP12P05 MTM/MTP12P06 MTM/MTP12P08 MTM/MTP12P10	V _{(BR)DSS}	50 60 80 100	— — — —	V _{dc}
Zero Gate Voltage Drain Current (V _{DS} = Rated V _{DSS} , V _{GS} = 0) (V _{DS} = Rated V _{DSS} , V _{GS} = 0, T _J = 125°C)		I _{DSS}	— —	10 100	μA _{dc}
Gate-Body Leakage Current, Forward (V _{GSF} = 20 V _{dc} , V _{DS} = 0)		I _{GSSF}	—	100	nA _{dc}
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 V _{dc} , V _{DS} = 0)		I _{GSSR}	—	100	nA _{dc}

ON CHARACTERISTICS*

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 1 mA) T _J = 100°C		V _{GS(th)}	2 1.5	4.5 4	V _{dc}
Static Drain-Source On-Resistance (V _{GS} = 10 V _{dc} , I _D = 6 A _{dc})		r _{DS(on)}	—	0.3	Ω
Drain-Source On-Voltage (V _{GS} = 10 V) (I _D = 12 A _{dc}) (I _D = 6 A _{dc} , T _J = 100°C)		V _{DS(on)}	— —	4.2 3.8	V _{dc}
Forward Transconductance (V _{DS} = 15 V, I _D = 6 A)		g _{FS}	2	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz) See Figure 10	C _{iss}	—	920	pF
Output Capacitance		C _{oss}	—	575	
Reverse Transfer Capacitance		C _{rss}	—	200	

SWITCHING CHARACTERISTICS* (T_J = 100°C)

Turn-On Delay Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D R _{gen} = 50 ohms) See Figures 12 and 13	t _{d(on)}	—	50	ns
Rise Time		t _r	—	150	
Turn-Off Delay Time		t _{d(off)}	—	150	
Fall Time		t _f	—	150	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , I _D = Rated I _D , V _{GS} = 10 V) See Figure 11	Q _g	33 (Typ)	50	nC
Gate-Source Charge		Q _{gs}	16 (Typ)	—	
Gate-Drain Charge		Q _{gd}	17 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	(I _S = Rated I _D V _{GS} = 0)	V _{SD}	4 (Typ)	5.5	V _{dc}
Forward Turn-On Time		t _{on}	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	300 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L _d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L _s	12.5 (Typ)	—	nH

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L _d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L _s	7.5 (Typ)	—	nH

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Normalized Breakdown Voltage versus Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Thermal Response




Figure 10. Capacitance Variation




Figure 11. Gate Charge versus Gate-to-Source Voltage




Figure 12. Switching Test Circuit

RESISTIVE SWITCHING




Figure 13. Switching Waveforms

OUTLINE DIMENSIONS

SEATING PLANE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	18.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

NOTES:
 1. DIAMETER V AND SURFACE W ARE DATUMS.
 2. POSITIONAL TOLERANCE FOR HOLE Q:
 Ⓢ ± 0.25 (0.010) Ⓢ | W | V Ⓢ
 3. POSITIONAL TOLERANCE FOR LEADS:
 Ⓢ ± 0.30 (0.012) Ⓢ | W | V | Q Ⓢ

STYLE 3
 PIN 1: GATE
 2: SOURCE
 CASE DRAIN

**CASE 1-04
TO-204AA**

SEATING PLANE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	4.94	4.98	0.095	0.095
F	3.81	3.73	0.142	0.147
G	2.42	2.86	0.095	0.105
H	2.90	2.93	0.110	0.115
J	0.96	0.95	0.014	0.022
K	12.70	14.27	0.500	0.562
L	11.75	11.99	0.045	0.055
N	4.83	5.33	0.190	0.212
Q	2.94	3.04	0.100	0.120
R	2.94	2.79	0.090	0.110
S	1.15	1.30	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.95	1.27	0.050	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
 2. CONTROLLING DIMENSION: INCH
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

STYLE 5
 PIN 1: GATE
 2: DRAIN
 3: SOURCE
 4: DRAIN

**CASE 221A-04
TO-220AB**

Designer's Data Sheet
Power Field Effect Transistors
N-Channel Enhancement-Mode
Silicon Gate TMOS

These Logic Level TMOS Power FETs are designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Low Drive Requirement to Interface Power Loads to Logic Level ICs or Microprocessors — $V_{GS(th)} = 2$ Volts max
- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads




MTM15N05L
MTM15N06L
MTP15N05L
MTP15N06L

TMOS POWER FETs
 LOGIC LEVEL
 15 AMPERES
 $r_{DS(on)} = 0.15$ OHM
 50 and 60 VOLTS

3


MAXIMUM RATINGS

Rating	Symbol	MTM15N05L MTP15N05L	MTM15N06L MTP15N06L	Unit
Drain-Source Voltage	V_{DSS}	50	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1$ M Ω)	V_{DGR}	50	60	Vdc
Gate-Source Voltage Continuous Non-repetitive ($t_p \leq 50$ μ s)	V_{GS} V_{GSM}		± 15 ± 20	Vdc Vpk
Drain Current — Continuous — Pulsed	I_D I_{DM}		15 40	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D		75 0.6	Watts W/°C
Operating and Storage Temperature Range	T_J , T_{stg}		-65 to 150	°C



THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.67	°C/W
Junction to Ambient MTM15N05L/06L MTP15N05L/06L	$R_{\theta JA}$	30 62.5	
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C



ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0$, $I_D = 1$ mA) MTM/MTP15N05L MTM/MTP15N06L	$V_{(BR)DSS}$	50 60	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} =$ Rated V_{DSS} , $V_{GS} = 0$) ($V_{DS} =$ Rated V_{DSS} , $V_{GS} = 0$, $T_J = 125^\circ\text{C}$)	I_{DSS}	— —	1 50	μ Adc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS (continued)

Gate-Body Leakage Current, Forward ($V_{GS} = 15\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate Body Leakage Current, Reverse ($V_{GSR} = 15\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) ($T_J = 100^\circ\text{C}$)	$V_{GS(th)}$	1 0.75	2 1.5	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 5\text{ Vdc}$, $I_D = 7.5\text{ Adc}$)	$r_{DS(on)}$	—	0.15	Ohm
Drain-Source On-Voltage ($V_{GS} = 5\text{ V}$) ($I_D = 15\text{ Adc}$) ($I_D = 7.5\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	3 1.5	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}$, $I_D = 7.5\text{ A}$)	g_{FS}	5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$	C_{iss}	—	900	pF
	$V_{GS} = 15\text{ V}$, $V_{DS} = 0$, $f = 1\text{ MHz}$ See Figure 4		—	2800	
Reverse Transfer Capacitance	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$	C_{rss}	—	200	pF
	$V_{GS} = 15\text{ V}$, $V_{DS} = 0$, $f = 1\text{ MHz}$ See Figure 4		—	2400	
Output Capacitance	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$ See Figure 4	C_{oss}	—	450	pF

SWITCHING CHARACTERISTICS ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}$, $I_D = 7.5\text{ A}$, $V_{GS} = 5\text{ V}$, $R_{gen} = 50\text{ ohms}$)	$t_{d(on)}$	—	40	ns
Rise Time		t_r	—	260	
Turn-Off Delay Time		$t_{d(off)}$	—	200	
Fall Time		t_f	—	200	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = 15\text{ A}$, $V_{GS} = 5\text{ Vdc}$) See Figures 6 and 10.	Q_g	14 (typ)	22	nC
Gate-Source Charge		Q_{gs}	7 (typ)	—	
Gate-Drain Charge		Q_{gd}	7 (typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$ See Figures 14 and 15.	V_{SD}	1.8 (typ)	—	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	300 (typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and center of the die.)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin 0.25" from the package to the source bond pad.)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Capacitance Variation




Figure 5. On-Resistance versus Drain Current




Figure 6. Gate Charge Variation




Figure 7. On-Resistance Variation with Temperature




Figure 8. Drain-Source Breakdown Voltage Variation with Temperature




Figure 9. Thermal Response




Figure 10. Gate Charge Test Circuit

3

SAFE OPERATING AREA INFORMATION

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.




Figure 11. Maximum Rated Forward Biased Safe Operating Area

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 12 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 12 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$




Figure 12. Maximum Rated Switching Safe Operating Area

OUTLINE DIMENSIONS

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.666 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

STYLE 3:
PIN 1, GATE
2, SOURCE
CASE DRAIN

CASE 1-04
TO-204AA

NOTES:
1. DIAMETER V AND SURFACE W ARE DATUMS.
2. POSITIONAL TOLERANCE FOR HOLE Q:
3. POSITIONAL TOLERANCE FOR LEADS:

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.65	10.29	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.81	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.83	0.110	0.150
J	0.36	0.95	0.014	0.032
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	3.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

STYLE 5
PIN 1, GATE
2, DRAIN
3, SOURCE
4, DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1987.
2. CONTROLLING DIMENSION INCH.
3. DIM 2 DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

CASE 221A-04
TO-220AB



Designer's Data Sheet

TMOS IV

Power Field Effect Transistors
N-Channel Enhancement-Mode Silicon Gate



This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode*
- Diode is Characterized for Use in Bridge Circuits



MTM15N06E
MTP15N06E

TMOS POWER FETs
 15 AMPERES
 $r_{DS(on)} = 0.15 \text{ OHM}$
 60 VOLTS



MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	MTM15N06E MTP15N06E	Unit
Drain-Source Voltage	V_{DSS}	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	60	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous	I_D	15	Adc
— Pulsed	I_{DM}	40	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	75	Watts
Derate above 25°C		0.6	$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance				$^\circ\text{C}/\text{W}$
Junction to Case		$R_{\theta JC}$	1.67	
Junction to Ambient	MTM15N06E	$R_{\theta JA}$	30	
	MTP15N06E		62.5	
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds		T_L	275	$^\circ\text{C}$

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	60	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10 100	μA
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 7.5 \text{ Adc}$)	$r_{DS(on)}$	—	0.15	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 15 \text{ Adc}$) ($I_D = 7.5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	2.6 1.3	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 7.5 \text{ A}$)	g_{FS}	4	—	mhos

DRAIN-TO-SOURCE AVALANCHE STRESS CAPABILITY

Unclamped Inductive Switching Energy See Figures 14 and 15 ($I_D = 40 \text{ A}, V_{DD} = 6 \text{ V}, T_C = 25^\circ\text{C}$, Single Pulse, Non-repetitive) ($I_D = 18 \text{ A}, V_{DD} = 6 \text{ V}, T_C = 25^\circ\text{C}$, P.W. $\leq 200 \mu\text{s}$, Duty Cycle $\leq 1\%$) ($I_D = 6 \text{ A}, V_{DD} = 6 \text{ V}, T_C = 100^\circ\text{C}$, P.W. $\leq 200 \mu\text{s}$, Duty Cycle $\leq 1\%$)	W_{DSR}	—	35 55 22	mJ
--	-----------	---	----------------	----

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 16	C_{iss}	—	600	pF
Output Capacitance		C_{oss}	—	400	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D,$ $R_{gen} = 50 \text{ ohms})$ See Figures 9, 14 and 15	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	200	
Fall Time		t_f	—	100	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figures 17 and 18	Q_g	15 (Typ)	35	nC
Gate-Source Charge		Q_{gs}	6 (Typ)	—	
Gate-Drain Charge		Q_{gd}	9 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = 0.5 \text{ Rated } I_D,$ $V_{GS} = 0)$	V_{SD}	1.2 (Typ)	1.6	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	70 (Typ)	90	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.




Figure 8. Maximum Rated Switching Safe Operating Area

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time versus Gate Resistance




Figure 10. Thermal Response



COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_R for a given commutation speed. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

The time interval t_{frr} is the speed of the commutation cycle. Device stresses increase with commutation speed, so t_{frr} is specified with a minimum value. Faster commutation speeds require an appropriate derating of I_{FM} , peak V_R or both. Ultimately, t_{frr} is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{frr} as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.

R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances, L_i in Motorola's test circuit are assumed to be practical minimums.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Unclamped Inductive Switching Test Circuit




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit




Figure 15. Unclamped Inductive Switching Waveforms

3




Figure 16. Capacitance Variation




Figure 17. Gate Charge versus Gate-to-Source Voltage




Figure 18. Gate Charge Test Circuit

OUTLINE DIMENSIONS

CASE 1-04
MTM15N06E

CASE 221A-04
MTP15N06E

NOTES:

- 1 DIAMETER V AND SURFACE W ARE DATUMS.
- 2 POSITIONAL TOLERANCE FOR HOLE Q.
- 3 POSITIONAL TOLERANCE FOR LEADS.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.82 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	18.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.40	15.25	0.570	0.600
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.84	0.90	0.033	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.30	0.045	0.051
N	4.93	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.28	0.080	0.090
S	1.15	1.30	0.045	0.051
T	5.97	6.47	0.235	0.255
U	0.90	1.27	0.036	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads

MAXIMUM RATINGS



Rating	Symbol	MTM		Unit
		15N35	15N40	
Drain-Source Voltage	V_{DSS}	350	400	Vdc
Drain-Gate Voltage ($R_{GS} = 1\text{ M}\Omega$)	V_{DGR}	350	400	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50\ \mu s$)	V_{GS}	± 20		Vdc
	V_{GSM}	± 40		Vpk
Drain Current — Continuous — Pulsed	I_D	15		Adc
	I_{DM}	70		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	250		Watts
		2		$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$	0.5	$^\circ\text{C}/\text{W}$
	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$

MTM15N35
MTM15N40

TMOS POWER FETs
15 AMPERES
 $r_{DS(on)} = 0.3\ \text{OHM}$
350 and 400 VOLTS



Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTM15N35 MTM15N40	$V_{(BR)DSS}$	350 400	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 7.5 \text{ Adc}$)		$r_{DS(on)}$	—	0.3	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 15 \text{ Adc}$) ($I_D = 7.5 \text{ Adc}, T_J = 100^\circ\text{C}$)		$V_{DS(on)}$	— —	— —	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 7.5 \text{ A}$)		g_{FS}	6	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$) See Figure 11	C_{iss}	—	3000	pF
Output Capacitance		C_{oss}	—	500	
Reverse Transfer Capacitance		C_{rss}	—	200	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	180	
Turn-Off Delay Time		$t_{d(off)}$	—	450	
Fall Time		t_f	—	180	
Total Gate Charge	($V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V}$) See Figure 12	Q_g	110 (Typ)	160	nC
Gate-Source Charge		Q_{gs}	50 (Typ)	—	
Gate-Drain Charge		Q_{gd}	60 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.3 (Typ)	1.6	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	1200 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	nH

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

3

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation With Gate Resistance




Figure 10. Thermal Response

3




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

Figure 15 shows the outline dimensions for the MOSFET. It includes two mechanical drawings: a top view and a side view. The top view shows dimensions A, B, C, D, E, F, G, H, J, K, Q, R, U. The side view shows dimensions A, B, C, D, E, K. A table provides dimensions in millimeters and inches. Notes and style information are also provided.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.36	39.37	1.510	1.550
B	19.31	21.08	0.760	0.830
C	6.35	9.25	0.250	0.325
D	1.45	1.60	0.057	0.063
E	1.53	1.77	0.060	0.070
F	30.15	BSC	1.187	BSC
G	10.92	BSC	0.430	BSC
H	5.46	BSC	0.215	BSC
J	16.89	BSC	0.665	BSC
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	25.15	26.67	0.990	1.050
U	3.84	4.19	0.151	0.165

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

STYLE 3:
 PIN 1. GATE
 2. SOURCE
 CASE. DRAIN

CASE 197A-02
 TO-204AE

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM15N45
MTM15N50



TMOS POWER FETs
15 AMPERES
 $r_{DS(on)} = 0.4 \text{ OHM}$
450 and 500 VOLTS

MAXIMUM RATINGS

Rating	Symbol	MTM		Unit
		15N45	15N50	
Drain-Source Voltage	V_{DSS}	450	500	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	450	500	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS}	± 20		Vdc
	V_{GSM}	± 40		Vpk
Drain Current — Continuous — Pulsed	I_D	15		Adc
	I_{DM}	65		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	250		Watts
		2		$W/^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$	0.5	$^\circ\text{C}/\text{W}$
	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$



Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 0.25 mA)	MTM15N45 MTM15N50	V _{(BR)DSS}	450 500	— —	V _{dc}
Zero Gate Voltage Drain Current (V _{DS} = Rated V _{DSS} , V _{GS} = 0) (V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 0, T _J = 125°C)		I _{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward (V _{GSF} = 20 Vdc, V _{DS} = 0)		I _{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)		I _{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 1 mA) T _J = 100°C		V _{GS(th)}	2 1.5	4.5 4	V _{dc}
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 7.5 Adc)		r _{DS(on)}	—	0.4	Ohm
Drain-Source On-Voltage (V _{GS} = 10 V) (I _D = 7.5 Adc) (I _D = 15 Adc, T _J = 100°C)		V _{DS(on)}	— —	6 5.8	V _{dc}
Forward Transconductance (V _{DS} = 15 V, I _D = 7.5 A)		g _{FS}	4	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz) See Figure 11	C _{iss}	—	3000	pF
Output Capacitance		C _{oss}	—	500	
Reverse Transfer Capacitance		C _{rss}	—	200	

SWITCHING CHARACTERISTICS* (T_J = 100°C)

Turn-On Delay Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D R _{gen} = 50 ohms) See Figures 9, 13 and 14	t _{d(on)}	—	60	ns
Rise Time		t _r	—	180	
Turn-Off Delay Time		t _{d(off)}	—	450	
Fall Time		t _f	—	180	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , I _D = Rated I _D , V _{GS} = 10 V) See Figure 12	Q _g	110 (Typ)	160	nC
Gate-Source Charge		Q _{gs}	50 (Typ)	—	
Gate-Drain Charge		Q _{gd}	60 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	(I _S = Rated I _D V _{GS} = 0)	V _{SD}	1.1 (Typ)	1.4	V _{dc}
Forward Turn-On Time		t _{on}	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	1200 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L _d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L _s	12.5 (Typ)	—	

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage



RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

Figure 15 shows the outline dimensions of the MOSFET package. Dimensions A through U are labeled. A seating plane is indicated. The package is shown from a top-down perspective.

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

STYLE 3:
PIN 1. GATE
2. SOURCE
CASE. DRAIN

**CASE 197A-02
TO-204AE**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.36	39.37	1.510	1.550
B	19.31	21.08	0.760	0.830
C	6.35	8.25	0.250	0.325
D	1.45	1.60	0.057	0.063
E	1.53	1.77	0.060	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	25.15	26.67	0.990	1.050
U	3.84	4.19	0.151	0.165

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads




MTM20N10
MTP20N08
MTP20N10

TMOS POWER FETs
20 AMPERES
 $r_{DS(on)} = 0.15 \text{ OHM}$
80 and 100 VOLTS



MTM20N10
CASE 1-04
TO-204AA



MTP20N08
MTP20N10
CASE 221A-04
TO-220AB

MAXIMUM RATINGS

Rating	Symbol	MTM20N10	MTP20N08 MTP20N10	Unit
Drain-Source Voltage	V_{DSS}	80	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	80	100	Vdc
Gate-Source Voltage Continuous	V_{GS}	± 20		Vdc
Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40		Vpk
Drain Current — Continuous	I_D	20		Adc
— Pulsed	I_{DM}	60		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	100	0.8	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.25	°C/W
Junction to Ambient TO-204	$R_{\theta JA}$	30	
TO-220		62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 0.25 mA)	V _{(BR)DSS}	80 100	— —	Vdc
Zero Gate Voltage Drain Current (V _{DS} = Rated V _{DSS} , V _{GS} = 0) (V _{DS} = Rated V _{DSS} , V _{GS} = 0, T _J = 125°C)	I _{DSS}	— —	10 100	μAdc
Gate-Body Leakage Current, Forward (V _{GSF} = 20 Vdc, V _{DS} = 0)	I _{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)	I _{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 1 mA) T _J = 100°C	V _{GS(th)}	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 10 Adc)	r _{DS(on)}	—	0.15	Ohm
Drain-Source On-Voltage (V _{GS} = 10 V) (I _D = 20 Adc) (I _D = 10 Adc, T _J = 100°C)	V _{DS(on)}	— —	3.6 3	Vdc
Forward Transconductance (V _{DS} = 15 V, I _D = 10 A)	g _{FS}	6	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz) See Figure 11	C _{iss}	—	1200	pF
Output Capacitance		C _{oss}	—	600	
Reverse Transfer Capacitance		C _{rss}	—	200	

SWITCHING CHARACTERISTICS* (T_J = 100°C)

Turn-On Delay Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D R _{gen} = 50 ohms) See Figures 9, 13 and 14	t _{d(on)}	—	50	ns
Rise Time		t _r	—	450	
Turn-Off Delay Time		t _{d(off)}	—	100	
Fall Time		t _f	—	200	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , I _D = Rated I _D , V _{GS} = 10 V) See Figure 12	Q _g	28 (Typ)	50	nC
Gate-Source Charge		Q _{gs}	15 (Typ)	—	
Gate-Drain Charge		Q _{gd}	13 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	(I _S = Rated I _D V _{GS} = 0)	V _{SD}	1.8 (Typ)	3.6	Vdc
Forward Turn-On Time		t _{on}	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	300 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L _d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L _s	12.5 (Typ)	—	nH

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L _d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L _s	7.5 (Typ)	—	nH

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-To-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15	BSC	1.187	BSC
G	10.92	BSC	0.430	BSC
H	5.46	BSC	0.215	BSC
J	16.89	BSC	0.666	BSC
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

STYLE 3:
PIN 1: GATE
2: SOURCE
CASE DRAIN

NOTES:
1. DIAMETER V AND SURFACE W ARE DATUMS.
2. POSITIONAL TOLERANCE FOR HOLE O:
⊕ | ⊕ 0.25 (0.010) ⊕ | W | V ⊕
3. POSITIONAL TOLERANCE FOR LEADS:
⊕ | ⊕ 0.30 (0.012) ⊕ | W | V ⊕ | Q ⊕

**CASE 1-04
TO-204AA**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.67	0.160	0.180
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.82	0.110	0.150
J	0.38	0.55	0.014	0.022
K	17.70	14.27	0.698	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.78	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.87	6.47	0.230	0.255
U	0.90	1.27	0.035	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

STYLE 5:
PIN 1: GATE
2: DRAIN
3: SOURCE
4: DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

**CASE 221A-04
TO-220AB**

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM25N05
MTM25N06
MTP25N05
MTP25N06

TMOS POWER FETs
25 AMPERES
 $r_{DS(on)} = 0.08 \text{ OHM}$
50 and 60 VOLTS




MAXIMUM RATINGS

Rating	Symbol	MTM or MTP		Unit
		25N05	25N06	
Drain-Source Voltage	V_{DSS}	50	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50	60	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS} V_{GSM}	± 20 ± 40		Vdc Vpk
Drain Current — Continuous — Pulsed	I_D I_{DM}	25 80		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	100 0.8		Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.25	$^\circ\text{C/W}$
Junction to Ambient	$R_{\theta JA}$	30	
		62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$



MTM25N05
MTM25N06
CASE 1-04
TO-204AA



MTP25N05
MTP25N06
CASE 221A-04
TO-220AB

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTM/MTP25N05 MTM/MTP25N06 $V_{(BR)DSS}$	50 60	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 12.5 \text{ Adc}$)	$r_{DS(on)}$	—	0.08	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 25 \text{ Adc}$) ($I_D = 12.5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	2.4 2	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 12.5 \text{ A}$)	g_{FS}	6	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$) See Figure 11	C_{iss}	—	1000	pF
Output Capacitance		C_{oss}	—	600	
Reverse Transfer Capacitance		C_{rss}	—	300	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	450	
Turn-Off Delay Time		$t_{d(off)}$	—	100	
Fall Time		t_f	—	200	
Total Gate Charge	($V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V}$) See Figure 12	Q_g	60 (Typ)	150	nC
Gate-Source Charge		Q_{gs}	32 (Typ)	—	
Gate-Drain Charge		Q_{gd}	28 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.4 (Typ)	2.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	300 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

3

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-To-Source Voltage



RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

STYLE 3:
PIN 1. GATE
2. SOURCE
CASE DRAIN

**CASE 1-04
TO-204AA**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.76	0.570	0.620
B	9.65	10.28	0.380	0.405
C	4.07	4.62	0.160	0.180
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.92	2.98	0.095	0.102
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.20	14.27	0.500	0.560
L	1.15	1.39	0.045	0.055
N	4.63	5.33	0.180	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.94	—	0.080

STYLE 5:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.4M, 1982
2. CONTROLLING DIMENSION: INCH
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

**CASE 221A-04
TO-220AB**

Designer's Data Sheet

Power Field Effect Transistors
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Low Drive Requirement to Interface Power Loads to Logic Level ICs or Microprocessors — $V_{GS(th)} = 2$ Volts max
- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM25N05L
MTM25N06L
MTP25N05L
MTP25N06L

TMOS POWER FETs
LOGIC LEVEL
25 AMPERES
 $r_{DS(on)} = 0.1$ OHM
50 and 60 VOLTS



MAXIMUM RATINGS

Rating	Symbol	MTM25N05L MTP25N05L	MTM25N06L MTP25N06L	Unit
Drain-Source Voltage	V_{DSS}	50	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1$ M Ω)	V_{DGR}	50	60	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 15		Vdc
— Non-repetitive ($t_p \leq 50$ μ s)	V_{GSM}	± 20		Vpk
Drain Current — Continuous	I_D	25		Adc
— Pulsed	I_{DM}	80		
Total Power Dissipation @ $T_C = 25^\circ$ C	P_D	100		Watts
Derate above 25°C		0.8		W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	1.25	°C/W
— Junction to Ambient	$R_{\theta JA}$	30	
		62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ$ C unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS


Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25$ mA)	$V_{(BR)DSS}$	50	—	Vdc
MTM/MTP25N05L		60	—	
MTM/MTP25N06L		—	—	
Zero Gate Voltage Drain Current ($V_{DS} =$ Rated $V_{DSS}, V_{GS} = 0$) ($V_{DS} =$ Rated $V_{DSS}, V_{GS} = 0, T_J = 125^\circ$ C)	I_{DSS}	—	1	μ Adc
		—	50	
Gate-Body Leakage Current, Forward ($V_{GSF} = 15$ Vdc, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 15$ Vdc, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



MTM25N05L
MTM25N06L
CASE 1-04
TO-204AA



MTP25N05L
MTP25N06L
CASE 221A-04
TO-220AB

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
ON CHARACTERISTICS				
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) ($T_J = 100^\circ\text{C}$)	$V_{GS(th)}$	1 0.75	2 1.5	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 5\text{ Vdc}$, $I_D = 12.5\text{ Adc}$)	$r_{DS(on)}$	—	0.1	Ohm
Drain-Source On-Voltage ($V_{GS} = 5\text{ V}$) ($I_D = 25\text{ Adc}$) ($I_D = 12.5\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	2.7 2	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}$, $I_D = 12.5\text{ A}$)	g_{FS}	9	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$	C_{iss}	—	1400	pF
	$V_{GS} = 15\text{ V}$, $V_{DS} = 0$, $f = 1\text{ MHz}$		—	4800	
Reverse Transfer Capacitance	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$	C_{rss}	—	250	pF
	$V_{GS} = 15\text{ V}$, $V_{DS} = 0$, $f = 1\text{ MHz}$		—	4000	
Output Capacitance	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$	C_{oss}	—	750	pF

SWITCHING CHARACTERISTICS ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}$, $I_D = 12.5\text{ A}$, $V_{GS} = 5\text{ V}$, $R_{gen} = 50\text{ ohms}$) See Figures 8 and 9	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	300	
Turn-Off Delay Time		$t_{d(off)}$	—	300	
Fall Time		t_f	—	350	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = 25\text{ A}$, $V_{GS} = 5\text{ Vdc}$) See Figures 6 and 10	Q_g	24 (Typ)	36	nC
Gate-Source Charge		Q_{gs}	13 (Typ)	—	
Gate-Drain Charge		Q_{gd}	11 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$ See Figures 14 and 15	V_{SD}	2.5 (typ)	—	Vdc
Forward Turn-On Time		t_{on}	50 (typ)	—	ns
Reverse Recovery Time		t_{rr}	300 (typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ)	—	nH
		4.5 (Typ)	—	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

3

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Capacitance Variation




Figure 5. On-Resistance versus Drain Current




Figure 6. Gate Charge Variation




Figure 7. Thermal Response

3

RESISTIVE SWITCHING




Figure 8. Switching Test Circuit





Figure 9. Switching Waveforms



$V_{in} = 15 V_{pk}$; PULSE WIDTH $\leq 100 \mu s$; DUTY CYCLE $\leq 10\%$

Figure 10. Gate Charge Test Circuit

SAFE OPERATING AREA INFORMATION

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.




Figure 11. Maximum Rated Forward Biased Safe Operating Area

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 12 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 12 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 12. Maximum Rated Switching Safe Operating Area

OUTLINE DIMENSIONS

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.666 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.151	0.165

STYLE 3:
PIN 1, GATE
2, SOURCE
CASE DRAIN

CASE 1-04
TO-204AA

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.88	15.75	0.570	0.620
B	9.60	10.29	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.94	0.98	0.035	0.035
F	3.91	3.73	0.154	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

STYLE 5:
PIN 1, GATE
2, DRAIN
3, SOURCE
4, DRAIN

CASE 221A-04
TO-220AB

NOTES:
1. DIMENSIONS Q AND V ARE DATUMS.
2. T IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:
⊕ 0.13 (0.005) ⊕ T | V ⊕
FOR LEADS:
⊕ 0.13 (0.005) ⊕ T | V ⊕ Q ⊕
4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


This TMOS Power FET is designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM40N20

TMOS POWER FET
40 AMPERES
 $r_{DS(on)} = 0.08 \text{ OHM}$
200 VOLTS



3

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	200	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	200	Vdc
Gate-Source Voltage Continuous	V_{GS}	± 20	Vdc
Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous	I_D	40	Adc
— Pulsed	I_{DM}	200	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	250 2	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	0.5	°C/W
— Junction to Ambient	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTM40N20	$V_{(BR)DSS}$	200	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	—	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 20\text{ Adc}$)	$r_{DS(on)}$	—	0.08	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 40\text{ Adc}$) ($I_D = 20\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	3.8 3.2	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}$, $I_D = 20\text{ A}$)	g_{FS}	10	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}, V_{GS} = 0,$ $f = 1\text{ MHz})$	C_{iss}	—	5500	pF
Output Capacitance		C_{oss}	—	1500	
Reverse Transfer Capacitance		C_{rss}	—	500	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}, I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$ See Figures 13 and 14	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	300	
Turn-Off Delay Time		$t_{d(off)}$	—	400	
Fall Time		t_f	—	250	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10\text{ V})$ See Figure 12	Q_g	85 (Typ)	95	nC
Gate-Source Charge		Q_{gs}	45 (Typ)	—	
Gate-Drain Charge		Q_{gd}	40 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D,$ $V_{GS} = 0)$	V_{SD}	2.0 (Typ)	2.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	200 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

Figure 15 shows the mechanical outline dimensions for the MOSFET package. It includes two views: a top view and a side view. Dimensions are labeled A through U. A table provides the dimensions in millimeters and inches. Notes specify dimensioning and tolerancing rules.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.36	39.37	1.510	1.550
B	19.31	21.08	0.760	0.830
C	6.35	8.25	0.250	0.325
D	1.45	1.60	0.057	0.063
E	1.53	1.77	0.060	0.070
F	30.15	BSC	1.187	BSC
G	10.92	BSC	0.430	BSC
H	5.46	BSC	0.215	BSC
J	16.89	BSC	0.665	BSC
K	11.18	12.19	0.440	0.480
L	3.84	4.19	0.151	0.165
R	25.15	26.67	0.990	1.050
U	3.84	4.19	0.151	0.165

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

STYLE 3:
 PIN 1, GATE
 2, SOURCE
 CASE, DRAIN

CASE 197A-02
 TO-204AE

Designer's Data Sheet

TMOS IV

Power Field Effect Transistors
N-Channel Enhancement-Mode Silicon Gate


This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- DC Equivalent to BUZ11



MTM45N05E
MTP45N05E

TMOS POWER FETs
45 AMPERES
 $r_{DS(on)} = 0.035 \text{ OHM}$
50 VOLTS




MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	50	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous ($T_C = 25^\circ\text{C}$)	I_D	45	Adc
— Pulsed	I_{DM}	145	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	125	Watts
Derate above 25°C		1	W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance				$^\circ\text{C}/\text{W}$
Junction to Case		$R_{\theta JC}$	1.0	
Junction to Ambient	MTM45N05E	$R_{\theta JA}$	30	
	MTP45N05E		62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds		T_L	275	$^\circ\text{C}$



MTM45N05E
CASE 197A-02
TO-204AE



MTP45N05E
CASE 221A-04
TO-220AB

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	50	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	10 100	μA
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2.0 1.5	4 3.5	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 29 \text{ Adc}$)	$r_{DS(on)}$	—	0.035	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 45 \text{ Adc}$) ($I_D = 22.5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	1.5 0.9	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 29 \text{ A}$)	g_{FS}	17	—	mhos

DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS

Unclamped Inductive Switching Energy See Figures 14 and 15 ($I_D = 145 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^\circ\text{C}$, Single Pulse, Non-repetitive) ($I_D = 45 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^\circ\text{C}$, P.W. $\leq 45 \mu\text{s}$, Duty Cycle $\leq 1\%$) ($I_D = 18 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 100^\circ\text{C}$, P.W. $\leq 45 \mu\text{s}$, Duty Cycle $\leq 1\%$)	WDSR	— — —	50 110 40	mJ
---	------	-------------	-----------------	----

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 16	C_{iss}	—	3000	pF
Output Capacitance		C_{oss}	—	1500	
Reverse Transfer Capacitance		C_{rss}	—	400	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 29 \text{ A}$ $R_{gen} = 4.7 \text{ ohms})$ See Figure 9	$t_{d(on)}$	—	25	ns
Rise Time		t_r	—	60	
Turn-Off Delay Time		$t_{d(off)}$	—	70	
Fall Time		t_f	—	25	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figures 17 and 18	Q_g	55 (Typ)	60	nC
Gate-Source Charge		Q_{gs}	30 (Typ)	—	
Gate-Drain Charge		Q_{gd}	25 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = 46 \text{ A}$ $V_{GS} = 0$) $di_S/dt = 100 \text{ A}/\mu\text{s}$	V_{SD}	1.8 (Typ)	2.2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	200 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	nH

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	nH

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Bias Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response



COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so di_s/dt is specified with a maximum value. Higher values of di_s/dt require an appropriate derating of I_{FM} , peak V_{DS} or both. Ultimately di_s/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.

R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with di_s/dt of 400 A/ μ s.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Unclamped Inductive Switching Test Circuit




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit




Figure 15. Unclamped Inductive Switching Waveforms




Figure 16. Capacitance Variation




Figure 17. Gate Charge versus Gate-to-Source Voltage




Figure 18. Gate Charge Test Circuit

OUTLINE DIMENSIONS

CASE 197A-02 MTM45N05E

STYLE 3:
PIN 1. GATE
2. SOURCE
CASE. DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.36	39.37	1.510	1.550
B	19.31	21.08	0.760	0.830
C	6.35	8.25	0.250	0.325
D	1.45	1.60	0.057	0.063
E	1.53	1.77	0.060	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.666 BSC	
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	25.15	26.67	0.990	1.050
S	3.84	4.19	0.151	0.165

CASE 221A-04 MTP45N05E

STYLE 5:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.95	10.28	0.390	0.405
C	4.07	4.62	0.160	0.180
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	-	0.045	-
Z	-	2.04	-	0.080

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



This TMOS Power FET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM45N15

TMOS POWER FET
45 AMPERES
 $I_{DS(on)} = 0.06 \text{ OHM}$
150 VOLTS



CASE 197A-02
TO-204AE

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	150	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	150	Vdc
Gate-Source Voltage	V_{GS}	± 20	Vdc
Continuous	V_{GSM}	± 40	Vpk
Non-repetitive ($t_p \leq 50 \mu\text{s}$)			
Drain Current — Continuous	I_D	45	Adc
— Pulsed	I_{DM}	225	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	250	Watts
Derate above 25°C		2	W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	0.5	°C/W
— Junction to Ambient	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTM45N15	$V_{(BR)DSS}$	150	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$)		I_{DSS}	—	10	μAdc
($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)			—	100	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 22.5\text{ Adc}$)	$r_{DS(on)}$	—	0.06	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 45\text{ Adc}$) ($I_D = 22.5\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	3.24 2.7	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}$, $I_D = 22.5\text{ A}$)	g_{FS}	10	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}, V_{GS} = 0,$ $f = 1\text{ MHz})$	C_{iss}	—	5500	pF
Output Capacitance		C_{oss}	—	1500	
Reverse Transfer Capacitance		C_{rss}	—	500	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = \text{--- V}, I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms})$ See Figures 13 and 14	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	300	
Turn-Off Delay Time		$t_{d(off)}$	—	400	
Fall Time		t_f	—	250	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10\text{ V})$ See Figure 12	Q_g	85 (Typ)	95	nC
Gate-Source Charge		Q_{gs}	45 (Typ)	—	
Gate-Drain Charge		Q_{gd}	40 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D,$ $V_{GS} = 0)$	V_{SD}	2 (Typ)	2.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	200 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2\%$.

3

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature



SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

Figure 15 shows the outline dimensions for the MOSFET. It includes mechanical drawings with dimensions A through U and a table of dimensions in millimeters and inches. The table is as follows:

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.36	39.37	1.510	1.550
B	19.31	21.08	0.760	0.830
C	8.35	8.25	0.329	0.325
D	1.45	1.60	0.057	0.063
E	1.53	1.77	0.060	0.070
F	30.15	BSC	1.187	BSC
G	10.92	BSC	0.430	BSC
H	5.46	BSC	0.215	BSC
J	16.89	BSC	0.665	BSC
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	25.15	26.67	0.990	1.050
U	3.84	4.19	0.151	0.165

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

STYLE 3.
 PIN 1, GATE
 2, SOURCE
 CASE, DRAIN

CASE 197A-02
 TO-204AE

Designer's Data Sheet

TMOS IV

Power Field Effect Transistors
N-Channel Enhancement-Mode Silicon Gate


This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- DC Equivalent to IRFZ40



MTM50N05E
MTP50N05E

TMOS POWER FETs
50 AMPERES
 $r_{DS(on)} = 0.028 \text{ OHM}$
50 VOLTS




MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	50	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous ($T_C = 25^\circ\text{C}$)	I_D	50	Adc
— Pulsed	I_{DM}	160	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	125	Watts
Derate above 25°C		1	W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C


THERMAL CHARACTERISTICS

Thermal Resistance				°C/W
Junction to Case		$R_{\theta JC}$	1	
Junction to Ambient	MTM50N05E	$R_{\theta JA}$	30	
	MTP50N05E		62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds		T_L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



MTM50N05E
CASE 197A-02
TO-204AE



MTP50N05E
CASE 221A-04
TO-220AB

3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	50	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10 80	μA
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4 3.5	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 25 \text{ Adc}$)	$r_{DS(on)}$	—	0.028	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 50 \text{ Adc}$) ($I_D = 25 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	1.4 1.3	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 25 \text{ A}$)	g_{FS}	17	—	mhos

DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS

Unclamped Inductive Switching Energy See Figures 14 and 15 ($I_D = 160 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^\circ\text{C}$, Single Pulse, Non-repetitive) ($I_D = 50 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^\circ\text{C}$, P.W. $\leq 35 \mu\text{s}$, Duty Cycle $\leq 1\%$) ($I_D = 20 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 100^\circ\text{C}$, P.W. $\leq 35 \mu\text{s}$, Duty Cycle $\leq 1\%$)	W_{DSR}	—	55 100 35	mJ
---	-----------	---	-----------------	----

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 16	C_{iss}	—	3000	pF
Output Capacitance		C_{oss}	—	1200	
Reverse Transfer Capacitance		C_{rss}	—	400	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 4.7 \text{ ohms})$ See Figure 9	$t_{d(on)}$	—	25	ns
Rise Time		t_r	—	60	
Turn-Off Delay Time		$t_{d(off)}$	—	70	
Fall Time		t_f	—	25	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figures 17 and 18	Q_g	55 (Typ)	60	nC
Gate-Source Charge		Q_{gs}	30 (Typ)	—	
Gate-Drain Charge		Q_{gd}	25 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_{SD} = 51 \text{ A}, V_{GS} = 0,$ $di/dt = 100 \text{ A}/\mu\text{s})$	V_{SD}	1.9 (Typ)	2.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	(Typ)	250	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	nH

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	nH

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so di_s/dt is specified with a maximum value. Higher values of di_s/dt require an appropriate derating of I_{FM} , peak V_{DS} or both. Ultimately di_s/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.

R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with di_s/dt of 400 A/ μ s.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Unclamped Inductive Switching Test Circuit




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit




Figure 15. Unclamped Inductive Switching Waveforms




Figure 16. Capacitance Variation






Figure 17. Gate Charge versus Gate-to-Source Voltage



$V_{in} = 15\text{ V}_{pk}$; PULSE WIDTH $\leq 100\ \mu\text{s}$, DUTY CYCLE $\leq 10\%$

Figure 18. Gate Charge Test Circuit




MTM55N08
MTM55N10
MTM60N05
MTM60N06

Designer's Data Sheet

**N-CHANNEL ENHANCEMENT-MODE SILICON GATE
 TMOS POWER FIELD EFFECT TRANSISTOR**

These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads




55 and 60 AMPERE

**N-CHANNEL TMOS
 POWER FETs**

$r_{DS(on)} = 0.04 \text{ OHM}$
 80 and 100 VOLTS

$r_{DS(on)} = 0.028 \text{ OHM}$
 50 and 60 VOLTS

MTM55N08
MTM55N10
MTM60N05
MTM60N06



MAXIMUM RATINGS


Rating	Symbol	MTM				Unit
		60N05	60N06	55N08	55N10	
Drain-Source Voltage	V_{DSS}	50	60	80	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50	60	80	100	Vdc
Gate-Source Voltage Continuous Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS} V_{GSM}	± 20 ± 40				Vdc Vpk
Drain Current Continuous Pulsed	I_D I_{DM}	60 300		55 275		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	250 2				Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150				°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	0.5	°C/W
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

STYLE 3:
 PIN 1: GATE
 2: SOURCE
 CASE: DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.36	39.37	1.510	1.550
B	19.31	21.08	0.760	0.830
C	6.35	8.25	0.250	0.325
D	1.45	1.60	0.057	0.063
E	1.53	1.77	0.060	0.070
F	30.15	BSC	1.187	BSC
G	10.92	BSC	0.430	BSC
H	5.46	BSC	0.215	BSC
J	16.89	BSC	0.665	BSC
K	11.18	12.19	0.440	0.480
L	3.84	4.19	0.151	0.165
M	25.15	26.67	0.990	1.050
N	3.84	4.19	0.151	0.165

**CASE 197A-02
 TO-204AE**

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 5.0 \text{ mA}$)	$V_{BR(DSS)}$	50 60 80 100	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DS}, V_{GS} = 0$) $T_C = 125^\circ\text{C}$	I_{DSS}	—	10 100	μAdc
Gate-Body Leakage Current ($V_{GS} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSS}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$); $V_{DS} = V_{GS}$ $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 30 \text{ Adc}$) ($V_{GS} = 10 \text{ Vdc}, I_D = 27.5 \text{ Adc}$)	$r_{DS(on)}$	—	0.028 0.04	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 60 \text{ Adc}$) ($I_D = 30 \text{ Adc}, T_J = 100^\circ\text{C}$) ($I_D = 55 \text{ Adc}$) ($I_D = 27.5 \text{ Adc}, T_C = 100^\circ\text{C}$)	$V_{DS(on)}$	—	1.98 1.68 2.6 2.2	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 30 \text{ A}$) ($V_{DS} = 15 \text{ V}, I_D = 27.5 \text{ A}$)	gFS	10 10	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$) See Figure 8	C_{iss}	—	5000	pF
Output Capacitance		C_{oss}	—	2500	
Reverse Transfer Capacitance		C_{rss}	—	1000	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D,$ $R_{gen} = 50 \text{ ohms}$) See Figure 16	$t_{d(on)}$	—	70	ns
Rise Time		t_r	—	350	
Turn-Off Delay Time		$t_{d(off)}$	—	350	
Fall Time		t_f	—	400	
Total Gate Charge	$V_{DS} = 0.8 \text{ Rated},$ $I_D = \text{Rated},$ $V_{GS} = 10 \text{ V}$ See Figure 15	Q_g	105 (Typ)	120	nC
	Q_{gs}	74 (Typ)	—		
	Q_{gd}	31 (Typ)	—		

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$I_S = \text{Rated } I_D$ $V_{GS} = 0$	V_{SD}	3.5	4	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance.		
Reverse Recovery Time		t_{rr}	200	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL CHARACTERISTICS

MTM60N05, MTM60N06

FIGURE 1 — ON-REGION CHARACTERISTICS




FIGURE 3 — TRANSFER CHARACTERISTICS





FIGURE 5 — ON-RESISTANCE versus DRAIN CURRENT



MTM55N08, MTM55N10

FIGURE 2 — ON-REGION CHARACTERISTICS




FIGURE 4 — TRANSFER CHARACTERISTICS





FIGURE 6 — ON-RESISTANCE versus DRAIN CURRENT



3

TYPICAL CHARACTERISTICS

FIGURE 7 — GATE-THRESHOLD VOLTAGE VARIATION WITH TEMPERATURE




FIGURE 8 — CAPACITANCE VARIATION




FIGURE 9 — BREAKDOWN VOLTAGE VARIATION WITH TEMPERATURE




FIGURE 10 — ON-RESISTANCE VARIATION WITH TEMPERATURE





FIGURE 11 — THERMAL RESPONSE



SAFE OPERATING AREA INFORMATION

FIGURE 12 — MTM60N05, MTM60N06





FIGURE 13 — MTM55N08, MTM55N10



FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 14 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 14 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$

FIGURE 14 — MAXIMUM RATED SWITCHING SAFE OPERATING AREA




FIGURE 15 — STORED CHARGE versus GATE-TO-SOURCE VOLTAGE





FIGURE 16 — RESISTIVE SWITCHING TIME VARIATION WITH GATE RESISTANCE



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP1N45
MTP1N50

TMOS POWER FETs
1 AMPERE
 $r_{DS(on)} = 8 \text{ OHMS}$
450 and 500 VOLTS



3

MAXIMUM RATINGS

Rating	Symbol	MTP		Unit
		1N45	1N50	
Drain-Source Voltage	V_{DSS}	450	500	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	450	500	Vdc
Gate-Source Voltage Continuous	V_{GS}	± 20		Vdc
Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40		Vpk
Drain Current — Continuous	I_D	1		Adc
— Pulsed	I_{DM}	4		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	50		Watts
Derate above 25°C		0.4		W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	2.5	$^\circ\text{C/W}$
— Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	450 500	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 0.5\text{ Adc}$)	$r_{DS(on)}$	—	8	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 1\text{ Adc}$) ($I_D = 0.5\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	9.5 8	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}$, $I_D = 0.5\text{ A}$)	g_{FS}	1	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	200	pF
Output Capacitance		C_{oss}	—	30	
Reverse Transfer Capacitance		C_{rss}	—	10	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 13 and 14	$t_{d(on)}$	—	20	ns
Rise Time		t_r	—	15	
Turn-Off Delay Time		$t_{d(off)}$	—	35	
Fall Time		t_f	—	30	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	9 (Typ)	11	nC
Gate-Source Charge		Q_{gs}	7 (Typ)	—	
Gate-Drain Charge		Q_{gd}	2 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$, $V_{GS} = 0)$	V_{SD}	1.8 (Typ)	2.2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	150 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP1N55
MTP1N60

TMOS POWER FETs
1 AMPERE
 $r_{DS(on)} = 12 \text{ OHMS}$
550 and 600 VOLTS



MAXIMUM RATINGS

Rating	Symbol	MTP		Unit
		1N55	1N60	
Drain-Source Voltage	V_{DSS}	550	600	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	550	600	Vdc
Gate-Source Voltage Continuous Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS}	± 20		Vdc
	V_{GSM}	± 40		Vpk
Drain Current — Continuous — Pulsed	I_D	1		Adc
	I_{DM}	3		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	50		Watts
		0.4		W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$	2.5	°C/W
	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTP1N55 MTP1N60	$V_{(BR)DSS}$	550 600	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

(continued)

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
ON CHARACTERISTICS*				
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 0.5\text{ Adc}$)	$r_{DS(on)}$	—	12	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 0.5\text{ Adc}$) ($I_D = 0.5\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	6 12	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}$, $I_D = 0.5\text{ A}$)	g_{FS}	0.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	200	pF
Output Capacitance		C_{oss}	—	30	
Reverse Transfer Capacitance		C_{rss}	—	10	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 13 and 14	$t_{d(on)}$	—	20	ns
Rise Time		t_r	—	15	
Turn-Off Delay Time		$t_{d(off)}$	—	35	
Fall Time		t_f	—	30	
Total Gate Charge	($V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	8 (Typ)	10	nC
Gate-Source Charge		Q_{gs}	4 (Typ)	—	
Gate-Drain Charge		Q_{gd}	4 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$, $V_{GS} = 0$)	V_{SD}	1 (Typ)	1.2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	250 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L_s	7.5 (Typ)	—	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

3




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



3

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



This TMOS Power FET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP2N20

TMOS POWER FETs
2 AMPERES
 $r_{DS(on)} = 1.8 \text{ OHMS}$
200 VOLTS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	200	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	200	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu s$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous	I_D	2	Adc
— Pulsed	I_{DM}	6	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	50	Watts
Derate above 25°C		0.4	$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	2.5	$^\circ\text{C}/\text{W}$
— Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	200	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$)	I_{DSS}	—	10	μAdc
($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		—	100	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc	
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 1\text{ Adc}$)	$r_{DS(on)}$	—	1.8	Ohms	
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 2\text{ Adc}$) ($I_D = 1\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	4.4 3.6	Vdc	
Forward Transconductance ($V_{DS} = 15\text{ V}$, $I_D = 1\text{ A}$)	gFS	0.5	—	mhos	
DYNAMIC CHARACTERISTICS					
Input Capacitance	($V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	250	pF
Output Capacitance		C_{oss}	—	100	
Reverse Transfer Capacitance		C_{rss}	—	50	
SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)					
Turn-On Delay Time	($V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	20	ns
Rise Time		t_r	—	30	
Turn-Off Delay Time		$t_{d(off)}$	—	30	
Fall Time		t_f	—	15	
Total Gate Charge	($V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	3.5 (Typ)	10	nC
Gate-Source Charge		Q_{gs}	2 (Typ)	—	
Gate-Drain Charge		Q_{gd}	1.5 (Typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS*					
Forward On-Voltage	($I_S = \text{Rated } I_D$, $V_{GS} = 0$)	V_{SD}	1.2 (Typ)	2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	60 (Typ)	—	ns
INTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L_s	7.5 (Typ)	—		

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

3

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


This TMOS Power FET is designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP2N25

TMOS POWER FET
2 AMPERES
 $r_{DS(on)} = 2.8 \text{ OHMS}$
250 VOLTS




3

MAXIMUM RATINGS

Rating	Symbol	MTP2N25	Unit
Drain-Source Voltage	V_{DSS}	250	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	250	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous	I_D	2	Adc
— Pulsed	I_{DM}	10	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	50	Watts
Derate above 25°C		0.4	$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	2.5	$^\circ\text{C}/\text{W}$
— Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$



Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	250	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 1 \text{ Adc}$)	$r_{DS(on)}$	—	2.8	Ohms
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 2 \text{ Adc}$) ($I_D = 1 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	5.6 4	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 1 \text{ A}$)	g_{FS}	0.8	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 10	C_{iss}	—	400	pF
Output Capacitance		C_{oss}	—	150	
Reverse Transfer Capacitance		C_{rss}	—	65	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms})$ See Figures 12 and 13	$t_{d(on)}$	—	25	ns
Rise Time		t_r	—	20	
Turn-Off Delay Time		$t_{d(off)}$	—	35	
Fall Time		t_f	—	30	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 11	Q_g	6.5 (Typ)	9	nC
Gate-Source Charge		Q_{gs}	3.5 (Typ)	—	
Gate-Drain Charge		Q_{gd}	3 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	2 (Typ)	—	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	190 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Thermal Response




Figure 10. Capacitance Variation




Figure 11. Gate Charge versus Gate-to-Source Voltage




Figure 12. Switching Test Circuit




Figure 13. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 221A-04
TO-220AB**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	5.68	10.28	0.280	0.405
C	4.07	4.82	0.160	0.190
D	0.94	0.98	0.035	0.039
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	2.93	0.110	0.115
J	0.26	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.30	0.045	0.051
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.75	0.080	0.110
S	1.15	1.98	0.045	0.078
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.12	—	0.045	—
Z	—	2.04	—	0.080

NOTES
 1 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
 2 CONTROLLING DIMENSION INCH
 3 DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

STYLE 5
 PIN 1 GATE
 2 DRAIN
 3 SOURCE
 4 DRAIN

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP2N35
MTP2N40

TMOS POWER FETs
2 AMPERES
 $r_{DS(on)} = 5 \text{ OHMS}$
350 and 400 VOLTS



CASE 221A-04
TO-220AB

MAXIMUM RATINGS

Rating	Symbol	MTP		Unit
		2N35	2N40	
Drain-Source Voltage	V_{DSS}	350	400	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	350	400	Vdc
Gate-Source Voltage Continuous Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS}	± 20		Vdc
	V_{GSM}	± 40		Vpk
Drain Current — Continuous — Pulsed	I_D	2		Adc
	I_{DM}	5		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	50		Watts
		0.4		$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$	2.5	$^\circ\text{C}/\text{W}$
	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTP2N35 MTP2N40	$V_{(BR)DSS}$	350 400	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 2\text{ Adc}$)	$r_{DS(on)}$	—	5	Ohms
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 2\text{ Adc}$) ($I_D = 1\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	13 10	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}$, $I_D = 1\text{ A}$)	g_{FS}	0.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	200	pF
Output Capacitance		C_{oss}	—	30	
Reverse Transfer Capacitance		C_{rss}	—	10	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	20	ns
Rise Time		t_r	—	15	
Turn-Off Delay Time		$t_{d(off)}$	—	35	
Fall Time		t_f	—	30	
Total Gate Charge	($V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	9 (Typ)	11	nC
Gate-Source Charge		Q_{gs}	7 (Typ)	—	
Gate-Drain Charge		Q_{gd}	2 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$, $V_{GS} = 0$)	V_{SD}	1.8 (Typ)	2.2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	150 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response






Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.



MTP2N55
MTP2N60

TMOS POWER FETs
2 AMPERES
 $r_{DS(on)} = 6 \text{ OHMS}$
550 and 600 VOLTS

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- Low drive requirements $V_{GS(th)} = 4.5 \text{ V(max)}$

MAXIMUM RATINGS

Rating	Symbol	MTP2N55	MTP2N60	Unit
Drain-Source Voltage	V_{DSS}	550	600	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	550	600	Vdc
Gate-Source Voltage Continuous	V_{GS}	± 20		Vdc
Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40		Vpk
Drain Current — Continuous	I_D	2		Adc
— Pulsed	I_{DM}	9		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75	0.6	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$ $R_{\theta JA}$	1.67 62.5	°C/W
Junction to Ambient TO-220			
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)



Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	550 600	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSRR}	—	100	nAdc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



MTP2N55
MTP2N60
CASE 221A-04
TO-220AB

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 1\text{ Adc}$)	$r_{DS(on)}$	—	6	Ohms
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 1\text{ Adc}$) ($I_D = 1\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	6 10	Vdc
Forward Transconductance ($V_{DS} = 10\text{ V}$, $I_D = 1\text{ A}$)	g_{FS}	0.75	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	500	pF
Output Capacitance		C_{oss}	—	150	
Reverse Transfer Capacitance		C_{rss}	—	40	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	25	ns
Rise Time		t_r	—	30	
Turn-Off Delay Time		$t_{d(off)}$	—	90	
Fall Time		t_f	—	50	
Total Gate Charge	($V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	16 (Typ)	20	nC
Gate-Source Charge		Q_{gs}	7 (Typ)	—	
Gate-Drain Charge		Q_{gd}	9 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.1 (Typ)	2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	500 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to center of pad)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature






Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These Logic Level TMOS Power FETs are designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Low Drive Requirement to Interface Power Loads to Logic Level ICs or Microprocessors — $V_{GS(th)} = 2$ Volts max
- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP3N08L
MTP3N10L

TMOS POWER FETs
LOGIC LEVEL
3 AMPERES
 $r_{DS(on)} = 0.8$ OHM
80 and 100 VOLTS



CASE 221A-04
TO-220AB

MAXIMUM RATINGS

Rating	Symbol	MTP3N08L	MTP3N10L	Unit
Drain-Source Voltage	V_{DSS}	80	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1$ M Ω)	V_{DGR}	80	100	Vdc
Gate-Source Voltage — Continuous	V_{GS}		± 15	Vdc
— Non-repetitive ($t_p \leq 50$ μ s)	V_{GSM}		± 20	Vpk
Drain Current — Continuous	I_D		3	Adc
— Pulsed	I_{DM}		14	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D		25	Watts
Derate above 25°C			0.2	W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance				°C/W
Junction to Case	$R_{\theta JC}$		5	
Junction to Ambient	$R_{\theta JA}$		62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L		275	°C

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 250$ μ A)	MTP3N08L			Vdc
	MTP3N10L	$V_{(BR)DSS}$	80	—
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$)				μ Adc
		I_{DSS}	—	1
($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)			50	

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS (continued)

Gate-Body Leakage Current, Forward ($V_{GSF} = 15\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate Body Leakage Current, Reverse ($V_{GSR} = 15\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) ($T_J = 100^\circ\text{C}$)	$V_{GS(th)}$	1 0.75	2 1.5	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 5\text{ Vdc}$, $I_D = 2\text{ Adc}$)	$r_{DS(on)}$	—	0.8	Ohm
Drain-Source On-Voltage ($V_{GS} = 5\text{ V}$) ($I_D = 3\text{ Adc}$) ($I_D = 2\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	2.6 2.4	Vdc
Forward Transconductance ($V_{DS} = 10\text{ V}$, $I_D = 2\text{ A}$)	g_{FS}	1	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$	C_{iss}	—	225	pF
	$V_{GS} = 15\text{ V}$, $V_{DS} = 0$, $f = 1\text{ MHz}$		—	600	
Reverse Transfer Capacitance	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$	C_{rss}	—	40	pF
	$V_{GS} = 15\text{ V}$, $V_{DS} = 0$, $f = 1\text{ MHz}$		—	360	
Output Capacitance	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$	C_{oss}	—	100	pF

SWITCHING CHARACTERISTICS ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}$, $I_D = 2\text{ A}$, $V_{GS} = 5\text{ V}$, $R_{gen} = 50\text{ ohms}$)	$t_{d(on)}$	—	20	ns
Rise Time		t_r	—	130	
Turn-Off Delay Time		$t_{d(off)}$	—	40	
Fall Time		t_f	—	60	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = 3\text{ A}$, $V_{GS} = 5\text{ Vdc}$) See Figures 11 and 12.	Q_g	5 (typ)	8	nC
Gate-Source Charge		Q_{gs}	2 (typ)	—	
Gate-Drain Charge		Q_{gd}	3 (typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	$(I_S = 3\text{ A}$, $V_{GS} = 0$) See Figures 14 and 15.	V_{SD}	1.5 (typ)	1.8	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	(typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (typ) 4.5 (typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Thermal Response




Figure 10. Capacitance Variation






Figure 11. Gate Charge versus Gate-to-Source Voltage



$V_{in} = 15 V_{pk}$; PULSE WIDTH $\leq 100 \mu s$, DUTY CYCLE $\leq 10\%$

Figure 12. Gate Charge Test Circuit



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


This TMOS Power FET is designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement $V_{G(th)} = 4.5$ Volts (max)



MTP3N40

TMOS POWER FET
3 AMPERES
 $r_{DS(on)} = 3.3$ OHMS
400 VOLTS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	400	Vdc
Drain-Gate Voltage ($R_{GS} = 1$ M Ω)	V_{DGR}	400	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50$ μ s)	V_{GSM}	± 40	Vpk
Drain Current — Continuous	I_D	3	Adc
— Pulsed	I_{DM}	8	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	75	Watts
Derate above 25°C		0.6	W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance			°C/W
Junction to Case	$R_{\theta JC}$	1.67	
Junction to Ambient	$R_{\theta JA}$	30	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C



CASE 221A-04
TO-220AB

3

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	400	—	Vdc	
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	0.2 1	mAdc	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc	
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc	
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc	
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 1.5 \text{ Adc}$)	$r_{DS(on)}$	—	3.3	Ohms	
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 3 \text{ Adc}$) ($I_D = 1.5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	12 10	Vdc	
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 1.5 \text{ A}$)	g_{FS}	0.75	—	mhos	
DYNAMIC CHARACTERISTICS					
Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$ See Figure 11)	C_{iss}	—	500	pF
Output Capacitance		C_{oss}	—	100	
Reverse Transfer Capacitance		C_{rss}	—	50	
SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)					
Turn-On Delay Time	($V_{DD} = 125 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	40	ns
Rise Time		t_r	—	60	
Turn-Off Delay Time		$t_{d(off)}$	—	60	
Fall Time		t_f	—	30	
Total Gate Charge	($V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V}$) See Figure 12	Q_g	16 (Typ)	20	nC
Gate-Source Charge		Q_{gs}	10 (Typ)	—	
Gate-Drain Charge		Q_{gd}	6 (Typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS*					
Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1 (Typ)	1.4	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	300 (Typ)	—	ns
INTERNAL PACKAGE INDUCTANCE (TO-204)					
Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH	
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	nH	

3

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage




Figure 13. Switching Test Circuit

RESISTIVE SWITCHING




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

Figure 15 shows the mechanical outline dimensions for the TO-220AB package. Dimensions A through Z are labeled on the drawing, representing various physical characteristics of the component.

**CASE 221A-04
TO-220AB**

STYLE 5:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.88	10.28	0.390	0.405
C	4.07	4.82	0.160	0.190
D	0.84	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP3N45
MTP3N50

TMOS POWER FETs
3 AMPERES
 $r_{DS(on)} = 3 \text{ OHMS}$
450 and 500 VOLTS



MTP3N45
MTP3N50
CASE 221A-04
TO-220AB

MAXIMUM RATINGS

Rating	Symbol	MTP3N45	MTP3N50	Unit
Drain-Source Voltage	V_{DSS}	450	500	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	450	500	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS}	± 20		Vdc
	V_{GSM}	± 40		Vpk
Drain Current	I_D	3		Adc
	I_{DM}	10		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75	0.6	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C/W}$
		Junction to Ambient TO-220	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTP3N45 MTP3N50	$V_{(BR)DSS}$	450 500	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 1.5 \text{ Adc}$)		$r_{DS(on)}$	—	3	Ohms
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 3 \text{ Adc}$) ($I_D = 1.5 \text{ Adc}, T_J = 100^\circ\text{C}$)		$V_{DS(on)}$	— —	9 7	Vdc
Forward Transconductance ($V_{DS} = 10 \text{ V}, I_D = 1.5 \text{ A}$)		g_{FS}	1	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 11	C_{iss}	—	500	pF
Output Capacitance		C_{oss}	—	150	
Reverse Transfer Capacitance		C_{rss}	—	40	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D,$ $R_{gen} = 50 \text{ ohms})$ See Figures 9, 13 and 14	$t_{d(on)}$	—	25	ns
Rise Time		t_r	—	30	
Turn-Off Delay Time		$t_{d(off)}$	—	90	
Fall Time		t_f	—	50	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 12	Q_g	16 (Typ)	20	nC
Gate-Source Charge		Q_{gs}	10 (Typ)	—	
Gate-Drain Charge		Q_{gd}	10 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D,$ $V_{GS} = 0)$	V_{SD}	1.1 (Typ)	1.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	500 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is on, or when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms


OUTLINE DIMENSIONS



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement
Mode Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP3N95
MTP3N100
MTP4N85
MTP4N90

TMOS POWER FETs
3 and 4 AMPERES
 $r_{DS(on)} = 4$ OHMS
850, 900, 950
and 1000 VOLTS



MAXIMUM RATINGS

Rating	Symbol	MTP				Unit
		4N85	4N90	3N95	3N100	
Drain-Source Voltage	V_{DSS}	850	900	950	1000	Vdc
Drain-Gate Voltage ($R_{GS} = 1\text{ M}\Omega$)	V_{DGR}	850	900	950	1000	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50\ \mu s$)	V_{GS} V_{GSM}	± 20 ± 40				Vdc Vpk
Drain Current Continuous Pulsed	I_D I_{DM}	4 18		3 16		Adc
Gate Current — Pulsed	I_{GM}	1.5				Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above 25°C	P_D	75 0.6				Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150				°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.67	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	62.5	°C/W
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTP4N85 MTP4N90 MTP3N95 MTP3N100	$V_{(BR)DSS}$	850 900 950 1000	— — — —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) ($T_J = 100^\circ\text{C}$)		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 1.5 \text{ Adc}$) ($V_{GS} = 10 \text{ Vdc}, I_D = 2 \text{ Adc}$)	MTP3N95/3N100 MTP4N85/4N90	$r_{DS(on)}$	— —	4 4	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 3 \text{ Adc}$) ($I_D = 1.5 \text{ Adc}, T_J = 100^\circ\text{C}$) ($I_D = 4 \text{ Adc}$) ($I_D = 2 \text{ Adc}, T_C = 100^\circ\text{C}$)	MTP3N95/3N100 MTP4N85/4N90	$V_{DS(on)}$	— — — —	12 10 16 14	Vdc
Forward Transconductance ($V_{DS} = 10 \text{ V}, I_D = 1.5 \text{ A}$) ($V_{DS} = 10 \text{ V}, I_D = 2 \text{ A}$)	MTP3N95/3N100 MTP4N85/4N90	g_{fs}	2 2	— —	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$	C_{iss}	—	1500	pF
Output Capacitance		C_{oss}	—	150	
Reverse Transfer Capacitance		C_{rss}	—	60	

SWITCHING CHARACTERISTICS ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D, R_{gen} = 50 \text{ ohms})$ See Figs. 8 and 9.	$t_{d(on)}$	—	40	ns
Rise Time		t_r	—	40	
Turn-Off Delay Time		$t_{d(off)}$	—	250	
Fall Time		t_f	—	75	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS}, I_D = \text{Rated } I_D, V_{GS} = 10 \text{ Vdc})$ See Figs. 10 and 11.	Q_g	55 (typ)	85	nC
Gate-Source Charge		Q_{gs}	30 (typ)	—	
Gate-Drain Charge		Q_{gd}	25 (typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$ See Figs. 16 and 17.	V_{SD}	1.1 (typ)	1.5	Vdc
Forward Turn-On Time		t_{on}	200 (typ)	—	ns
Reverse Recovery Time		t_{rr}	1000 (typ)	—	ns

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation with Temperature




Figure 3. Transfer Characteristics




Figure 4. Capacitance Variation




Figure 5. Normalized On-Resistance versus Temperature




Figure 6. Normalized Breakdown Voltage versus Temperature




Figure 7. Thermal Response

RESISTIVE SWITCHING




Figure 8. Switching Test Circuit




Figure 9. Switching Waveforms





Figure 10. Gate Charge Variation



$V_{in} = 15 \text{ V}_{pk}$; PULSE WIDTH $\leq 100 \mu\text{s}$, DUTY CYCLE $\leq 10\%$

Figure 11. Gate Charge Test Circuit

SAFE OPERATING AREA INFORMATION




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Rated Forward Biased Safe Operating Area




Figure 14. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The dc data of Figures 11 and 12 are based on a case temperature (T_C) of 25°C and a maximum junction temperature ($T_{J(max)}$) of 150°. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current (I_{DM}) may be calculated with the aid of the following equation:

$$I_{DM} = I_D(25^\circ C) \left[\frac{T_{J(max)} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)} \right]$$

where

$I_D(25^\circ C)$ = the dc drain current at $T_C = 25^\circ C$ from Figures 11 and 12

$T_{J(max)}$ = rated maximum junction temperature

T_C = device case temperature

P_D = rated power dissipation at $T_C = 25^\circ C$

$R_{\theta JC}$ = rated steady state thermal resistance

$r(t)$ = normalized thermal response from Figure 7


SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 13 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 13 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$

OUTLINE DIMENSIONS



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These Logic Level TMOS Power FETs are designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Low Drive Requirement to Interface Power Loads to Logic Level ICs or Microprocessors — $V_{GS(th)} = 2$ Volts max
- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP4N05L
MTP4N06L

TMOS POWER FETs
LOGIC LEVEL
4 AMPERES
 $r_{DS(on)} = 0.6$ OHM
50 and 60 VOLTS



CASE 221A-04
TO-220AB

MAXIMUM RATINGS

Rating	Symbol	MTP4N05L	MTP4N06L	Unit
Drain-Source Voltage	V_{DSS}	50	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1$ M Ω)	V_{DGR}	50	60	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 15		Vdc
— Non-repetitive ($t_p \leq 50$ μ s)	V_{GSM}	± 20		Vpk
Drain Current — Continuous	I_D	4		Adc
— Pulsed	I_{DM}	16		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	25	0.2	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	5	°C/W
Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 250$ μ A)	MTP4N05L MTP4N06L	$V_{(BR)DSS}$	50 60	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	1 50	μ Adc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS (continued)					
Gate-Body Leakage Current, Forward ($V_{GS} = 15\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc	
Gate Body Leakage Current, Reverse ($V_{GSR} = 15\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc	
ON CHARACTERISTICS					
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) ($T_J = 100^\circ\text{C}$)	$V_{GS(th)}$	1 0.75	2 1.5	Vdc	
Static Drain-Source On-Resistance ($V_{GS} = 5\text{ Vdc}$, $I_D = 2\text{ Adc}$)	$r_{DS(on)}$	—	0.6	Ohm	
Drain-Source On-Voltage ($V_{GS} = 5\text{ V}$) ($I_D = 4\text{ Adc}$) ($I_D = 2\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	3 1.8	Vdc	
Forward Transconductance ($V_{DS} = 10\text{ V}$, $I_D = 2\text{ A}$)	g_{FS}	1	—	mhos	
DYNAMIC CHARACTERISTICS					
Input Capacitance	C_{iss}	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$	—	225	pF
		$V_{GS} = 15\text{ V}$, $V_{DS} = 0$, $f = 1\text{ MHz}$	—	600	
Reverse Transfer Capacitance	C_{rss}	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$	—	40	pF
		$V_{GS} = 15\text{ V}$, $V_{DS} = 0$, $f = 1\text{ MHz}$	—	360	
Output Capacitance	C_{oss}	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$	—	100	pF
SWITCHING CHARACTERISTICS ($T_J = 100^\circ\text{C}$)					
Turn-On Delay Time	$(V_{DD} = 25\text{ V}$, $I_D = 2\text{ A}$, $V_{GS} = 5\text{ V}$, $R_{gen} = 50\text{ ohms}$)	$t_{d(on)}$	—	20	ns
Rise Time		t_r	—	130	
Turn-Off Delay Time		$t_{d(off)}$	—	40	
Fall Time		t_f	—	60	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = 4\text{ A}$, $V_{GS} = 5\text{ Vdc}$) See Figures 11 and 12.	Q_g	4 (typ)	8	nC
Gate-Source Charge		Q_{gs}	1.5 (typ)	—	
Gate-Drain Charge		Q_{gd}	2.5 (typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS					
Forward On-Voltage	$(I_S = 4\text{ A}$, $V_{GS} = 0$) See Figures 14 and 15.	V_{SD}	1.2 (typ)	1.6	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	250 (typ)	—	ns
INTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (typ)	—	nH	
		4.5 (typ)	—		
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (typ)	—		

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$




Figure 9. Thermal Response




Figure 10. Capacitance Variation





Figure 11. Gate Charge versus Gate-to-Source Voltage



$V_{in} = 15 V_{pk}$; PULSE WIDTH $\leq 100 \mu s$; DUTY CYCLE $\leq 10\%$

Figure 12. Gate Charge Test Circuit

OUTLINE DIMENSIONS

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

STYLE 5:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

**CASE 221A-04
TO-220AB**

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


This TMOS Power FET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP4N08

TMOS POWER FET
4 AMPERES
 $r_{DS(on)} = 0.8 \text{ OHM}$
80 VOLTS



CASE 221A-04
TO-220AB

3

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	80	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	80	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS} V_{GSM}	± 20 ± 40	Vdc Vpk
Drain Current Continuous Pulsed	I_D I_{DM}	4 9	Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above 25°C	P_D	50 0.4	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	2.5 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	80	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 2 \text{ Adc}$)	$r_{DS(on)}$	—	0.8	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 4 \text{ Adc}$) ($I_D = 2 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	3.6 3.2	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 2 \text{ A}$)	g_{FS}	0.75	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$) See Figure 11	C_{iss}	—	200	pF
Output Capacitance		C_{oss}	—	150	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	20	ns
Rise Time		t_r	—	80	
Turn-Off Delay Time		$t_{d(off)}$	—	30	
Fall Time		t_f	—	30	
Total Gate Charge	($V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V}$) See Figure 12	Q_g	3.75 (Typ)	10	nC
Gate-Source Charge		Q_{gs}	1.75 (Typ)	—	
Gate-Drain Charge		Q_{gd}	2 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.8 (Typ)	2.8	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	250 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	nH

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$




Figure 9. Gate Resistance versus Time




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-To-Source Voltage

3

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

CASE 221A-04
TO-220AB



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.46	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.27	4.82	0.180	0.190
D	0.64	0.88	0.025	0.035
E	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.03	0.110	0.120
J	0.96	0.95	0.034	0.032
K	12.70	14.27	0.500	0.562
L	1.15	1.99	0.045	0.078
M	4.83	5.23	0.190	0.210
Q	2.84	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.38	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

STYLE 5
PIN 1 GATE
2 DRAIN
3 SOURCE
4 DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982
2. CONTROLLING DIMENSION INCH
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP5N05
MTP5N06

TMOS POWER FETs
 5 AMPERES
 $r_{DS(on)} = 0.6 \text{ OHM}$
 50 and 60 VOLTS



CASE 221A-04
TO-220AB

MAXIMUM RATINGS

Rating	Symbol	MTP		Unit
		5N05	5N06	
Drain-Source Voltage	V_{DSS}	50	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50	60	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS} V_{GSM}		± 20 ± 40	Vdc Vpk
Drain Current Continuous Pulsed	I_D I_{DM}		5 10	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D		50 0.4	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}		-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	2.5 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTP5N05 MTP5N06 $V_{(BR)DSS}$	50 60	— —	Vdc	
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	10 100	μAdc	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc	
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc	
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc	
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 2.5 \text{ Adc}$)	$r_{DS(on)}$	—	0.6	Ohm	
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 5 \text{ Adc}$) ($I_D = 2.5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	3.2 3	Vdc	
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 2.5 \text{ A}$)	gFS	0.75	—	mhos	
DYNAMIC CHARACTERISTICS					
Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$) See Figure 11	C_{iss}	—	200	pF
Output Capacitance		C_{oss}	—	150	
Reverse Transfer Capacitance		C_{rss}	—	100	
SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)					
Turn-On Delay Time	($V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	20	ns
Rise Time		t_r	—	80	
Turn-Off Delay Time		$t_{d(off)}$	—	30	
Fall Time		t_f	—	30	
Total Gate Charge	($V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V}$) See Figure 12	Q_g	3.75 (Typ)	10	nC
Gate-Source Charge		Q_{gs}	1.75 (Typ)	—	
Gate-Drain Charge		Q_{gd}	2 (Typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS*					
Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.4 (Typ)	2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	250 (Typ)	—	ns
INTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	nH	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response






Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 221A-04
TO-220AB**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.62	15.75	0.575	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.54	0.98	0.025	0.039
F	3.61	3.73	0.142	0.147
G	2.42	2.68	0.095	0.105
H	2.90	3.53	0.110	0.139
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.38	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.90	1.27	0.035	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

NOTES


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1987.
2. CONTROLLING DIMENSION: INCH
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

STYLE 5
 PIN 1, GATE
 2, DRAIN
 3, SOURCE
 4, DRAIN

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


This TMOS Power FET is designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP5N12

TMOS POWER FET
5 AMPERES
 $r_{DS(on)} = 0.9 \text{ OHM}$
120 VOLTS



CASE 221A-04
TO-220AB

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	120	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	120	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS} V_{GSM}	± 20 ± 40	Vdc Vpk
Drain Current Continuous	I_D	5	Adc
Pulsed	I_{DM}	14	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	50 0.4	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	2.5 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	120	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 2.5 \text{ Adc}$)	$r_{DS(on)}$	—	0.9	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 5 \text{ Adc}$) ($I_D = 2.5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	6.4 4.5	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 2.5 \text{ A}$)	gFS	0.75	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$ See Figure 11	C_{iss}	—	400	pF
Output Capacitance		C_{oss}	—	200	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$ See Figures 9, 13 and 14	$t_{d(on)}$	—	20	ns
Rise Time		t_r	—	20	
Turn-Off Delay Time		$t_{d(off)}$	—	50	
Fall Time		t_f	—	50	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 12	Q_g	6.5 (Typ)	15	nC
Gate-Source Charge		Q_{gs}	3.5 (Typ)	—	
Gate-Drain Charge		Q_{gd}	3 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1.5 (Typ)	3	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	300 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)DSS$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

CASE 221A-04
TO-220AB



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.62	0.160	0.180
D	0.84	0.88	0.035	0.035
F	3.81	3.73	0.142	0.142
G	2.42	2.66	0.095	0.105
H	2.80	3.83	0.110	0.155
J	0.26	0.55	0.014	0.022
K	12.20	14.27	0.500	0.565
L	1.15	1.38	0.045	0.055
N	4.83	5.27	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.78	0.080	0.110
S	1.15	1.38	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080


STYLE 5
PIN 1 GATE
2 DRAIN
3 SOURCE
4 DRAIN

NOTES
1 DIMENSIONING AND TOLERANCING PER ANS
Y14.5M, 1982
2 CONTROLLING DIMENSION: INCH
3 DIM Z DEFINES A ZONE WHERE ALL BODY AND
LEAD IRREGULARITIES ARE ALLOWED

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


This TMOS Power FET is designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP5N20

TMOS POWER FET
5 AMPERES
 $r_{DS(on)} = 1 \text{ OHM}$
200 VOLTS



CASE 221A-04
TO-220AB

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	200	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	200	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS} V_{GSM}	± 20 ± 40	Vdc Vpk
Drain Current Continuous Pulsed	I_D I_{DM}	5 15	A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75 0.6	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	TO-220	$R_{\theta JC}$	1.67	°C/W
		$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds		T_L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	200	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 2.5 \text{ Adc}$)	$r_{DS(on)}$	—	1	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 5 \text{ Adc}$) ($I_D = 2.5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	6 5	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 2.5 \text{ A}$)	g_{FS}	1.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 11	C_{iss}	—	500	pF
Output Capacitance		C_{oss}	—	150	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms})$ See Figures 9, 13 and 14	$t_{d(on)}$	—	20	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	50	
Fall Time		t_f	—	50	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 12	Q_g	9 (Typ)	20	nC
Gate-Source Charge		Q_{gs}	4 (Typ)	—	
Gate-Drain Charge		Q_{gd}	5 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1.2 (Typ)	2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	300 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response






Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

3

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

Figure 15 shows the outline dimensions of the MOSFET package. It includes a top view and a side view. Dimensions A through Z are labeled. A seating plane is indicated at the top. The package is labeled 'CASE 221A-04 TO-220AB'.

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

STYLE 5:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


This TMOS Power FET is designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP6N10

TMOS POWER FET
6 AMPERES
 $r_{DS(on)} = 0.6 \text{ OHM}$
100 VOLTS




3

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	100	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS} V_{GSM}	± 20 ± 40	Vdc Vpk
Drain Current Continuous Pulsed	I_D I_{DM}	6 12	Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	50 0.4	Watts W/ $^\circ C$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	$^\circ C$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	2.5 62.5	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ C$



CASE 221A-04
TO-220AB

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	100	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 3 \text{ Adc}$)	$r_{DS(on)}$	—	0.6	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 6 \text{ Adc}$) ($I_D = 3 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	4.2 3.6	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 3 \text{ A}$)	g_{FS}	1	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$	C_{iss}	—	400	pF
Output Capacitance		C_{oss}	—	200	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D, R_{gen} = 50 \text{ ohms})$ See Figures 13 and 14	$t_{d(on)}$	—	25	ns
Rise Time		t_r	—	25	
Turn-Off Delay Time		$t_{d(off)}$	—	50	
Fall Time		t_f	—	50	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS}, I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 12	Q_g	6.5 (Typ)	15	nC
Gate-Source Charge		Q_{gs}	3.5 (Typ)	—	
Gate-Drain Charge		Q_{gd}	3 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$	V_{SD}	1.3 (Typ)	2.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	250 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage versus Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching versus Gate Resistance




Figure 10. Thermal Response






Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

CASE 221A-04
TO-220AB



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	0.86	10.28	0.380	0.408
C	4.57	4.82	0.180	0.190
D	0.64	0.88	0.025	0.035
F	3.81	3.73	0.150	0.147
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.560
L	1.15	1.39	0.045	0.055
N	4.83	5.23	0.190	0.210
Q	2.54	3.84	0.100	0.150
R	2.04	2.79	0.080	0.110
S	1.15	1.28	0.045	0.050
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

STYLE S
PIN 1: GATE
2: DRAIN
3: SOURCE
4: DRAIN

NOTES
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP6N55
MTP6N60

TMOS POWER FETs
6 AMPERES
 $r_{DS(on)} = 1.2 \text{ OHMS}$
550 and 600 VOLTS



MAXIMUM RATINGS

Rating	Symbol	MTP		Unit
		6N55	6N60	
Drain-Source Voltage	V_{DSS}	550	600	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	550	600	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS}	± 20		Vdc
	V_{GSM}	± 40		Vpk
Drain Current Continuous Pulsed	I_D	6		Adc
	I_{DM}	30		
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above 25°C	P_D	125	1	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$	1	°C/W
	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTP6N55 MTP6N60	$V_{(BR)DSS}$	550 600	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	500	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	500	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 3 \text{ Adc}$)		$r_{DS(on)}$	—	1.2	Ohms
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 6 \text{ Adc}$) ($I_D = 3 \text{ Adc}, T_J = 100^\circ\text{C}$)		$V_{DS(on)}$	— —	8 7.2	Vdc
Forward Transconductance ($V_{DS} = 10 \text{ V}, I_D = 3 \text{ A}$)		g_{FS}	2	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$ See Figure 11	C_{iss}	—	1800	pF
Output Capacitance		C_{oss}	—	350	
Reverse Transfer Capacitance		C_{rss}	—	150	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$ See Figures 9, 13 and 14	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	200	
Fall Time		t_f	—	120	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V}$) See Figure 12	Q_g	45 (Typ)	65	nC
Gate-Source Charge		Q_{gs}	22 (Typ)	—	
Gate-Drain Charge		Q_{gd}	23 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1.3 (Typ)	—	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	600 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

3

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

**CASE 221A-04
TO-220AB**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.43	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	9.64	9.88	0.379	0.393
F	3.61	3.73	0.142	0.147
G	2.42	2.86	0.096	0.115
H	2.80	3.93	0.110	0.155
J	0.38	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.29	0.045	0.051
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.94	2.79	0.080	0.110
S	1.15	1.30	0.045	0.051
T	5.97	6.47	0.235	0.255
U	0.60	1.27	0.020	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

STYLE S:
 1. GATE
 2. DRAIN
 3. SOURCE
 4. DRAIN

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


This TMOS Power FET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP7N20

TMOS POWER FET
7 AMPERES
 $r_{DS(on)} = 0.7 \text{ OHM}$
200 VOLTS




3

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	200	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	200	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu s$)	V_{GSM}	± 40	Vpk
Drain Current Continuous	I_D	7	Adc
Pulsed	I_{DM}	18	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75 0.6	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.67	°C/W
Junction to Ambient TO-220	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C



Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	200	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 3.5 \text{ Adc}$)	$r_{DS(on)}$	—	0.7	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 7 \text{ Adc}$) ($I_D = 3.5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	5.9 5	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 3.5 \text{ A}$)	g_{FS}	1.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$) See Figure 11	C_{iss}	—	700	pF
Output Capacitance		C_{oss}	—	300	
Reverse Transfer Capacitance		C_{rss}	—	80	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	100	
Fall Time		t_f	—	50	
Total Gate Charge	($V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V}$) See Figure 12	Q_g	9 (Typ)	20	nC
Gate-Source Charge		Q_{gs}	4 (Typ)	—	
Gate-Drain Charge		Q_{gd}	5 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.5 (Typ)	3	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	300 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



Designer's Data Sheet
Power Field Effect Transistor
P-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP7P05
MTP7P06

TMOS POWER FETs
7 AMPERES
 $r_{DS(on)} = 0.6 \text{ OHM}$
50 and 60 VOLTS



MTP7P05
MTP7P06
CASE 221A-04
TO-220AB

MAXIMUM RATINGS

Rating	Symbol	MTP		Unit
		7P05	7P06	
Drain-Source Voltage	V_{DSS}	50	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50	60	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS} V_{GSM}	± 20 ± 40		Vdc Vpk
Drain Current Continuous Pulsed	I_D I_{DM}	7 21		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75 0.6		Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTP7P05 MTP7P06	$V_{(BR)DSS}$	50 60	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 3.5 \text{ Adc}$)		$r_{DS(on)}$	—	0.6	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 7 \text{ Adc}$) ($I_D = 3.5 \text{ Adc}, T_J = 100^\circ\text{C}$)		$V_{DS(on)}$	— —	4.2 4	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 3.5 \text{ A}$)		g_{FS}	1.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$ See Figure 11	C_{iss}	—	700	pF
Output Capacitance		C_{oss}	—	400	
Reverse Transfer Capacitance		C_{rss}	—	150	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$ See Figures 9, 13 and 14	$t_{d(on)}$	—	40	ns
Rise Time		t_r	—	120	
Turn-Off Delay Time		$t_{d(off)}$	—	80	
Fall Time		t_f	—	70	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 12	Q_g	12 (Typ)	16	nC
Gate-Source Charge		Q_{gs}	7 (Typ)	—	
Gate-Drain Charge		Q_{gd}	5 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1.8 (Typ)	2.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	325 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to center of pad)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

TYPICAL CHARACTERISTICS




Figure 12. Capacitance Variation




Figure 13. Gate Charge versus Gate-To-Source Voltage

RESISTIVE SWITCHING




Figure 14. Switching Test Circuit




Figure 15. Switching Waveforms

OUTLINE DIMENSIONS

Figure 16 shows the outline dimensions for the MOSFET package. It includes two views: a top view and a side view. Dimensions are labeled with letters A through Z. A 'SEATING PLANE' is indicated at the top. The package is identified as 'CASE 221A-04 TO-220AB'.

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

STYLE 5:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP8N08
MTP8N10

TMOS POWER FETs
8 AMPERES
 $r_{DS(on)} = 0.5 \text{ OHM}$
80 and 100 VOLTS




MAXIMUM RATINGS

Rating	Symbol	MTM or MTP		Unit
		8N08	8N10	
Drain-Source Voltage	V_{DSS}	80	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	80	100	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS}	± 20		Vdc
	V_{GSM}	± 40		Vpk
Drain Current Continuous Pulsed	I_D	8		A dc
	I_{DM}	20		
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	75	0.6	Watts W/°C
		0.6		
Operating and Storage Temperature Range	T_J, T_{stg}	- 65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.67	°C/W
	Junction to Ambient TO-220	$R_{\theta JA}$	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C



CASE 221A-04
TO-220AB

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTP8N08 MTP8N10	$V_{(BR)DSS}$	80 100	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 4 \text{ Adc}$)		$r_{DS(on)}$	—	0.5	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 8 \text{ Adc}$) ($I_D = 4 \text{ Adc}, T_J = 100^\circ\text{C}$)		$V_{DS(on)}$	— —	4.8 4	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 4 \text{ A}$)		g_{FS}	1.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$ See Figure 11	C_{iss}	—	400	pF
Output Capacitance		C_{oss}	—	350	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$ See Figures 9, 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	120	
Turn-Off Delay Time		$t_{d(off)}$	—	50	
Fall Time		t_f	—	60	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 12	Q_g	13 (Typ)	30	nC
Gate-Source Charge		Q_{gs}	6 (Typ)	—	
Gate-Drain Charge		Q_{gd}	7 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1.5 (Typ)	3	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	300 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

3

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

Figure 15 shows the outline dimensions for Case 221A-04 TO-220AB. It includes mechanical drawings of the package and a table of dimensions. The dimensions are given in millimeters and inches. The table is as follows:

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
O	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

STYLE 5:
 PIN 1. GATE
 2. DRAIN
 3. SOURCE
 4. DRAIN

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

CASE 221A-04
 TO-220AB

Designer's Data Sheet

TMOS IV
Power Field Effect Transistor
N-Channel Enhancement-Mode Silicon Gate



This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits



MTP8N10E

TMOS POWER FETs
8 AMPERES
 $r_{DS(on)} = 0.5 \text{ OHM}$
100 VOLTS



MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	100	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous	I_D	8	Adc
— Pulsed	I_{DM}	20	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	75	Watts
Derate above 25°C		0.6	W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	1.67	°C/W
— Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	100	—	Vdc	
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	10 100	μA	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc	
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc	
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc	
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 4 \text{ Adc}$)	$r_{DS(on)}$	—	0.5	Ohm	
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 8 \text{ Adc}$) ($I_D = 4 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	4.8 4	Vdc	
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 4 \text{ A}$)	g_{FS}	4	—	mhos	
DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS					
Unclamped Drain-to-Source Avalanche Energy See Figures 14 and 15 ($I_D = 20 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^\circ\text{C}$, Single Pulse, Non-repetitive) ($I_D = 8 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^\circ\text{C}$, P.W. $\leq 200 \mu\text{s}$, Duty Cycle $\leq 1\%$) ($I_D = 3.2 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 100^\circ\text{C}$, P.W. $\leq 200 \mu\text{s}$, Duty Cycle $\leq 1\%$)	W_{DSR}	— — —	80 170 70	mJ	
DYNAMIC CHARACTERISTICS					
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 16	C_{iss}	—	600	pF
Output Capacitance		C_{oss}	—	400	
Reverse Transfer Capacitance		C_{rss}	—	100	
SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)					
Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 4 \text{ A}$ $R_{gen} = 50 \text{ ohms})$ See Figure 9	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	80	
Turn-Off Delay Time		$t_{d(off)}$	—	100	
Fall Time		t_f	—	80	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figures 17 and 18	Q_g	15 (Typ)	30	nC
Gate-Source Charge		Q_{gs}	7.5 (Typ)	—	
Gate-Drain Charge		Q_{gd}	7.5 (Typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS*					
Forward On-Voltage	$(I_S = 4 \text{ A}$ $V_{GS} = 0)$	V_{SD}	1.4 (Typ)	1.7	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	70 (Typ)	—	ns
INTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	—	nH

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response



COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so di_s/dt is specified with a maximum value. Higher values of di_s/dt require an appropriate derating of I_{FM} , peak V_{DS} or both. Ultimately di_s/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{FM} to zero.

R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with di_s/dt of 400 A/ μ s.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Unclamped Inductive Switching Test Circuit




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit




Figure 15. Unclamped Inductive Switching Waveforms




Figure 16. Capacitance Variation




Figure 17. Gate Charge versus Gate-To-Source Voltage





Figure 18. Gate Charge Test Circuit



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP8N45
MTP8N50

TMOS POWER FETs
8 AMPERES
 $r_{DS(on)} = 0.8 \text{ OHM}$
450 and 500 VOLTS



MAXIMUM RATINGS

Rating	Symbol	MTP		Unit
		8N45	8N50	
Drain-Source Voltage	V_{DSS}	450	500	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	450	500	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS} V_{GSM}		± 20 ± 40	Vdc Vpk
Drain Current Continuous Pulsed	I_D I_{DM}		8 32	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D		125 1	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}		-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$		1 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L		275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTP8N45 MTP8N50	$V_{(BR)DSS}$	450 500	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 4 \text{ Adc}$)		$r_{DS(on)}$	—	0.8	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 8 \text{ Adc}$) ($I_D = 4 \text{ Adc}, T_J = 100^\circ\text{C}$)		$V_{DS(on)}$	— —	7.2 6.4	Vdc
Forward Transconductance ($V_{DS} = 10 \text{ V}, I_D = 4 \text{ A}$)		g_{FS}	4	—	mhos
DYNAMIC CHARACTERISTICS					
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 11	C_{iss}	—	1600	pF
Output Capacitance		C_{oss}	—	350	
Reverse Transfer Capacitance		C_{rss}	—	150	
SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)					
Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D,$ $R_{gen} = 50 \text{ ohms})$ See Figures 9, 13 and 14	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	200	
Fall Time		t_f	—	120	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 12	Q_g	40 (Typ)	60	nC
Gate-Source Charge		Q_{gs}	20 (Typ)	—	
Gate-Drain Charge		Q_{gd}	20 (Typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS*					
Forward On-Voltage	$(I_S = \text{Rated } I_D,$ $V_{GS} = 0)$	V_{SD}	1.1 (Typ)	2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	600 (Typ)	—	ns
INTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)		L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)		L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response






Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

3

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

CASE 221A-04
TO-220AB



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	8.66	10.28	0.380	0.405
C	4.07	4.82	0.180	0.190
D	0.94	0.98	0.037	0.039
F	3.81	3.73	0.142	0.147
G	2.42	2.86	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.94	2.79	0.090	0.110
S	1.15	1.39	0.045	0.055
T	6.97	6.47	0.235	0.255
U	0.90	1.27	0.035	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

STYLE 5
PIN 1 GATE
2 DRAIN
3 SOURCE
4 DRAIN

NOTES
1 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
2 CONTROLLING DIMENSION INCH
3 DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP10N05
MTP10N06

TMOS POWER FETs
10 AMPERES
 $r_{DS(on)} = 0.28 \text{ OHM}$
50 and 60 VOLTS




3

MAXIMUM RATINGS

Rating	Symbol	MTP		Unit
		10N05	10N06	
Drain-Source Voltage	V_{DSS}	50	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50	60	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS}	± 20		Vdc
	V_{GSM}	± 40		Vpk
Drain Current Continuous Pulsed	I_D	10		Adc
	I_{DM}	28		
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	75		Watts
		0.6		$W/^\circ C$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ C$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient TO-220	$R_{\theta JC}$	1.67	$^\circ C/W$
	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ C$



Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25\text{ mA}$)	MTP10N05 MTP10N06	$V_{(BR)DSS}$	50 60	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20\text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20\text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}, I_D = 5\text{ Adc}$)		$r_{DS(on)}$	—	0.28	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 10\text{ Adc}$) ($I_D = 5\text{ Adc}, T_J = 100^\circ\text{C}$)		$V_{DS(on)}$	— —	3.4 2.8	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}, I_D = 5\text{ A}$)		g_{FS}	2.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz) See Figure 11	C _{iss}	—	400	pF
Output Capacitance		C _{oss}	—	350	
Reverse Transfer Capacitance		C _{rss}	—	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D R _{gen} = 50 ohms) See Figures 9, 13 and 14	t _{d(on)}	—	50	ns
Rise Time		t _r	—	120	
Turn-Off Delay Time		t _{d(off)}	—	50	
Fall Time		t _f	—	60	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , I _D = Rated I _D , V _{GS} = 10 V) See Figure 12	Q _g	13 (Typ)	26	nC
Gate-Source Charge		Q _{gs}	6 (Typ)	—	
Gate-Drain Charge		Q _{gd}	7 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	(I _S = Rated I _D V _{GS} = 0)	V _{SD}	1.7 (Typ)	3	Vdc
Forward Turn-On Time		t _{on}	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	300 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L _d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L _s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12 Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP10N08
MTP10N10

TMOS POWER FETs
10 AMPERES
 $r_{DS(on)} = 0.33 \text{ OHM}$
80 and 100 VOLTS



MAXIMUM RATINGS

Rating	Symbol	MTP		Unit
		10N08	10N10	
Drain-Source Voltage	V_{DSS}	80	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	80	100	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20		Vdc
— Non-repetitive ($t_p \leq 50 \mu s$)	V_{GSM}	± 40		Vpk
Drain Current — Continuous	I_D	10		Adc
— Pulsed	I_{DM}	25		
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	75	0.6	Watts
Derate above 25°C				W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance	Symbol	Value	Unit
Junction to Case	$R_{\theta JC}$	1.67	°C/W
Junction to Ambient TO-220	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	80 100	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 5 \text{ Adc}$)	$r_{DS(on)}$	—	0.33	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 10 \text{ Adc}$) ($I_D = 5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	4 3.3	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 5 \text{ A}$)	g_{FS}	2.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$) See Figure 11	C_{iss}	—	600	pF
Output Capacitance		C_{oss}	—	400	
Reverse Transfer Capacitance		C_{rss}	—	80	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	100	
Fall Time		t_f	—	50	
Total Gate Charge	($V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V}$) See Figure 12	Q_g	13 (Typ)	30	nC
Gate-Source Charge		Q_{gs}	6 (Typ)	—	
Gate-Drain Charge		Q_{gd}	7 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.7 (Typ)	3	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	700 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	nH

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time versus Gate Resistance




Figure 10. Thermal Response






Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-To-Source Voltage

3




Figure 13. Switching Test Circuit

RESISTIVE SWITCHING





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



Designer's Data Sheet

TMOS IV

Power Field Effect Transistor
N-Channel Enhancement-Mode Silicon Gate



This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits



MTP10N10E

TMOS POWER FETs
 10 AMPERES
 $r_{DS(on)} = 0.25 \text{ OHM}$
 100 VOLTS



MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	100	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS} V_{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Pulsed	I_D I_{DM}	10 25	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75 0.6	Watts $\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.67 62.5	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	100	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10 100	μA
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 5 \text{ Adc}$)	$r_{DS(on)}$	—	0.25	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 10 \text{ Adc}$) ($I_D = 5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	2.7 2.4	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 5 \text{ A}$)	g_{FS}	4	—	mhos

DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS

Unclamped Drain-to-Source Avalanche Energy See Figures 14 and 15 ($I_D = 25 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^\circ\text{C}$, Single Pulse, Non-repetitive) ($I_D = 10 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^\circ\text{C}$, P.W. $\leq 200 \mu\text{s}$, Duty Cycle $\leq 1\%$) ($I_D = 4 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 100^\circ\text{C}$, P.W. $\leq 200 \mu\text{s}$, Duty Cycle $\leq 1\%$)	W_{DSR}	— — —	60 100 40	mJ
---	-----------	-------------	-----------------	----

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 16	C_{iss}	—	600	pF
Output Capacitance		C_{oss}	—	400	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 5 \text{ A}$ $R_{gen} = 50 \text{ ohms})$ See Figure 9	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	80	
Turn-Off Delay Time		$t_{d(off)}$	—	100	
Fall Time		t_f	—	80	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figures 17 and 18	Q_g	15 (Typ)	30	nC
Gate-Source Charge		Q_{gs}	8 (Typ)	—	
Gate-Drain Charge		Q_{gd}	7 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1.4 (Typ)	1.7	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	70 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	nH

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time versus Gate Resistance




Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so di_s/dt is specified with a maximum value. Higher values of di_s/dt require an appropriate derating of I_{FM} , peak V_{DS} or both. Ultimately di_s/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.

R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with di_s/dt of 400 A/ μ s.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Unclamped Inductive Switching Test Circuit




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit




Figure 15. Unclamped Inductive Switching Waveforms




Figure 16. Capacitance Variation




Figure 17. Gate Charge versus Gate-To-Source Voltage




Figure 18. Gate Charge Test Circuit

OUTLINE DIMENSIONS

CASE 221A-04 TO-220AB

STYLE 5:
 PIN 1. GATE
 2. DRAIN
 3. SOURCE
 4. DRAIN

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.26	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080


Advance Information
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS
with Current Sensing Capability

This TMOS Power FET with current sensing capability is designed for all power control applications where it is desirable to sense current such as in power supplies and motor controls. This device allows current sensing with minimum power loss.

- "Lossless" Current Sensing for Maximum Efficiency
 — Sense Current is Reduced by a Factor of Over 1000
- Ideal for Short Circuit/Overload Protection
- Simplifies Many Circuits When Used With Current Mode Integrated Circuits Such as the MC34129
- Kelvin Source Contact to Maximize Accuracy
- Rugged — SOA is Power Dissipation Limited
- Low $r_{DS(on)}$ — 0.25 Ohms Maximum


NOTES:

1. Handling precautions to protect against electrostatic discharge is mandatory.
2. Do not use the mirror FET independent of the power FET.
3. It is recommended that the mirror terminal (M) be shorted to the source terminal (S) when current sensing is not required.



MTP10N10M

TMOS SENSEFET
10 AMPERES
 $r_{DS(on)} = 0.25 \text{ OHM}$
100 VOLTS




3

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DSS}	100	Vdc
Drain-to-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	100	Vdc
Gate-to-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu s$)	V_{GSM}	± 40	Vpk
Drain-to-Mirror Voltage	V_{DMS}	100	Vdc
Gate-to-Mirror Voltage	V_{GM}	± 20	Vdc
Drain Current — Continuous	I_D	10	A dc
— Pulsed	I_{DM}	25	
Sense Current — Continuous	I_M	6	mA
— Pulsed	I_{MM}	14	
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	75 0.6	Watts W/ $^\circ C$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ C$

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Case Junction-to-Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.67 62.5	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ C$



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.49	15.88	0.610	0.625
B	9.91	10.41	0.390	0.410
C	4.32	4.57	0.170	0.180
D	0.71	0.81	0.028	0.032
F	20.83	21.59	0.820	0.850
G	1.45	1.96	0.057	0.077
H	12.70	13.69	0.500	0.539
J	0.38	0.64	0.015	0.025
K	21.46	23.50	0.845	0.925
L	8.00	8.38	0.315	0.330
P	4.32	4.70	0.170	0.185
Q	3.53	3.73	0.139	0.147
R	0.89	1.40	0.035	0.055
T	9.02	9.40	0.355	0.370
V	4.70	5.46	0.185	0.215

CASE 314B-01

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$, $V_{MS} = 0$ unless otherwise noted)

Characteristics	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain-to-Source Breakdown Voltage ($V_{GS} = 0$, $I_D = 0.25$ mA)	$V_{(BR)DSS}$	100	—	—	Vdc
Drain-to-Mirror Breakdown Voltage ($V_{GS} = 0$, $I_D = 0.25$ mA)	$V_{(BR)DMS}$	100	—	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 100$ V, $V_{GS} = 0$) ($V_{DS} = 100$ V, $V_{GS} = 0$, $T_J = 100^\circ\text{C}$)	I_{DSS}	—	—	0.2 1	mAdc
Gate-Body Leakage Current — Forward ($V_{GSF} = 20$ Vdc, $V_{DS} = 0$)	I_{GSSF}	—	—	100	nAdc
Gate-Body Leakage Current — Reverse ($V_{GSR} = 20$ Vdc, $V_{DS} = 0$)	I_{GSSR}	—	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1$ mAdc) ($T_J = 100^\circ\text{C}$)	$V_{GS(th)}$	2 1.5	3 —	4.5 4	Vdc
Static Drain-to-Source On-Resistance ($V_{GS} = 10$ Vdc, $I_D = 5$ Adc)	$r_{DS(on)}$	—	0.16	0.25	Ohms
Static Drain-to-Mirror On-Resistance ($V_{GS} = 10$ V, $I_D = 10$ A, $R_{SENSE} = 0$)	$r_{DM(on)}$	—	288	—	Ohms
Drain-to-Source On-Voltage ($V_{GS} = 10$ Vdc) ($I_D = 10$ A) ($I_D = 5$ A, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	1.9 —	2.7 2.8	Vdc
Forward Transconductance ($V_{GS} = 10$ Vdc, $I_D = 5$ Adc)	g_{FS}	2.5	—	—	mhos
Current Mirror Ratio (Cell Ratio) ($R_{SENSE} = 0$, $I_D = 10$ A, $V_{GS} = 10$ V)	n	1750	1800	1850	—

DYNAMIC CHARACTERISTICS

Input Capacitance	$V_{DS} = 25$ V, $V_{GS} = 0$ $f = 1$ MHz See Figure 6	C_{iss}	—	—	500	pF
Output Capacitance		C_{oss}	—	—	300	
Transfer Capacitance		C_{rSS}	—	—	100	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$V_{DD} = 25$ V, $I_D = 5$ A $R_{gen} = 50$ Ohms	$t_{d(on)}$	—	—	50	ns
Rise Time		t_r	—	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	—	100	
Fall Time		t_f	—	—	50	
Total Gate Charge	$V_{DS} = 80$ V, $I_D = 10$ A $V_{GS} = 10$ V See Figure 4	Q_g	—	16	25	nC
Gate-Source Charge		Q_{gs}	—	7	—	
Gate-Drain Charge		Q_{gd}	—	9	—	

SOURCE-DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$I_S = 10$ A	V_{SD}	—	2	—	Vdc
Forward Turn-On Time		t_{on}	—	20	—	ns
Reverse Recovery Time		t_{rr}	—	700	—	

*Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate Threshold Voltage Variation with Temperature




Figure 3. Transfer Characteristics




Figure 4. Stored Charge Variation




Figure 5. On-Resistance versus Drain Current




Figure 6. Capacitance Variation






Figure 7. Thermal Response

SAFE OPERATING AREA INFORMATION




Figure 8. Maximum Rated Forward Biased Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C . Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.




Figure 9. Maximum Rated Switching Safe Operating Area

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 9 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 10. Drain-to-Mirror On-Resistance versus Sense Resistance




Figure 11. Normalized Drain-To-Source Breakdown Voltage versus Temperature




Figure 12. Sense Voltage versus Sense Resistance




Figure 13. Drain Current versus Sense Voltage

USING SENSEFETs

In practical applications, less sense current will flow than that calculated by using the current mirror ratio, *n*. Shown in Figure 1 is a model of the SENSEFET. It is seen that *RSENSE* decreases the voltage across *rDM(on)* and decreases the sense current. An additional decrease in sense current occurs due to the decreased voltage across

the mirror transistors. For this reason, a modified current mirror ratio, *n'* must be calculated. The equation to calculate *n'* is derived from the MOSFET square law model in the linear region,

$$n' = \frac{n}{1 - \frac{V_{SE}(V_{GS} - V_T - 1/2 V_{SE})}{V_{DS(on)}(V_{GS} - V_T - 1/2 V_{DS(on)})}}$$

$$n' \approx \frac{n}{1 - V_{SE}/V_{DS(on)}} \quad (1)$$

(for $V_{SE}, V_{DS(on)} \ll V_{GS} - V_T$).

Where, V_{GS} = Gate-to-Source Voltage,
 V_T = Gate-to-Source Threshold Voltage

and $V_{SE} = \text{Sense Voltage} = \frac{R_{SENSE} I_D}{n'}$ (2)

Hence, *n'* can be calculated from equation (1) and the result used in equation (2) to find the value of *RSENSE*. The value of *RSENSE* should be kept below 100 Ω for most accurate results.




Figure 14. SENSEFET Model



These equations were derived using die level source as the ground reference, neglecting contact and wire bond resistance to the source pin. In practice these parasitic resistances can cause significant errors at high currents, therefore it is mandatory to reference the gate drive signal and measure $V_{DS(on)}$ and V_{SENSE} with respect to the Kelvin pin.

Figure 15 illustrates the correct SENSEFET configuration.





Figure 15. SENSEFET Configuration

SENSEFET APPLICATIONS CONSIDERATIONS

- Double Pulse Suppression:** In PWM circuits it is critically important to include double pulse suppression in the control circuit topology. If the current limit loop is allowed to oscillate at its natural frequency, failure of the SENSEFET is likely due to over-dissipation. By syncing the current limit loop to the clock with a latch, double pulse suppression architectures solve this problem, and provide effective protection from overload stress.
- Noise Suppression:** Noise pickup in the current sensing circuitry of SENSEFET systems can be a first order design issue. Layout, therefore is critical. In addition, some spike limiting capacitance across R_{SENSE} is often desirable, provided that it is placed right at the current sensing circuitry's input terminals. To help with the layout problem, a Kelvin source connection is provided. The Kelvin connection gives SENSEFETs separate power and signal source pins. This feature can be used advantageously with circuits such as the MC34129 current mode controller and MC33034 brushless dc motor drive, which also have dual grounds.
- Ground Loop Errors:** Lossless current sensing is a technique that looks for 100 mV signals in a loop that may carry tens or even hundreds of amps. The potential for ground loop error in this kind of situation is a first order design consideration. In particular, current flowing from the SENSEFET's source into a non-zero ground impedance can easily create voltage drops which are significant with respect to SENSEFET signal levels. Here again, the Kelvin connection is a useful tool. Tying the current limit circuitry's voltage reference to the Kelvin terminal as shown in Figure 16 eliminates errors that can be developed by high currents flowing in a power ground.



Set A1 gain to match sense voltage to V_{REF} at max I_D .

Figure 16. Typical Current Sensing with a SENSEFET

- Temperature Stability:** With very low values of R_{SENSE} , temperature tracking depends primarily upon the matching of monolithic devices and is generally within a few percent for a 100°C change in temperature. As R_{SENSE} is increased, however, temperature coefficient becomes less dependent upon matching and more a function of the power section's on-voltage. In the limit where R_{SENSE} is very large, sense voltage approximates $V_{DS(on)}$ and tracks its temperature coefficient. It is not unusual to see V_{SENSE} change less than 5% for a 100°C change in temperature provided that R_{SENSE} is less than 10% of $r_{DM(on)}$. On the other hand, changes of 50% are not unusual when R_{SENSE} exceeds $r_{DM(on)}$.
- There is a parasitic reverse diode on the current mirror MOSFET as well as the power MOSFET. Diode reverse recovery currents will cause a sense voltage spike that may have to be filtered from the sense circuitry.**

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


This TMOS Power FET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP10N15

TMOS POWER FET
10 AMPERES
 $r_{DS(on)} = 0.3 \text{ OHM}$
150 VOLTS




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	150	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	150	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu s$)	V_{GSM}	± 40	Vpk
Drain Current Continuous	I_D	10	Adc
Pulsed	I_{DM}	28	
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above 25°C	P_D	75 0.6	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.67	°C/W
Junction to Ambient TO-220	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C



3

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTP10N15 $V_{(BR)DSS}$	150	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	10 100	μA dc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nA
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nA

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 5 \text{ A}$)	$r_{DS(on)}$	—	0.3	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 10 \text{ A}$) ($I_D = 5 \text{ A}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	3 2.5	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 5 \text{ A}$)	g_{FS}	2.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 11	C_{iss}	—	800	pF
Output Capacitance		C_{oss}	—	500	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms})$ See Figures 9, 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	180	
Turn-Off Delay Time		$t_{d(off)}$	—	200	
Fall Time		t_f	—	100	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 12	Q_g	15 (Typ)	30	nC
Gate-Source Charge		Q_{gs}	8 (Typ)	—	
Gate-Drain Charge		Q_{gd}	7 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1.2 (Typ)	2.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	325 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP10N35
MTP10N40

TMOS POWER FETs
 10 AMPERES
 $r_{DS(on)} = 0.55 \text{ OHM}$
 350 and 400 VOLTS



MAXIMUM RATINGS

Rating	Symbol	MTP		Unit
		10N35	10N40	
Drain-Source Voltage	V_{DSS}	350	400	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	350	400	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS} V_{GSM}	± 20 ± 40		Vdc Vpk
Drain Current Continuous Pulsed	I_D I_{DM}	10 40		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125 1		Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTP10N35 MTP10N40 $V_{(BR)DSS}$	350 400	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	0.2 1	mAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 5 \text{ Adc}$)	$r_{DS(on)}$	—	0.55	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 10 \text{ Adc}$) ($I_D = 5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	6 4.75	Vdc
Forward Transconductance ($V_{DS} = 10 \text{ V}, I_D = 5 \text{ A}$)	gFS	4	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$) See Figure 11	C_{iss}	—	1600	pF
Output Capacitance		C_{oss}	—	350	
Reverse Transfer Capacitance		C_{rss}	—	150	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	200	
Fall Time		t_f	—	120	
Total Gate Charge	($V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V}$) See Figure 12	Q_g	40 (Typ)	60	nC
Gate-Source Charge		Q_{gs}	20 (Typ)	—	
Gate-Drain Charge		Q_{gd}	20 (Typ)	—	


SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.1 (Typ)	2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	600 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	nH

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response






Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

3

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

STYLE 5:
PIN 1, GATE
2, DRAIN
3, SOURCE
4, DRAIN

CASE 221A-04
TO-220AB

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These Logic Level TMOS Power FETs are designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Low Drive Requirement to Interface Power Loads to Logic Level ICs or Microprocessors — $V_{GS(th)} = 2$ Volts max
- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP12N08L
MTP12N10L

TMOS POWER FETs
LOGIC LEVEL
12 AMPERES
 $r_{DS(on)} = 0.18$ OHM
80 and 100 VOLTS




3

MAXIMUM RATINGS

Rating	Symbol	MTP12N08L	MTP12N10L	Unit
Drain-Source Voltage	V_{DSS}	80	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1$ M Ω)	V_{DGR}	80	100	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 15		Vdc
— Non-repetitive ($t_p \leq 50$ μ s)	V_{GSM}	± 20		Vpk
Drain Current — Continuous	I_D	12		Adc
— Pulsed	I_{DM}	30		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	75		Watts
Derate above 25°C		0.6		W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance				°C/W
Junction to Case	$R_{\theta JC}$	1.67		
Junction to Ambient	$R_{\theta JA}$	62.5		
Maximum Lead Temperature for Soldering	T_L	275		°C
Purposes, 1/8" from case for 5 seconds				



ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 250$ μ A)	MTP12N08L MTP12N10L	$V_{(BR)DSS}$	80 100	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	1 50	μ Adc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS (continued)

Gate-Body Leakage Current, Forward ($V_{GS} = 15\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate Body Leakage Current, Reverse ($V_{GSR} = 15\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) ($T_J = 100^\circ\text{C}$)	$V_{GS(th)}$	1 0.75	2 1.5	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 5\text{ Vdc}$, $I_D = 6\text{ Adc}$)	$r_{DS(on)}$	—	0.18	Ohm
Drain-Source On-Voltage ($V_{GS} = 5\text{ V}$) ($I_D = 12\text{ Adc}$) ($I_D = 6\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	2.4 1.6	Vdc
Forward Transconductance ($V_{DS} = 10\text{ V}$, $I_D = 6\text{ A}$)	g_{FS}	5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$	C_{iss}	—	800	pF
	$V_{GS} = 15\text{ V}$, $V_{DS} = 0$, $f = 1\text{ MHz}$		—	2600	
Reverse Transfer Capacitance	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$	C_{rss}	—	350	pF
	$V_{GS} = 15\text{ V}$, $V_{DS} = 0$, $f = 1\text{ MHz}$		—	1600	
Output Capacitance	$V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$	C_{oss}	—	100	pF

SWITCHING CHARACTERISTICS ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}$, $I_D = 6\text{ A}$, $V_{GS} = 5\text{ V}$, $R_{gen} = 50\text{ ohms}$)	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	130	
Fall Time		t_f	—	150	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = 12\text{ A}$, $V_{GS} = 5\text{ Vdc}$) See Figures 11 and 12.	Q_g	15 (typ)	25	nC
Gate-Source Charge		Q_{gs}	3.7 (typ)	—	
Gate-Drain Charge		Q_{gd}	11.3 (typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	$(I_S = \text{Rated } I_D$, $V_{GS} = 0$)	V_{SD}	1 (typ)	1.25	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	325 (typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (typ) 4.5 (typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance Variation With Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Thermal Response




Figure 10. Capacitance Variation With Voltage






Figure 11. Gate Charge versus Gate-to-Source Voltage



$V_{in} = 15 V_{pk}$; PULSE WIDTH $\leq 100 \mu s$; DUTY CYCLE $\leq 10\%$

Figure 12. Gate Charge Test Circuit



Designer's Data Sheet

Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS




MTP12N20

TMOS POWER FET
 12 AMPERES
 $r_{DS(on)} = 0.35 \text{ OHM}$
 200 VOLTS

This TMOS Power FET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	200	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	200	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu s$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous	I_D	12	Adc
— Pulsed	I_{DM}	40	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	100	Watts
Derate above 25°C		0.8	W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance			°C/W
Junction to Case	$R_{\theta JC}$	1.25	
Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C



Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	200	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 6 \text{ Adc}$)	$r_{DS(on)}$	—	0.35	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 12 \text{ Adc}$) ($I_D = 6 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	5 4.2	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 6 \text{ A}$)	g_{FS}	4.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 11	C_{iss}	—	1000	pF
Output Capacitance		C_{oss}	—	400	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms})$ See Figures 9, 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	250	
Turn-Off Delay Time		$t_{d(off)}$	—	100	
Fall Time		t_f	—	120	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 12	Q_g	24 (Typ)	50	nC
Gate-Source Charge		Q_{gs}	13 (Typ)	—	
Gate-Drain Charge		Q_{gd}	11 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1.5 (Typ)	3	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	300 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-To-Source Voltage

3

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP15N05
MTP15N06


TMOS POWER FETs
 15 AMPERES
 $r_{DS(on)} = 0.16 \text{ OHM}$
 50 and 60 VOLTS



3

MAXIMUM RATINGS

Rating	Symbol	MTP		Unit
		15N05	15N06	
Drain-Source Voltage	V_{DSS}	50	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50	60	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20		Vdc
— Non-repetitive ($t_p \leq 50 \mu s$)	V_{GSM}	± 40		Vpk
Drain Current — Continuous	I_D	15		Adc
— Pulsed	I_{DM}	40		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	75		Watts
Derate above 25°C		0.6		$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		$^\circ\text{C}$



THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C}/\text{W}$
	Junction to Ambient TO-220	$R_{\theta JA}$	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	MTP15N05 MTP15N06	$V_{(BR)DSS}$	50 60	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)		I_{DSS}	— —	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)		I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 7.5 \text{ Adc}$)		$r_{DS(on)}$	—	0.16	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 15 \text{ Adc}$) ($I_D = 7.5 \text{ Adc}, T_J = 100^\circ\text{C}$)		$V_{DS(on)}$	— —	2.9 2.4	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 7.5 \text{ A}$)		gFS	3.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 11	C_{iss}	—	700	pF
Output Capacitance		C_{oss}	—	400	
Reverse Transfer Capacitance		C_{rss}	—	200	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms})$ See Figures 9, 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	150	
Turn-Off Delay Time		$t_{d(off)}$	—	200	
Fall Time		t_f	—	100	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figure 12	Q_g	17 (Typ)	35	nC
Gate-Source Charge		Q_{gs}	8 (Typ)	—	
Gate-Drain Charge		Q_{gd}	9 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1.8 (Typ)	2.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	320 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	nH

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time versus Gate Resistance




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-To-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS



This TMOS Power FET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTP15N15

TMOS POWER FET
15 AMPERES
 $r_{DS(on)} = 0.25 \text{ OHM}$
150 VOLTS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	150	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	150	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS} V_{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Pulsed	I_D I_{DM}	15 48	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	100 0.8	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.25	$^\circ\text{C/W}$
	Junction to Ambient TO-220	$R_{\theta JA}$	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	150	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 7.5 \text{ Adc}$)	$r_{DS(on)}$	—	0.25	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 15 \text{ Adc}$) ($I_D = 7.5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	4.5 3.75	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 7.5 \text{ A}$)	g_{FS}	5.5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz}$) See Figure 11	C_{iss}	—	1000	pF
Output Capacitance		C_{oss}	—	500	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	250	
Turn-Off Delay Time		$t_{d(off)}$	—	100	
Fall Time		t_f	—	120	
Total Gate Charge	($V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V}$) See Figure 12	Q_g	23 (Typ)	45	nC
Gate-Source Charge		Q_{gs}	11 (Typ)	—	
Gate-Drain Charge		Q_{gd}	12 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = \text{Rated } I_D$ $V_{GS} = 0$)	V_{SD}	1.2 (Typ)	2.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	300 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response






Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

3

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



Advance Information
Power Field Effect Transistor
P-Channel Enhancement-Mode
Silicon Gate TMOS





MTP20P06

TMOS POWER FET
20 AMPERES
 $r_{DS(on)} = 0.2 \text{ OHM}$
60 VOLTS

This TMOS Power FET is designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	60	Vdc
Gate-Source Voltage Continuous Non-repetitive ($t_p \leq 50 \mu s$)	V_{GS} V_{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Pulsed	I_D I_{DM}	20 72	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125 0.8	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$	1.25	°C/W
	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	60	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10	μAdc
		—	100	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

(continued)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 10\text{ Adc}$)	$r_{DS(on)}$	—	0.2	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 20\text{ Adc}$) ($I_D = 10\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	4.2 4	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}$, $I_D = 10\text{ A}$)	g_{FS}	5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	1400	pF
Output Capacitance		C_{oss}	—	700	
Reverse Transfer Capacitance		C_{rss}	—	300	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25\text{ V}$, $I_D = 10\text{ Amp}$, $R_{gen} = 50\text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	350	
Turn-Off Delay Time		$t_{d(off)}$	—	150	
Fall Time		t_f	—	160	
Total Gate Charge	($V_{DS} = 0.8\text{ Rated }V_{DSS}$, $I_D = 20\text{ Amp}$, $V_{GS} = 10\text{ V}$) See Figure 12	Q_g	30 (Typ)	60	nC
Gate-Source Charge		Q_{gs}	20 (Typ)	—	
Gate-Drain Charge		Q_{gd}	10 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_S = 20\text{ Amp}$, $V_{GS} = 0$)	V_{SD}	4 (Typ)	4.2	Vdc
Forward Turn-On Time		t_{on}	100 (Typ)	—	ns
Reverse Recovery Time		t_{rr}	120 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to center of pad)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

3




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-To-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



Designer's Data Sheet

TMOS IV

Power Field Effect Transistor
N-Channel Enhancement-Mode Silicon Gate



This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits



MTP25N05E

TMOS POWER FETs
25 AMPERES
rDS(on) = 0.07 OHM
50 VOLTS



MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	50	V _{do}
Drain-Gate Voltage (R _{GS} = 1 MΩ)	V _{DGR}	50	V _{dc}
Gate-Source Voltage — Continuous	V _{GS}	±20	V _{dc}
— Non-repetitive (t _p ≤ 50 μs)	V _{GSM}	±40	V _{pk}
Drain Current — Continuous	I _D	25	A _{dc}
— Pulsed	I _{DM}	80	
Total Power Dissipation @ T _C = 25°C	P _D	100	Watts
Derate above 25°C		0.8	W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	R _{θJC}	1.25	°C/W
— Junction to Ambient	R _{θJA}	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T _L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	50	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10 100	μA
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 250 \mu\text{A}, T_J = 100^\circ\text{C}$)	$V_{GS(th)}$	2 1.5	4 3.5	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 16 \text{ Adc}$)	$r_{DS(on)}$	—	0.07	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 25 \text{ Adc}$) ($I_D = 12.5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	2 1	Vdc
Forward Transconductance ($V_{DS} = 1.75 \text{ V}, I_D = 16 \text{ A}$)	g_{FS}	9	—	mhos

DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS

Unclamped Drain-to-Source Avalanche Energy See Figures 14 and 15 ($I_D = 80 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^\circ\text{C}$, Single Pulse, Non-repetitive) ($I_D = 25 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^\circ\text{C}$, P.W. $\leq 200 \mu\text{s}$, Duty Cycle $\leq 1\%$) ($I_D = 10 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 100^\circ\text{C}$, P.W. $\leq 200 \mu\text{s}$, Duty Cycle $\leq 1\%$)	W_{DSR}	—	90 200 90	mJ
--	-----------	---	-----------------	----

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$ See Figure 16	C_{iss}	—	1600	pF
Output Capacitance		C_{oss}	—	800	
Reverse Transfer Capacitance		C_{rss}	—	200	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 16 \text{ A}, R_{gen} = 15 \text{ ohms})$ See Figure 9	$t_{d(on)}$	—	25	ns
Rise Time		t_r	—	35	
Turn-Off Delay Time		$t_{d(off)}$	—	45	
Fall Time		t_f	—	35	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS}, I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figures 17 and 18	Q_g	26 (Typ)	30	nC
Gate-Source Charge		Q_{gs}	14 (Typ)	—	
Gate-Drain Charge		Q_{gd}	12 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = 25 \text{ A}, V_{GS} = 0)$	V_{SD}	1.3 (Typ)	1.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	160 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so di_s/dt is specified with a maximum value. Higher values of di_s/dt require an appropriate derating of I_{FM} , peak V_{DS} or both. Ultimately di_s/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero. R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with di_s/dt of 400 A/ μ s.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Unclamped Inductive Switching Test Circuit




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit




Figure 15. Unclamped Inductive Switching Waveforms

3




Figure 16. Capacitance Variation




Figure 17. Gate Charge versus Gate-to-Source Voltage





Figure 18. Gate Charge Test Circuit



Designer's Data Sheet

TMOS IV

Power Field Effect Transistor
N-Channel Enhancement-Mode Silicon Gate



This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits



MTP25N06E

TMOS POWER FETs
25 AMPERES
r_{DS(on)} = 0.08 OHM
60 VOLTS



MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	60	Vdc
Drain-Gate Voltage (R _{GS} = 1 MΩ)	V _{DGR}	60	Vdc
Gate-Source Voltage — Continuous — Non-repetitive (t _p ≤ 50 μs)	V _{GS} V _{GSM}	±20 ±40	Vdc Vpk
Drain Current — Continuous — Pulsed	I _D I _{DM}	25 80	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D	100 0.8	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	1.25 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T _L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25\text{ mA}$)	$V_{(BR)DSS}$	60	—	Vdc	
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	— —	10 100	μA	
Gate-Body Leakage Current, Forward ($V_{GSF} = 20\text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc	
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20\text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc	
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc	
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}, I_D = 12.5\text{ Adc}$)	$r_{DS(on)}$	—	0.08	Ohm	
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 25\text{ Adc}$) ($I_D = 12.5\text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	2.4 2	Vdc	
Forward Transconductance ($V_{DS} = 15\text{ V}, I_D = 12.5\text{ A}$)	g_{FS}	6	—	mhos	
DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS					
Unclamped Drain-to-Source Avalanche Energy See Figures 14 and 15 ($I_D = 80\text{ A}, V_{DD} = 25\text{ V}, T_C = 25^\circ\text{C}$, Single Pulse, Non-repetitive) ($I_D = 25\text{ A}, V_{DD} = 25\text{ V}, T_C = 25^\circ\text{C}$, P.W. $\leq 70\ \mu\text{s}$, Duty Cycle $\leq 1\%$) ($I_D = 10\text{ A}, V_{DD} = 25\text{ V}, T_C = 100^\circ\text{C}$, P.W. $\leq 60\ \mu\text{s}$, Duty Cycle $\leq 1\%$)	W_{DSR}	— — —	80 120 40	mJ	
DYNAMIC CHARACTERISTICS					
Input Capacitance	$(V_{DS} = 25\text{ V}, V_{GS} = 0,$ $f = 1\text{ MHz})$ See Figure 16	C_{iss}	—	1600	pF
Output Capacitance		C_{oss}	—	1000	
Reverse Transfer Capacitance		C_{rss}	—	400	
SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)					
Turn-On Delay Time	$(V_{DD} = 25\text{ V}, I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms})$ See Figure 9	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	450	
Turn-Off Delay Time		$t_{d(off)}$	—	100	
Fall Time		t_f	—	200	
Total Gate Charge	$(V_{DS} = 0.8\text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10\text{ V})$ See Figures 17 and 18	Q_g	30 (Typ)	50	nC
Gate-Source Charge		Q_{gs}	15 (Typ)	—	
Gate-Drain Charge		Q_{gd}	15 (Typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS*					
Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1.4 (Typ)	1.9	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	300 (Typ)	—	ns
INTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	nH	

*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so di_s/dt is specified with a maximum value. Higher values of di_s/dt require an appropriate derating of I_{FM} , peak V_{DS} or both. Ultimately di_s/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.

R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with di_s/dt of 400 A/ μ s.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Unclamped Inductive Switching Test Circuit




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit




Figure 15. Unclamped Inductive Switching Waveforms

3




Figure 16. Capacitance Variation






Figure 17. Gate Charge versus Gate-to-Source Voltage



$V_{in} = 15\text{V}_{pk}$; PULSE WIDTH $\leq 100\ \mu\text{s}$; DUTY CYCLE $\leq 10\%$



Figure 18. Gate Charge Test Circuit



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS

MTP25N10

TMOS POWER FET
25 AMPERES
 $r_{DS(on)} = 0.085 \text{ OHM}$
100 VOLTS



CASE 221A-04
TO-220AB

This TMOS Power FET is designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	100	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu s$)	V_{GSM}	± 40	Vpk
Drain Current			Adc
Continuous	I_D	25	
Pulsed	I_{DM}	100	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	125	Watts
Derate above 25°C		1	W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance			°C/W
Junction to Case	$R_{\theta JC}$	1	
Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	100	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10 100	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 12.5 \text{ Adc}$)	$r_{DS(on)}$	—	0.085	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 25 \text{ Adc}$) ($I_D = 12.5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	2.25 1.8	Vdc
Forward Transconductance ($V_{DS} = 10 \text{ V}, I_D = 12.5 \text{ A}$)	g_{FS}	5	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 4	C_{iss}	—	1600	pF
Output Capacitance		C_{oss}	—	800	
Reverse Transfer Capacitance		C_{rss}	—	300	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 12.5 \text{ A},$ $R_{gen} = 50 \text{ ohms})$ See Figures 11 and 12	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	450	
Turn-Off Delay Time		$t_{d(off)}$	—	150	
Fall Time		t_f	—	300	
Total Gate Charge	$(V_{DS} = 80 \text{ V},$ $I_D = 25 \text{ A}, V_{GS} = 10 \text{ V})$ See Figures 6 and 9	Q_g	40 (Typ)	60	nC
Gate-Source Charge		Q_{gs}	20 (Typ)	—	
Gate-Drain Charge		Q_{gd}	20 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = 25 \text{ A},$ $V_{GS} = 0)$ See Figures 14 and 15	V_{SD}	1.5 (Typ)	1.8	Vdc
Forward Turn-On Time		t_{on}	50 (Typ)	—	ns
Reverse Recovery Time		t_{rr}	450 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Capacitance Variation




Figure 5. On-Resistance versus Drain Current




Figure 6. Gate Charge versus Gate-to-Source Voltage

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$




Figure 9. Gate Charge Test Circuit




Figure 10. Thermal Response

RESISTIVE SWITCHING




Figure 11. Switching Test Circuit





Figure 12. Switching Waveforms

OUTLINE DIMENSIONS



Designer's Data Sheet

TMOS IV
Power Field Effect Transistor
N-Channel Enhancement-Mode Silicon Gate



This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- Equivalent to IRFZ30



MTP30N05E

TMOS POWER FETs
30 AMPERES
 $r_{DS(on)} = 0.05 \text{ OHM}$
50 VOLTS



3

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	50	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous	I_D	30	Adc
— Pulsed	I_{DM}	80	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	75	Watts
Derate above 25°C		0.6	W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C/W}$
— Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	50	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10 100	μA
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4 3.5	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 16 \text{ Adc}$)	$r_{DS(on)}$	—	0.05	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 30 \text{ Adc}$) ($I_D = 16 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	1.65 1.4	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 16 \text{ A}$)	g_{FS}	9	—	mhos

DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS

Unclamped Drain-to-Source Avalanche Energy See Figures 14 and 15 ($I_D = 80 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^\circ\text{C}$, Single Pulse, Non-repetitive) ($I_D = 30 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^\circ\text{C}$, P.W. $\leq 100 \mu\text{s}$, Duty Cycle $\leq 1\%$) ($I_D = 12 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 100^\circ\text{C}$, P.W. $\leq 100 \mu\text{s}$, Duty Cycle $\leq 1\%$)	W_{DSR}	—	90 180 70	mJ
--	-----------	---	-----------------	----

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 16	C_{iss}	—	1600	pF
Output Capacitance		C_{oss}	—	800	
Reverse Transfer Capacitance		C_{rss}	—	200	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 9	$t_{d(on)}$	—	25	ns
Rise Time		t_r	—	35	
Turn-Off Delay Time		$t_{d(off)}$	—	45	
Fall Time		t_f	—	35	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figures 17 and 18	Q_g	26 (Typ)	30	nC
Gate-Source Charge		Q_{gs}	14 (Typ)	—	
Gate-Drain Charge		Q_{gd}	12 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = 30 \text{ A}$ $V_{GS} = 0)$	V_{SD}	—	1.6	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	160 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so di_s/dt is specified with a maximum value. Higher values of di_s/dt require an appropriate derating of I_{FM} , peak V_{DS} or both. Ultimately di_s/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.

R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with di_s/dt of 400 A/ μ s.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Unclamped Inductive Switching Test Circuit




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit




Figure 15. Unclamped Inductive Switching Waveforms




Figure 16. Capacitance Variation




Figure 17. Gate Charge versus Gate-to-Source Voltage





Figure 18. Gate Charge Test Circuit



Designer's Data Sheet

TMOS IV

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate


This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits



MTP35N06E

TMOS POWER FET
35 AMPERES
 $r_{DS(on)} = 0.055 \text{ OHM}$
60 VOLTS




3

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	60	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous ($T_C = 25^\circ\text{C}$)	I_D	35	Adc
— Pulsed	I_{DM}	120	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125 1	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1	$^\circ\text{C/W}$
Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$



Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	60	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10 80	μA
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 17.5 \text{ Adc}$)	$r_{DS(on)}$	—	0.055	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 35 \text{ Adc}$) ($I_D = 17.5 \text{ Adc}, T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	2.3 1.9	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 17.5 \text{ A}$)	g_{FS}	14	—	mhos

DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS

Unclamped Inductive Switching Energy See Figures 14 and 15 ($I_D = 120 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^\circ\text{C}$, Single Pulse, Non-repetitive) ($I_D = 35 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^\circ\text{C}$, P.W. $\leq 70 \mu\text{s}$, Duty Cycle $\leq 1\%$) ($I_D = 14 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 100^\circ\text{C}$, P.W. $\leq 60 \mu\text{s}$, Duty Cycle $\leq 1\%$)	W_{DSR}	—	80 175 65	mJ
---	-----------	---	-----------------	----

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 16	C_{iss}	—	3000	pF
Output Capacitance		C_{oss}	—	1500	
Reverse Transfer Capacitance		C_{rss}	—	500	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms})$ See Figure 9	$t_{d(on)}$	—	60	ns
Rise Time		t_r	—	450	
Turn-Off Delay Time		$t_{d(off)}$	—	150	
Fall Time		t_f	—	300	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$ See Figures 17 and 18	Q_g	60 (Typ)	90	nC
Gate-Source Charge		Q_{gs}	33 (Typ)	—	
Gate-Drain Charge		Q_{gd}	35 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$(I_S = 35 \text{ A}$ $V_{GS} = 0)$ $di_S/dt = 100 \text{ A}/\mu\text{s}$	V_{DS}	1.7 (Typ)	2.5	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	200 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

3

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V(BR)_{DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\text{max}) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so di_s/dt is specified with a maximum value. Higher values of di_s/dt require an appropriate derating of I_{FM} , peak V_{DS} or both. Ultimately di_s/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.

R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with di_s/dt of 400 A/ μ s.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Unclamped Inductive Switching Test Circuit




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit




Figure 15. Unclamped Inductive Switching Waveforms




Figure 16. Capacitance Variation




Figure 17. Gate Charge versus Gate-to-Source Voltage




Figure 18. Gate Charge Test Circuit

OUTLINE DIMENSIONS

STYLE 5:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.


**CASE 221A-04
TO-220AB**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.65	10.26	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.86	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.33	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
O	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

Advance Information
TMOS IV
N-Channel Enhancement-Mode
Power Field Effect Transistor

This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits.
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode.
- Diode is Characterized for Use in Bridge Circuits.



MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	MTP3055E	Unit
Drain-Source Voltage	V_{DSS}	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1\text{ M}\Omega$)	V_{DGR}	60	Vdc
Gate-Source Voltage — Continuous	V_{GS}	± 20	Vdc
— Non-repetitive ($t_p \leq 50\ \mu\text{s}$)	V_{GSM}	± 40	Vpk
Drain Current — Continuous	I_D	12	Adc
— Pulsed	I_{DM}	26	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	40 0.32	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	3.12	°C/W
— Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS


Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25\text{ mA}$)	$V_{(BR)DSS}$	60	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10 80	μA

(continued)


This document contains information on a new product. Specifications and information herein are subject to change without notice.

MTP3055E

TMOS POWER FET
12 AMPERES
 $r_{DS(on)} = 0.15\text{ OHM}$
60 VOLTS



OUTLINE DIMENSIONS



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
2. CONTROLLING DIMENSION, INCH
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.68	10.29	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	2.93	0.110	0.115
J	0.36	0.35	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.60	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

CASE 221A-04
TO-220AB

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS (continued)

Gate-Body Leakage Current, Forward ($V_{GSF} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20\text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10\text{ Vdc}$, $I_D = 6\text{ Adc}$)	$r_{DS(on)}$	—	0.15	Ohm
Drain-Source On-Voltage ($V_{GS} = 10\text{ V}$) ($I_D = 12\text{ Adc}$) ($I_D = 6\text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	2 1.5	Vdc
Forward Transconductance ($V_{DS} = 15\text{ V}$, $I_D = 6\text{ A}$)	g_{FS}	4	—	mhos

DRAIN-TO-SOURCE AVALANCHE STRESS CAPABILITY

Unclamped Inductive Switching Energy ($I_D = 26\text{ A}$, $V_{DD} = 6\text{ V}$, $T_C = 25^\circ\text{C}$, Single Pulse, Non-repetitive) ($I_D = 12\text{ A}$, $V_{DD} = 6\text{ V}$, $T_C = 25^\circ\text{C}$, P.W. $\leq 200\ \mu\text{s}$, Duty Cycle $\leq 1\%$) ($I_D = 4.8\text{ A}$, $V_{DD} = 6\text{ V}$, $T_C = 100^\circ\text{C}$, P.W. $\leq 200\ \mu\text{s}$, Duty Cycle $\leq 1\%$)	See Figures 15 and 16 W_{DSR}	— — —	18 35 16	mJ
--	------------------------------------	-------------	----------------	----

DYNAMIC CHARACTERISTICS

Input Capacitance	($V_{DS} = 25\text{ V}$, $V_{GS} = 0$, $f = 1\text{ MHz}$) See Figure 11	C_{iss}	—	500	pF
Output Capacitance		C_{oss}	—	300	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time	($V_{DD} = 25\text{ V}$, $I_D = 0.5\text{ Rated } I_D$ $R_{gen} = 50\text{ ohms}$) See Figure 18	$t_{d(on)}$	—	20	ns
Rise Time		t_r	—	60	
Turn-Off Delay Time		$t_{d(off)}$	—	65	
Fall Time		t_f	—	65	
Total Gate Charge	($V_{DS} = 0.8\text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10\text{ V}$) See Figure 14	Q_g	12 (Typ)	17	nC
Gate-Source Charge		Q_{gs}	6.5 (Typ)	—	
Gate-Drain Charge		Q_{gd}	5.5 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	($I_{FM} = 0.5\text{ Rated } I_D$, $di_S/dt = 100\text{ A}/\mu\text{s}$, $V_{GS} = 0$)	V_{SD}	1.7 (Typ)	2	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	50 (Typ)	90	ns

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width = $300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_R for a given commutation speed. It is applicable when waveforms similar to those of Figure 10 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

The time interval t_{frr} is the speed of the commutation cycle. Device stresses increase with commutation speed, so t_{frr} is specified with a minimum value. Faster commutation speeds require an appropriate derating of I_{FM} , peak V_R or both. Ultimately, t_{frr} is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.

R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances, L_i in Motorola's test circuit are assumed to be practical minimums.




Figure 11. Commutating Safe Operating Area (CSOA)




Figure 13. Unclamped Inductive Switching Test Circuit




Figure 10. Commutating Waveforms




Figure 12. Commutating Safe Operating Area Test Circuit




Figure 14. Unclamped Inductive Switching Waveforms

3




Figure 15. Capacitance Variation




Figure 16. Gate Charge versus Gate-to-Source Voltage




Figure 17. Gate Charge Test Circuit

Advance Information


Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS
with Current Sensing Capability

This TMOS Power FET with current sensing capability is designed for all power control applications where it is desirable to sense current such as in power supplies and motor controls. This device allows current sensing with a minimum of power loss.

- "Lossless" Current Sensing for Maximum Efficiency
 — Sense Current is Reduced by a Factor of 950
- Ideal for Short Circuit/Overload Protection
- Simplifies Many Circuits When Used With Current Mode Integrated Circuits Such as the MC34129
- Kelvin Source Contact to Maximize Accuracy
- Rugged — SOA is Power Dissipation Limited
- Low $r_{DS(on)}$ — 0.04 Ohms Maximum


NOTES:

1. Handling precautions to protect against electrostatic discharge is mandatory.
2. Do not use the mirror FET independent of the power FET.
3. It is recommended that the mirror terminal (M) be shorted to the Kelvin Terminal (K) when current sensing is not required.



MTP40N06M

TMOS SENSEFET
40 AMPERES
 $r_{DS(on)} = 0.04 \text{ OHM}$
60 VOLTS




MAXIMUM RATINGS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DSS}	60	Vdc
Drain-to-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	60	Vdc
Gate-to-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS} V_{GSM}	20 ± 40	Vdc Vpk
Drain-to-Mirror Voltage	V_{DMS}	60	Vdc
Gate-to-Mirror Voltage	V_{GM}	20	Vdc
Drain Current — Continuous — Pulsed	I_D I_{DM}	40 120	Amps
Sense Current — Continuous — Pulsed	I_M I_{MM}	45 130	mA
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125 1	Watts $W/^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Case Junction-to-Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1 62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	$^\circ\text{C}$



NOTES
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

STYLE 1:
 PIN 1: GATE
 2: MIRROR 4: KELVIN
 3: DRAIN 5: SOURCE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.49	15.88	0.610	0.625
B	9.91	10.41	0.390	0.410
C	4.32	4.57	0.170	0.180
D	0.71	0.81	0.028	0.032
F	20.83	21.59	0.820	0.850
G	1.45	1.96	0.057	0.077
H	12.70	13.69	0.500	0.539
J	0.38	0.64	0.015	0.025
K	21.46	23.50	0.845	0.925
L	8.00	8.38	0.315	0.330
P	4.32	4.70	0.170	0.185
Q	3.53	3.73	0.139	0.147
R	0.89	1.40	0.035	0.055
T	9.02	9.40	0.355	0.370
V	4.70	5.46	0.185	0.215

CASE 314B-01

This is advance information on a new introduction and specifications are subject to change without notice.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$, $V_{MK} = 0$ unless otherwise noted.)

Characteristics	Symbol	Min	Typ	Max	Unit
-----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage ($V_{GS} = 0$, $I_D = 0.25$ mA)	$V_{(BR)DSS}$	60	—	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 60$ V, $V_{GS} = 0$) ($V_{DS} = 60$ V, $V_{GS} = 0$, $T_J = 125^\circ\text{C}$)	I_{DSS}	—	—	10 100	μA_{dc}
Gate-Body Leakage Current — Forward ($V_{GSF} = 20$ Vdc, $V_{DS} = 0$)	I_{GSSF}	—	—	100	nA _{dc}
Gate-Body Leakage Current — Reverse ($V_{GSR} = 20$ Vdc, $V_{DS} = 0$)	I_{GSSR}	—	—	100	nA _{dc}

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1$ mA _{dc}) ($T_J = 125^\circ\text{C}$)	$V_{GS(th)}$	2 1.5	2.5 —	4 3.5	Vdc
Static Drain-to-Source On-Resistance ($V_{GS} = 10$ Vdc, $I_D = 20$ A _{dc})	$r_{DS(on)}$	—	0.03	0.04	Ohms
Drain-to-Source On-Voltage ($V_{GS} = 10$ Vdc) ($I_D = 40$ A) ($I_D = 20$ A, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	1.2 —	1.8 1.8	Vdc
Forward Transconductance ($V_{DS} = 15$ Vdc, $I_D = 20$ A _{dc})	g_{fs}	12	—	—	mhos

CURRENT SENSING CHARACTERISTICS

Current Mirror Ratio (Cell Ratio) ($R_{SENSE} = 0$, $I_D = 10$ A, $V_{GS} = 10$ V)	n	900	—	960	—
Mirror Compliance Ratio ($V_{GS} = 10$ Vdc, $I_D = 20$ A _{dc})	K_{mc}	—	0.67	—	—
Source Active Resistance ($V_{GS} = 10$ Vdc, $I_D = 20$ A _{dc} , $R_S = 10$ megohm)	$r_{a(on)}$	—	17	—	m Ω
Mirror Active Resistance ($V_{GS} = 10$ Vdc, $I_D = 20$ A _{dc})	$r_{m(on)}$	—	16	—	Ohms

DYNAMIC CHARACTERISTICS

Input Capacitance	$V_{DS} = 25$ V, $V_{GS} = 0$ $f = 1$ MHz	C_{iss}	—	—	1800	pF
Output Capacitance		C_{oss}	—	—	900	
Transfer Capacitance		C_{rss}	—	—	400	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$V_{DD} = 25$ V, $I_D = 20$ A $R_{gen} = 50$ Ohms	$t_{d(on)}$	—	20	40	ns
Rise Time		t_r	—	20	40	
Turn-Off Delay Time		$t_{d(off)}$	—	60	100	
Fall Time		t_f	—	30	60	
Total Gate Charge	$V_{DS} = 48$ V, $I_D = 40$ A $V_{GS} = 10$ V	Q_g	—	62	75	nC
Gate-Source Charge		Q_{gs}	—	27	—	
Gate-Drain Charge		Q_{gd}	—	35	—	

SOURCE-DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	$I_S = 80$ A	V_{SD}	—	1.1	1.5	Vdc
Forward Turn-On Time		t_{on}	—	260	—	ns
Reverse Recovery Time		t_{rr}	—	200	—	—

*Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate Threshold Voltage Variation with Temperature




Figure 3. Transfer Characteristics




Figure 4. Stored Charge Variation




Figure 5. On-Resistance versus Drain Current





Figure 6. Capacitance Variation



TYPICAL CHARACTERISTICS




Figure 7. Thermal Response

SAFE OPERATING AREA INFORMATION




Figure 8. Maximum Rated Forward Biased Safe Operating Area




Figure 9. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C . Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 9 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 10. Resistive Switching Time Variation with Gate Resistance

SAFE OPERATING AREA INFORMATION




Figure 11. On-Resistance Variation with Temperature




Figure 12. Breakdown Variation with Temperature




Figure 13. Sense Voltage Variation with Sense Resistance




Figure 14. Sense Voltage Variation with Drain Current




Figure 15. Sense Voltage Variation with Temperature




Figure 16. Sense Voltage Variation with Gate-to-Source Voltage




Figure 17. Current Mirror Ratio Variation with Drain Current




Figure 18. Current Mirror Ratio Variation with Gate-to-Source Voltage




Figure 19. Current Mirror Ratio Variation with Temperature

LOSSLESS CURRENT SENSING

Assuming a fully switched on SENSEFET, current sensing can be modeled with the simple resistor divider network shown in Figure 20. In this model, r_b is the bulk drain resistance, $r_m(on)$ is the active mirror on-resistance, $r_a(on)$ is the power section's active on-resistance and r_w is the source wire bond resistance. Using values for $r_a(on)$ and $r_m(on)$ from the electrical characteristics table; V_{SENSE} , R_{SENSE} , and drain current may be calculated from the following sensing equations.

SENSING EQUATIONS:

1. $V_{SENSE} = I_D r_a(on) R_{SENSE} / (R_{SENSE} + r_m(on))$
2. $R_{SENSE} = V_{SENSE} r_m(on) / (I_D r_a(on) - V_{SENSE})$
3. $I_D = V_{SENSE} (R_{SENSE} + r_m(on)) / r_a(on) R_{SENSE}$
4. $n = I_D / I_{SENSE}$; where $R_{SENSE} = 0$
5. $r_a(on) = r_m(on) / n$

When using these equations there are several factors to keep in mind.

They are described as follows:

- **Maximum Sense Voltage:** The maximum sense voltage that can appear at the mirror terminal is $(r_a(on) / r_a(on) + r_b) \times V_{DS(on)}$. This ratio is called the mirror compliance ratio, K_{MC} , and defines the upper boundary for sense voltage.
- **Accuracy:** Accurate current sensing is based upon the inherent matching of $r_m(on)$ with the power section's active on-resistance, $r_a(on)$. When $R_{SENSE} = 0$, matching and current sensing accuracy are within $\pm 3\%$. As R_{SENSE} is increased, sensing accuracy is reduced since mirror current becomes dependent on the ratio of internal on-resistance to an external R_{SENSE} . From a practical point of view, relatively good sensing accuracy ($\pm 10\%$) is maintained up to $R_{SENSE} = r_m(on) / 2$. As R_{SENSE} is increased beyond $r_m(on)$, sensing accuracy decreases rapidly.




Figure 20. SENSEFET Model

- **Ground Loop Errors:** Lossless current sensing is a technique that looks for 100 mV signals in a loop that may carry tens or even hundreds of amps. The potential for ground loop errors in this kind of an application is a first order design consideration. Internal wire bond resistance, contact resistance, and external wiring resistance are all significant. Therefore, it is important to reference sense voltage measurement circuitry to the Kelvin pin rather than power ground. In addition, referencing gate drive to the Kelvin pin rather than power ground will provide faster switching speeds.
- **Noise Suppression:** Switching noise is also a first order design issue. Layout, therefore, is critical. In addition, a single pole RC filter between R_{SENSE} and the current sensing circuitry's input terminals is often desirable. A 1 μ sec time constant is generally long enough to provide adequate noise suppression and short enough to provide adequate protection during overloads. An illustration is provided in Figure 21.
- **Double Pulse Suppression:** In PWM circuits it is critically important to include double pulse suppression in the control circuit topology. If the current limit loop is

allowed to oscillate at its natural frequency, failure of the SENSEFET is likely due to excessive power dissipation. By syncing current limiting to the clock with a latch, double pulse suppression architectures solve this problem, and provide effective protection from overload stress.

- **Parasitic Diode:** In addition to the power section's usual source-drain diode, there is a mirror-drain diode in the sense cells. Like the source-drain diode, the mirror-drain diode conducts during the reverse-mode operation, however, current sense characteristics are defined only in the forward-mode operation.
- **Reverse Recovery:** In bridge circuits, when a SENSEFET's source-drain diode is commutated a voltage spike is produced at the mirror. This spike is short since it lasts only for the drain-source diode's reverse recovery time. However, its amplitude can be an order of magnitude larger than normal sense voltages and produce unwanted overcurrent trips. Blanking, filtering, or other suppression techniques may be required in some applications.





Figure 21. SENSEFET with Noise Suppression

Small-Signal Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS



... are designed for high voltage, high speed applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Telecommunication Switch
- Lamp Relay Driver or Buffer
- Analog Signal Switching
- Available in Radial Tape and Reel
- Available in Amo Pack

3

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	60	Vdc
Drain-Gate Voltage (R _{GS} = 1 mΩ)	V _{DGR}	60	Vdc
Gate-Source Voltage	V _{GS}	±40	Vdc
Drain Current Continuous	I _D	190	mAdc
Pulsed	I _{DM}	1000	mAdc
Total Power Dissipation @ T _A = 25°C Derate above 25°C	P _D	400 3.2	mW mW/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Junction to Ambient	R _{θJA}	312.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/16" from case for 10 seconds	T _L	300	°C

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 100 μA)	V _{(BR)DSS}	60	—	Vdc
Zero Gate Voltage Drain Current (V _{DS} = 48 V, V _{GS} = 0) (V _{DS} = 48 V, V _{GS} = 0, T _J = 125°C)	I _{DSS}	—	10 500	μAdc
Gate-Body Leakage Current, Forward (V _{GSF} = 30 Vdc, V _{DS} = 0)	I _{GSSF}	—	-100	nAdc

ON CHARACTERISTICS*


Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 1 mA)	V _{GS(th)}	0.8	2.5	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 500 mA) (V _{GS} = 10 Vdc, I _D = 500 mA, T _C = 125°C)	r _{DS(on)}	—	5 9	Ohm

*Pulse Test Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

(continued)


VN0610LL

**N-CHANNEL
 SMALL-SIGNAL FET
 r_{DS(on)} = 5 OHMS
 60 VOLTS**



**CASE 29-04
 TO-226AA**

OUTLINE DIMENSIONS



STYLE 22:

1. FIN 1, SOURCE
2. GATE
3. DRAIN

NOTES:

1. CONTOUR OF PACKAGE BEYOND ZONE "P" IS UNCONTROLLED.
2. DIM "F" APPLIES BETWEEN "H" AND "L". DIM "O" & "S" APPLIES BETWEEN "L" & 12.70mm (0.5") FROM SEATING PLANE. LEAD DIM IS UNCONTROLLED IN "H" & BEYOND 12.70mm (0.5") FROM SEATING PLANE.
3. CONTROLLING DIM: INCH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.45	5.20	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.15	1.30	0.045	0.055
H	—	2.54	—	0.100
J	2.42	2.66	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.04	2.66	0.080	0.105
P	2.95	—	0.115	—
R	3.43	—	0.135	—
S	0.39	0.50	0.015	0.020

**CASE 29-04
 TO-226AA**

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
ON CHARACTERISTICS* (continued)				
Drain-Source On-Voltage ($V_{GS} = 5\text{ V}, I_D = 200\text{ mA}$) ($V_{GS} = 10\text{ V}, I_D = 500\text{ mA}$)	$V_{DS(on)}$	—	1.5 2.5	Vdc
On-State Drain Current ($V_{GS} = 10\text{ V}, V_{DS} \geq 2 V_{DS(on)}$)	$I_{D(on)}$	750	—	mA
Forward Transconductance ($V_{DS} \geq 2 V_{DS(on)}, I_D = 500\text{ mA}$)	gfs	100	—	μmhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$V_{DS} = 15\text{ V}, V_{GS} = 0,$ $f = 1\text{ MHz}$	C_{iss}	—	60	pF
Output Capacitance		C_{oss}	—	25	
Reverse Transfer Capacitance		C_{rss}	—	5	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$V_{DD} = 15\text{ V}, I_D = 600\text{ mA}$ $R_{gen} = 25\text{ ohms}, R_L = 23\text{ ohms}$	t_{on}	—	10	ns
Turn-Off Delay Time		t_{off}	—	10	

*Pulse Test Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.




Figure 1. Ohmic Region




Figure 2. Transfer Characteristics




Figure 3. Temperature versus Static Drain-Source On-Resistance





Figure 4. Temperature versus Gate Threshold Voltage

Small-Signal Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS


... are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Telecommunication Switch
- Lamp Relay Driver or Buffer
- Analog Signal Switching
- Available in Radial Tape and Reel
- Available in Amo Pack




VN2222LL

**N-CHANNEL
 SMALL-SIGNAL TMOS FET**
 $r_{DS(on)} = 7.5 \text{ OHMS}$
60 VOLTS



**CASE 29-04
 TO-226AA**

OUTLINE DIMENSIONS



STYLE 22:
 PIN 1. SOURCE
 2. GATE
 3. DRAIN

- NOTES:
 1. CONTOUR OF PACKAGE BEYOND ZONE "P" IS UNCONTROLLED.
 2. DIM "P" APPLIES BETWEEN "H" AND "L". DIM "D" & "S" APPLIES BETWEEN "L" & 12.70mm (0.5") FROM SEATING PLANE. LEAD DIM IS UNCONTROLLED IN "H" & BEYOND 12.70mm (0.5") FROM SEATING PLANE.
 3. CONTROLLING DIM: INCH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.45	5.20	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.55	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.15	1.39	0.045	0.055
H	—	2.54	—	0.100
J	2.42	2.66	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.04	2.66	0.080	0.105
P	2.93	—	0.115	—
R	3.43	—	0.135	—
S	0.39	0.50	0.015	0.020

**CASE 29-04
 TO-226AA**

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ m}\Omega$)	V_{DGR}	60	Vdc
Gate-Source Voltage	V_{GS}	± 40	Vdc
Drain Current Continuous	I_D	150	mAdc
Pulsed	I_{DM}	1000	mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	400 3.2	mW mW/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	312.5	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes, 1/16" from case for 10 seconds	T_L	300	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 100 \mu\text{A}$)	$V_{(BR)DSS}$	60	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 48 \text{ V}, V_{GS} = 0$) ($V_{DS} = 48 \text{ V}, V_{GS} = 0, T_J = 125^\circ\text{C}$)	I_{DSS}	—	10 500	μAdc
Gate-Body Leakage Current, Forward ($V_{GSF} = 30 \text{ Vdc}, V_{DS} = 0$)	I_{GSSF}	—	-100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1 \text{ mA}$)	$V_{GS(th)}$	0.6	2.5	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 0.5 \text{ Adc}$) ($V_{GS} = 10 \text{ Vdc}, I_D = 0.5 \text{ V}, T_C = 125^\circ\text{C}$)	$r_{DS(on)}$	—	7.5 13.5	Ohm

*Pulse Test Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

(continued)

3

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
ON CHARACTERISTICS* (continued)				
Drain-Source On-Voltage ($V_{GS} = 5\text{ V}, I_D = 200\text{ mA}$) ($V_{GS} = 10\text{ V}, I_D = 500\text{ mA}$)	$V_{DS(on)}$	—	1.5 3.75	Vdc
On-State Drain Current ($V_{GS} = 10\text{ Vdc}, V_{DS} \geq 2\text{ V}_{DS(on)}$)	$I_D(on)$	750	—	mA
Forward Transconductance ($V_{DS} = 10\text{ V}, I_D = 500\text{ mA}$)	g_{fs}	100	—	μmhos

DYNAMIC CHARACTERISTICS

Input Capacitance	$V_{DS} = 15\text{ V}, V_{GS} = 0,$ $f = 1\text{ MHz}$	C_{iss}	—	60	pF
Output Capacitance		C_{oss}	—	25	
Reverse Transfer Capacitance		C_{rss}	—	5	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	$V_{DD} = 15\text{ V}, I_D = 600\text{ mA}$ $R_{gen} = 25\text{ ohms}, R_L = 23\text{ ohms}$	t_{on}	—	10	ns
Turn-Off Delay Time		t_{off}	—	10	

*Pulse Test Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.




Figure 1. Ohmic Region




Figure 2. Transfer Characteristics




Figure 3. Temperature versus Static Drain-Source On-Resistance




Figure 4. Temperature versus Gate Threshold Voltage





Index and Cross Reference

4

TMOS INDEX CROSS-REFERENCE

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2N6659	2N6659		—	2N6801			—
2N6660	2N6660		3-2	2N6802			—
2N6660/750	2N6660/750		—	2N6823	2N6823		3-48
2N6661	2N6661		3-2	2N6826	2N6826		3-53
2N6661/750	2N6661/750		—	2N7000	2N7000		3-58
2N6755		2N6756	3-6	2N7002	2N7002		3-60
2N6756	2N6756		3-6	2N7008	2N7008		3-62
2N6756JTX	2N6756JTX		3-6	2SK294		MTP8N08	3-609
2N6756JTXV	2N6756JTXV		3-6	2SK295		MTP8N10	3-609
2N6757		2N6758	3-6	2SK296		MTP3N45	3-554
2N6758	2N6758		3-10	2SK298		MTM5N40	3-390
2N6758JTX	2N6758JTX		3-10	2SK299		MTM4N45	3-385
2N6758JTXV	2N6758JTXV		3-10	2SK310		MTP3N40	3-549
2N6759	2N6759		3-14	2SK311		MTP2N45	3-350
2N6760	2N6760		3-14	2SK312		MTM8N40	3-263
2N6760JAN		2N6760JTX	3-14	2SK313		MTM7N45	3-258
2N6760JTX	2N6760JTX		3-14	2SK319		MTP5N40	3-390
2N6760JTXV	2N6760JTXV		3-14	2SK320		MTP4N45	3-385
2N6761		MTM4N45	3-385	BS107	BS107		—
2N6762	2N6762		3-18	BS107A	BS107A		—
2N6762JAN		2N6762JTX	3-18	BS170	BS170		3-64
2N6762JTX	2N6762JTX		3-18	BSS89	BSS89		—
2N6762JTXV	2N6762JTXV		3-18	BSS91		MFE9200	3-163
2N6763		MTM35N06E	3-323	BSS93		MFE9200	3-163
2N6764	2N6764		3-22	BSS95		BS107	—
2N6764JTX	2N6764JTX		3-22	BSS97		BS107	—
2N6764JTXV	2N6764JTXV		3-22	BSS123	BSS123		3-67
2N6765		MTM20N15	3-293	BUZ10		MTP25N05E	3-682
2N6766	2N6766		3-27	BUZ10A	BUZ10A		—
2N6766JTX	2N6766JTX		3-27	BUZ11	BUZ11		3-69
2N6766JTXV	2N6766JTXV		3-27	BUZ11A	BUZ11A		3-69
2N6767		MTM15N35	3-462	BUZ14		MTM35N05	3-318
2N6768	2N6768		3-32	BUZ15			—
2N6768JAN		2N6768JTX	3-32	BUZ17			—
2N6768JTX	2N6768JTX		3-32	BUZ18			—
2N6768JTXV	2N6768JTXV		3-32	BUZ20		MTP12N10	3-441
2N6769		MTM15N45	3-467	BUZ21		MTP20N10	3-472
2N6770	2N6770		3-37	BUZ23		MTM12N10	3-441
2N6770JAN		2N6770JTX	3-37	BUZ24		MTM25N10	3-303
2N6770JTX	2N6770JTX		3-37	BUZ25		MTM25N10	3-303
2N6770JTXV	2N6770JTXV		3-37	BUZ27			—
2N6781			—	BUZ28			—
2N6782	2N6782		3-42	BUZ31			—
2N6783			—	BUZ32		MTP8N20	3-405
2N6784	2N6784		3-44	BUZ33		MTM7N20	—
2N6785			—	BUZ34		MTM15N20	3-283
2N6786			—	BUZ35		MTM8N20	3-405
2N6787			—	BUZ36		MTM15N20	3-283
2N6788	2N6788		3-46	BUZ37			—
2N6789			—	BUZ38			—
2N6790			—	BUZ40		MTP2N50	3-350
2N6791			—	BUZ41A		MTP4N50	3-385
2N6792			—	BUZ42		MTP4N50	3-385
2N6793			—	BUZ43		MTM2N50	3-350
2N6794			—	BUZ44A		MTM4N50	3-385
2N6795			—	BUZ45		MTM7N50	3-258
2N6796			—	BUZ45A		MTM7N50	3-258
2N6797			—	BUZ45B		MTM15N50	3-283
2N6798			—	BUZ46		MTM4N50	3-385
2N6800			—	BUZ48			—

4

TMOS INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
BUZ48A			—
BUZ50		MTP1N100	3-345
BUZ50A		MTP1N100	3-345
BUZ50B		MTP1N100	3-345
BUZ53A		MTM5N100	3-243
BUZ54		—	—
BUZ54A		—	—
BUZ57A		—	—
BUZ58		—	—
BUZ58A		—	—
BUZ60		MTP5N40	3-390
BUZ60B		MTP5N40	3-390
BUZ63		MTM5N40	3-390
BUZ63B		MTM5N40	3-390
BUZ64		MTM15N40	3-462
BUZ67		—	—
BUZ71	BUZ71	—	3-72
BUZ71A	BUZ71A	—	3-72
BUZ72A		MTP10N10	3-630
BUZ73	BUZ73	—	3-77
BUZ73A		MTP7N20	3-599
BUZ74		MTP2N50	3-350
BUZ74A		MTP2N50	3-350
BUZ76		IRF732	3-125
BUZ76A		IRF732	3-125
BUZ80		—	—
BUZ80A		—	—
BUZ83		MTM4N85	3-375
BUZ83A		MTM6N85	3-253
BUZ84	BUZ84	—	3-81
BUZ84A	BUZ84A	—	3-81
BUZ88		—	—
BUZ88A		—	—
IRF120		MTM12N10	3-441
IRF121		MTM15N06E	3-456
IRF122		MTM12N10	3-441
IRF123		MTM15N06E	3-456
IRF130	IRF130	—	3-83
IRF131		MTM12N10	3-441
IRF132		MTM12N10	3-441
IRF133		MTM12N10	3-441
IRF140	IRF140	—	3-85
IRF141	IRF141	—	3-85
IRF142	IRF142	—	3-85
IRF143		IRF141	3-85
IRF150	IRF150	—	3-87
IRF151	IRF151	—	3-87
IRF152	IRF152	—	3-87
IRF153		MTM35N06E	3-323
IRF220		MTM8N20	3-405
IRF221		IRF621	3-115
IRF222		MTM8N20	3-405
IRF223		—	—
IRF230	IRF230	—	3-89
IRF231		IRF631	3-117
IRF232		MTM8N20	3-405
IRF233		IRF631	3-117
IRF240	IRF240	—	3-91
IRF241	IRF241	—	3-91
IRF242		MTM15N20	3-283

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
IRF243	IRF243	—	3-91
IRF250	IRF250	—	3-93
IRF251	IRF251	—	3-93
IRF252	IRF252	—	3-93
IRF253	IRF253	—	3-93
IRF320		MTM5N40	3-390
IRF321		MTM5N40	3-390
IRF322		MTM5N40	3-390
IRF323		MTM5N35	3-390
IRF330	IRF330	—	3-95
IRF331	IRF331	—	3-95
IRF332		MTM5N40	3-390
IRF333	IRF333	—	3-95
IRF340	IRF340	—	3-97
IRF341		MTM8N40	3-263
IRF342		MTM8N40	3-263
IRF343		MTM8N40	3-263
IRF350	IRF350	—	3-99
IRF351	IRF351	—	3-99
IRF352		MTM15N40	3-462
IRF353		MTM15N35	3-462
IRF420		MTM2N50	3-350
IRF421		MTM2N50	3-350
IRF422		MTM2N50	3-350
IRF423		MTM2N50	3-350
IRF430		MTM4N50	3-385
IRF431		MTM4N45	3-385
IRF432		MTM4N50	3-385
IRF433		MTM4N45	3-385
IRF440	IRF440	—	3-101
IRF441	IRF441	—	3-101
IRF442		MTM7N50	3-258
IRF443		MTM7N45	3-258
IRF450	IRF450	—	3-103
IRF451	IRF451	—	3-103
IRF452	IRF452	—	3-103
IRF453		MTM15N50	3-467
IRF510	IRF510	—	3-105
IRF511	IRF511	—	3-105
IRF512	IRF512	—	3-105
IRF513	IRF513	—	3-105
IRF520	IRF520	—	3-107
IRF521	IRF521	—	3-107
IRF522	IRF522	—	3-107
IRF523	IRF523	—	3-107
IRF530	IRF530	—	3-109
IRF531	IRF531	—	3-109
IRF532	IRF532	—	3-109
IRF533	IRF533	—	3-109
IRF540	IRF540	—	3-111
IRF541	IRF541	—	3-111
IRF542	IRF542	—	3-111
IRF543		MTP25N06	3-477
IRF610	IRF610	—	3-113
IRF611		IRF621	3-113
IRF612	IRF612	—	3-113
IRF613		MTP5N20	3-584
IRF620	IRF620	—	3-115
IRF621	IRF621	—	3-115
IRF622		MTP5N20	3-584

4

TMOS INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
IRF623		IRF621	3-115
IRF630	IRF630		3-117
IRF631	IRF631		3-117
IRF632	IRF632		3-117
IRF633		IRF631	3-117
IRF640	IRF640		3-119
IRF641	IRF641		3-119
IRF642	IRF642		3-119
IRF643	IRF643		3-119
IRF710	IRF710		3-121
IRF711		IRF710	3-121
IRF712		MTP2N40	3-534
IRF713		MTP2N35	3-534
IRF720	IRF720		3-123
IRF721		IRF720	3-123
IRF722	IRF722		3-123
IRF723		IRF722	3-123
IRF730	IRF730		3-125
IRF731	IRF731		3-125
IRF732	IRF732		3-125
IRF733	IRF733		3-125
IRF740	IRF740		3-127
IRF741	IRF741		3-127
IRF742		MTP10N40	3-652
IRF743		MTP10N35	3-652
IRF820	IRF820		3-129
IRF821	IRF821		3-129
IRF822		MTP3N50	3-554
IRF823	IRF823		3-129
IRF830	IRF830		3-131
IRF831	IRF831		3-131
IRF832	IRF832		3-131
IRF833	IRF833		3-131
IRF840	IRF840		3-133
IRF841	IRF841		3-133
IRF842	IRF842		3-133
IRF843	IRF843		3-133
IRF9130		MTM12P10	3-446
IRF9131		MTM12P06	3-446
IRF9132		MTM8P10	3-410
IRF9133		MTM8P08	3-410
IRF9520		MTP8P10	3-410
IRF9521		MTP8P08	3-410
IRF9522		MTP8P10	3-410
IRF9523		MTP8P08	3-410
IRF9530		MTP12P10	3-446
IRF9531		MTP12P06	3-446
IRF9532		MTP8P10	3-410
IRF9533		MTP8P08	3-410
IRFD120	IRFD120		3-135
IRFD123	IRFD123		3-135
IRFD110	IRFD110		3-137
IRFD111		IRFD110	3-137
IRFD112		IRFD110	3-137
IRFD113	IRFD113		3-137
IRFD120	IRFD120		3-139
IRFD121			—
IRFD122		IRFD120	3-139
IRFD123	IRFD123		3-139
IRFD210	IRFD210		3-141

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
IRFD211			—
IRFD212		IRFD120	3-139
IRFD213	IRFD213		3-141
IRFD220	IRFD220		3-143
IRFD221			—
IRFD222		IRFD220	3-143
IRFD223	IRFD223		3-143
IRFD9110	IRFD9110		—
IRFD9112		IRFD9110	—
IRFD9120	IRFD9120		—
IRFD9123	IRFD9123		—
IRFF110	IRFF110		3-145
IRFF111			—
IRFF112			—
IRFF113	IRFF113		3-145
IRFF120	IRFF120		3-147
IRFF121			—
IRFF122			—
IRFF123	IRFF123		3-147
IRFF220	IRFF220		3-149
IRFF221			—
IRFF222	IRFF222		—
IRFF223	IRFF223		3-149
IRFZ20	IRFZ20		3-151
IRFZ22	IRFZ22		3-151
IRFZ30	IRFZ30		3-153
IRFZ32	IRFZ32		3-153
IRFZ40	IRFZ40		3-155
IRFZ42	IRFZ42		3-155
IVN5000AND		MPF910	3-157
IVN5000ANE		MPF910	3-157
IVN5000ANF		MPF910	3-157
IVN5000ANH		MPF990	3-178
IVN5000SND			—
IVN5000SNE			—
IVN5000SNF			—
IVN5000SNH			—
IVN5000TND		MFE960	3-160
IVN5000TNE		MFE990	3-160
IVN5000TNF		MFE960	3-160
IVN5000TNH		MFE990	3-160
IVN5001AND		MPF910	3-157
IVN5001ANE		MPF910	3-157
IVN5001ANF		MPF990	3-178
IVN5001ANH		MPF990	3-178
IVN5001SND			—
IVN5001SNE			—
IVN5001SNF			—
IVN5001SNH			—
IVN5001TND		MFE960	3-160
IVN5001TNE		MFE960	3-160
IVN5001TNF		MFE990	3-160
IVN5001TNH		MFE990	3-160
IVN5200CND		MTP10N05	3-625
IVN5200HND			—
IVN5200HNE			—
IVN5200HNF			—
IVN5200HNH			—
IVN5200KND		MTM12N10	3-441
IVN5200KNE		MTM12N10	3-441

TMOS INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
IVN5200KNF		MTM12N10	3-441	IVN6300SNM			—
IVN5200KNH		MTM12N10	3-441	IVN6300SNP			—
IVN5200TND			—	IVN6300SNS			—
IVN5200TNE		MTP10N06	3-625	IVN6300SNT			—
IVN5200TNF		MTP8N08	3-609	IVN6300SNU			—
IVN5200TNH		MTP8N10	3-609	IXTH5N90	MTH5N90		—
IVN5201CND			—	IXTH5N90A			—
IVN5201CNE			—	IXTH5N100	MTH5N100		3-243
IVN5201CNF			—	IXTH5N100A			—
IVN5201CNH			—	IXTH6N70			—
IVN5201KND		MTM12N10	3-441	IXTH6N70A			—
IVN5201KNE		MTM12N10	3-441	IXTH6N80			—
IVN5201KNF		MTM12N10	3-441	IXTH6N80A			—
IVN5201KNH		MTM12N10	3-441	IXTH12N45	MTH12N45		—
IVN5201TND			—	IXTH12N45A	MTH12N45		—
IVN5201TNE			—	IXTH12N50	MTH13N50		3-278
IVN5201TNF			—	IXTH12N50A	MTH13N50		3-278
IVN5201TNH			—	IXTM3N70	MTM3N75		3-370
IVN6000CNS		MTP3N40	3-549	IXTM3N70A			—
IVN6000CNT		MTP2N45	3-350	IXTM3N80	MTM3N80		3-370
IVN6000CNU		MTP2N50	3-350	IXTM3N80A			—
IVN6000KNR		MTM5N35	3-390	IXTM3N90	MTM2N90		3-355
IVN6000KNS		MTM5N40	3-390	IXTM3N90A	MTM2N90		3-355
IVN6000KNT		MTM2N50	3-350	IXTM3N100	MTM3N100		3-375
IVN6000KNU		MTM2N50	3-350	IXTM3N100A	MTM3N100		3-375
IVN6100TNS			—	IXTM4N45	MTM4N45		3-385
IVN6100TNT			—	IXTM4N45A	MTM4N45		3-385
IVN6100TNU			—	IXTM4N50	MTM4N50		3-385
IVN6200CND		MTP10N05	3-625	IXTM4N50A	MTM4N50		3-385
IVN6200CNE		MTP10N06	3-625	IXTM4N70			—
IVN6200CNF		MTP12N08	3-441	IXTM4N70A			—
IVN6200CNH		MTP12N10	3-441	IXTM4N80	BUZ84		3-81
IVN6200CNI		MTP8N20	3-405	IXTM4N80A	BUZ84		3-81
IVN6200CNP			—	IXTM4N90			—
IVN6200CNR		MTP5N35	3-390	IXTM4N90A			—
IVN6200CNS		MTP5N40	3-390	IXTM4N100			—
IVN6200CNT		MTP4N45	3-385	IXTM4N100A			—
IVN6200CNU		MTP4N50	3-385	IXTM5N900	MTM5N90		—
IVN6200CNI		MTP2N85	3-355	IXTM5N90A			—
IVN6200CNX		MTP2N85	3-355	IXTM5N100	MTM5N100		3-243
IVN6200KND		MTM12N05	3-436	IXTM5N100A			—
IVN6200KNE		MTM12N10	3-441	IXTM6N70	BUZ84A		3-81
IVN6200KNF		MTM12N10	3-441	IXTM6N70A	BUZ84A		3-81
IVN6200KNH		MTM12N10	3-441	IXTM6N80	BUZ84A		3-81
IVN6200KNM		MTM8N20	3-405	IXTM6N80A	BUZ84A		3-81
IVN6200KNP			—	IXTM7N45	MTM8N45		—
IVN6200KNS		MTM5N40	3-390	IXTM7N45A	MTM8N45		—
IVN6200KNT		MTM4N45	3-385	IXTM7N50	MTM8N50		—
IVN6200KNU		MTM4N50	3-385	IXTM7N50A	MTM8N50		—
IVN6300ANE		MPP910	3-157	IXTM12N45	MTM15N45		3-467
IVN6300ANF		MPP990	3-178	IXTM12N45A	MTM15N45		3-467
IVN6300ANH			—	IXTM12N50	MTM15N50		3-467
IVN6300ANM			—	IXTM12N50A	MTM15N50		3-467
IVN6300ANP			—	IXTP3P70	MTP3N75		3-370
IVN6300ANS			—	IXTP3P70A			—
IVN6300ANT			—	IXTP3N80	MTP3N80		3-370
IVN6300ANU			—	IXTP3P80A			—
IVN6300SNE			—	IXTP3N90	MTP2N90		3-355
IVN6300SNF			—	IXTP3N90A	MTP2N90		3-355
IVN6300SNH			—	IXTP3N100	MTP3N100		3-559



TMOS INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
IOTP3N100A		MTP3N100	3-559	MTD3055E	MTD3055E		3-237
IOTP4N45		MTP4N45	3-385	MTH5N95	MTH5N95		3-243
IOTP4N45A		MTP4N45	3-385	MTH5N100	MTH5N100		3-243
IOTP4N50		MTP4N50	3-385	MTH6N55	MTH6N55		3-248
IOTP4N50A		MTP4N50	3-385	MTH6N60	MTH6N60		3-248
IOTP4N70			—	MTH6N85	MTH6N85		3-253
IOTP4N70A			—	MTH6N90	MTH6N90		3-253
IOTP4N80			—	MTH7N45	MTH7N45		3-258
IOTP4N80A			—	MTH7N50	MTH7N50		3-258
IOTP4N90			—	MTH8N35	MTH8N35		3-263
IOTP4N90A			—	MTH8N40	MTH8N40		3-263
IOTP4N100			—	MTH8N55	MTH8N55		3-268
IOTP4N100A			—	MTH8N60	MTH8N60		3-268
IOTP7N45		MTP8N45	3-620	MTH8P18	MTH8P18		3-273
IOTP7N45A		MTP8N45	3-620	MTH8P20	MTH8P20		3-273
IOTP7N50		MTP8N50	3-620	MTH13N45	MTH13N45		3-278
IOTP7N50A		MTP8N50	3-620	MTH13N50	MTH13N50		3-278
MCR1000-4	MCR1000-4		—	MTH15N20	MTH15N20		3-283
MCR1000-6	MCR1000-6		—	MTH15N35	MTH15N35		3-288
MCR1000-8	MCR1000-8		—	MTH15N40	MTH15N40		3-288
MFE910	MFE910		3-157	MTH20N12		MTH20N15	3-293
MFE930			—	MTH20N15	MTH20N15		3-293
MFE960			—	MTH20P08	MTH20P08		3-298
MFE990			—	MTH20P10	MTH20P10		3-298
MFE9200	MFE9200		3-163	MTH25N08	MTH25N08		3-303
MGM5N45	MGM5N45		3-166	MTH25N10	MTH25N10		3-303
MGM5N50	MGM5N50		3-166	MTH25P05	MTH25P05		3-308
MGM20N45	MGM20N45		3-170	MTH25P06	MTH25P06		3-308
MGM20N50	MGM20N50		3-170	MTH30N18		MTH30N20	3-313
MGP5N45	MGP5N45		3-166	MTH30N20	MTH30N20		3-313
MGP5N50	MGP5N50		3-166	MTH35N05	MTH35N05		3-318
MGP20N45	MGP20N45		3-170	MTH35N06	MTH35N06		3-318
MGP20N50	MGP20N50		3-170	MTH35N06E	MTH35N06E		3-323
MMBF170	MMBF170		3-174	MTH35N12		MTH35N15	3-329
MPF480	MPF480		3-176	MTH35N15	MTH35N15		3-329
MPF481	MPF481		3-176	MTH40N05	MTH40N05		3-334
MPF910	MPF910		3-157	MTH40N06	MTH40N06		3-334
MPF930			—	MTH40N08	MTH40N08		3-334
MPF960			—	MTH40N10	MTH40N10		3-334
MPF990			—	MTH50N05E	MTH50N05E		3-339
MPF4150	MPF4150		3-181	MTM1N95	MTM1N95		3-345
MPF6659	MPF6659		—	MTM1N100	MTM1N100		3-345
MPF6660	MPF6660		3-2	MTM2N45		MTM2N50	3-350
MPF6661	MPF6661		3-2	MTM2N50	MTM2N50		3-350
MPF9200	MPF9200		3-183	MTM2N55		MTM3N60	3-365
MPM3002	MPM3002		3-186	MTM2N60		MTM3N60	3-365
MTD1N40	MTD1N40		3-196	MTM2N85	MTM2N85		3-355
MTD2N50	MTD2N50		3-201	MTM2N90	MTM2N90		3-355
MTD4N18		MTD4N20	3-206	MTM2P45	MTM2P45		3-360
MTD4N20	MTD4N20		3-206	MTM2P50	MTM2P50		3-360
MTD4P05	MTD4P05		3-211	MTM3N35		MTM5N35	3-390
MTD4P06	MTD4P06		3-211	MTM3N40		MTM5N40	3-390
MTD5N05	MTD5N05		3-216	MTM3N45		MTM4N45	3-385
MTD5N06	MTD5N06		3-216	MTM3N50		MTM4N50	3-385
MTD6N08	MTD6N08		3-221	MTM3N55		MTM3N60	3-365
MTD6N10	MTD6N10		3-221	MTM3N60	MTM3N60		3-365
MTD6N12		MTD6N15	3-226	MTM3N75	MTM3N75		3-370
MTD6N15	MTD6N15		3-226	MTM3N80	MTM3N80		3-370
MTD10N05A		MTD10N05E	3-231	MTM3N95	MTM3N95		3-375
MTD10N05E	MTD10N05E		3-231				

TMOS INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MTM3N100	MTM3N100		3-375
MTM3P25	MTM3P25		3-380
MTM4N35		MTM5N35	3-390
MTM4N40		MTM5N40	3-390
MTM4N45	MTM4N45		3-385
MTM4N50	MTM4N50		3-385
MTM4N85	MTM4N85		3-375
MTM4N90	MTM4N90		3-375
MTM5N18		MTM8N20	3-405
MTM5N20		MTM8N20	3-405
MTM5N35	MTM5N35		3-390
MTM5N40	MTM5N40		3-390
MTM5N95	MTM5N95		3-243
MTM5N100	MTM5N100		3-243
MTM5P18	MTM5P18		3-395
MTM5P20	MTM5P20		3-395
MTM5P25	MTM5P25		3-400
MTM6N55		MTM6N60	3-248
MTM6N60	MTM6N60		3-248
MTM6N85	MTM6N85		3-253
MTM6N90	MTM6N90		3-253
MTM7N12		MTM8N20	3-405
MTM7N15		MTM8N20	3-405
MTM7N18		MTM8N20	3-405
MTM7N20		MTM8N20	3-405
MTM7N45	MTM7N45		3-258
MTM7N50	MTM7N50		3-258
MTM7P05		MTM12P05	3-446
MTM7P06		MTM12P06	3-446
MTM8N08		MTM12N10	3-441
MTM8N10		MTM12N10	3-441
MTM8N12		MTM8N20	3-405
MTM8N15		MTM8N20	3-405
MTM8N18		MTM8N20	3-405
MTM8N20	MTM8N20		3-405
MTM8N35		MTM8N40	3-263
MTM8N40	MTM8N40		3-263
MTM8N55		MTM8N60	3-268
MTM8N60	MTM8N60		3-268
MTM8P08	MTM8P08		3-410
MTM8P10	MTM8P10		3-410
MTM8P18	MTM8P18		3-273
MTM8P20	MTM8P20		3-273
MTM8P25	MTM8P25		3-415
MTM10N05		MTM10N06E	3-420
MTM10N06		MTM10N06E	3-420
MTM10N06E		MTM15N06E	3-456
MTM10N08		MTM12N10	3-441
MTM10N10		MTM12N10	3-441
MTM10N12			—
MTM10N12L	MTM10N12L		3-426
MTM10N15		MTP10N15	3-647
MTM10N15L	MTM10N15L		3-426
MTM10N25	MTM10N25		3-431
MTM12N05	MTM12N05		3-436
MTM12N06		MTM12N10	3-441
MTM12N08		MTM12N10	3-441
MTM12N10	MTM12N10		3-441
MTM12N18		MTM15N20	3-283
MTM12N20		MTM15N20	3-283

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MTM12P05	MTM12P05		3-446
MTM12P06	MTM12P06		3-446
MTM12P08	MTM12P08		3-446
MTM12P10	MTM12P10		3-446
MTM15N05		MTM15N06E	3-456
MTM15N05L	MTM15N05L		3-451
MTM15N06		MTM15N06E	3-456
MTM15N06E	MTM15N06E		3-456
MTM15N06L	MTM15N06L		3-451
MTM15N12		MTM20N15	3-293
MTM15N15		MTM20N15	3-293
MTM15N18		MTM15N20	3-283
MTM15N20	MTM15N20		3-283
MTM15N35	MTM15N35		3-462
MTM15N40	MTM15N40		3-462
MTM15N45	MTM15N45		3-467
MTM15N50	MTM15N50		3-467
MTM20N08		MTM20N10	3-472
MTM20N10	MTM20N10		3-472
MTM20N12		MTM20N15	3-293
MTM20N15	MTM20N15		3-293
MTM20P06			—
MTM20P08	MTM20P08		3-298
MTM20P10	MTM20P10		3-298
MTM25N05	MTM25N05		3-477
MTM25N05L	MTM25N05L		3-482
MTM25N06	MTM25N06		3-477
MTM25N06L	MTM25N06L		3-482
MTM25N08		MTM25N10	3-303
MTM25N10	MTM25N10		3-303
MTM25N10E	MTM25N10E		—
MTM25P05	MTM25P05		3-308
MTM25P06	MTM25P06		3-308
MTM35N05	MTM35N05		3-318
MTM35N06	MTM35N06		3-318
MTM35N06E	MTM35N06E		3-323
MTM40N18		MTM40N20	3-487
MTM40N20	MTM40N20		3-487
MTM45N05E	MTM45N05E		3-492
MTM45N12		MTM45N15	3-498
MTM45N15	MTM45N15		3-498
MTM50N05E	MTM50N05E		3-503
MTM55N08	MTM55N08		3-509
MTM55N10	MTM55N10		3-509
MTM60N05	MTM60N05		3-509
MTM60N06	MTM60N06		3-509
MTP1N45	MTP1N45		3-514
MTP1N50	MTP1N50		3-514
MTP1N55	MTP1N55		3-519
MTP1N60	MTP1N60		3-519
MTP1N95	MTP1N95		3-345
MTP1N100	MTP1N100		3-345
MTP2N18		MTM20N20	3-524
MTP2N20	MTP2N20		3-524
MTP2N25	MTP2N25		3-529
MTP2N35	MTP2N35		3-534
MTP2N40	MTP2N40		3-534
MTP2N45	MTP2N45		3-350
MTP2N50	MTP2N50		3-350
MTP2N55	MTP2N55		3-539

4

TMOS INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MTP2N60	MTP2N60		3-539
MTP2N85	MTP2N85		3-355
MTP2N90	MTP2N90		3-355
MTP2P45	MTP2P45		3-360
MTP2P50	MTP2P50		3-360
MTP3N08L	MTP3N08L		3-544
MTP3N10L	MTP3N10L		3-544
MTP3N12		MTP5N12	3-579
MTP3N15		IRF621	3-115
MTP3N35		MTP3N40	3-549
MTP3N40	MTP3N40		3-549
MTP3N45	MTP3N45		3-554
MTP3N50	MTP3N50		3-554
MTP3N55	MTP3N55		3-365
MTP3N60	MTP3N60		3-365
MTP3N75	MTP3N75		3-370
MTP3N80	MTP3N80		3-370
MTP3N95	MTP3N95		3-559
MTP3N100	MTP3N100		3-559
MTP3P25	MTP3P25		3-380
MTP4N05L	MTP4N05L		3-564
MTP4N06L	MTP4N06L		3-564
MTP4N08	MTP4N08		3-569
MTP4N10		MTP6N10	3-589
MTP4N18		MTP5N20	3-584
MTP4N20		MTP5N20	3-584
MTP4N35		MTP5N35	3-390
MTP4N40		MTP5N40	3-390
MTP4N45	MTP4N45		3-385
MTP4N50	MTP4N50		3-385
MTP4N85	MTP4N85		3-559
MTP4N90	MTP4N90		3-559
MTP5N05	MTP5N05		3-574
MTP5N06	MTP5N06		3-574
MTP5N12	MTP5N12		3-579
MTP5N15		IRF621	3-115
MTP5N18		MTP5N20	3-584
MTP5N20	MTP5N20		3-584
MTP5N35	MTP5N35		3-390
MTP5N40	MTP5N40		3-390
MTP5P18	MTP5P18		3-395
MTP5P20	MTP5P20		3-395
MTP5P25	MTP5P25		3-400
MTP6N08		MTP4N08	3-569
MTP6N10	MTP6N10		3-589
MTP6N55	MTP6N55		3-594
MTP6N60	MTP6N60		3-594
MTP7N05		MTP10N05	3-625
MTP7N06		MTP10N06	3-625
MTP7N12		MTP5N12	3-579
MTP7N15		IRF631	3-117
MTP7N18		MTP7N20	3-599
MTP7N20	MTP7N20		3-599
MTP7P05	MTP7P05		3-604
MTP7P06	MTP7P06		3-604
MTP8N08	MTP8N08		3-609
MTP8N10	MTP8N10		3-609
MTP8N10E	MTP8N10E		3-614
MTP8N12		MTP10N15	3-647
MTP8N15		MTP10N15	3-647

4

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MTP8N18		MTP8N20	3-405
MTP8N20			3-405
MTP8N45	MTP8N45		3-620
MTP8N50	MTP8N50		3-620
MTP8P08	MTP8P08		3-410
MTP8P10	MTP8P10		3-410
MTP8P25	MTP8P25		3-415
MTP10N05	MTP10N05		3-625
MTP10N06	MTP10N06		3-625
MTP10N06E	MTP10N06E		3-420
MTP10N08	MTP10N08		3-630
MTP10N10	MTP10N10		3-630
MTP10N10E	MTP10N10E		3-635
MTP10N10M	MTP10N10M		3-641
MTP10N12		MTP10N15	3-647
MTP10N12L	MTP10N12L		3-426
MTP10N15	MTP10N15		3-647
MTP10N15L	MTP10N15L		3-426
MTP10N25	MTP10N25		3-431
MTP10N25M	MTP10N25M		—
MTP10N35	MTP10N35		3-652
MTP10N40	MTP10N40		3-652
MTP12N05		MTP12N05E	—
MTP12N05E	MTP12N05E		—
MTP12N06	MTP12N06		—
MTP12N08	MTP12N08		3-441
MTP12N08L	MTP12N08L		3-657
MTP12N10	MTP12N10		3-441
MTP12N10L	MTP12N10L		3-657
MTP12N18		MTP12N20	3-662
MTP12N20	MTP12N20		3-662
MTP12P05	MTP12P05		3-446
MTP12P06	MTP12P06		3-446
MTP12P08	MTP12P08		3-446
MTP12P10	MTP12P10		3-446
MTP14N05A		MTP15N05E	—
MTP15N05	MTP15N05		3-667
MTP15N05E	MTP15N05E		—
MTP15N05L	MTP15N05L		3-451
MTP15N06	MTP15N06		3-667
MTP15N06E	MTP15N06E		3-456
MTP15N06L	MTP15N06L		3-451
MTP15N12		MTP10N15	3-647
MTP15N15	MTP15N15		3-672
MTP16N05A	MTP16N05A		—
MTP20N08	MTP20N08		3-472
MTP20N10	MTP20N10		3-472
MTP20N10E	MTP20N10E		—
MTP20P06	MTP20P06		3-677
MTP25N05	MTP25N05		3-477
MTP25N05E	MTP25N05E		3-682
MTP25N05L	MTP25N05L		3-482
MTP25N06	MTP25N06		3-477
MTP25N06E	MTP25N06E		3-688
MTP25N06L	MTP25N06L		3-482
MTP25N08		MTP25N10	3-694
MTP25N10	MTP25N10		3-694
MTP25N10E	MTP25N10E		—
MTP25N10M	MTP25N10M		—
MTP30N05E	MTP30N05E		3-699

TMOS INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MTP35N06E	MTP35N06E		3-705	SD1014KD			—
MTP40N06M	MTP40N06M		3-717	SD1015KD	MTM12N10		3-441
MTP45N05E	MTP45N05E		3-492	SD1021KD	MTM5N35		3-390
MTP50N05E	MTP50N05E		3-503	VN0104N1	MTP5N05		3-574
MTP50N05M	MTP50N05M		—	VN0104N2	MTP5N05		3-574
MTP3055E	MTP3055E		3-711	VN0104N3			—
MXF930			—	VN0104N4			—
MXF960			—	VN0104N5			—
MXF990	MXF990		—	VN0104N6	MTP5N06		3-574
RFK30N12		MTM45N12	—	VN0106N1			—
RFK30N15		MTM45N15	3-498	VN0106N2	MTP5N06		3-574
RFL1N08			—	VN0106N3			—
RFL1N10			—	VN0106N4			—
RFL1N12			—	VN0106N5			—
RFL1N15			—	VN0106N6			—
RFL1N18			—	VN0108N1			—
RFL1N20			—	VN0108N2			—
RFM3N45		MTM4N45	—	VN0108N3			—
RFM3N50		MTM4N50	—	VN0108N4	MTP4N08		3-569
RFM5P12		MTM5P18	3-395	VN0108N5	MTP4N08		3-569
RFM5P15		MTM5P18	3-395	VN0108N6			—
RFM8N18		MTM8N20	3-405	VN0109N1			—
RFM8N20		MTM8N20	3-405	VN0109N2			—
RFM10N12			—	VN0109N3			—
RFM10N15			—	VN0109N4	MTP6N10		3-589
RFM12N08		MTM12N10	3-505	VN0109N5	MTP6N10		3-589
RFM12N10		MTM12N10	3-441	VN0109N6			—
RFM12N18		MTM15N20	3-283	VN0204N1			—
RFM12N20		MTM15N20	3-283	VN0204N2			—
RFM15N12		MTM20N15	3-293	VN0204N3			—
RFM15N15		MTM20N15	3-293	VN0204N4	MTP5N05		3-574
RFM18N08		MTM25N10	3-303	VN0204N5	MTP5N05		3-574
RFM18N10		MTM25N10	3-303	VN0204N6			—
RFP2N08		MTP4N08	3-569	VN0206N1			—
RFP2N10		MTP6N10	3-589	VN0206N2			—
RFP2N12		MTP5N12	3-579	VN0206N5	MTP5N06		3-574
RFP2N15		IRF631	3-117	VN0206N6	MTP5N06		3-574
RFP2N18		MTP2N20	3-524	VN0208N1			—
RFP2N20		MTP2N20	3-524	VN0208N2			—
RFP3N45		IRF833	3-131	VN0208N5	MTP4N08		3-569
RFP3N50		IRF832	3-131	VN0208N6	MTP4N08		3-569
RFP5P12		MTP5P18	3-395	VN0209N1			—
RFP5P15		MTP5P18	3-395	VN0209N2			—
RFP8N18		MTP8N20	3-405	VN0209N5	MTP6N10		3-589
RFP8N20		MTP8N20	3-405	VN0209N6	MTP6N10		3-589
RFP10N12		MTP10N15	3-647	VN0300D	MTP5N05		3-574
RFP10N15		MTP10N15	3-647	VN0300M			—
RFP12N08		MTP12N08	3-441	VN0330N1	MTM5N35		3-390
RFP12N10		MTP12N10	3-441	VN0330N2			—
RFP12N18		IRF642	3-119	VN0330N5	MTP5N35		3-390
RFP12N20		IRF642	3-119	VN0335N1	MTM5N35		3-390
RFP15N12		IRF641	3-119	VN0335N2			—
RFP15N15		IRF641	3-119	VN0335N5	MTP3N40		3-549
RFP18N08		MTP20N20	—	VN0340N1	MTM3N40		—
RFP18N10		MTP20N10	3-472	VN0340N2			—
SD500KD		MTM5N40	3-390	VN0340N5	MTP3N40		3-549
SD1002KD		MTM4N45	3-385	VN0345N1	MTM2N50		3-350
SD1005KD		IRF631	3-117	VN0345N2			—
SD1011KD		MTM5N40	3-390	VN0345N5	MTP2N50		3-350
SD1012KD		MTM5N40	3-390	VN0400A	MTM15N06E		3-456



TMOS INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
VN0400D		MTP25N05E	3-682	VN1206D		MTP2N35	3-534
VN0401A		MTM15N06E	3-456	VN1206L		—	—
VN0401D		MTP25N05E	3-682	VN1206M		—	—
VN0430N1		MTM5N35	3-390	VN1206N1		MTM10N06E	3-420
VN0435N1		MTM5N35	3-390	VN1206N2		—	—
VN0440N1		MTM8N40	3-263	VN1206N5		MTP10N06E	3-420
VN0445N1		MTM7N45	3-258	VN1208N1		MTM12N10	3-441
VN0600A		MTM15N06E	3-456	VN1208N2		—	—
VN0600D		MTP15N06E	3-456	VN1208N5		MTP12N10	3-441
VN0601A		MTM15N06E	3-456	VN1209N1		MTM12N10	3-441
VN0601D		MTP15N06E	3-456	VN1209N2		—	—
VN0606A		—	—	VN1209N5		MTP12N10	3-441
VN0606M		MPF960	3-178	VN1210L		—	—
VN0610L		BS170	3-64	VN1210M		BS107	—
VN0610LL		VN610LL	—	VN1304N2		—	—
VN0800A		MTM12N10	3-441	VN1304N3		—	—
VN0800D		MTP12N08	3-441	VN1304N6		—	—
VN0801A		MTM12N10	3-441	VN1306N2		—	—
VN0801D		IRF532	3-109	VN1306N3		—	—
VN0808M		MPF6661	3-2	VN1306N6		—	—
VN10KE		—	—	VN1308N2		—	—
VN10KM		MPF910	3-157	VN1308N3		—	—
VN10LE		—	—	VN1308N6		—	—
VN10LM		MPF910	3-157	VN1309N2		—	—
VN35AA		MTM10N06E	3-420	VN1309N3		—	—
VN35AB	VN35AB	—	—	VN1309N6		—	—
VN40AD		—	—	VN1706B		—	—
VN40AF		MPF6660	3-2	VN1706D		MTP2N20	3-524
VN46AD		MTP5N05	3-574	VN1706L		—	—
VN46AF		MPF6660	3-2	VN1706M		—	—
VN64GA		—	—	VN1710L		—	—
VN66AB		—	—	VN1710M		BS107	—
VN66AD		MTP5N06	3-574	VN2222KM		BS170	3-64
VN66AF		MPF6660	3-2	VN2222L		BS170	3-64
VN67AA		—	—	VN2222LL	VN2222LL	—	3-726
VN67AB		—	—	VN2222LM		BS170	3-64
VN67AD		MTP5N06	3-574	VN2406B		—	—
VN67AF		—	—	VN2406D		MTP2N35	3-534
VN80AF		MPF6660	3-2	VN2406L		—	—
VN88AD		MTP4N08	3-569	VN2406M		—	—
VN88AF		MPF6661	3-2	VN2410L		—	—
VN89AD		MTP4N08	3-569	VN2410M		BS107	—
VN89AF		—	—	VN3500A		MTM5N35	3-390
VN90AA		MTP8N10	3-609	VN3500D		MTP5N35	3-390
VN90AB	VN90AB	—	—	VN3501A		IRF333	3-95
VN99AA		MTP8N10	3-609	VN3501D		IRF733	3-125
VN99AB	VN99AB	—	—	VN4000A		MTM5N40	3-390
VN300M		MPF930	3-178	VN4000D		MTP5N40	3-390
VN1000A		MTM12N10	3-441	VN4001A		MTM5N40	3-390
VN1000D		MTP12N10	3-441	VN4001D		IRF732	3-125
VN1001A		MTM12N10	3-441	VN4501A		MTM4N45	3-385
VN1001D		IRF532	3-109	VN4501D		MTP4N45	3-385
VN1200A		MTM20N15	3-293	VN4502A		MTM4N45	3-385
VN1200D		MTP15N15	3-672	VN4502D		IRF843	3-133
VN1201A		MTM15N15	—	VN5001A		MTM4N50	3-385
VN1201D		MTP15N15	3-672	VN5001D		MTP4N50	3-385
VN1204N1		MTM10N06E	3-420	VN5002A		MTM4N45	3-385
VN1204N2		—	—	VN5002D		IRF832	3-131
VN1204N5		MTP10N05	3-625	VNL001A		MTM8N35	3-263
VN1206B		—	—	VNM001A		MTM8N40	3-263

4

TMOS INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
VNN002A		MTM7N45	3-258	VQ1004P		MFQ960C	—
VNP002A		MTM7N50	3-258	VQ1006P		MFQ990C	—
VP0104N1			—				
VP0104N2			—				
VP0104N3			—				
VP0104N5			—				
VP0104N6			—				
VP0106N1			—				
VP0106N2			—				
VP0106N3			—				
VP0106N5			—				
VP0106N6			—				
VP0108N1			—				
VP0108N2			—				
VP0108N3			—				
VP0108N5			—				
VP0108N6			—				
VP0109N1			—				
VP0109N2			—				
VP0109N3			—				
VP0109N5			—				
VP0109N6			—				
VP0204N1			—				
VP0204N2			—				
VP0204N5			—				
VP0204N6			—				
VP0206N1			—				
VP0206N2			—				
VP0206N5			—				
VP0206N6			—				
VP0208N1			—				
VP0208N2			—				
VP0208N5			—				
VP0208N6			—				
VP0209N1			—				
VP0209N2			—				
VP0209N5			—				
VP0209N6			—				
VP0300B			—				
VP0300M			—				
VP0808B			—				
VP0808L			—				
VP0808M			—				
VP1008B			—				
VP1008L			—				
VP1008M			—				
VP1204N1		MTM8P08	3-410				
VP1204N2			—				
VP1204N5		MTP8P08	3-410				
VP1206N1		MTM8P08	3-410				
VP1206N2			—				
VP1206N5			—				
VP1208N1		MTM8P08	3-410				
VP1208N2			—				
VP1208N5		MTP8P08	3-410				
VP1209N1		MTM8P10	3-410				
VP1209N2			—				
VP1209N5		MTP8P10	3-410				
VQ1000P		MFQ960C	—				
VQ1001P		MFQ930C	—				

**1 Theory and Applications
Chapters 1 through 15**

2 Selector Guide

3 Data Sheets

4 Index and Cross Reference



Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands Milton Keynes, MK145BP, England.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; P.O. Box 80300; Cheung Sha Wan Post Office; Kowloon Hong Kong.