

SERIAL I/O, TIMER, AND INTERFACE CAPABILITIES OF THE MC68901 MULTIFUNCTION PERIPHERAL

Prepared by Geoff Brown System Applications Engineer Motorola, Inc. Austin, Texas

INTRODUCTION

This application note illustrates a system which utilizes several functions of the MC68901 Multifunction Peripheral (MFP). The utilized functions include: 1) USART serial I/O, 2) utilization of internal timers to generate the serial I/O baud rate, 3) utilization of internal timers to generate external interrupts, and 4) use of general purpose I/O pins to provide a cassette interface.

Other general control signal connections are also illustrated. These include: system clock, R/\overline{W} , \overline{IRQ} , \overline{DTACK} , \overline{IACK} , \overline{DS} , \overline{CS} , and timer clock external connections (XTAL1 and XTAL2).

A schematic diagram of the actual hardware used in this application note is shown in Figure 1 at the end of this document. In addition to Figure 1, a listing of the software used with the application is also provided at the end of this document.

HARDWARE CONSIDERATIONS

The hardware shown in Figure 1 uses the MC68008 microprocessor unit (MPU) to control the system; that is, address, data, function codes, data and address strobes, etc. The MC68901 MFP then provides the interrupt and interrupt vectors for the MPU. Eight MCM6665 RAM devices are used to demonstrate the requirement for refresh timing (RAS and CAS). The ROM is implemented in EPROM. Miscellaneous glue parts then tie the system together.

ADDRESS DECODING

Because the addressing range of the MC68008 far exceeds the needs of this application, it is possible to use a simple address decoding scheme. An SN74LS138 3-to-8 demultiplexer (U19) is used to divide the address map into eight 128K segments. Three of these eight segments are assigned to RAM, the MC68901 MFP, and ROM respectively. RAM begins at \$00000, MC68901 MFP begins at \$20000, and ROM (EPROM) begins at \$A0000. The other five segment select control lines are available for expansion.

One problem associated with placing system ROM at any segment other than the bottom of memory is that the MC68008 looks at location \$00000 for its reset vector; however, it is impractical to place ROM at the bottom of the memory map because this would prohibit dynamic interrupt vector programming. This can be resolved by mapping the ROM to the lower portion of memory at reset. In this application, an SN74LS164 shift register (U18) is used to force selection of ROM for the first eight memory cycles after reset to allow the processor to fetch the reset vector and supervisor stack pointer from ROM. When QH of the SN74LS164 shift register is low, selection of ROM is automatic and selection of RAM is inhibited. Once QH goes high, selection proceeds in a normal fashion. U18 is reset whenever HALT and RESET are both active (the system reset condition). Once RESET or HALT become inactive, a logic one is shifted into U18 by the rising edge of AS. After eight memory cycles QH goes high and ROM returns to its normal location in the memory map.

RAM CONTROLS

A second SN74LS164 (U17) is used to generate the RAS, CAS, MUX, and DTACK signals. The RAS, CAS, and MUX signals provide control of the dynamic RAM, and DTACK is applied to the MPU to indicate access to the RAM and ROM. Shift register U17 is inhibited from shifting by IACK cycles and by memory cycles to the MC68901. For all other memory cycles, the shift register is allowed to shift and generate DTACK. Notice that DTACK is automatically

generated for all areas of memory other than that assigned to the MC68901 and that only one DTACK time is generated (500 nanoseconds after AS). System performance could be improved by optimizing dynamic RAM sequencing and DTACK generation. RAS is generated for all memory cycles while CAS is enabled by selection of RAM. By generating RAS for all memory cycles it is possible to refresh RAM by executing instructions out of ROM (software refresh). Address multiplexing for the dynamic RAM is accomplished with two SN74LS157 two-input multiplexers (U1 and U2).

MC68008/MC68901 INTERFACE

Interfacing the MC68901 is fairly simple. RESET, DS, R/\overline{W} , and D0-D7 on the MC68901 connect directly to the corresponding pins on the MC68008. RS1-RS5 on the MC68901 connect to the A1-A5 pins on the MC68008. Chip select (\overline{CS}) is generated by qualifying the memory segment signal from U19 with AS. DTACK is gated with the QD output from U17 and passed to the MC68008. The preceeding signals are the only ones that are required for interfacing the MPU with the MFP. In addition, this application utilizes the interrupt capability of the MC68901. The IRQ line of the MC68901 is connected directly to both of the MC68008 IPL pins. This corresponds to a level seven interrupt (a nonmaskable interrupt; NMI). Because this application uses the MC68901 to time dynamic refresh intervals, it is imperative that the IRQ interrupt be of the highest priority. If the interrupt capabilities of the MC68901 are to be more fully exploited it is important that no interrupt level be implemented that is higher than the one used for software refresh. The user must never disable or mask the refresh interrupt as this will result in the loss of data. IACK for the MC68901 is generated when the three function codes (FC2-FC0) and A3, A2, and A1 are all high.

For the purpose of baud rate generation, a 2.4576 MHz crystal is connected to the MC68901. Timer C (TCO) is externally connected to the receiver clock (RC) and timer D (TDO) is externally connected to the transmitter clock (TC). Although the software included with this application assumes that the receiver and transmitter clocks operate at the same frequency, the MFP allows for separate clocks.

RESET AND TIMING

The MC68008 requires that an external reset must be applied for at least 100 milliseconds to allow stabilization of the on-chip circuitry and system clock. In this application, system reset is caused at powerup by an MC1455 timer circuit output or it can be generated via a debounced switch. The outputs of the timer and the switch are buffered by open-collector drivers (U27) the outputs of which are connected to HALT and RESET.

System timing is provided by a 16 MHz oscillator (U20) which is divided by the two flip flops of U21 to provide 8 MHz (CLK8) and 4 MHz (CLK4) on-chip clocks. The 4 MHz clock is used only by the MC68901 which does not require that its clock be of the same frequency or phase as the system clock.

CASSETTE INTERFACE

Two general purpose I/O lines of the MC68901 (I5 and I6) are used for the cassette interface. Data is transmitted and received as square waves. The length of a single cycle of the square wave determines whether a "1" or a "0" is being transferred.

Data for the cassette interface is output at I6 of the MFP.

This output drives a resistor network which divides the voltage by approximately 10. The cassette data output line is then connected to the microphone input of a cassette recorder.

Data to be received from the cassette tape player is shaped in a comparator, U30A. Two IN914 diodes limit the voltage swing to the input of the comparator. The second comparator (U30B) is used to invert the output of U30A. Inversion may or may not be needed depending on whether or not the cassette plays back an inverted signal. The software in this application note assumes that the signal is not inverted. Comparator U30A provides one level of inversion so if the cassette tape player does not provide a level of inversion then a second one must be provided by U30B. The output of comparator U30A is connected to I5 of the MFP (unless U30B is needed).

SOFTWARE

There are six basic software routines included with this application note: MC68901 initialization, software dynamic RAM refresh, transmit character to and receive character from the serial port, transmit character to and receive character from cassette tape. This software represents the basic core of hardware dependent routines necessary for this system.

MC68901 INITIALIZATION

Initialization of the MC68901 consists of starting the serial communication clocks, loading the USART control register, and enabling the refresh clock interrupt. Timers C and D are used for serial receiver and transmitter clocks. In this application both timers are programmed for 9600 baud operation. The 2.4576 MHz reference clock is divided by 16 by loading \$02 into both data registers C and D and by starting timers C and D in the divide-by-4 mode. The USART control register is initialized to operate in the divide-by-16 mode (2.4576 MHz/16*16=9600 baud). In addition, the proper serial communications protocol must be loaded into the USART control register. In this case the USART is programmed for asynchronous communication with: 1 start bit, 1½ stop bits, and odd parity.

In order to facilitate software refresh of dynamic RAM, the MC68901 interrupt vector is initialized and the timer B interrupt enable and mask bits are set. The timer B output serves as the refresh clock.

SOFTWARE REFRESH

Software refresh consists of accessing 128 consecutive memory locations at regularly timed intervals. In this case, it is accomplished by executing 64 NOP instructions of which each requires two memory fetches. The software refresh program is written as a subroutine which may be called at any time to force a refresh. The refresh subroutine resets timer B (the refresh clock) and executes 64 NOP instructions. Timer B is programmed to generate interrupts every 2 milliseconds. The interrupt routine consists simply of a call to the refresh subroutine. One of the main concerns with software refresh is that programs that have critical timing loops (for example the cassette tape interface routines) could be interrupted for refresh if care were not taken. In order to avoid problems, the refresh routine is written so that an interrupt may be forced before a critical timing loop. The user may then be certain that an interrupt will not occur for at least 1.8 milliseconds. A call to the refresh subroutine should be included in any reset routine in order to preclude loss of data.

SERIAL I/O

Both the receive and transmit routines check for break by reading a bit in the receiver status register. If a break is received at any time during serial communications then a jump to a BREAK character handler routine is made. The exact nature of this subroutine is undefined in this application note but it could consist of transmitting a message and then returning to the user's monitor. The transmit routine also checks for a control-W character and halts if one is received. Transmission is then resumed if any character is received. For serial communications, the divide-by-16 mode (a USART control bit) should be used since it results in increased noise rejection. In order to operate the USART in the divide-by-1 mode the receiver clock must be synchronized externally to the received data.

CASSETTE TAPE INTERFACE SOFTWARE

Data is transmitted to the cassette through GPIP6 (bit 6 of the general purpose input/output port control register) and


received through GPIP5 (bit 5 of the general purpose input/ output port control register). Data is recorded as a sequence of single cycle square waves with a 500 microsecond period representing a logic one and a one millisecond period representing a logic zero. Before any critical timing loop is executed, in either the transmit or receive routine, a branch to the refresh software is made in order to guarantee that the timing loop will not be interrupted. Timer A of the MC68901 is used for period measurement in both routines. The transmit routine transmits a single byte with the most significant bit first. It is assumed that the first byte of any data stream to be transmitted will be a synchronizing character. In this case the receive routine assumes the synchronizing character to be an ASCII S. The receive routine measures the period length of all incoming square waves in order to generate a bit stream. A simple synchronization routine is included in the program which scans the bit stream for an S. After synchronization data, bytes are assembled from each successive 8-bit block.


Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

PAGE 2		OR REG	B INT		WARE	DATA REG	8 1/100		IDLER											
9:25:40	INTERRUPT	#\$CO.VR LOAD MFP VECTOR #PFP2.5320 LOAD THE VECTOR	ENABLE TIMER	SET MASK BIT	REFRESH SUBROUTINE TO ALLOW SOFTWARE TO FORCE AN EARLY REFRESH	STOP TIMER B	٠	84 NOP 8	INTERRUPT HANDLER FOR REFRESH											
.SA 08/23/84 09:25:40	INITIALIZE REFRESH INTERRUPT	#\$C0.VR	#0.IERA	#0.IMRA	SUBROUTINE : AN EARLY R	T9CR #49.TRDR		\$4E71												
1.30MFPS .SA	INITIALI	MOVE.B	BSET.B	BSET.B	REFRESH TO FORCE	REFRESH CLR.B		EQU 0008.14	RTS BSR RF1											
	* * *	13FC00C00002 0017 31FC000010F8	0320 08F900000002	0007 08F900000002	* * *	* 020018 REFR	0021 13FC00060002	71 NOP												
8000 ASM VE		00001030 13FC00 0017	0320 1040 08F900	00001048 08F900	5	00001050 423900	0000105E 13FC00	0018 00004E 1066 00004E	000010E6 4E75 000010E8 6100FF7C											
MOTOROLA M68000 ASM VERSION	51 52 53			.0000 25	888	62 0000			64 0000											
										-										
-														OCK			100,	BITS	כרסכע	
		PORT			INDORESS IRPOSE 1/0	TION ENBLE A	MASK A	ONTROL	ATA ATA	ATA TROL	STATUS ER STATUS	VER CLOCKS	T VECTOR	SMITTER CLOCK	IVER CLOCK	*	TY.1 1/2 STOP.	ASYNC, 8 BITS 9600 BAUD GEIVER CLOCK	ANSMITTER CLOCK	
-		OUGH SERIAL PORT,	TAPE.		MFP BASE ADDRESS GENERAL PURPOSE I/O	DATA DIRECTION INTERRUPT ENABLE A	INTERRUPT MASK A VECTOR	TIMER A CONTROL TIMER B CONTROL	TIMER & DATA	TIMER D DATA USART CONTROL	RECEIVER STATUS TRANSMITTER STATUS USART DATA	AND RECEIVER CLOCKS	L REGISSER H INTERRUPT VECTOR	1/4 TRANSMITTER CLOCK	1/4 RECEIVER CLOCK	DIVIDE BY	000 PARITY,1 1/2 STOP,	1 START, ASYNC, 8 BITS 1/16 FOR 9600 BAUD START RECEIVER CLOCK	START TRANSMITTER CLOCK	
08/23/84 09:25:40 PAGE 1	THE TACHDING.	RACTER FROUGH SERIAL PORT,	AATTER FOOT TAPES REFRESH FOR RAM.		\$1000 \$20000 MFP BASE ADDRESS BASE+\$01 GENERAL PURPOSE I/O	BASE+805 DATA DIRECTION BASE+805 INTERRIPT ENABLE A	BASE+813 INTERRUPT MASK A BASE+817 VECTOR	BASE+\$19 TIMER A CONTROL SASI-\$18 TIMER B CONTROL SASI-\$17 TIMES CANTROL	BASE+81F TIMER B DATA BASE+821 TIMER B DATA	BASET*S.5 IMRER UNIA BASE*\$25 TIMER DATA BASE*\$29 USART CONTROL	BASE+\$2B RECEIVER STATUS BASE+\$2D TRANSMITTER STATUS BASE+\$2F USART DATA \$17	: 68901 RANSMITTER AND RECEIVER CLOCKS 10 BAUD COMMUNICATION	ART CONTROL REGISTER Ize refresh interrupt vector	#\$02,TCOR 1/4 TRANSMITTER CLOCK	#\$02,TDDR 1/4 RECEIVER CLOCK	VIDE BY	#\$94,UCR 000 PARITY,1 1/2 STOP,	1 START, ASYNC, 8 BITS 1/16 FOR 9600 BAUD #\$01,RSR START RECEIVER CLOCK	TSR ST	
.SA 08/23/84 09:25:40 PAGE 1	TAN DOUBTINES TWILIDING.	SMIT CHARACTER THOUGH SERIAL PORT,	SAL CHARACTER FROM TAPE. SOFTWARE REFRESH FOR RAM.		\$1000 \$20000 BASE+\$01	BASE+505 BASE+507	8ASE+308 8ASE+\$13 8ASE+\$17	BASE+\$19 BASE+\$18	8ASE+\$10 8ASE+\$1F 8ASE+\$21	BASE+\$25 BASE+\$25 BASE+\$29	EQU BASE+\$2B RECEIVER STATUS EQU BASE+\$2 USART DATA EQU SASE+\$2F USART DATA	ITIALIZE 68901 START TRANSMITTER AND RECEIVER CLOCKS FOR 9600 BAUD COMMUNICATION	LOAD USART CONTROL REGISTER INITIALIZE REFRESH INTERRUPT VECTOR	7	7	DIVIDE BY		1 RSR ST	.B #\$05,TSR ST	
08/23/84 09:25:40 PAGE 1		* TRANSMIT CHARACTER THROUGH SERIAL PORT, * RECEIVE CHARACTER FROM SERIAL PORT,			086 \$1000 EQU \$20000 EQU BASE+\$01	EQU BASE+505 EQU BASE+505	EQU 8ASE+508 EQU 8ASE+513 EQU 8ASE+517	EQU BASE+\$19	EQU BASE+\$1F EQU BASE+\$17 EQU BASE+\$21	EQU BASE+\$25 EQU BASE+\$25 EQU BASE+\$29	BASE+\$2B BASE+\$2D BASE+\$2F \$17	VITIALIZE 68901 START TRANSMITTER AND FOR 9600 BAUD COMMUNI	* LOAD USART CONTROL REGISTER * INITIALIZE REFRESH INTERRUPT VECTOR *	INIT MOVE.B #\$02,TCDR 1/	MOVE.B #\$02,TDDR 1/	MOVE.B #\$11,TCDCR DIVIDE BY	MOVE.8 #\$94,UCR	* * MOVE.B #\$01.RSR ST	MOVE.B #\$05.TSR ST	
.SA 08/23/84 09:25:40 PAGE 1				* *	BASE EQU \$20000 GPIP EQU BASE+801	DOR EQU BASE+503	IPRA EQU BASE+\$UB IMRA EQU BASE+\$13 VR EQU BASE+\$17	TACR EQU BASE+\$19 TBCR EQU BASE+\$18	TADR EQU BASE+81F	TCDR EQU BASE+323 TDDR EQU BASE+329 UCR EQU BASE+\$29	EQU BASE+\$28 EQU BASE+\$20 EQU BASE+\$2F EQU \$17	* INITIALIZE 68901 * START TRANSMITTER AND * FOR 9600 BAUD COMMUNI	* LOAD USART CONTROL REGISTER * INITIALIZE REFRESH INTERRUPT VECTOR *	135C00020002 INIT MOVE.8 #\$02,TCDR 1/	13FC00020002 MOVE.B #\$02,TDDR 1/	0025 13FC00110002 MOVE.B #\$11,TCDCR DIVIDE BY	13FC00940002 MOVE.B #\$94,UCR	0029 * 1/ 11/ 13FC000100002 * MOVE.B #\$01.RSR ST	0028 13FC00050002 MOVE.B #\$05,TSR ST	
VERSION 1.30MFPS .SA 08/23/84 09:25:40 PAGE 1				* *	BASE EQU \$20000 GPIP EQU BASE+801	DOR EQU BASE+503	IPRA EQU BASE+\$UB IMRA EQU BASE+\$13 VR EQU BASE+\$17	TACR EQU BASE+\$19 TBCR EQU BASE+\$18	TADR EQU BASE+81F	TCDR EQU BASE+323 TDDR EQU BASE+329 UCR EQU BASE+\$29	RSR EQU BASE+\$28 TSR EQU BASE+\$20 UDR EQU BASE+\$2F CTLW EQU \$17	* INITIALIZE 68901 * START TRANSMITTER AND * FOR 9600 BAUD COMMUNI	* LOAD USART CONTROL REGISTER * INITIALIZE REFRESH INTERRUPT VECTOR *	INIT MOVE.B #\$02,TCDR 1/	MOVE.B #\$02,TDDR 1/	MOVE.B #\$11,TCDCR DIVIDE BY	MOVE.8 #\$94,UCR	* * MOVE.B #\$01.RSR ST	0028 8 13FC00050002 MOVE.B #\$05,TSR ST	

TRANSMIT CHARACTER IN D2 TO TAPE	A LOGIC '0' IS RECORDED AS ONE SQUARE WAVE PERIOD OF 1 MILLISECOND DURATION. A LOGIC		BSET.B #5/IERA	MOVE.8 #1.00 STOP BIT INTO DU TAPEO1 ROL.8 #1.02 DATA BIT INTO D2 BSR REFRESH FORCE REFRESH	TTST #\$00,TACR	#10,01	BNE.S TAPEOZ YES ADDI.L #10.D1 NO. TIMER COUNT FOI TAPEOZ WOVE.B DI.TADR SET TIMER PRELOAD RET.R #6.FETP SET TIMER PRELOAD	#\$05,TACR	BSR.S TTST WAIT UNTIL PULSE DONE CLR.B TACR HALT TIMER BCLR.B #6.GPIP SEND O TO TAPE	MOVE.B #\$05,TACR START TIMER A	ASL.B #1,DO SENT B BITS? BNE TAPEO1 NO, CONTINUE RTS	TIMER TEST	T CMP.B #0,TACR TIMER RUNNING?	BEQ.S TTST1 NO.RETURN BTST.B #5.IPRA TIME DELAY	BEG.S TTST NO. WAIT BCLR.B #5/IPRA CLEAR INTERRUPT	71 RTS			
* * 1		84110000	0005 00001170 08F90050002 0007	00001178 103C0001 0000117C E31A 0000117E 6100FED0	00001182	00001180	00001194 6606 00001194 6606 00001194 06810000000A 00001194 0889000001F	00001144	00001182 6116 00001184 423900020019 0000118A 088900060002	000011C2	49 000011CA E300 50 000011CC 66AE 51 000011CE 4E75	* * *	00001100 0C3900000002 0019	00001108 0000110A	00001162	000011EC			
		127	131	132			100 100 100 100 100 100 100 100 100 100	771	145	148			-	157	158	160	 -		
SERIAL PORT INTO DO	NCH NO ECHO)	ECK FOR BREAK PROCESS IT ECK FOR CHARACTER	NOT READY AD DATA SIDE	3 TO SERIAL PORT	ECK FOR BREAK FFER EMPTY	ILL NOT READY 4D CHARACTER	AD STATUS	AR NOT READY AD CHARACTER	T CNTL/W ECK FOR BREAK 1D STATUS	IT FOR ANY CHAR	CONTINUE RIAL PORT	AD STATUS		REAK IS PRESSED	ECK "TRANSMIT READY"	IT FOR READY AD CHARACTER EAK BUTTON RELEASED?	KEEP LOOPING	EAK HANDLER HERE	
	* INCHNE BTST.B #3,RSR (INCH NO ECHO)	CHECK FOR BREAK BNE.S BREAK GO PROCESS IT BTST.B #7.RSR CHECK FOR CHARACTER	BEG.S INCHNE IF NOT READY MOVE.B UDR.DO READ DATA SIDE RTS	SEND CHARACTER IN DO.8 TO SERIAL PORT	OUTCH BSR.S CHKBRK CHECK FOR BREAK BTST.B #7.TSR BUFFER EMPTY	BEG.S OUTCH STILL NOT READY MOVE.B DOJUDR SEND CHARACTER	CHECK FOR CONTROL W BTST-B #7.RSR READ STATUS	CTLW9 CHAR UDR, D1 READ	CMP.B #CTLW.D1 BNE.S CTLW9 NOT CNTL/W CTLWH BSR.S CHKRRK BTS.B #7.RSR READ STATUS	BEQ CTLWH WAIT FOR ANY CHAR	TO CONTINUE CTLW9 RTS * CHECK FOR BREAK ON SERIAL PORT	* CHKBRK BTST.B #3.RSR READ STATUS	BNE.S BREAK	TO DO WHEN THE BREAK IS		BEG.S BREAK MAIT FOR READY MOVE.B UDR.DO READ CHARACTER BTST.B #3.RSR BREAK BUTON RELEASED?	BNE BREAK NO KEEP LOOPING	USER SHOULD INSERT BREAK HANDLER HERE	R T S

PAGE 6	
.sa 08/23/84 09:25:40	VALUE 00001200 00001232 000001246 000001246 000001246 0000011476 0000011476 0000011476 0000011476 0000011476 0000011476 00000011476 0000011476 0000011476 0000011476 0000011476 0000011476 0000011476 0000011476 0000011476 0000011476 00000011476 000000000000000000000000000000000000
1.30MFPS .SA 08/7	5 Y M B O C C C C C C C C C C C C C C C C C C
MOTOROLA M68000 ASM VERSION 1	SECT VALUE SECT VALUE 00020003 00001140 00001134 00001134 00001136 00001136 00001136 00001136 00001136 00001136 00001136 00001136 00001136 00001136 00001136 00001136 00001136 00001136 00001136 00001136
MOTOROLA M68	SYMBOL TABLE SYMBOL NAME BRASE BRASE BRASE CTLW CTLW CTLW CTLW CTLW CTLW CTLW CTLW
PAGE 5	o u ₹ u ⊦
9:55:40	TROM TAPE INTO DO.8 STOP THER A CLEAR DI FOR DATA WAIT FOR LOW WAIT FOR HIGH TAPE DATA SET STOP BIT SET STOP SET STOP BIT SET STOP B
.SA 08/23/84 0	CHARACTER 17ACR #5.6PIP #5.6PIP #5.6PIP #5.6PIP #5.6PIP #5.6PIP #5.6PIP #5.6PIP #5.01 #7.00 #7.0
1.30MFPS .1	APEIN 20 20 20 20 20 30 30 30 30 30 30 30 30 30 30 30 30 30
	4.23900020019 4.23900020019 6866 6866 6876 683900050002 6914 6776 6776 6776 6776 6776 6776 6776 67
MOTOROLA M68000 ASM VERSION	165 164 165 166 167 1000011F6 170 171 172 173 174 175 176 177 178 179 179 179 179 179 179 179 179








FIGURE 1 — Schematic Diagram of Hardware Used in This Application Note



MOTOROLA Semiconductor Products Inc.