# THE BISYNC PROTOCOL AND A BISYNC DATA LINK BETWEEN TWO MC68000 MPU BASED SYSTEMS

John Vaglica Systems Applications Engineer Motorola Inc. Austin, Texas

# INTRODUCTION

This application note describes the hardware and software required to implement a Binary Synchronous Communications (BISYNC) data link between two MC68000 based systems. Background information is included to introduce the user to the BISYNC protocol and the transmission sequences used. An MC68661/MC2661 Enhanced Programmable Communications Interface (EPCI) controls the data link at one end, and an MC68652/MC2652 Multi-Protocol Communications controller (MPCC) controls the other. The generation and checking of the cyclic redundancy character (CRC) is done by an MC68653/MC2653 Polynomial Generator/Checker (PGC) used at each end. A block diagram of the data link system is shown in Figure 1.

The hardware discussion includes schematic diagrams and a description of the interface circuitry necessary to form the data link. The hardware consists of the following circuitry: MC68000 asynchronous bus interface, interrupt prioritizing logic, interrupt vector generation logic, and ancillary support circuitry required by the data communications devices.

Software listings are provided for the following routines: initialization, interrupt service, and transmitter and receiver I/O drivers. The transmitter and receiver driver routines are set up to run as tasks, with all I/O being interrupt driven. Flowcharts and a description of the algorithm complete the software documentation.

A final topic explores the interfacing exceptions which are not readily discernible from the data sheets. Because MC686xx devices were originally designed to operate on the synchronous bus of the Signetics 2650, several minor interfacing differences exist when used with the MC68000 microprocessor. In addition to the hardware exceptions, several software irregularities are also discussed.

# THE BISYNC PROTOCOL

The BISYNC protocol belongs to a group of character oriented protocols known as byte controlled protocols (BCPs). A BCP message consists of a header or control field,

a text field, and an error checking field. A typical message is shown in Figure 2. Each message is transmitted as a block consisting of both control and data characters. The special control characters define the beginning of the block, the end of the block, and delineate the various fields within a block.

Each message must be preceded by a minimum of two synchronizing (SYN) characters, to allow the receiver to synchronize itself with the transmitted data. Following the SYN characters, a start of header (SOH) is sent, marking the beginning of the header field. The header contains the control information necessary for the receiver to interpret the remainder of the message. Information in the header includes: the secondary station address, the block sequence number, and control and message acknowledgement information. A start of text (STX) character terminates the header field and begins the text field.

The text field can be of any length, and may contain any character not reserved for data link control. If unrestricted data transmission is required (i.e., the data contains control characters), it is possible to transmit in the transparent mode. The transparent mode is entered by preceding the STX character by a data link escape (DLE) character. Within the remainder of the message, any control or fill characters must be preceded by a DLE. Any control character not preceded by a DLE will be interpreted as data. The text block must be properly terminated by an end of text (ETX), an end of transmission block (ETB), or an intermediate transmission block (ITB) character. In the transparent mode, the block termination character must be preceded by a DLE.

An error checking field follows the termination character. This block check character (BCC) is calculated from one of several polynomials. If the transmitted data were ASCII, the error checking can be either a vertical redundancy check (VRC/parity) on each character and a longitudinal redundancy check (LRC) over the entire message; or a cyclic redundancy check (CRC) over the entire message. Error checking on transmitted EBCDIC data is normally restricted to CRC. The BISYNC protocol requires that all SYN characters and SOH control characters be excluded from the




FIGURE 1 - BISYNC Data Link Block Diagram




FIGURE 2 - BISYNC Message Block Format

error checking calculation. In the transparent mode, the DLE contained in DLE/control character pairs is excluded from the error checking calculation as well.

When the receiver has completed the BCC calculation, an acknowledgement must be sent to the transmitter, indicating if the message was received without error. The BISYNC protocol does not allow transmission of a new block to begin until an affirmative acknowledgement is received for all previously transmitted blocks. Because of this acknowledgement requirement, the data link is forced to operate in the half duplex mode; therefore, line utilization suffers. The receiver

signals the transmitter that it has received the message by sending either an ACK or NAK control message. Providing that the receiving station has a block of data ready to transmit, the acknowledgement for the received block can be embedded in the header field of the next transmitted message. Otherwise, a control message with no data field, should be sent (see Figure 3). Only the latter option is available under the software presented in this application note. If the block sequence number for the received message was even, an ACK 0 is sent; or if the sequence number was odd, an ACK 1 is sent. In the case that the message was received in error, a NAK would be sent.

S	S	ACK 0 ACK 1 NAK	P
Υ	Y	ACK 1	A
Ν	N	NAK	D

FIGURE 3 - BISYNC Control Message

The data communications peripherals (the MC68652 MPCC, MC68653 PGC, and MC68661 EPCI) each support BISYNC to some extent. The enhanced programmable communications interface (EPCI) is a bus oriented, universal synchronous/asynchronous communications controller. It accepts parallel data from the microprocessor, via the data bus, and converts it into transmit-serial data. Conversely, the EPCI receiver can convert receive-serial data back into character data to be read by the MPU.

When operating in the synchronous mode, the EPCI is designed to handle byte controlled protocols. Internal registers allow the user to program the number of SYN characters, mode of operation (transparent or nontransparent), and automatic DLE stuffing and detection when in the transparent mode. In order to accommodate various character codes, it is also possible to program the values for the SYN and DLE characters. An internal baud rate generator is available as the source of the Tx and Rx clocks, generating frequencies up to 614 kHz (data rate up to 38.4 kilobaud). Alternately, the TxC and RxC pins can be driven by an external oscillator with clock speeds up to one megahertz. The EPCI fully supports BISYNC, with the exception of CRC error checking. If CRC generation and checking is required in a particular application, an external generator/checker, such as the MC68653/MC2653, must be used.

The MC68652/MC2652 is a multi-protocol communications controller (MPCC). The MPCC supports both BCPs and bit oriented protocols (BOPs) at data rates up to one Mbps. A standard synchronous bus interface is provided, allowing the MPCC to communicate with an MPU. Data bus width is eight or 16 bits, selected via the BYTE control input.

The MPCC performs only a minimum number of the functions required to fully support the BISYNC protocol. The MPCC receiver is capable of detecting the initial SYN characters in a message, but will not strip any SYN characters used as line fill during the course of a message. Due to this limitation, the CRC error checking facilities built into the MPCC cannot be used under the BISYNC protocol. In the transmit mode, the MPCC will generate leading SYN characters and insert SYN characters as fill characters during periods of transmitter underrun. The MPCC does not support the BISYNC transparent mode.

Neither the MPCC nor EPCI will properly generate the BCC (block check character), but by using the MC68653/MC2653, both the MPCC and EPCI can fully support BISYNC. The PGC is used for generating the block check sequences and performing parity checks on the parallel data passed between a receiver/transmitter and an MPU. The maximum character accumulation rate is 500,000 characters per second. Three different polynomials can be selected:

CRC-16, CRC-12, and LRC-8. Independent of the polynomial selected, four maskable conditions are available as interrupts, via an open drain output. The four conditions allow the flagging of CRC errors, VRC errors, Block Termination Character (BTC) detection, and second search character (SSC) detection.

The PGC can be dynamically programmed to recognize specific characters as belonging to one class or another. There are four classes to which a character can be assigned: normal, SYN/BISYNC not included, block termination character (BTC)/search character (SC), and second search character (SSC). Characters belonging to the normal class are any normal data characters not reserved for control of the data link. The SYN/BISYNC not included characters are those characters which are used to synchronize the receiver hardware to the incoming bit stream. The SYN and SOM characters are included in this class. The BTC characters are those control characters which are used to indicate the end of the data block. Examples of BTCs are ETX, ETB, ITB and ENQ. The secondary search character (SSC) is the final class and contains the second character of control procedures represented by a sequence of two characters. The first character of these sequences must be a DLE. An example of a member of this class is a DLE-STX pair, signaling the initiation of the transparent mode.

The character classes are used to determine whether or not a character, presented to the PGC, should be included under a specific accumulation mode. Up to 128 characters can be assigned in the character class array. Characters presented to the PGC can be accumulated in one of four modes. The modes are: BISYNC normal, BISYNC transparent, automatic accumulate, and single accumulate. In the BISYNC normal mode, all characters presented to the PGC are accumulated except those in the SYN/BISYNC not included class. In the BISYNC transparent mode, characters not included in the calculation are the first DLE of a DLE/non-SYN pair not preceded by an odd number of DLEs. All characters presented to the PGC are accumulated in the automatic accumulate mode. If the single accumulation mode is selected, the start accumulation command must be issued for every character which is to be included.

### MC68000 ASYNCHRONOUS BUS INTERFACE

The asynchronous bus structure of the MC68000 maximizes throughput by matching the processor speed to that of the memory or peripheral devices. By signaling the MC68000 when to complete a bus cycle, the peripheral device can vary the length of the bus cycle to match its own access time. Asynchronous control of the bus is accomplished through the use of four control lines: address strobe ( $\overline{AS}$ ), lower data strobe (LDS), upper data strobe (UDS) and data transfer acknowledge (DTACK). The timing for normal read and write bus cycles is shown in Figure 4. The  $\overline{AS}$  line is asserted during S2, signaling that the address placed on the address bus during the previous half cycle (S1) is valid. The data strobes (UDS and/or LDS) are then asserted (during S2 for a read or S4 for a write), indicating the length of the operand for this bus cycle. The addressed peripheral device can now be selected and DTACK returned such as to ensure that the access time for the device is met. If the peripheral device does not assert DTACK at least a setup time before the falling edge of state S4, wait states are inserted for an integral number of clock periods. This continues until  $\overline{DTACK}$  is asserted. A slow read cycle is shown as the final bus cycle of Figure 4. After  $\overline{DTACK}$  is recognized, the MC68000 terminates the bus cycle by negating  $\overline{AS}$ ,  $\overline{UDS}$ , and  $\overline{LDS}$ . The peripheral completes the cycle by negating  $\overline{DTACK}$ .

An interrupt acknowledge cycle differs from a normal bus cycle in several ways. Refer to the timing diagram of Figure 5. If an interrupt is pending at the end of an instruction cycle, which is of a higher priority than the current value of the

interrupt mask, interrupt exception processing will begin. Interrupt exception processing begins by entering the supervisory state. The machine status, including the current program counter and status register, is saved on the supervisor stack, the interrupt mask is updated to reflect the current interrupt level, and the function codes (FC0-2) are changed to indicate an interrupt acknowledge cycle. The interrupting level is placed on the lowest three bits of the address bus (A1-A3), the remainder of the address bus is driven high, and




FIGURE 4 — MC68000 Read and Write Bus Cycle Timing




FIGURE 5 — Vectored Mode Interrupt Acknowledge Cycle Timing

AS and LDS are asserted. Either the vectored or autovectored mode can be entered at this point.


If auto-vectoring is selected, the peripheral will respond by asserting valid peripheral address (VPA). This causes the MC68000 to internally generate an exception vector number between 25 and 31 (see Table 1), which corresponds to the current interrupt level. At the starting address contained in this vector, execution of the interrupt service routine begins. If the vector number is to be supplied by the peripheral (vectored mode), it must be placed on the low order data lines and DTACK asserted. The bus timing for a vectored mode (vectored number supplied by peripheral) interrupt acknowledge cycle is shown in Figure 5.

# **HARDWARE**

The data communications devices were designed to operate on a synchronous bus similar to the M6800 bus structure; therefore, no provisions were made for the asynchronous bus of the MC68000. In the next few paragraphs, the hardware comprising the asynchronous bus interface and interrupt vector generation circuitry is described.

The data link is comprised of two receiver/transmitters, each under the control of an MC68000 microprocessing system. One terminus contains an MC68661 and an MC68653, while the other contains an MC68652 and an MC68653. Each station also contains the necessary DTACK and interrupt service hardware. The data link prototype was tested on a single MC68000 microprocessor system operating on a VERSAbus. The VERSAbus is an asynchronous bus, defined by Motorola, to be used with the MC68000 and its peripherals. Several signals of note on the bus are the IACK and IRQ lines. The IACK signal is generated from the function code outputs, and is asserted only during an interrupt acknowledge cycle. The IRQI through IRQ7 are vectored interrupt request lines. On the CPU board, these seven lines are encoded into IPL0 thru IPL2. The final note concerning the

TABLE 1 - MC68000 Exception Vectors



### **Exception Vector Assignment**

Vector		Address		
Number(s)	Dec	Hex	Space	Assignment
0	0	000	SP	Reset: Initial SSP
_	4	004	SP	Reset: Initial PC
2	8	008	SD	Bus Error
3	12	00C	SD	Address Error
4	16	010	SD	Illegal Instruction
5	20	014	SD	Zero Divide
6	24	018	SD	CHK Instruction
7	28	01C	SD	TRAPV Instruction
8	32	020	SD	Privilege Violation
9	36	024	SD	Trace
10	40	028	SD	Line 1010 Emulator
11	44	02C	SD	Line 1111 Emulator
12*	48	030	SD	(Unassigned, Reserved)
13*	52	034	SD	(Unassigned, Reserved)
14*	56	038	SD	(Unassigned, Reserved)
15	60	03C	SD	Uninitialized Interrupt Vector
16-23*	64	04C	SD	(Unassigned, Reserved)
	95	05F		_
24	96	060	SD	Spurious Interrupt
25	100	064	SD	Level 1 Interrupt Autovector
26	104	068	SD	Level 2 Interrupt Autovector
27	108	06C	SD	Level 3 Interrupt Autovector
28	112	070	SD	Level 4 Interrupt Autovector
29	116	074	SD	Level 5 Interrupt Autovector
30	120	078	SD	Level 6 Interrupt Autovector
31	124	07C	SD	Level 7 Interrupt Autovector
32-47	128	080	SD	TRAP Instruction Vectors
	191	OBF		_
48-63*	192	0C0	SD	(Unassigned, Reserved)
	255	0FF		
64-255	256	100	SD	User Interrupt Vectors
	1023	3FF		

<sup>\*</sup>Vector numbers 12, 13, 14, 16 through 23, and 48 through 63 are reserved for future enhancements by Motorola. No user peripheral devices should be assigned these numbers.




FIGURE 6 — MC68661/MC68653 to MC68000 Interface Schematic

VERSAbus is that all address and data lines are inverted. This accounts for the need to have both local and system, data and address buses as shown in the schematic diagrams.

# MC68661 EPCI/MC68653 PGC INTERFACE

In addition to merely supplying DTACK, the MC68661/ MC68653 interface circuitry must also force the MPU to meet the chip enable delay period, tCED, specified in the data sheet. Figure 6 contains the circuitry required to meet these requirements. The PGC has two chip enables,  $\overline{CE0}$  and  $\overline{\text{CE1}}$ . The  $\overline{\text{CE0}}$  enable signal controls access to the character register used in accumulating the CRC. This signal can also be used to access the data registers of the EPCI, and thus write to both the PGC and the EPCI at the same time. The CEI enable signal is used to select the command and status registers of the PGC and is decoded at a different address. A number of the MC68000 instructions can access the same or consecutive addresses on succesive bus cycles. In these cases, a double read or write could reaccess the same location within 2.5 clock cycles (187 nanoseconds at 8-megahertz clock rate). This violates tCED and tCEC on the MC68653 and tCED on the MC68661. The minimum tCED for the EP-CI is 600 nanoseconds, whereas the minimum toed for the PGC is 1750 nanoseconds. In order to prevent the PGC from being reaccessed too soon, the chip enable signals must be delayed, as discussed below.

The  $\overline{CS0}$  and  $\overline{CS1}$  inputs are the unqualified chip select signals, generated as a function of the address lines and address strobe. The state machine (SN74LS193) shown in Figure 6, guarantees that these chip selects are held off for 14-clock cycles after the trailing edge of the previous chip enable. The 14-cycle delay corresponds to a period of 1750

nanoseconds (PGC tCED), assuming an 8-MHz system clock. For other system clock frequencies, the number of delay cycles has been compiled in Table 2. Following the trailing (rising) edge of the first chip select, INHIBIT is asserted. As well as holding off subsequent chip enables, IN-HIBIT also loads the SN74LS193 counter with a binary value of two (parallel load 0010). The state machine counts for fourteen system clock cycles before negating INHIBIT (TCU goes low) and halting. The falling edge of INHIBIT is synchronized with the system clock, creating the ENABLE signal. The ENABLE output is gated with  $\overline{\text{LDS}}$ , allowing CEO or CEI to be asserted. Since the chip enables are gated with the lower data strobe only, both byte and word instructions can be used. The high ENABLE disables the SN74LS74 (U5B) clear input and permits DTACK to be asserted on the next rising edge of the system clock. A timing diagram of a read bus cycle is shown in Figure 7. The first cycle of a double read is shown with INHIBIT low, allowing a normal read to occur. In the next cycle,  $\overline{CE}$  is held off by INHIBIT until the 14-cycle delay time is met.

TABLE 2 — Delay for Various Clock Rates

MPU Clock Rate (MHz)	Delay (MPU Clock Cycles)
4	7
6	11
8	14
10	18
12	21
14	25
16	28




FIGURE 7 — MC68661/MC68653 Read Cycle Timing

FIGURE 8 — Interrupt Prioritizing and Vector Generation Logic

The remainder of the PGC interface is straightforward. The MC68000 R/W and RESET lines must be inverted to match the corresponding lines of the peripherals. The interrupt request lines, shown in Figure 8, are connected to the appropriate level of the vectored interrupt hardware. The internal baud rate generator of the MC68661A requires that a frequency of 4.9152 MHz be applied to the BRCLK input. A simple crystal oscillator, shown in Figure 9, may be used to generate the clock. The SYNCLK signal is the internally generated transmit clock that is used as the synchronous clock in the data link. The MC1488 and MC1489 provide the necessary level shifting to conform to EIA RS-232-C standards. This level shifting is not required, but it does allow for the data link to be used as a standard asynchronous serial port. Only the software configuration of the EPCI needs to be changed to switch to the asynchronous operating mode.




FIGURE 9 - 4.9152 MHz Baud Rate Oscillator

### MC68652 MPCC/MC68653 PGC SUPPORT CIRCUITRY

The MC68652/MC68653 bus interface is very similar to the MC68661/MC68653 interface, even though the chip enable to the MPCC, during the second read of a double read, need not be delayed. A PGC is being used in conjunction with the MPCC; therefore, the 14-cycle delay is still necessary. Figure 10 depicts the chip select circuitry. The data bus enable signal (DBEN) is required by the MPCC and is used as the reference for all internal activity (as opposed to CE, which only controls power consumption). To simplify the interface circuitry, CE is tied high and DBEN used as the chip enable signal. In addition to the bus interface circuitry, the MPCC requires additional hardware to minimize software overhead.

The transmitter and receiver enables (TxE, RxE) are not bits of a status register, but are external pins. An addressable latch (SN74LS74) is required to permit enabling and disabling the R/T. By incorporating  $\overline{\text{UDS}}$  in the latch decoding, the latch appears as the even byte in the same address space as the PGC (which used the  $\overline{\text{LDS}}$ ). The R/ $\overline{\text{W}}$  signal is also used in the decoding scheme, thus allowing the same location to be used for a status buffer as well. The SN74LS240 buffer

allows the processor to read all of the status bits that appear as external pins to the MC68652. The latch and buffer are shown as part of Figure 11. Additional circuitry in the figure includes a portion of an SN74LS32 which is used to generate the BYTE control signal. The BYTE signal indicates to the MPCC the width of the data in a peripheral read or write. Through BYTE and the address lines (A1 and A3), the MPCC registers are selected as shown in Table 3. The A0 input is generated by the lower data strobe since the odd and even bytes of the MPCC are reversed with respect to those of the MC68000. In order that the PGC character register and the MPCC data registers could be accessed simultaneously, address lines A1 and A2 of the MPCC, and A0 and A1 of the PGC are offset, as shown in Figure 11.

TABLE 3 — MC68652 Register Addressing

A3	A1	LDS	Register
Byte = 0: 16 Bit	Data Bus		
0	0	X	RDSR
0	1	X	TDSR
1	0	X	PCSAR
1	1	X	PCR*
Byte = 1: 8 Bit	Data Bus		
0	0	0	RDSR(L)
0	0	1	RDSR(H)
0	1	0	TDSR(L)
0	1	1	TDSR(H)
1	0	0	PCSAR(L)
1	0	1	PCSAR(H)
1	1	0	PCR(L)*
1	1	1	PCR(H)

<sup>\* -</sup> PCR lower byte does not exist. It will be all "0s" when read.

A common serial clock is used throughout the data link; however, to properly interface the MPCC with another MC68652 or an MC68661, it is necessary to invert the MPCC transmit clock (TxC). The inversion is required because the MPCC uses the same clock edge to strobe data into the receiver and out of the transmitter. Using a common edge is a problem, because transmission line effects, inherent in the data channel, could result in a loss of data integrity.

The MC68652 does not have any signals which were meant to be used directly as interrupts. Instead, several of the status lines (TxBE, RxSA, and RxDA) were used. The TxBE status line is inverted, passed through a open collector driver and prioritized on level 3 (INT3). The RxDA and RxSA status lines are NORed to produce a single logic low output signal, which was passed through an open collector driver and vectored onto level 4 (INT4).

The serial data was level shifted similar to the EPCI. As stated earlier, if the EPCI is not intended to be used as an asynchronous device, TTL levels could be used for the serial data.




FIGURE 10 — MC68652/MC68653 Bus Interface Schematic Diagram.




FIGURE 11 — MC68652 Support Circuitry Schematic Diagram

### INTERRUPT VECTORING HARDWARE

The vectored interrupt mode of operation was chosen for the interface rather than the autovectored mode. In this mode, the vector number must be supplied via the data bus during the interrupt acknowledge cycle. The circuitry described here provides seven levels of interrupts, each with its own unique vector. The vector number is alterable, such that the circuitry can be easily duplicated on additional boards. This allows "daisy chaining" of interrupts on the same level while maintaining unique interrupt vectors for each device.

The interrupt prioritizing/vector generation circuitry is illustrated in Figure 8 and functions as follows. A one-of-eight priority decoder (SN74LS138) determines which of the four locally generated interrupts (INT1 through INT4) will assert DTACK (and also negate ACKOUT) during an interrupt acknowledge cycle. One output line of the priority decoder is asserted low by the A1-A3 inputs (assuming  $\overline{E1}$ ,  $\overline{E2}$ , and E3 are enabled). The selected line is then compared to the corresponding interrupt line inputs (INT1, INT2, INT3, or INT4) in one of the SN74LS32 OR gates. If both inputs to one of the OR gates are low, DTACK is asserted (ACKOUT is negated) and the interrupt vector number is placed on the data bus (by three-state inverter/buffer SN74LS240). The lower three bits of the vector number are selected from within a given range by the A1-A3 inputs to the SN74LS240. The upper five bits are hardwired during system design to provide the correct range of vectors (as shown in Figure 8, vector numbers \$41 through \$47 have been selected on this board). Seven separate IACK outputs (IACK1 through IACK7), each corresponding to an interrupt level, are generated by the one-of-eight priority decoder; however, only four are used. If an interrupt currently requesting service was generated on this board, the output of the SN74LS20 (4-input NAND gate) goes high to assert DTACK. The interrupt requests, which are passed down the system bus, are driven by SN74LS07 open collector drivers to allow wire-ORing of multiple interrupts on the same level. The "daisy chaining" of interrupts during the interrupt acknowledge cycle is accomplished between boards by controlling the propogation of ACKIN/ACKOUT signal along the bus. The ACKIN input of each board reflects the ACKOUT level of the previous board in the system (the first board in the system receives its ACKIN from the MPU). When a low ACKIN signal reaches a board, it indicates that no devices of higher priority are currently interrupting the processor on the same level. If no interrupt is pending at this priority level during the interrupt cycle, the low ACKIN will simply pass through as a low ACKOUT to the next board. Once the board that requested the interrupt receives a low ACKIN, it asserts DTACK (ACKOUT cannot go low) and places its vector number on the data bus. This breaks the "daisy chain" propogation path and the interrupt acknowledge cycle is completed.

# **SOFTWARE**

Three distinct subprograms exist within the data link software. The three divisions are the initialization routines, the I/O drivers and the interrupt service routines. The initialization routines define the operating conditions of the data communications devices, define the interrupt vectors, and

move the header block from ROM into RAM. The transmitter and receiver driver subroutines handle the non-real time overhead required in supporting the data link. For the transmitters, this involves little more than controlling the transmitter and receiver enables. The receiver driver subroutines must check the BCC bytes and setup and monitor acknowledgements. The interrupt service routines handle the real time processing required by the EPCI and the MPCC. In addition to handling the data transfers to an from the MC68000s, the service routines must also maintain the data pointers. In the following paragraphs, each section of the software is described individually. The complete, annotated listings are included at the end of this applications note.

The data link software was written to demonstrate the ability of the data communications peripherals to support the BISYNC protocol. As such, only a subset of the protocol is fully supported by the routines presented in this applications note. The limitations imposed are that the acknowledgements must be a separate control message, rather than part of the data message header and the BISYNC transparent mode is not supported. A few minor software changes, to monitor the DLE characters, is the only requirement to support the transparent mode.

As has already been shown, the BISYNC protocol requires the use of a number of control characters. The following table matches the control character class as programmed in the PGC, with the ASCII abbreviation and the hexadecimal value of the code. Note that all characters not listed in the table fall under the BISYNC Normal class.

TABLE 4 - ASCII Control Codes

Class	ASCII Mnemonic	Hex Value
SYN/BISYNC Not Included	SYN SOH	16 01
Block Termination Character/ Search Character	ETX EOT ENQ ETB	03 04 05 17
Secondary Search Character	STX	02

# SYSTEM INITIALIZATION

During the power up reset sequence, a portion of the data link initialization takes place. After entering the supervisory state and masking the interrupts, the power up reset initialization sequence depicted in Figure 12 is executed. The header block, which is normally stored in ROM, is moved to RAM to facilitate updating the station address and block sequence count during each message. At this point, the interrupt and trap vectors are also initialized to point to the proper service routines. Each data communications device is then initialized to the proper mode with the transmitters and receivers disabled. The ASCII control codes are programmed into the PGC character class array and the error checking polynomial is set to CRC-16, completing the device initialization.




FIGURE 12 - Power Up Reset Initialization Sequence Flowchart

The applications dependent initialization (which includes the clearing of flags, setting the initial value of counters and pointers, enabling interrupts, and enabling the transmitters and receivers) is not done at this time. Those functions are provided by the task initialization subroutines, which are called as each task is placed in the queue. The task queuing procedure flowchart is shown in Figure 13. Flowcharts for the transmitter task and receiver task initialization subroutines, are found in Figures 14 and 15, respectively.

In general, an Operating System will keep track of tasks within the system through the use of a task queue. The queue contains information on all current tasks, including the priority of each. Quasi-real-time operations, such as I/O drivers, are usually assigned the highest priority. Active tasks in the system are denoted by a non-zero value in the semaphore register for that task. Semaphore flags are used in the data link software to indicate if a receiver or transmitter is active; and if it is active, whether the message type is data or control. Single byte locations are used for all semaphore flags. The semaphore registers are also used as byte counters in several instances, since only a non-zero value is required for a device to be active.

To properly queue a transmitter task, a data block must be prepared for transmission as follows: an ETX character must be appended to the end of the data block, the starting address of the block must be moved to the appropriate transmitter data pointer (TC61DATP or TC52DATP), the secondary station address must be written into the header block, and the block sequence count updated (see Figure 13). Setting the transmitter semaphore flags (TX61SMPH or TX52SMPH) indicates that the task has been queued and transmission can commence. Receiver tasks should be continually enabled, anytime the corresponding transmitter is disabled. The actual I/O transfers are interrupt driven and are handled by the interrupt service routines.




FIGURE 13 — Task Queuing Procedure Flowchart




FIGURE 14 — Transmitter Task Initialization Flowchart






FIGURE 15 - Receiver Task Initialization Flowchart

# INTERRUPT SERVICE ROUTINES

As the Receiver/Transmitter (R/T) completes the processing of a character, the CPU is interrupted to signal the completion. The CPU acknowledges the interrupt and is vectored off to a particular service routine. Each receiver and transmitter requires a separate service subroutine. Flowcharts for these subroutines are presented in Figures 16 and 17.

To service a transmitter interrupt, the work registers must be saved and the data pointer restored. Using the restored pointer, a byte of data is read from the buffer and written to the transmitter. The pointer is then incremented and saved. Depending on the type of message being sent, two paths are available. For an acknowledgement control message, the byte counter is incremented, the work registers restored, and the routine exited. In the case of a standard data message, checks are done to determine if the end of either the header or data block has been reached. At the completion of the service routine, the data pointer is updated as necessary, the interrupt serviced flag set, and the work registers restored. The receiver interrupt service routine also saves the work registers and restores the data pointers upon entry. The data is then read from the receiver. In the case of the MPCC, an additional segment of code must be executed. The MPCC does not strip SYN characters received after the initial two; therefore, a short section of code is required to sense and strip them. This is accentuated by the dotted lines in the flowchart. Valid characters cause the interrupt serviced flag to be set and the remaining functions performed. If this is part of an acknowledgement control message, the byte counter is incremented and a normal exit performed. For a

data message, the PGC status is read and saved before exiting the routine. If an ETX was sensed by the PGC, a flag is set before returning.

This completes the real time processing of information by the data link software. The execution time of the remaining software is not critical, as long as it is completely executed before another interrupt (corresponding to the unexecuted code) is serviced.

# I/O DRIVERS SUBROUTINES

Each I/O driver contains two paths through the code, corresponding to acknowledgement and data messages. The transmitter drivers (see Figure 18), clear the interrupt serviced flag before branching to the appropriate path. Until the fifth byte of an acknowledgement has been transmitted, no special processing is required and a return is simply executed. Following the fifth byte, the transmitter is turned off and the reply semaphore flag is cleared. Data messages also return, unless the BTC character has been transmitted. On subsequent passes after the BTC (ETX) transmission, a BCC byte is moved to the buffer and the byte count incremented. After the entire BCC has been transmitted, the transmitter is disabled, the receiver enabled, and the acknowledgement semaphore flag set.

A flowchart for the receiver I/O drivers is presented in Figure 19. Immediately after the interrupt serviced flag is cleared, a check is done to see whether the current message is data or an acknowledgement. If an acknowledgement, nothing happens unless the entire block has been received. At that point, a decision is made whether to retransmit the current block, or queue the next block for transmission. The decision is based upon the reception of a valid ACK. Data messages also cause the routine to terminate, unless the entire block check sequence has been received. When it has been received, the receiver is disabled, and a check done to see what the response should be. The proper response is loaded into the transmit buffer, the transmitter enabled and the reply semaphore flag is set.

# **ASYNCHRONOUS SUPPORT**

As an asynchronous peripheral, the EPCI can be programmed for a variety of data formats. The number of stop bits and the baud rate clock divisor are selectable through software. Other software alterable control bits allow the user to force a break level on the transmitter output, enable an auto echo mode, and toggle modem control lines. The receiver monitors the receiver-serial data for parity, overrun, and framing errors, as well as detecting false start bits.

Either an external clock, or the built in baud rate generator can be selected as the source of the receive and transmit clocks. The internal baud rate generator allows the user to select any of 16 baud rates under program control. Three versions of the EPCI are available. Each version contains a different set of 16 baud rates ranging from 50 to 38.4 K baud.

Features common to both the synchronous and asynchronous modes of operation include a double buffered receiver and transmitter, full or half-duplex operation, and two maintenance loopback modes. Character length is software programmable to be from five to eight bits plus parity, and may be changed dynamically. All inputs and outputs are TTL compatible, except for three open-drain MOS outputs which are available for use in interrupt driven environments. Also, the RxC and TxC pins are both protected against short circuits.




FIGURE 16 — Transmitter Interrupt Service Routine Flowchart




FIGURE 17 — Receiver Interrupt Service Routine Flowchart




FIGURE 18 - Transmitter I/O Driver Flowchart

The MC68661/MC2661 can be programmed to operate asynchronously simply by re-initializing the device. This is done by executing the code shown in Figure 20 in place of the initialization routines presented earlier. Examples of typical interrupt service routines are also included in Figure 20. After executing the code, the EPCI will be programmed to operate asynchronously on 8-bit data characters without parity. The TxC and RxC are provided by the internal baud rate generator, with 9600 baud being the selected rate. If a different baud rate is desired, bits 0 thru 3 of Mode Register 2 should be changed according to Table 1 in the EPCI data

sheet. Interrupts operate the same as in the synchronous mode.

### **BIT ORIENTED PROTOCOL (BOP) SUPPORT**

The MC68652 is capable of supporting not only BCP, but several BOP protocols as well: SDLC, HDLC, and ADCCP. The features of the part, unique to the BOP mode of operation, include: secondary station address detection, zero insertion and deletion, and short character detection at the end of a message. Automatic generation and detection of special BOP control sequences such as FLAG, ABORT, and GA are




FIGURE 19 — Receiver I/O Driver Flowchart

1.		00000000		ORG	0	
2		OOFFFE05	MR61	EQU	\$FFFE05	MODE REGISTER 1 AND 2
3		00FFFE07	CR61	EQU	\$FFFE07	COMMAND REGISTER
4		00FFFE03	SR61	EQU	\$FFFE03	STATUS REGISTER
5		OOFFFE01	RHR61	EQU	\$FFFE01	RECEIVE HOLDING REGISTER
6 7		00FFFE01	THR61	EQU	\$FFFE01	TRANSMIT HOLDING REGISTER
8		00000A00 00000A04	RX61FT TX61FT	EQU EQU	\$A00 \$A04	RECEIVER DATA BUFFER POINTER
9		0000000	X IVOTE I	E. CC	3PH U "T	TRANSMIT DATA POINTER
10			ж	MCARAA1	ASYNCHRONOUS TATT	TIALIZATION SUBROUTINE
11			ж			DUS, 9600 BAUD, 8 DATA
12			ж			PARTTY, CLOCK SOURCE
13			ж	IS THE I	NTERNAL BAUD RATE	E GENERATOR.
14			*			
15		13FC00CE00FF FE05	INII	MOVE.B	#\$CE;MR61	INITIALIZE OPERATING MODE
16		13FC00ZE00FF FE05		MOVE.8	##7E , MR61	SET BAUD RATE & CLOCK SOURCE
17		13FC002700FF FE07		MOVE.B	#\$27 y CR61	
18	00000018	4E75		RTS		
19 20			<b>*</b>	comment into	INTERUPT SERVICE	C ENCOLORUMENTO
21			*	KEGELVER	THIEROP I SERVICE	. ROOTERA
22	0000001A	48E78080	RINT61	MOVEM.L	D0/A0y-(SP)	SAVE WORK REGISTERS
23	0000001E			MOVEA.L		RESTORE DATA POINTER
24	00000022	103900FFFE03		MOVE.B	SR61,D0	CHECK EPCI STATUS
25	00000028	E458		ROR.W	#2,D0	
26	0000002A			BCC.S	RERR	ERROR IF NO CHARACTER AVAILABLE
27		10F900FFFE01		MOVE . B	RHR61 (A0)+	MOVE CHARACTER TO BUFFER
28		21C80A00		MOVE.L	A0,RX61FT	SAVE NEW DATA POINTER
29	00000036			MOVEM .L.	(SP)+*D0/A0	RESTORE WORK REGISTERS
30 31	0000003A		RERR	RTE TRAP	#15	BEFORE RETURNING RECOVER FROM ERROR
32	00000030	~1E~11"	ж	I ICEIF	#10	RECOVER FROM ERROR
33			ж	TRANSMIT	TER INTERRUPT SER	RVICE ROUTINE
34			ж			· · · · · · · · · · · · · · · · · · ·
35	0000003E	48E78080	TINT61	MOVEM.L	D0/A0y-(SP)	SAVE WORK REGISTERS
36		20780A04		MOVEA.L	TX61PT+A0	RESTORE DATA POINTER
37		103900FFFE03		MOVE.B	SR61,D0	CHECK EPCI STATUS
38	0000004C			ROR • W	#1,D0	
39	0000004E			ECC.S	TERR	ERROR IF TX NOT READY
40		13D800FFFE01		MOVE+B	(A0)+,THR61	WRITE CHAR TO EPCI
41		21C80A04		MOVE.L MOVEM.L	A0,TX61PT (SP)+,D0/A0	AND INCREMENT ADATA POINTER RESTORE THE REGISTERS
42 43	0000005A 0000005E			RTE	COLITINATIO	rvino i urvin - i min - rvinus i birco
44	000000056		TERR	TRAP	#15	
45	0000000	Floor #1	1 6-1515	END		

FIGURE 20 - EPCI Asynchronous Initialization Software

also included. As would be expected for a bit oriented protocol, character length can range from one to eight bits. Error checking facilities, which are built into the MPCC, enable the device to perform parity and CRC checks. The available error checking polynomials include odd and even parity (VRC), CRC-CCITT, and CRC-16.

As with the EPCI, only simple software changes are required to change the operating parameters of the peripheral. No hardware changes are required. Depending on the protocol which is to be supported, the value written to the MPCC during initialization will vary. Consult the MC2652/MC68652 data sheet for the proper values. Additional information on BOP applications is available from Motorola

Applications Note AN-839, "A Data Communications System Using an MC6809 MPU, MC68652 MPCC, and/or the MC68661 EPCI."

# POTENTIAL PROBLEM AREAS

Several potential problems exist if the data sheets are not read closely before using the data communications peripherals. The next few paragraphs cover several situations in which problems could develop.

Problems can start to develop even as the EPCI is being initialized. The SYN1, SYN2 and DLE character registers are programmed by writing to the same memory location. Internally, the EPCI rotates from the SYN1 register, to the SYN2

register, to the DLE register, on subsequent writes. If more than the required number of accesses are made, the internal pointer sequences back to the first register. To ensure that the pointer starts in the correct place, it is good practice to read the command register before programming these characters. A read of the command register resets the pointer to the SYN1 register. Mode registers 1 and 2 are accessed in a similar manner.

The EPCI is double buffered on both the receiver input and transmitter output. In the transmitting mode, one character is shifted out of the Transmit Shift Register (TSR) as the next character is being held in the Transmit Holding Register (THR). If the transmitter is disabled while both the TSR and the THR are full, the contents of the TSR will continue to be shifted out until the register is empty; however, the contents of the THR will not be transferred to the TSR and will be lost. When disabling the transmitter after writing the last character of a message to the EPCI, the user must wait until TxRDY is asserted again, before disabling TxEN (in Command Register).

During periods of transmitter underrun, while in the BISYNC transparent mode, line fill characters will consist of a DLE/SYN pair. The MC68661 receiver must be switched to the transparent mode, for these character pairs to be properly detected and stripped. Entering the transparent mode too early can cause problems if line fill is required during the header block. To alleviate these problems, the receiver should not be switched to the transparent mode until after the DLE/STX pair has been received.

The MPCC is a powerful peripheral; however, several precautions should be observed when using it. Besides the hardware anamolies which have been described previously, the system programmer must be made aware of several software exceptions. The MC68652 pins which have been designated as possible interrupt sources are not truly interrupts, but status signals. As a result, it is not sufficient to disable the transmitter to disable the transmitter interrupts. Instead, a dummy byte of data must be written to the transmitter, clearing the TxRE status flag.

A final precaution when using the MPCC is that address line A0 on the MC68652 is the logical inversion of the MC68000 internal A0. This places MPCC odd addresses in the high byte and even addresses in the low byte. In the data link hardware, this problem was avoided by using the lower data strobe instead of the upper data strobe, in generating A0 for the MPCC.

# CONCLUSION

A Binary Synchronous Communications (BISYNC) data link, requiring a minimal amount of hardware and software overhead, was described in this application note. The hardware consists of an MC68000 asynchronous bus interface, interrupt prioritizing and vector generation logic, and the auxillary support circuitry required by the peripherals. The I/O drivers and interrupt service routines are provided as an example of the software intervention that is actually required to support the data link.

Using the hardware already described with different software drivers, virtually any common serial protocol can be supported. Using the MC68661 EPCI, asynchronous and byte controlled synchronous protocols can be supported. In the same light, the MC68652 MPCC can support either byte controlled or bit oriented synchronous protocols. If the internal error checking facilities are insufficient for a given protocol, an MC68653 PGC will, in most cases, provide the necessary functions.

A scheme for vectoring interrupt requests was also described. This method of prioritizing the interrupts is in no way limited to the peripherals employed in this application. Any Motorola family peripheral can be provided with vectored interrupts using this scheme. Multiple interrupts on the same level are allowed, provided that each device is assigned a unique vector number and interrupts are "daisy chained" between boards.

### REFERENCES

- "Seminar on Basic Data Communications Techniques and Introduction to LSI communications Circuits," Student Notes, Signetics Corporation, Sunnyvale, California, 1981, pp. 1.2-2.14.
- 2. "Data Communications Handbook," Signetics Corporation, Sunnyvale, California, 1981, pp. 43-54, 141.
- "MC68000 16-Bit Microprocessing Unit" Data Sheet, Motorola Inc., Austin, Texas, 1981.
- "MC2661/MC68661 Enhanced Programmable Communications Interface" Data Sheet, Motorola Inc., Austin, Texas, 1981.
- 5. "MC2653/MC68653 Polynomial Generator/Checker" Data Sheet, Motorola Inc., Austin, Texas, 1981.
- "MC2652/MC68652 Multi-Protocol Communications Controller" Data Sheet, Motorola Inc., Austin, Texas, 1981.
- "Using the 2653 Polynomial Generator and Checker," Applications Note 400, Signetics Corporation, Sunnyvale, California, 1981.
- 8. "Communicating Data with Protocols," Sandra E. Traylor, Digital Design, July 1980, 40-44.
- 9. "MC68000 16-Bit Microprocessor User's Manual," Third Edition, Motorola Inc., Austin, Texas, 1982.
- "A Data Communications System Using an MC6809 MPU, MC68652 MPCC, and/or MC68661 EPCI," AN-839, Motorola Inc., Austin, Texas, 1981.
- "General Information Binary Synchronous Communications," IBM Systems Reference Library, Publication number GA27-3004, International Business Machines, White Plains, N.Y.

1	0000000		ORG	\$A00	
2		*****	*****		********
3		ж			*
4		ж	MC686617	MC2661 INTERNAL REGIS	STERS
5		ж			<b>*</b>
6					*********
7	00FFFE05	MR61	EQU	\$FFFE05	MODE REGISTERS 1 AND 2
8	00FFFE07	CR61	EQU	\$FFFE07	COMMAND REGISTER
9	00FFE03	SR61	EQU	\$FFFE03	STATUS/SYNC REGISTER
10	00FFFE01	RHR61	EQU	\$FFFE01	RECEIVE DATA HOLDING REGISTER
11	00FFFE01	THR61	EQU	\$FFFE01	TRANSMIT DATA HOLDING REGISTER
13			****	*********	*********
14		ж	MO / O / PO	ANALYSIA A ROLL OF THE PROPERTY OF THE ANALYSIA AND ANALYSIA	*
15		ж ж	MU686022	MC2652 INTERNAL AND A	AUXILLARY REGISTERS *
16					* ************************************
17	00FFFE4A	PCR	EQU	**************************************	
18	00FFFE48	PCSAR	EQU	\$FFFE48	PARAMETER CONTROL REGISTER
19	00FFFE48	PCSARH	EQU	\$FFFE48	PARAMETER CONTROL SYNC/ADDRESS REGISTER HIGH BYTE OF PCSAR
20	00FFFE49	PCSARL.	EQU	\$FFFE49	LOW BYTE OF POSAR
21	00FFFE43	TDR	EQU	\$FFFE43	TRANSMIT DATA REGISTER
22	00FFFE42	TSR	EQU	\$FFFE42	TRANSMIT STATUS REGISTER
23	00FFFE41	RDR	EQU	\$FFFE41	RECEIVE DATA REGISTER
24	OOFFFE40	RSR	EQU	\$FFFE40	RECEIVE STATUS REGISTER
25	00FFFE60	ASR	EQU	\$FFFE60	AUXILLARY STATUS REGISTER
26	00FFFE60	TREN	EQU	\$FFFE60	TRANSMITTER/RECEIVER ENABLE LATCH
27					*********
28		ж			*
29		*	MC686532	MC2653 INTERNAL REGIS	STERS
30		ж			**
31		*****	****	<b>*********</b>	********
32	00FFFE25	MR531	EQU	\$FFFE25	MODE REGISTER MC68653-1
33	00FFFE69	MR532	EQU	\$FFFE69	MODE REGISTER MC68653-2
34	00FFFE23	CR531	EQU	\$FFFE23	COMMAND REGISTER MC68653-1
35	0.0FFFE65	CR532	EQU	\$FFFE65	COMMAND REGISTER MC68653-2
36	00FFFE23	SR531	EQU	\$FFFE23	STATUS REGISTER MC68653-1
37	00FFFE65	SR532	EQU	\$FFFE65	STATUS REGISTER MC68653-2
38	00FFFE21	CCA531	EQU	\$FFFE21	CHARACTER CLASS ARRAY MC68653-1
39	00FFFE61	CCA532	EQU	\$FFFE61	CHARACTER CLASS ARRAY MC68653-2
40	00FFFE27	BCC531	EQU	\$FFFE27	BLOCK CHECK CHARACTER MC68653-1
41	00FFFE6D	BCC532	EQU	\$FFFE6D	BLOCK CHECK CHARACTER MC68653-2
42		******	******	**************************************	*********
43		ж			*
44		ж	TASK CON	NTROL BLOCK FLAGS AND	TEMPORARY STORAGE *
45		ж			*
46					********
47	00000000 00	TX61SMPH		0	TRANSMIT BUFFER READY SEMAPHORE
48	00000A01 00	TCB61DRI		0	TRANSMIT INTERRUPT SERVICED FLAG
49	00000A02 00	TOBAIRVI		0	RECEIVED INTERRUPT SERVICED FLAG
50	00000A03 00	TCSR531F		0	PGC STATUS READ FLAG
51	00000A04 00	TCBSR531		0	PGC STATUS TEMPORARY STORAGE
52	00000A05 00	ETXF61	DC+B	0	END OF TEXT RECEIVED FLAG
53	00000000 00000000	TC61RXPT		0	RECEIVE BUFFER FOINTER
54	00000A0A 00000000	TC61TXPT	DC • l	0	TRANSMIT BUFFER POINTER
55		<b>*</b>	ages (Inn. 2001 London	the law of the day of the law of	her him and a factor and and a state of the control of the state of th
56		ж			BE INITIALIZED FOR THE
57		ж	STARTING	G ADDRESS FOR EACH ME	SSAGE BLUCK.
58		ж			
1					
ı					

	EH MOOUUU	ASM VERSION	1.20 515	: 8.	•	• SUPTART	→BA (	01/06/82 10:59:47
59	00000A0E	00000000	TC61DATE	DC.L	0			MC68661 OUTPUT DATA POINTER
60	00000A12	0000	D61CNT	DC.W	0			OUTPUT CRC COUNT
61		00000940	TXTEUF61	EQU	\$940			OVERHEAD BUFFER START
62		00000820	RXBUF61	EQU	\$820			MC68661 INPUT BUFFER START
63		00000062	CR61MSK	EQU	\$62			MC68661 CONTROL REGISTER MASK
64	00000A14		TX52SMPH		0			TRANSMIT BUFFER READY SEMAPHOR
65	00000A15		TCB52DRI		0			TRANSMIT INTERRUPT SERVICED FL
66	00000A16		TCB52RVI		0			RECEIVED INTERRUPT SERVICED FL
67	00000A17		TCSR532F		0			PGC STATUS READ FLAG
68	00000A18		TCBSR532		0			PGC STATUS TEMPORARY STORAGE
69 70	00000A1A	00000000	TC52RXPT TC52TXPT		0			RECEIVE BUFFER FOINTER
71	00000A1E		TC52TAFT		0			TRANSMIT BUFFER POINTER
72	00000A26		D52CNT	DC • H	0			MC68652 OUTPUT DATA POINTER OUTPUT CRC COUNT
73	00000A28		ETXF52	DC.B	0			ETX RECEIVED FLAG
74	JUJUHLU	00000980	TXTBUF52		\$980			OVERHEAD BUFFER START
, . 75		00000700	RXBUF52		\$700			MC68652 INPUT BUFFER START
76	00000A29		REP61SPH		0			TRANSMIT ACKNOWLEDGE SEMAPHORE
77	00000A2A	00	REP52SFH	DC.B	0			TRANSMIT ACKNOWLEDGE SEMAPHORE
78	00000A2E		TCB61SPH		0			GENERAL PURPOSE SEMAPHORES
79	00000A2C		TCB52SFH		0			
80	00000A2D		ACK61SPH		0			
81	00000A2E	00	ACK52SPH	DC.B	0			
82			ж .					
83			ж	THE REMA	TUDER (	JF 1141: 14	ABLE .	IS ROMABLE
84 85	00000A2F	00	* INITEUF	no n	03			53 START UP MODE
86	00000A2F		TMT LEOL	DC.B	0.3			53 SYN/NI CLASS
87	00000H30			DC.B	\$16			SYN
88	00000A31			DC.B	01			SOH
89	00000A33			DC+B	08			BTC/SC CLASS
90	00000A34			DC+B	03			ETX
91	00000A35			DC.B	\$17			ETB
92	00000A36	05		DC.B	05			ENG
93	00000A37	04		DC+B	04			EOT
94	00000A38	0C		DC.B	\$0C			SSC CLASS
95	00000A39	02		DC+B	0.2			STX
96	00000A3A		DUMDAT	DC+B	\$16			SYN
97	00000A3B			DC.B	\$16			SYN
98	00000A3C			DC+B	\$1.6			SYN
99	00000A3D		CTETAIN	DC+B	01.			SOH
100	00000A3E		STRTADR	DC+B	0 0			STATION ADDRESS
101	00000A3F		BLKSEQ	DC.B	0			BLOCK SEQUENCE
102 103	00000A40 00000A41		montes and the	DC+B	02			STX
1.04	000000A42			DC.B	0 2			BCC
105	00000H42			DC+B	0			ers har had
106	00000644			DC+B	\$16			SYN AS PAD
107			****			*****	жжжжж	***************************************
108			ж					*
109			ж	MC68661/	MC2661	TRANSMIT	TTER I	DRIVER INITIALIZATION *
1.1.0			ж					ж
111							жжжжж	*********
112		31FC00030A12						INITIALIZE BYTE COUNT
113		21FC00000940 0A0A		MOVE.L		UF61,TC6	1TXPT	•
114	00000A54	13FC008500FF FE25		MOVE.B	#\$85,1	MR531		SET '61 PGC MODE

MOTOROLA M68000 ASM VERSION	1.20 SYS : 8.	.SOFTART .SA 01/06/82 10:59:47
-----------------------------	---------------	--------------------------------

115	00000A5C	13FC000200FF		MOVE.B	#02,CR531	START BCC ACCUMULATION
116	00000A64	FE23		CLR.B	D0	
117		11C00A05		MOVE . B		
118					D0,ETXF61	ZERO OUT FLAGS
		11C00A01		MOVE . B	DO,TCB61DRT	
119		11C00A2D		MOVE . B	D0.ACK61SFH	
120		46FC2000		MOVE	#\$2000,SR	ENABLE INTERRUPTS
121		103C0062		MOVE.B	#CR61MSK D0	
122		00000001		OR.B	#01,D0	
123		13C000FFFE07		MOVE • B	D0 + CR61	ENABLE '61 TRANSMITTER
124	00000A84	4E75		RTS		
125			*****	*****	********	**************************************
126			ж			
127			ж	MC68661/	MC2661 RECEIVER DRIVER	INITIALIZATION
128			ж			
129			*****	*****	******	**********************
130	68A00000	13FC008100FF			#\$81,MR531	SET '61 PGC MODE
		FE25				CALLY CALLY CONTROLL
131	ODODOARE	13FC000200FF		MOVE.B	#\$02,CR531	START BCC ACCUMULATION
	0000011012.	FE23		1 100 4 100 4 100	# # U.E. / DINOUE	STHAT DOC MCCONDENTION
132	AGANNNN	21FC00000820		MOVE.L	#RXBUF61,TC61RXPT	POINTER TO DATA BUFFER
102	00000110	0A06		1 1CJ V I + I	#KYDOLOTALCOTKVI. I	COTALCK TO DATH FOLLOW
133	00000A9E			CLR.B	D0	
134		11C00A05		MOVE .B		THE POOL OF THE A CO.C.
135		11C00A02			D0,ETXF61	ZERO OUT FLAGS
				MOVE .B	D0,TCB61RVI	
136		11C00A03		MOVE+B	D0,TCSR531F	
137		11C00A29		MOVE.B	D0,REP61SPH	
1.38		103C0062		MOVE . B	#CR61MSK+D0	
139		00000004		OR•B	#04,D0	ENABLE '61 RECEIVER
1.40	00000AB8	13C000FFFE07		MOVE.B	D0,CR61	
141	00000ABE	46FC2000		MOVE	#\$2000 y SR	ENABLE INTERRUPTS
142	00000AC2	4E75		RTS		
143			*****	*****	*****************	**************************************
1.44			ж			
145			*	MC68652/	MC2652 TRANSMITTER DRIV	VER INITIALIZATION
146			*			
147			*****	*****	*******	***********
148	000000004	31FC00030A26			#3,D52CNT	INITIALIZE BYTE COUNT
149		21FC00000980		MOVE . L	#TXTBUF52,TC52TXPT	OVERHEAD BUFFER POINTER
* 17	0000011011	0A1E		1 107 \$ 1 \$ 1	TO THE COLUMN TO THE TOTAL TOT	OVERTIBLE ESTITED TO SERVICE
150	00000000	13FC008500FF		MOVE.B	#\$85,MR532	SET '52 FGC MODE
100	00000HD2.	FE69		LICAE • E	#POJ FINJOZ	SET DE MODE
4 100 4	0000000			MANAGEMENT IN	LAA ACEMAA	211, 197 & 111, 199 111, 211, 211, 211, 211, 211,
151	UUUUUUADA	13FC000200FF		MOVE.B	#02,CR532	START BCC ACCUMULATION
		FE65				
152	00000AE2			CLR.B	D0	
153	00000AE4	11C00A28		MOVE • B	D0,ETXF52	CLEAR STATUS FLAGS
154	00000AE8	11C00A15		MOVE.8	D0,TCB52DRI	
155	00000AEC	11C00A2E		MOVE.B	D0,ACK52SPH	
156	00000AF0	46FC2000		MOVE	#\$2000,SR	ENABLE INTERRUPTS
1.57	00000AF4	13FC000100FF		MOVE.B	#01,TREN	ENABLE '52 TRANSMITTER
		FE60				
158	00000AFC			RTS		
159	0 - 2 0 0 1 1 W		*****		********	**************************************
1.60			*			
161			*	MCARAES /	MC2652 RECEIVER DRIVER	ΤΝΤΤΔΙ ΤΖΔΤΤΩΝ
162			*	rioddda./	TOLOGE NEGLECTED DISCOUNT	ALC I MULLINGUA COLO
163			***	****	****	**************************************
	000000	13FC008100FF			#\$81, MR532	
1.64	OUUUMP E.	TOUCOOTOOLL	APPLICATION	HUVE + E	TERCOLL & LIEVANOSE	SET '52 PGC MODE

TORO	LA M68000	ASM VERSION	1.20 SYS	: 8.	•SOFTART •SA 01/	06/82 10:59:47	
		FE69					
65	00000806	13FC000200FF FE65		MOVE.B	#\$02,CR532	START BCC ACCUMULATION	
66	00000B0E	21FC00000700 0A1A		MOVE.L	#RXBUF52,TC52RXFT	POINTER TO DATA BUFFER	
67	00000B16	4200		CLR.B	D0		
<b>5</b> 8		11C00A28		MOVE.B	D0,ETXF52	ZERO OUT FLAGS	
59		11C00A16		MOVE.B	D0,TCB52RVI		
70		11C00A17		MOVE . B	D0,TCSR532F		
71.		11C00A2A		MOVE.B	D0,REP52SPH		
72		13FC000200FF FE60		MOVE.B	#02,TREN	ENABLE '52 RECEIVER	
73		46FC2000		MOVE	#\$2000 <b>,</b> SR		
74	00000E34	4E75		RTS			
75				****	******	**************************************	
76			ж	1 1Pm 4 10 100 Pt. 100			ж
77			ж	HEADER B	LOCK INITIALIZATION		ж
78 <b>79</b>			*	****	<b>~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</b>	**************************************	W.W.W.
B0	00000836	21FC00000B40 0080		MOVE.L	#START1,\$080	INITIALIZE TRAP 0 VECTOR	***
31	00000B3E			TRAP	#: ()	GO TO SUPERVISORY MODE	
B2		46FC2700	START1	MOVE	#\$2700,SR	MASK OFF INTERRUPTS	
83		247C00000980	OTTACLE.	MOVEA.L	#TXTBUF52+A2	SETUP DATA POINTERS	
9 <b>4</b>		207000000940		MOVEA+L	#TXTBUF61,A0	Section 5 Section 11 Control of Section 5 1 But 5 Sec	
85		227C00000A3A			#DUMDAT, A1		
86		303C000A		MOVE	#10,D0		
87	00000B5A		DEINIT	MOVE.B	(A1),(A0)+	MOVE OVERHEAD DATA	
88	00000B5C			MOVE+B	(A1)++(A2)+	TO RAM BUFFER	
89	00000B5E	51C8FFFA		DBRA	D0,DBINIT		
90			*****	****	**************************************	**************************************	жжж
91.			ж				ж
92			ж	INTERRUP	T VECTOR INITIALIZATIO	V	ж
93			ж				ж
94			****			**************************************	жжж
95		307C0104		MOVEA	#\$104yA0	proven a language man	
96		20FC00000F4C		MOVE . L.	#IS61TX,(A0)+	TRQ 1 VECTOR	
97		20FC00000F10		MOVE.L	#IS61RX,(A0)+ #IS52TX,(A0)+	IRQ 2 VECTOR IRQ 3 VECTOR	
98 99		20FC00000F9A 20FC00000ECE		MOVEL	#IS52RX,(A0)+	IRQ 4 VECTOR	
00	00000678	20FC00000ECE	*****			*************	***
01			ж	~~~~	***************************************		<b>x</b>
02			*	MCARAA1/	MC2661 INITIALIZATION		ж
03			 *	110000000000000000000000000000000000000	The state of the s		ж
04			*****	*****	*******	*********	жжж
05	00000B7E	103900FFFE07	INIT61	MOVE.B	CR61,D0	RESET REGISTER POINTER	
06	00000E84	207C00FFFE03		MOVEA+L.	#SR61+A0		
07	00000B8A	13FC008C00FF FE05		MOVE.B	#\$8C+MR61	DEFINE FORMAT	
08	00000B92	13FC002C00FF FE05		MOVE.8	#\$2C, MR61	CHANGE TO \$0C FOR EXT. CLOC	К
09	00000B9A	10EC0016		MOVE.B	#\$16,(A0)	SYN1	
10		10BC0016		MOVE.B	#\$16,(A0)	SYN2	
1 1.		10EC0010		MOVE.B	#\$10,(A0)	DLE	
A 4.	00000E:A6	13FC006200FF FE07		MOVE.B	#CR61MSK,CR61	DISABLE TX AND RX TILL INIT	
12							
			*****	*****	********	***********	жжж

15 16			<b>*</b>		MC2653 INITIALIZATION		ж ж
17			****	*****	*******	*********	жжжж
18	00000BAE	207C00FFFE23	INIT531	MOVEA.L	#CR531,A0		
19		227C00FFFE21		MOVEA.L	#CCA531.4A1		
20	00000BBA	247C00000A2F		MOVEA.L	#INITBUF,A2		
21	00000E:C0			MOVE . B	(A2)+,(A0)	RESET TO START UP MODE	
22	00000BC2			MOVE . B	(A2)+y(A0)		
23	00000EC4			MOVE . B		SYN/NI CLASS	
24					(A2)++(A1)	WRITE SYN TO CCA	
	00000BC6			MOVE.B	(A2)+y(A1)	SOH	
25	00000EC8			MOVE . B	(A2)+*(A0)	BTC/SC CLASS	
26	00000BCA			MOVE . B	(A2)+y(A1)	ETX	
27	00000ECC			MOVE.B	(A2)+,(A1)	ETB	
28	00000BCE	129A		MOVE.B	(A2)+y(A1)	ENQ	
29	00000ED0	129A		MOVE.B	(A2)+,(A1)	EOT	
30	00000BD2	109A		MOVE.B	(A2)+,(A0)	SSC CLASS	
31	00000BD4	1294		MOVE . B	(A2)+,(A1)	STX	
32	00000000	14.717	******			~ · · · · · · · · · · · · · · · · · · ·	
33			*		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~~~~~~~~~~	
34			×	MC/C/EC	MATERIAL TENTERAL TENANCIONAL		ж
				MC68653/	MC2653 INITIALIZATION		ж
35			ж				ж
36						***********	жжжж
3 <i>7</i>	00000ED6	207C00FFFE65	INIT532	MOVEA+L.	#CR532,A0		
38	00000BDC	227C00FFFE61		MOVEA.L	#CCA532 v A1		
39	00000EE2	247C00000A2F		MOVEA.L.	#INITEUF / A2		
70	00000BE8			MOVE . B	(A2)+y(A0)	RESET TO START UP MODE	
71	000000EA			MOVE . B	(A2)+,(A0)		
						SYN/NI CLASS	
12	00000BEC			MOVE.B	(A2)+,(A1)	WRITE SYN TO CCA	
13	00000EEE			MOVE . B	(A2)+,(A1)	SOH	
14	00000BF0	109A		MOVE.B	(A2)+y(A0)	BTC/SC CLASS	
45	00000EF2	129A		MOVE.B	(A2)+,(A1)	ETX	
46	00000BF4			MOVE.B	(A2)+y(A1)	ETB	
47	00000EF6			MOVE . B	(A2)+,(A1)	ENG	
48	00000BF8			MOVE.B	(A2)+y(A1)	EOT	
49	00000EFA			MOVE . B	(A2)+,(A0)	SSC CLASS	
50	00000BFC	129A		MOVE.B	(A2)+,(A1)	STX	
51			*****	****	*****************	**************************************	жжжж
52			ж				ж
53			ж	MC68652/	MC2652 INITIALIZATION		ж
54			w				**
, 55				****	*******	*******	***
56	00000BFE	13FC000000FF FE60		MOVE.B	#00,TREN	DISABLE TRANSMITTER AND RE	
57	00000000	33FCE71600FF FE48		MOVE	##E716,FCSAR	DEFINE PROTOCOL	
58	00000C0E	13FC000000FF FE4A		MOVE.B	#\$00,PCR	DEFINE CHARACTER LENGTH	
59	00000016	13FC001800FF FE4A		MOVE.8	#\$18,PCR		
50	00000C1E	33FC011600FF FE42		MOVE.W	#\$0116,TSR	TRANSMIT DUMMY SYNC	
51.			****	*****	********	********	жжжж
52			ж				*
52 53			*	TAGE DIE	PATCHING LOOP		- ×
			~ w	THOK DID	FRIGHTING LOUP		
			*				ж
						*********	жжжж
54 55					<b>アンノ・(で気じけ)</b>	7.4 C/C A C\(\text{V}\) \(\text{Y}\) \(\text	
	00000C26	4A380A00	TASKLP	TST.B	TX61SMPH	61 READY TO TRANSMIT ?	

268	00000C2C	4A380A14		TST.B	TX52SMFH	52 READY TO TRANSMIT ?
269	00000C30			BEQ.S	TASKLP	
270	00000C32	6100FE52	TX52LP	BSR	INIT61RX	
271.	00000036	6100FE8C		BSR	INIT52TX	
272	00000C3A	6008		BRA.S	LOOP	
273	00000030	6100FEC0	TX61LP	BSR	INIT52RX	
274	00000C40	6100FE04		BSR	INIT61TX	
275	00000C <del>44</del>	4A380A01	LOOP	TST.B	TCB61DRI	61 TRANSMITTER READY ?
276	00000C48	6702		BEQ.S	LOOP 1	The state of the s
277	00000C4A	612C		BSR.S	DRV61	
278	00000C4C	4A380A16	LOOP 1	TST.B	TCB52RVI	52 RECEIVER READY ?
79	00000C50			BEQ.S	L00P2	The Francisco Floris Taker Her I
280		61000082		BSR	RCV52	
281		4A380A15	LOOP2	TST.B	TCB52DRI	52 TRANSMITTER READY ?
82	00000C5A		in ururi an	BEQ.S	LOOP3	ON THE COURT LINE TO THE PROPERTY IS
83		61000144		BSR	DRV52	
84		4A380A02	L00F3	TST.B	TCB61RVI	61 RECEIVER READY ?
.67 285	000000064		ECO. O	BEQ.S	LOOP4	OF MEGETAER MEGALIA
86		61000192		BSR	RCV61	
87		4A380A14	LOOP4	TST.B	TX52SMPH	TEASICSTONYOUS CONSTRUCTOR
:88	00000C6E		LUUFT	BNE:	LOOP	TRANSMISSION COMPLETE ?
89						
90	00000C74	4A380A00		TST.E BNE	TX61SMPH	
					LOOP	
291	00000C76	7E.7A		TRAP	#10	
292				.****	·****************	**************************************
293			ж			
					A A A STATE A A A A A A A A A A A A A A A A A A	
			ж	MC68661/	MC2661 TRANSMITTER DE	RIVER SUBROUTINE
295			ж			
295 296			* ****	*****	· · · · · · · · · · · · · · · · · · ·	**************************************
295 296 29 <i>7</i>		42380A01	ж	**************************************	«жжжжжжжжжжжжжжж TCB61DRI	
295 296 297 298	00000C7C	4A380A05	* ****	**************************************	**************************************	**************************************
295 296 297 298 299	00000C7C 00000C80	4A380A05 6752	* ****	******** CLR.B TST.B BEQ.S	CXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	CLEAR INTERRUPT FLAG FIRST
295 296 297 298 299	00000C7C 00000C80 00000C82	4A380A05 6752 4A380A29	* ****	**************************************	**************************************	**************************************
95 96 97 98 99 899	00000C7C 00000C80 00000C82 00000C86	4A380A05 6752 4A380A29 6624	* ****	********* CLR.B TST.B BEQ.S TST.B BNE.S	**************************************	CLEAR INTERRUPT FLAG FIRST
95 96 97 98 99 100 101	00000C7C 00000C80 00000C82 00000C86 00000C88	4A380A05 6752 4A380A29 6624 30380A12	* ****	CLR.B TST.B BEQ.S TST.B BNE.S MOVE	**************************************	CLEAR INTERRUPT FLAG FIRST
95 96 97 98 99 100 101 102	00000C7C 00000C80 00000C82 00000C86 00000C88	4A380A05 6752 4A380A29 6624 30380A12 51C80034	* ****	******** CLR.B TST.B BEQ.S TST.B BNE.S MOVE DBRA	CXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	CLEAR INTERRUPT FLAG FIRST
95 96 97 98 99 100 101 102	00000C7C 00000C80 00000C82 00000C86 00000C88	4A380A05 6752 4A380A29 6624 30380A12	* ****	CLR.B TST.B BEQ.S TST.B BNE.S MOVE	**************************************	CLEAR INTERRUPT FLAG FIRST
295 296 297 298 299 300 301 302 303	00000C7C 00000C80 00000C82 00000C84 00000C88 00000C8C	4A380A05 6752 4A380A29 6624 30380A12 51C80034	* ****	******** CLR.B TST.B BEQ.S TST.B BNE.S MOVE DBRA	CXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	CKXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
195 196 197 198 199 100 101 102 103 104	00000C7C 00000C80 00000C82 00000C86 00000C8C 00000C90 00000C94	4A380A05 6752 4A380A29 6624 30380A12 51C80034 103C0062	* ****	******** CLR.B TST.B BEQ.S TST.B BNE.S MOVE.DBRA MOVE.B	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	CKXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
294 295 296 297 298 299 300 300 300 300 300 300 300 300 300 3	00000C7C 00000C80 00000C82 00000C84 00000C8C 00000C90 00000C94 00000C98	4A380A05 6752 4A380A29 6624 30380A12 51C80034 103C0062 00000004 13C000FFFE07 21FC000000820	* ****	********* CLR.B TST.B BEG.S TST.B BNE.S MOVE DBRA MOVE.B OR.B	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	CLEAR INTERRUPT FLAG FIRST  IS THIS A REPLY ?  GET BYTE COUNT  DISABLE TX AFTER PAD CHAR
195 196 197 198 199 100 100 100 100 100 100 100 100 100	00000C7C 00000C80 0000C82 00000C88 00000C9C 00000C90 00000C94 00000C9E	4A380A05 6752 4A380A29 6624 30380A12 51C80034 103C0062 00000004 13C000FFFE07 21FC000000820 0A06	* ****	CLR.B FST.B BEQ.S TST.B BNE.S MOVE DBRA MOVE.B OR.B MOVE.B MOVE.B	**************************************	CK************************************
295 297 298 299 800 801 802 803 804 805 806 807	00000C7C 0000C80 0000C82 0000C86 0000C88 0000C90 0000C90 0000C98 0000C98	4A380A05 6752 4A380A29 6624 30380A12 51C80034 103C0062 0000004 13C000FFFE07 21FC00000820 0A06 50F80A2D	* ****	CLR.B BEG.S TST.B BEE.S MOVE BNE.S MOVE.B OR.B MOVE.B MOVE.B	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	CK************************************
95 96 97 98 99 800 801 802 803 804 805 806 807	00000C7C 00000C82 00000C82 00000C88 00000C80 00000C90 00000C94 00000C98	4A380A05 6752 4A380A29 6624 30380A12 51C80034 103C0062 00000004 13C000FFFE07 21FC00000820 0A06 50F80A2D 4E75	ж жжжжжж DRV61	CLR.B FIST.B BEQ.S TST.B BNE.S MOVE DBRA MOVE.B ONUE MOVE.B MOVE.L ST RTS	CXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	CLEAR INTERRUPT FLAG FIRST  IS THIS A REPLY ?  GET BYTE COUNT  DISABLE TX AFTER PAD CHAR  AND ENABLE RECEIVER  SETUP FOR RESPONSE
95 96 97 98 99 800 801 802 803 804 805 806 807	00000C7C 00000C80 0000C82 0000C88 0000C8C 0000C90 0000C94 00000C98 00000C98	4A380A05 6752 4A380A29 6624 30380A12 51C80034 103C0062 00000004 13C000FFFE07 21FC00000820 0A06 50F80A2D 4E75 0C3800050A2B	ж жжжжжж DRV61	CLR.B FST.B BEQ.S TST.B BNE.S MOVE DBRA MOVE.B OR.B MOVE.B MOVE.L ST RTS CMP.B	CXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	CK************************************
295 296 297 298 299 300 300 300 300 300 300 300 300 300 3	00000C7C 00000C80 0000C88 0000C88 0000C8C 0000C9C 0000C9A 0000CAA 0000CAA 0000CAC	4A380A05 6752 4A380A29 6624 30380A12 51C80034 103C0062 00000004 13C000FFFE07 21FC00000820 0A06 50F80A2D 4E75 0C3800050A2B 6620	ж жжжжжж DRV61	CLR.B EEQ.S TST.B BEQ.S TST.B BNE.B MOVE DBRA MOVE.B MOVE.B MOVE.L ST RTS CMP.B BNE.S	**************************************	CLEAR INTERRUPT FLAG FIRST  IS THIS A REPLY ?  GET BYTE COUNT  DISABLE TX AFTER PAD CHAR  AND ENABLE RECEIVER SETUP FOR RESPONSE  ALL OUT ?
295 296 297 298 299 301 301 302 303 304 305	00000C7C 00000C80 0000C88 0000C88 0000C8C 0000C9C 0000C9A 0000CAA 0000CAA 0000CAC	4A380A05 6752 4A380A29 6624 30380A12 51C80034 103C0062 00000004 13C000FFFE07 21FC00000820 0A06 50F80A2D 4E75 0C3800050A2B 6620 13FC006200FF	ж жжжжжж DRV61	CLR.B FST.B BEQ.S TST.B BNE.S MOVE DBRA MOVE.B OR.B MOVE.B MOVE.L ST RTS CMP.B	CXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	CLEAR INTERRUPT FLAG FIRST  IS THIS A REPLY ?  GET BYTE COUNT  DISABLE TX AFTER PAD CHAR  AND ENABLE RECEIVER  SETUP FOR RESPONSE
295 296 297 298 299 300 300 300 300 300 300 300 300 300 3	00000CZC 00000CB2 00000CB3 00000CB3 00000CB3 00000CP0 00000CP4 00000CP5 00000CA6 00000CAA 00000CB2 00000CB2	4A380A05 6752 4A380A29 6624 30380A12 51C80034 103C0062 00000004 13C000FFFE07 21FC00000820 0A06 50F80A2D 4E75 0C3800050A2B 6620 13FC006200FF FE07	ж жжжжжж DRV61	CLR.B FIST.B BEQ.S TST.B BNE.S MOVE DBRA MOVE.B MOVE.B MOVE.L ST RTS CMP.B BNE.S MOVE.B	CXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	CLEAR INTERRUPT FLAG FIRST  IS THIS A REPLY ?  GET BYTE COUNT  DISABLE TX AFTER PAD CHAR  AND ENABLE RECEIVER SETUP FOR RESPONSE  ALL OUT ?
275 296 297 298 299 300 300 300 300 300 400 300 300 300 300	00000C7C 00000C80 00000C88 00000C88 00000C9C 00000C9C 00000C9E 00000CAC 00000CAC 00000CBC	4A380A05 6752 4A380A29 6624 30380A12 51C80034 103C0062 00000004 13C00067FFE07 21FC00000820 0A06 50F80A2D 4E75 0C3800050A2B 6620 13FC006200FF FE07 42380A29	ж жжжжжж DRV61	CLR.B	**************************************	CLEAR INTERRUPT FLAG FIRST  IS THIS A REPLY ?  GET BYTE COUNT  DISABLE TX AFTER PAD CHAR  AND ENABLE RECEIVER SETUP FOR RESPONSE  ALL OUT ?
295 296 297 298 299 300 300 300 300 300 300 300 300 300 3	00000C7C 00000C80 0000C88 00000C80 0000C90 0000C90 0000C98 00000C98 00000CAA 00000CAC 00000CB2 00000CB2	4A380A05 6752 4A380A29 6624 30380A12 51C80034 103C0062 00000004 13C000FFFE07 21FC00000820 0A06 50F80A2D 4E75 0C3800050A2B 6620 13FC006200FF FE07 42380A29 4E75	ж жжжжжжж DRV61	CLR.B BEQ.S TST.B BEQ.S TST.B BNE.S DBRA MOVE.B MOVE.B MOVE.L ST RTS CMP.B BNE.S MOVE.B CMP.B BNE.S MOVE.B	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	CLEAR INTERRUPT FLAG FIRST  IS THIS A REPLY ?  GET BYTE COUNT  DISABLE TX AFTER PAD CHAR  AND ENABLE RECEIVER SETUP FOR RESPONSE  ALL OUT ?  DISABLE TX AFTER ACK/NAK
295 296 297 298 298 299 200 200 200 200 200 200 200 200 200	00000C7C 00000C80 00000C82 00000C88 00000C90 00000C90 00000C9E 00000CA6 00000CA6 00000CB2 00000CB2 00000CB2 00000CBC	4A380A05 6752 4A380A29 6624 30380A12 51C80034 103C0062 00000004 13C000FFFE07 21FC00000820 0A06 50F80A2D 4E75 0C3800050A2B 6620 13FC006200FF FE07 42380A29 4E75 31C00A12	ж жжжжжж DRV61	CLR.B BEQ.S TST.B BEQ.S TST.B BNEVE DBRA MOVE.B OR.B MOVE.B MOVE.B CMP.B BNEVE BNEVE BNEV BNEV	**************************************	CLEAR INTERRUPT FLAG FIRST  IS THIS A REPLY ?  GET BYTE COUNT  DISABLE TX AFTER PAD CHAR  AND ENABLE RECEIVER SETUP FOR RESPONSE  ALL OUT ?
295 296 297 298 298 200 300 300 300 300 300 300 300 300 300	00000CZC 00000CB2 00000CB3 00000CB3 00000CP0 00000CP0 00000CPE 00000CA4 00000CA6 00000CB2 00000CB4 00000CB2 00000CBC 00000CCC 00000CCC	4A380A05 6752 4A380A29 6624 30380A12 51C80034 103C0062 00000004 13C000FFFE07 21FC00000820 0A06 50F80A2D 4E75 0C3800050A2B 6620 13FC006200FF FE07 42380A29 4E75 31C00A12 4A00	ж жжжжжжж DRV61	CLR.B BEQ.S TST.B BEQ.S TST.B BNE.S MOVE DBRA MOVE.B MOVE.B MOVE.L ST RTS CMP.B BNE.S MOVE.B CLR.B RTS CMP.B BNE.S MOVE.B	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	CLEAR INTERRUPT FLAG FIRST  IS THIS A REPLY ?  GET BYTE COUNT  DISABLE TX AFTER PAD CHAR  AND ENABLE RECEIVER SETUP FOR RESPONSE  ALL OUT ?  DISABLE TX AFTER ACK/NAK  SAVE NEW BYTE COUNT
295 296 297 298 299 299 300 301 300 4 305 300 4 305 300 301 311 311 311 311 311 311 311 311	00000C7C 00000C80 0000C88 0000C88 0000C9C 0000C9C 0000C9C 0000CCAC 0000CCAC 0000CE4 0000CE4 0000CEC	4A380A05 6752 4A380A29 6624 30380A12 51C80034 103C0062 00000004 13C000FFFE07 21FC00000820 0A06 50F80A2D 4E75 0C3800050A2B 6620 13FC006200FF FE07 42380A29 4E75 31C00A12 4A00 670A	ж жжжжжжж DRV61	CLR.B BEQ.S TST.B BEQ.S TST.B BNUE DBRA MOVE.B MOVE.B MOVE.L ST CMP.B BNUE.B MOVE.B BNUE.BNUE.B BNUE.BNUE.BNUE.BNUE.BNUE.BNUE.BNUE.BNUE.	**************************************	CLEAR INTERRUPT FLAG FIRST  IS THIS A REPLY ?  GET BYTE COUNT  DISABLE TX AFTER PAD CHAR  AND ENABLE RECEIVER SETUP FOR RESPONSE  ALL OUT ?  DISABLE TX AFTER ACK/NAK  SAVE NEW BYTE COUNT  IGNORE PAD CHARACTER
295 296 297 297 297 300 300 300 300 300 300 300 300 300 30	00000CZC 00000CB0 00000CB0 00000CB0 00000CP0 00000CP4 00000CPE 00000CAC 00000CAC 00000CB2 00000CB2 00000CB2 00000CCC 00000CCC	4A380A05 6752 4A380A29 6624 30380A12 51C80034 103C0062 0000004 13C000FFFE07 21FC00000820 0A06 50F80A2D 4E75 0C3800050A2B 6620 13FC006200FF FE07 42380A29 4E75 31C00A12 4A00 670A 20780A0A	* ******* DRV61  DRV612	CLR.B BNOVE.B MOVE.B MOVE.B MOVE.B MOVE.B MOVE.B MOVE.B MOVE.B MOVE.B MOVE.B MOVE.B BN	CXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	CLEAR INTERRUPT FLAG FIRST  IS THIS A REPLY ?  GET BYTE COUNT  DISABLE TX AFTER PAD CHAR  AND ENABLE RECEIVER SETUP FOR RESPONSE  ALL OUT ?  DISABLE TX AFTER ACK/NAK  SAVE NEW BYTE COUNT  IGNORE PAD CHARACTER GET BUFFER POINTER
295 296 297 298 299 300 300 300 300 300 300 300 300 300 3	00000CZC 00000CB0 00000CB2 00000CB3 00000CB0 00000CP0 00000CP4 00000CA4 00000CA4 00000CA2 00000CB2 00000CB2 00000CCB 00000CCC0 00000CCC0 00000CCC0	4A380A05 6752 4A380A29 6624 30380A12 51C80034 103C0062 00000004 13C000FFFE07 21FC00000820 0A06 50F80A2D 4E75 0C3800050A2B 6620 13FC006200FF FE07 42380A29 4E75 31C00A12 4A00 670A 20780A0A 10B900FFFE27	* ******* DRV612 DRV611	CLR.B BEQ.S TST.B BEQ.S TST.B BNE.S MOVE BNOVE.B MOVE.B MOVE.B MOVE.B ST RTS CMP.B BNE.S MOVE.B BNE.S MOVE.B BNE.S MOVE.B BNE.S MOVE.B	**************************************	CLEAR INTERRUPT FLAG FIRST  IS THIS A REPLY ?  GET BYTE COUNT  DISABLE TX AFTER PAD CHAR  AND ENABLE RECEIVER SETUP FOR RESPONSE  ALL OUT ?  DISABLE TX AFTER ACK/NAK  SAVE NEW BYTE COUNT  IGNORE PAD CHARACTER
295 196 197 197 197 197 197 197 197 197	00000CZC 00000CB0 00000CB0 00000CB0 00000CP0 00000CP4 00000CPE 00000CAC 00000CAC 00000CB2 00000CB2 00000CB2 00000CCC 00000CCC	4A380A05 6752 4A380A29 6624 30380A12 51C80034 103C0062 00000004 13C000FFFE07 21FC00000820 0A06 50F80A2D 4E75 0C3800050A2B 6620 13FC006200FF FE07 42380A29 4E75 31C00A12 4A00 670A 20780A0A 10B900FFFE27	* ******* DRV612  DRV611  DRV611	CLR.B BEQ.S TST.B BEQ.S TST.B BNOVE DBRA MOVE.B MOVE.L ST RTS CMP.B BNOVE.B CLR.B RTS CMP.B BNOVE.B CLR.B RTS MOVE.B CLR.B RTS MOVE.B CLR.B RTS MOVE.B	CXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	CLEAR INTERRUPT FLAG FIRST  IS THIS A REPLY ?  GET BYTE COUNT  DISABLE TX AFTER PAD CHAR  AND ENABLE RECEIVER SETUP FOR RESPONSE  ALL OUT ?  DISABLE TX AFTER ACK/NAK  SAVE NEW BYTE COUNT  IGNORE PAD CHARACTER GET BUFFER POINTER BUT MOVE BCC TO BUFFER
295 296 297 298 299 300 300 300 300 300 300 300 300 300 3	00000CZC 00000CB0 00000CB2 00000CB3 00000CB0 00000CP0 00000CP4 00000CA4 00000CA4 00000CA2 00000CB2 00000CB2 00000CCB 00000CCC0 00000CCC0 00000CCC0	4A380A05 6752 4A380A29 6624 30380A12 51C80034 103C0062 00000004 13C000FFFE07 21FC00000820 0A06 50F80A2D 4E75 0C3800050A2B 6620 13FC006200FF FE07 42380A29 4E75 31C00A12 4A00 670A 20780A0A 10B900FFFE27	* ******* DRV612  DRV611  DRV611	CLR.B BEQ.S TST.B BEQ.S TST.B BNOVE DBRA MOVE.B MOVE.L ST RTS CMP.B BNOVE.B CLR.B RTS CMP.B BNOVE.B CLR.B RTS MOVE.B CLR.B RTS MOVE.B CLR.B RTS MOVE.B	CXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	CLEAR INTERRUPT FLAG FIRST  IS THIS A REPLY ?  GET BYTE COUNT  DISABLE TX AFTER PAD CHAR  AND ENABLE RECEIVER SETUP FOR RESPONSE  ALL OUT ?  DISABLE TX AFTER ACK/NAK  SAVE NEW BYTE COUNT  IGNORE PAD CHARACTER GET BUFFER POINTER

24 25			*	****	********************** <b>*</b>	* ************************************
26	ACCORDED	42380A16	RCV52	CLR.B	TCB52RVI	**********
27		4A380A2E	14.50 (32.	TST.B	ACK52SPH	Property and the same and accept to the property and same and
28	00000CDE			BNE .S		RECEIVING ACKNOWLEDGEMENT ?
20 29					RCV521	
	00000CE0	4A380A17		TST.B	TCSR532F	ETX RECEIVED ?
30			ж			
31.			ж	ADDITION	AL CODE MAY BE INSERTE	) AS REQUIRED, TO CHECK THE
32			ж	SECONDARY	/ STATION ADDRESS, MESS	BAGE ACKNOWLEDGEMENT, OR BLOCK
33			ж	SEQUENCE	NUMBER INFORMATION.	
34			ж			
35	00000CE4	670000BA		BEQ	RCV52RTN	
36	00000CE8	4AF80A28		TAS	ETXF52	TEST FLAG
37	00000CEC	6648		ENE .S	RCV522	BCC CHAR, IF ALREADY SET
38	00000CEE	10380A28		MOVE.B	ETXF52,D0	activate size if they start in the Color in the Color in
39	00000CF2			LSR.B	#1,00	ETX SETS BIT & ONLY
40		11C00A28		MOVE . B	D0,ETXF52	mix omio omi
41	00000CF8			RTS	DOYETAPUZ	
42			men icon a		at the management of the same	
		0C3800020A2C	RCV521	CMP.B	#02,TCB52SPH	ALL OF ACKNOWLEDGEMENT RECEIVED
43		6600009E		BNE	RCV52RTN	
44		13FC000000FF		MOVE.8	#0,TREN	DISABLE RECEIVER
		FE60				
45	00000D0C	207C00000700		MOVEA.L	#RXBUF52,A0	
46	00000D12	0C180006		CMP . B	#06+(A0)+	COMPARE AGAINST ACK
47	00000D16	661C		ENE.S	RCV523	RETRANSMIT IF NOT ALLRIGHT
48	00000D18	10380986		MOVE.B	TXTBUF52+6+D0	CHECK BLOCK SEQUENCE
49	00000D1C			MOVE . B	(A0),D1	AGAINST ACK
50	00000D1E			AND • B	#01.0D0	Provide Contract
51		02010001		AND . B	#01.0D1	
52		42380A14		CLR+B	TX52SMPH	CLEAR CEMARITORIES TRANSFERSION
53		42380A2E				CLEAR SEMAPHORES WHEN DONE
				CLR.B	ACK52SPH	
5 <del>4</del>	00000D2E			CMP+B	D0 - D1	
55	00000030			BNE +S	RCV523	RETRANSMIT IF NOT CORRECT
56	00000D32			TRAP	#ア	
57	00000D34	4E46	RCV523	TRAP	#6	
58	00000D36	6A68	RCV522	BPLS	RCV52RTN	SET BIT 6 AND 7 ON 1ST BCC
59	00000D38	13FC000000FF		MOVE.B	#0,TREN	DISABLE RECEIVER
		FE60				
50		10380A18		MOVE.B	TCBSR532,D0	AND
51	00000D44			ROR	#1.vD0	CHECK STATUS AFTER SECOND BCC
52 52	000000046			BCS.S	REPLY521	COLLEG OFFICE METER SECURD BUU
53	000000740	OUE."	***			
				****	**********	**********
54			ж			*
55			ж	MC6865271	102652 ACKNOWLEDGEMENT	SETUP *
56			ж			ж
57						************
58	00000D48	20700000980	REPLY52	MOVEA.L	#TXTBUF52,A0	
59	00000D4E	117000060002		MOVE.B	#\$06y2(A0)	FILL BUFFER WITH ACK
70	00000D54	227000000700		MOVEA.L	#RXBUF52,A1	
<sup>7</sup> 1	00000D5A			MOVE.B	3(A1),D0	CHECK BLOCK # FOR ODD OR EVEN
72	00000D5E			AND B	#01,D0	STREET, STREET
73	00000D32			0R+B	#\$30,D0	
74				MOVE.B		ACCTT 0 OD 4
	88000000				D0+3(A0)	ASCII 0 OR 1
75	00000D6A			BRA.S	REPLY522	
76		207C00000980			#TXTBUF52,A0	
77		117C00150002		MOVE * B	#\$15,2(A0)	OR NAK
	0.000.00728	117000000003		MOVE.8	#0,3(A0)	AND NULL
78		117C00160004				

MOTOROL	00086M A	ASM VERSION	1.20 SYS	: 8.	.SOFTART .SA 01/0	06/82 10:59:47
381	00000D84 00000D88 00000D8C	10FC0016		MOVE.E MOVE.E	A0,TC52TXFT #\$16,(A0)+ #\$16,(A0)+	
383		42380A2C		CLR.B	TCB52SPH	
384	00000D94	13FC000100FF		MOVE.8	#01,TREN	ENABLE 52 TRANSMITTER
385	00000000	FE60 50F80A2A		ST	REP52SPH	manage and militar NV construction and management
386	00000DA0		RCV52RTN		REFORDER	SET REPLY SEMAPHORE
387	000000000	117 5.7			******	**************************************
388			ж			ж
389			ж	MC68652/1	MC2652 TRANSMITTER DRIV	VER SUBROUTINE *
390			ж			ж -
391						***********
392		42380A15	DRV52	CLR.B	TCB52DRI	
393		4A380A2A		TST.B	REP52SPH	IS THIS A REPLY ?
394	00000DAA			BNE + S	DRV522	Chi (Pine) ( Pine) Pine Pine Pine) Pine Pine Pine
395 396	00000DB0	4A380A28		TST.B BEQ.S	ETXF52 DRV52RTN	CHECK FOR ETX SENT
396 397		30380A26		MOVE	DS2CNT+D0	GET BYTE COUNT
398		51C8002E		DERA	D0 v DRV521	OLI ETTE COURT
399		13FC000200FF		MOVE.B	#02, TREN	DISABLE TX AFTER PAD CHAR
		FE60				
400	00000DC2	21FC00000700 0A1A		MOVE.L	#RXBUF52,TC52RXFT	SETUP FOR RESPONSE
401	00000DCA	50F80A2E		ST	ACK52SPH	
402	0000DCE			RTS		
403		0C3800050A2C	DRV522	CMP • B	#5,TCB52SPH	
404	90000DD9			BNE.S	DRV52RTN	
405		13FC000000FF FE60		MOVE.8	#0,TREN	DISABLE TX AFTER ACK/NAK
406		42380A2A		CLR.B	REP52SPH	
407	00000DE4	4E/5 31C00A26	DRV521	RTS MOVE	D0,D52CNT	SAVE NEW BYTE COUNT.
408 409	00000DEA		DKASST	TST.B	D0 9D32CN1	SHVE NEW BITE COUNTY
410	00000DEA			BEQ.S	DRV52RTN	IGNORE PAD CHAR
411		20780A1E		MOVEA.L	TC52TXPT+A0	GET BUFFER POINTER
412		10E900FFFE6D		MOVE.B	BCC532 (A0)	GET BCC BYTE
413	00000DF8	4E75	DRV52RTN	RTS		
414			*****	****	******	************
415			ж			ж
416			ж	MC68661/	MC2661 RECEIVER DRIVER	
417			*		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	*
418	00000000	4000000000				************
419 420		42380A02 4A380A2D	RCV61	CLR.B TST.B	TCB61RVI ACK61SPH	RECEIVING ACKNOWLEDGEMENT ?
420 421	00000E02			BNE.S	RCV611	Distriction of the Control of State of
422		46380A03		TST.B	TCSR531F	ETX RECEIVED ?
423	000000.07	n-madarra a	ж		r sursure stafforte t	year to a second of the left of
424			*	ADDITION	AL CODE MAY BE INSERTE	) AS REQUIRED, TO CHECK THE
425			*			BAGE ACKNOWLEDGEMENT, OR BLOCK
426			ж	SEQUENCE	COUNT INFORMATION.	
427			ж			

BEQ

TAS

ENE . S

MOVE . B

LSR.B

MOVE.B

RCV61RTN

ETXF61,D0

ETXF61

RCV612

非1.yD0 D0,ETXF61 TEST FLAG BCC CHAR IF ALREADY SET

ETX SETS BIT 6 ONLY

430

431

432

00000E08 670000C2 00000E0C 4AF80A05 00000E10 664A 00000E12 10380A05 00000E16 E208 00000E18 11C00A05

434	00000E1C			RTS		
435		0C3800020A2B	RCV611	CMP • B	#02,TCB61SPH	ALL OF ACKNOWLEDGEMENT RECVID
436		660000A6		BNE	RCV61RTN	
437		13FC006200FF FE07		MOVE.B	#CR61MSK,CR61	DISABLE RECEIVER
438		207C00000820		MOVEA.L	#RXBUF61,A0	
439		0C180006		CMP.B	#06,(A0)+	COMPARE AGAINST ACK
440	00000E3A			ENE.S	RCV613	RETRANSMIT IF NOT OK
441		10380946		MOVE.B	TXTBUF61+6,D0	CHECK BLOCK SEQUENCE
442	00000E40			MOVE.B	(A0) vD1	AGAINST ACK
443		02000001		AND . B	#01,yD0	
444		02010001		AND • B	#01.pD1	
445	00000E4A			CLR.B	TX61SMPH	CLEAR SEMAPHORES WHEN DONE
446		42380A2D		CLR.B	ACK61SPH	
447	00000E52			BNE.S	RCV613	RETRANSMIT IF NOT CORRECT
448	00000E54			CLR.B	TX61SMPH	CLEAR SEMAPHORE WHEN DONE
449	00000E58			TRAP	#8	
450	00000E5A		RCV613	TRAP	#9	
451	00000E5C		RCV612	BPL.S	RCV61RTN	SET BIT 6 AND 7 ON 1ST BCC
452		13FC006200FF FE07		MOVE.8	#CR61MSK,CR61	DISABLE '61 RECEIVER
453		10380A04		MOVE.B	TCBSR531,D0	
454	00000E6A	E258		ROR	#1,D0	CHECK STATUS AFTER 2ND BCC
455	00000E&C	6524		BCS.S	REPLY611	
456			****	<b>***</b>	**************************************	**************************************
457			ж			ж
458			ж	MC68661/	MC2661 ACKNOWLEDGEMENT	SETUP *
459			ж			ж
460			*****	<b>КЖЖЖЖЖЖЖ</b>	**************************************	**************************************
461		207C00000940	REPLY61	MOVEA.L	#TXTBUF61,A0	
462		117000060002		MOVE.B	#\$06,2(A8)	FILL BUFFER WITH ACK
463		227C00000820		MOVEA.L		
464	00000E80			MOVE * B	3(A1),D0	
465	00000E84			AND • B	#01 v D O	IS BLOCK ODD OR EVEN ?
466	00000E88			OR•B	#\$30,D0	
467		11400003		MOVE.B	D0,3(A0)	ASCII 0 OR 1
468	00000E90	6012		BRA.S	REPLY612	
469	00000E92	207C00000940	REPLY611	MOVEA.L	#TXTBUF61,A0	
470		117C00150002		MOVE.B	#\$15,2(A0)	OR NAK
471	00000E9E	117000000003		MOVE.B	#0,3(A0)	AND NULL
472	00000EA4	117000160004	REPLY612	MOVE.B	#\$16,4(A0)	ADD FAD TO END OF MESSAGE
473	00000EAA	21080404		MOVE.L	A0,TC61TXPT	
474	00000EAE	10FC0016		MOVE.B	#\$16 v (AO)+	INSERT INITIAL SYNCS
475	00000EB2	10EC0016		MOVE.8	#\$16,(AO)	
	000000000	42380A2B		CLR+B	TCB61SPH	
476	000000			MOVE.B	#CR61MSK,D0	
476 477	00000EBA	103C0062				
477				CR.B	#01yD0	
	00000EBA 00000EBE			OR.B MOVE.B	#01,D8 D0,CR61	ENABLE TRANSMITTER
477 478 479	00000EBA 00000EBE	00000001 13C000FFFE07				ENABLE TRANSMITTER SET REPLY SEMAPHORE
477 478	00000EBA 00000EBE 00000EC2	00000001 13C000FFFE07 50F80A29	RCV61RTN	MOVE.8 ST	D0,CR61	
477 478 479 480	00000EBA 00000EBE 00000EC2 00000EC8	00000001 13C000FFFE07 50F80A29		MOVE.8 ST RTS	D0,CR61 REP61SPH	
477 478 479 480 481	00000EBA 00000EBE 00000EC2 00000EC8	00000001 13C000FFFE07 50F80A29		MOVE.8 ST RTS	D0,CR61 REP61SPH	SET REPLY SEMAPHORE
477 478 479 480 481 482 483	00000EBA 00000EBE 00000EC2 00000EC8	00000001 13C000FFFE07 50F80A29	*****	MOVE.B ST RTS K*****	D0,CR41 REP41SPH ************************************	SET REPLY SEMAPHORE ************************************
477 478 479 480 481 482	00000EBA 00000EBE 00000EC2 00000EC8	00000001 13C000FFFE07 50F80A29	**********	MOVE.B ST RTS K*****	D0,CR61 REP61SPH	SET REPLY SEMAPHORE ************************************
477 478 479 480 481 482 483 484	00000EBA 00000EBE 00000EC2 00000EC8	00000001 13C000FFFE07 50F80A29	********* * * *	MOVE.8 ST RTS ********************************	D0,CR61 REP61SPH ************************************	SET REFLY SEMAPHORE  ******************  ** RRUPT SERVICE ROUTINE **
477 478 479 480 481 482 483 484 485 486	00000EBA 00000EBE 00000EC2 00000EC8 00000ECC	00000001 13C000FFFE07 50F80A29 4E75	**********  *  *  *  *  *  *  *	MOVE.8 ST RTS ********************************	D0,CR61 REP61SPH ************************************	SET REPLY SEMAPHORE  ***************  ******************
477 478 479 480 481 482 483 484 485	00000EBA 00000EBE 00000EC2 00000EC8	00000001 13C000FFFE07 50F80A29 4E75 48E78080	********* * * *	MOVE.B ST RTS ********************************	D0,CR61 REP61SPH ************************************	SET REPLY SEMAPHORE  *****************  ****************

490	00000EDC	0000016		CMF.B	#\$1.6 y D 0	
491	00000EE0	6722		BEQ.S	IS52RTN	STRIP OUT SYN CHARACTERS
492	00000EE2	10C0		MOVE . B	D0y(A0)+	SAVE THE CHARACTER
493	00000EE4	21C80A1A		MOVE.L	A0,TC52RXFT	AND INCREMENT THE POINTER
494	00000EE8			ST	TCB52RVI	
495		4A380A2E		TST.B	ACK52SPH	
496	00000EF0			BNE +S	RTN1	
497		103900FFFE65		MOVE.B	SR532,00	CHECK STATUS OF PGC
498	00000EF8			MOVE . B	D0,TCBSR532	SAVE THE STATUS
499	00000EFC			ROR	#3,D0	STIVE THE STITE ST
500	00000EFE			BCC.S	IS52RTN	
501	00000F00			ST	TCSR532F	SET INTERRUPT SERVICED FLAG
502	00000F04		IS52RTN	MOVEM.L.	(SP)+,D0/A0	RESTORE REGISTERS
502	00000F08		T.O.O.T. I.I.A.	RTE	(3) 717507710	TALLO FORME TALLO FEET AND
504		52380A2C	RTN1	ADDQ+B	#01,TCB52SPH	
505	00000F0E		K 114.1	BRA	IS52RTN	
506	OUUUUP UE.	OUF 'Y	*****			*********
50 <i>7</i>			ж		***	**************************************
				M0/0//4/	MC2661 RECEIVER - INTE	
508			ж	MC080017	MCZOOI KECETAEK - INTE	M SERVICE ROUTINE *
509			ж			<b>**********</b> **************************
510		*******				
511		48E78080	IS61RX	MOVEM.L.		SAVE ALTERED REGISTERS
512		20780A06		MOVEATE	TC61RXPT+A0	RESTORE DATA POINTER
513		103900FFFE01		MOVE.B	RHR61 yD0	GRAB AND HOLD DATA
514	00000F1E			MOVE • B	D0,(A0)+	MOVE DATA TO BUFFER
515		21C80A06		MOVE.L	A0,TC61RXPT	AND SAVE NEW POINTER
516		50F80A02		ST	TCB61RVI	PLACET OF ACTIVITIES RECOGNIZED OF
517		4A380A2D		TST.B	ACK61SPH	PART OF ACKNOWLEDGEMENT ?
518	00000F2C			BNE.S	RRTN1	AND COMMON A DISPASS AND A STATE AND
519		103900FFFE23		MOVE.B	SR531,D0	CHECK PGC STATUS,
520		11C00A04		MOVE.B	D0,TCBSR531	BUT SAVE IT FIRST
521	00000F38			ROR	#3,00	
522	00000F3A			BCC.S	IS61RRTN	
523		50F80A03		ST	TCSR531F	ETX RECEIVED IF CARRY SET
524		4CDF0101	ISGIERTN		(SP)+,D0/合0	RESTORE REGISTERS
525	00000F44			RTE		
526		52380A2E	RRTN1	ADDQ.B	#01,TCB61SPH	
527	00000F4A	60F4		BRA	IS61RRTN	
528				*****	******	***********
529			ж			ж
530			ж	MC68661/	MC2661 TRANSMITTER - I	NTERRUPT SERVICE ROUTINE *
531			ж			ж
532			****			*********
533	00000F4C	48E78080	IS61TX	MOVEM.L	D0/A0,-(SP)	SAVE WORK REGISTERS
534	00000F50	20780A0A		MOVEA+L.	TC61TXPT+A0	RESTORE DATA POINTER
535	00000F54	13D800FFFE01		MOVE.B	(A0)+,THR61	OUTPUT DATA TO TRANSMITTER
536	00000F5A	21C80A0A		MOVE.L	A0,TC61TXPT	
537		4A380A29		TST.B	REP61SPH	
538	00000F62			BNE.S	IS61TX2	
539		B1FC00000948		CMPA.L	#TXTBUF61+8,A0	HEADER OUT ?
540	00000F6A			BNE.S	IS61TX1	
541		21F80A0E0A0A		MOVE + L.	TC61DATF,TC61TXFT	FOINT TO DATA IF IT IS
542	00000F72			BRA.S	IS61RTN	
543		103900FFFE23	IS61TX1	MOVE.B	SR531.4D0	CHECK IF ETX WAS TRANSMITTED
544	00000F7A			ROR	#3yD0	
545	00000F7C			ECC.S	IS61RTN	
546		50F80A05		ST	ETXF61	
547		21FC00000948		MOVE . L		FOINT TO TRAILER FIELD

# MOTOROLA M68000 ASM VERSION 1.20 SYS : 8. .SOFTART .SA 01/06/82 10:59:47

548 549 550		0A0A 50F80A01 4CDF0101 4F73	IS61RTN	ST MOVEM+L RTE	TCB61DRI (SF)+,D0/A0	RECOVER FROM INTERRUPT
551 552		52380A28	IS61TX2	ADDQ.B BRA	#01,TCB61SFH IS61RTN	
553			****	<b>кжжжжжж</b> ж	********	********
554			ж			*
555			*	MC686527	MC2652 TRANSMITTER - I	NTERRUPT SERVICE ROUTINE *
556			ж			*
557						**********
558		48E78080	IS52TX	MOVEM.L	D0/A0y-(SP)	SAVE ALTERED REGISTERS
559		20780A1E		MOVEA.L.	TC52TXPT+A0	RESTORE DATA POINTER
560	00000FA2			CLR.W	D0	
561	00000FA4	1018		MOVE.8	(A0)+≠D0	
562		33C000FFFE42		MOVE+M	D0,TSR	CLEAR TSOM WHILE WRITING DATA
563	00000FAC	21C80A1E		MOVE+L	A0,TC52TXPT	
564		4A380A2A		TST.E	REP52SPH	
565	00000FB4			BNE.S	IS52TX2	
566		B1FC00000988		CMPA.L	#TXTBUF52+8,A0	HEADER OUT ?
567	00000FBC	6608		BNE.S	IS52TX1	
568	00000FBE	21F80A220A1E		MOVE.L.	TC52DATP,TC52TXPT	POINT TO DATA IF IT IS
569	00000FC4			BRA.S	IS52TRTN	
570		103900FFFE65	IS52TX1	MOVE.B	SR532 D0	CHECK IF ETX WAS TRANSMITTED
571	00000FCC			ROR	#3,D0	
572	00000FCE	640C		BCC.S	IS52TRTN	
573	00000FD0	50F80A28		ST	ETXF52	FLAG IT
574	00000FD4	21FC00000988 0A1E		MOVE.L	#TXTBUF52+8,TC52TXPT	AND POINT TO THE TRAILER
575	00000FDC	50F80A15	IS52TRTN	ST	TCB52DRI	SHOW INTERRUPT WAS SERVICED
576	00000FE0	4CDF0101		MOVEM.L	(SP)+,D0/A0	BEFORE RETURNING
577	00000FE4			RTE		
578		52380A2C	IS52TX2	ADDQ • B	#01,TCB52SPH	
579 580	00000FEA			BRA END	IS52TRTN	
JOU				61 86.2		

MOTOROLA M68000 ASM VERSION 1.20 SYS : 8. .SOFTART .SA 01/06/82 10:59:47

# SYMBOL TABLE LISTING

SYMBOL NAME	SECT VALUE	SYMBOL NAME SECT	VALUE
ACK52SPH	00000A2E	RCV52	800000D6
ACK61SPH	00000A2D	RCV521	00000CFA
ASR	00FFFE&0	RCV522	00000D36
BCC531	00FFFE27	RCV523	00000034
BCC532	00FFFE&D	RCV52RTN	04G000DA0
BLKSEQ	00000A40	RCV61	00000DFA
CCA531	00FFFE21	RCV611	00000E1E
CCA532	00FFFE61	RCV612	00000E5C
CR531	00FFFE23	RCV613	00000E5A
CR532	00FFFE65	RCV61RTN	00000ECC
CR61	00FFFE07	RDR	00FFFE41
CR61MSK D52CNT	00000062 00000A26	REP52SPH REP61SPH	00000A2A 00000A29
D61CNT	00000A28	REPLY52	000000P29
DBINIT	00000H12	REPLY521	00000D46
DRV52	00000DA2	REPLY522	00000DZE
DRV521	00000DH2	REPLY61	00000E6E
DRV522	00000DD0	REPLY611	00000E92
DRV52RTN	00000DF8	REPLY612	00000EA4
DRV61	00000C78	RHR61	00FFFE01
DRV611	00000CC2	RRTN1	00000F46
DRV612	00000CAC	RSR	00FFFE40
DRV61RTN	00000CD4	RTN1	00000F0A
DUMDAT	00000A3A	RXBUF52	00000700
ETXF52	00000A28	RXBUF61	00000820
ETXF61	00000A05	SR531	00FFFE23
INIT52	00000EFE	SR532	00FFFE65
INIT52RX	00000AFE	SR61	00FFFE03
INIT52TX	00000AC4	START	00000B36
INIT531	00000BAE	START1	00000840
INIT532	00000ED6	STRTADR	00000A3E
INIT61	00000BZE	TASKLP	00000C26
INITGIRX	00000A86	TC52DATP	000000022
INIT61TX	00000A46	TC52RXPT	00000A1A
INITEUF	00000A2F	TC52TXPT	0000091E
IS52RTN	00000F04	TC61DATF	00000A0E
IS52RX	00000ECE	TC61RXPT	80000000
IS52TRTN	00000FDC	TC61TXPT	00000000
IS52TX	00000F9A	TCB52DRI	00000A15
IS52TX1	00000FC6	TCB52RVI TCB52SPH	00000HI8
TS52TX2	00000FE6	TCB61DRI	00000H2C
IS61RRTN	00000F40	TCB61RVI	000000H01
IS61RTN	00000F8A	TCB61SPH	00000H0Z
IS61RX IS61TX	00000F10 00000F4C	TCB9R531	00000H25
IS61TX1	00000F74	TCBSR532	00000A18
IS61TX2	00000F94	TCSR531F	00000M18
L00P	00000C44	TCSR532F	00000A1Z
LOOP1	00000040	TDR	00FFFE43
LOOP2	00000056	THR61	00FFFE01
L00P3	00000060	TREN	00FFFE&0
L00F4	00000C6A	TSR	00FFFE42
**			

MOTOROLA M6800	u Man VERSION 1+20	SYS: 8.	.SOFTART .SA 01/06/82 10:59:47
MR531	00FFFE25	TX52LP	00000C32
MR532	00FFFE69	TX52SMPH	00000A14
MR61	00FFFE05	TX61LP	00000030
PCR	00FFFE4A	TX61SMPH	00000000
PCSAR	00FFFE48	TXTBUF52	00000980
FCSARH	00FFFE48	TXTBUF61	00000940
PCSARL.	00FFFE49		

Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.



3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.