


# MITSUBISHI 1992 SEMICONDUCTORS

SINGLE-CHIP 8-BIT MICROCOMPUTERS Vol. 2

DEFE BOOK

ASSOCIATES
2216 O'Toole Avenue
San Jose, CA 95131
Phone (408) 432-1070





# MITSUBISHI 1992 SEMICONDUCTORS

SINGLE-CHIP 8-BIT MICROCOMPUTERS Vol. 2

DHIN BOX



All values shown in this catalogue are subject to change for product improvement.

The information, diagrams and all other data included herein are believed to be correct and reliable. However, no responsibility is assumed by Mitsubishi Electric Corporation for their use, nor for any infringements of patents or other rights belonging to third parties which may result from their use.

1	GUIDANCE
2	SERIES 38000
3	SERIES 7450
4	SERIES 7470
5	MELPS 740 CPU CORE BASIC FUNCTIONS
6	APPENDICES

•

### MITSUBISHI MICROCOMPUTERS

# **INDEX**

Index by Function			-1-3
		ters····	
SERIES 380	000		
Series 38000 Inde	x by Function ·····		.2-3
M3800x Group	•	Single-Chip 8-Bit CMOS Microcomputer·····	
M3806x Group		Single-Chip 8-Bit CMOS Microcomputer·····	
M3810x Group		Single-Chip 8-Bit CMOS Microcomputer·····	
M3811x Group		Single-Chip 8-Bit CMOS Microcomputer·····	
M3817x Group		Single-Chip 8-Bit CMOS Microcomputer·····	
M3818x Group		Single-Chip 8-Bit CMOS Microcomputer·····	2—
	M type microcomputers	SP/FP, M37450M8-XXXSP/FP	
3 - 1 Mask RO	M type microcomputers	SP/FP, M37450M8-XXXSP/FP	3—
3 — 1 Mask RO M37450M2-XXXS	M type microcomputers	SP/FP, M37450M8-XXXSP/FP Single-Chip 8-Bit CMOS Microcomputer······	··3—:
3 — 1 Mask RO M37450M2-XXXS	M type microcomputers P/FP, M37450M4-XXX	SP/FP, M37450M8-XXXSP/FP Single-Chip 8-Bit CMOS Microcomputer······	
3 — 1 Mask RO M37450M2-XXXS M37450S1SP/FP,	M type microcomputers P/FP, M37450M4-XXX M37450S2SP/FP, M374	SP/FP, M37450M8-XXXSP/FP Single-Chip 8-Bit CMOS Microcomputer····································	
3 — 1 Mask RO M37450M2-XXXS M37450S1SP/FP,	M type microcomputers P/FP, M37450M4-XXX M37450S2SP/FP, M374	SP/FP, M37450M8-XXXSP/FP Single-Chip 8-Bit CMOS Microcomputer 450S4SP/FP 8-Bit CMOS Microcomputer	3—
3 — 1 Mask RO M37450M2-XXXS M37450S1SP/FP,	M type microcomputers P/FP, M37450M4-XXX M37450S2SP/FP, M374 P/FP/GP, M37451M8->	SP/FP, M37450M8-XXXSP/FP  Single-Chip 8-Bit CMOS Microcomputer  450S4SP/FP  8-Bit CMOS Microcomputer  KXXSP/FP/GP, M37451MC-XXXSP/FP/GP	··3—
3 — 1 Mask RO M37450M2-XXXS M37450S1SP/FP, M37451M4-XXXS M37451SSP/FP/G	M type microcomputers P/FP, M37450M4-XXX  M37450S2SP/FP, M374 P/FP/GP, M37451M8-X	SP/FP, M37450M8-XXXSP/FP  Single-Chip 8-Bit CMOS Microcomputer  450S4SP/FP  8-Bit CMOS Microcomputer  XXXSP/FP/GP, M37451MC-XXXSP/FP/GP  Single-Chip 8-Bit CMOS Microcomputer	··3—
3 — 1 Mask RO M37450M2-XXXS M37450S1SP/FP, M37451M4-XXXS M37451SSP/FP/G 3 — 2 Extended M37450M4TXXXS	M type microcomputers P/FP, M37450M4-XXX M37450S2SP/FP, M374 P/FP/GP, M37451M8-X  AP I Operating Temperatur SP/J	SP/FP, M37450M8-XXXSP/FP Single-Chip 8-Bit CMOS Microcomputer 450S4SP/FP 8-Bit CMOS Microcomputer  (XXXSP/FP/GP, M37451MC-XXXSP/FP/GP Single-Chip 8-Bit CMOS Microcomputer 8-Bit CMOS Microcomputer  re Version of microcomputers	··3— ··3—
3 — 1 Mask RO M37450M2-XXXS M37450S1SP/FP, M37451M4-XXXS M37451SSP/FP/G 3 — 2 Extended M37450M4TXXXS	M type microcomputers P/FP, M37450M4-XXX M37450S2SP/FP, M374 P/FP/GP, M37451M8-X  AP I Operating Temperatur SP/J	SP/FP, M37450M8-XXXSP/FP Single-Chip 8-Bit CMOS Microcomputer 450S4SP/FP 8-Bit CMOS Microcomputer  (XXSP/FP/GP, M37451MC-XXXSP/FP/GP Single-Chip 8-Bit CMOS Microcomputer 8-Bit CMOS Microcomputer	··3— ··3—
3 — 1 Mask RO M37450M2-XXXS M37450S1SP/FP, M37451M4-XXXS M37451SSP/FP/G 3 — 2 Extended M37450M4TXXXS E M37451M4DXXXS	M type microcomputers P/FP, M37450M4-XXX  M37450S2SP/FP, M374  P/FP/GP, M37451M8-X  GP  Operating Temperatur SP/J  Extended Operating Temp SP/FP, M37451M8DXX	SP/FP, M37450M8-XXXSP/FP Single-Chip 8-Bit CMOS Microcomputer 450S4SP/FP 8-Bit CMOS Microcomputer  XXXSP/FP/GP, M37451MC-XXXSP/FP/GP Single-Chip 8-Bit CMOS Microcomputer 8-Bit CMOS Microcomputer re Version of microcomputers erature Version of M37450M4-XXXSP	··3— ··3— ··3—
3 — 1 Mask RO M37450M2-XXXS M37450S1SP/FP, M37451M4-XXXS M37451SSP/FP/G 3 — 2 Extended M37450M4TXXXS E M37451M4DXXXS	M type microcomputers P/FP, M37450M4-XXX  M37450S2SP/FP, M374  P/FP/GP, M37451M8-X  GP  Operating Temperatur SP/J  Extended Operating Temp SP/FP, M37451M8DXX	SP/FP, M37450M8-XXXSP/FP Single-Chip 8-Bit CMOS Microcomputer  450S4SP/FP 8-Bit CMOS Microcomputer  XXXSP/FP/GP, M37451MC-XXXSP/FP/GP Single-Chip 8-Bit CMOS Microcomputer 8-Bit CMOS Microcomputer re Version of microcomputers erature Version of M37450M4-XXXSP	··3— ··3— ··3—
3 — 1 Mask RO M37450M2-XXXS M37450S1SP/FP, M37451M4-XXXS M37451SSP/FP/G 3 — 2 Extended M37450M4TXXXS E M37451M4DXXXS E 3 — 3 Piggybac	M type microcomputers P/FP, M37450M4-XXX M37450S2SP/FP, M374 P/FP/GP, M37451M8-X  AP I Operating Temperatur SP/J Extended Operating Temp SP/FP, M37451M8DXX Extended Operating Temp k type microcomputers	SP/FP, M37450M8-XXXSP/FP Single-Chip 8-Bit CMOS Microcomputer  450S4SP/FP 8-Bit CMOS Microcomputer  XXXSP/FP/GP, M37451MC-XXXSP/FP/GP Single-Chip 8-Bit CMOS Microcomputer 8-Bit CMOS Microcomputer re Version of microcomputers erature Version of M37450M4-XXXSP  XSP/FP erature Version of M37451M4-XXXSP/FP, M37451M8-XXXSP/FP	··3— ··3— ··3—
3 — 1 Mask RO M37450M2-XXXS M37450S1SP/FP, M37451M4-XXXS M37451SSP/FP/G 3 — 2 Extended M37450M4TXXXS E M37451M4DXXXS E 3 — 3 Piggybac M37450PSS F	M type microcomputers P/FP, M37450M4-XXX M37450S2SP/FP, M374 P/FP/GP, M37451M8-X GP I Operating Temperatur SP/J Extended Operating Temp SP/FP, M37451M8DXX Extended Operating Temp ik type microcomputers Piggyback for M37450M2-X	SP/FP, M37450M8-XXXSP/FP Single-Chip 8-Bit CMOS Microcomputer  450S4SP/FP 8-Bit CMOS Microcomputer  XXXSP/FP/GP, M37451MC-XXXSP/FP/GP Single-Chip 8-Bit CMOS Microcomputer 8-Bit CMOS Microcomputer re Version of microcomputers erature Version of M37450M4-XXXSP  XSP/FP erature Version of M37451M4-XXXSP/FP, M37451M8-XXXSP/FP	3-
3 — 1 Mask RO M37450M2-XXXS M37450S1SP/FP, M37451M4-XXXS M37451SSP/FP/G 3 — 2 Extended M37450M4TXXXS E M37451M4DXXXS E 3 — 3 Piggybac M37450PS F M37450PFS F	M type microcomputers P/FP, M37450M4-XXX M37450S2SP/FP, M374 P/FP/GP, M37451M8-X BP I Operating Temperatur SP/J Extended Operating Temp SP/FP, M37451M8DXX Extended Operating Temp k type microcomputers Piggyback for M37450M2-X Piggyback for M37450M2-X Piggyback for M37450M2-X	SP/FP, M37450M8-XXXSP/FP Single-Chip 8-Bit CMOS Microcomputer  450S4SP/FP 8-Bit CMOS Microcomputer  XXXSP/FP/GP, M37451MC-XXXSP/FP/GP Single-Chip 8-Bit CMOS Microcomputer 8-Bit CMOS Microcomputer re Version of microcomputers erature Version of M37450M4-XXXSP  XSP/FP erature Version of M37451M4-XXXSP/FP, M37451M8-XXXSP/FP  SXXXSP, M37450M4-XXXSP, M37450M8-XXXSP	··3— ··3— ··3— ··3—
3 — 1 Mask RO M37450M2-XXXS M37450S1SP/FP, M37451M4-XXXS M37451SSP/FP/G 3 — 2 Extended M37450M4TXXXS E M37451M4DXXXS E 3 — 3 Piggybac M37450PS F M37450PFS F M37450PFS F	M type microcomputers P/FP, M37450M4-XXX M37450S2SP/FP, M374 P/FP/GP, M37451M8-X GP I Operating Temperatur SP/J Extended Operating Temp SP/FP, M37451M8DXXX Extended Operating Temp ik type microcomputers Piggyback for M37450M2-X Piggyback for M37450M2-X ROM type microcompu	SP/FP, M37450M8-XXXSP/FP Single-Chip 8-Bit CMOS Microcomputer  450S4SP/FP 8-Bit CMOS Microcomputer  XXXSP/FP/GP, M37451MC-XXXSP/FP/GP Single-Chip 8-Bit CMOS Microcomputer 8-Bit CMOS Microcomputer re Version of microcomputers erature Version of M37450M4-XXXSP  XSP/FP erature Version of M37451M4-XXXSP/FP, M37451M8-XXXSP/FP  ix XXXSP, M37450M4-XXXSP, M37450M8-XXXSP  XXXFP, M37450M4-XXXFP, M37450M8-XXXFP  ix XXXFP, M37450M4-XXXFP, M37450M8-XXXFP	3-
3 — 1 Mask RO M37450M2-XXXS M37450S1SP/FP, M37451M4-XXXS M37451SSP/FP/G 3 — 2 Extended M37450M4TXXXS E M37451M4DXXXS E 3 — 3 Piggybac M37450PS F M37450PFS F 3 — 4 Built-in P M37450E4-XXXSI	M type microcomputers P/FP, M37450M4-XXX M37450S2SP/FP, M374 P/FP/GP, M37451M8-X BP Operating Temperatur SP/J Extended Operating Tempers SP/FP, M37451M8DXX Extended Operating Tempers type microcomputers Piggyback for M37450M2-X Piggyback for M37450M2-X Piggyback for M37450M2-X ROM type microcomputer P/FP, M37450E4SS/FS	SP/FP, M37450M8-XXXSP/FP Single-Chip 8-Bit CMOS Microcomputer  450S4SP/FP 8-Bit CMOS Microcomputer  XXXSP/FP/GP, M37451MC-XXXSP/FP/GP Single-Chip 8-Bit CMOS Microcomputer 8-Bit CMOS Microcomputer re Version of microcomputers erature Version of M37450M4-XXXSP  XSP/FP erature Version of M37451M4-XXXSP/FP, M37451M8-XXXSP/FP  SXXXSP, M37450M4-XXXSP, M37450M8-XXXSP  XXXFP, M37450M4-XXXFP, M37450M8-XXXFP  Inters PROM Version of M37450M4-XXXSP/FP	···3- ···3- ···3- ···3- ···3- ···3-
3 — 1 Mask RO M37450M2-XXXS M37450S1SP/FP, M37451M4-XXXS M37451SSP/FP/G 3 — 2 Extended M37450M4TXXXS E M37451M4DXXXS E 3 — 3 Piggybac M37450PS F M37450PFS F 3 — 4 Built-in P M37450E4-XXXSI M37450E8-XXXSI	M type microcomputers P/FP, M37450M4-XXX M37450S2SP/FP, M374 P/FP/GP, M37451M8-X BP Operating Temperatur SP/J Extended Operating Tempers Extended Operating	SP/FP, M37450M8-XXXSP/FP  Single-Chip 8-Bit CMOS Microcomputer  450S4SP/FP  8-Bit CMOS Microcomputer  XXXSP/FP/GP, M37451MC-XXXSP/FP/GP  Single-Chip 8-Bit CMOS Microcomputer  8-Bit CMOS Microcomputer  re Version of microcomputers  erature Version of M37450M4-XXXSP  XSP/FP  erature Version of M37451M4-XXXSP/FP, M37451M8-XXXSP/FP  sixXXSP, M37450M4-XXXSP, M37450M8-XXXSP  XXXFP, M37450M4-XXXFP, M37450M8-XXXFP  tiers  PROM Version of M37450M4-XXXSP/FP  PROM Version of M37450M8-XXXSP/FP	3-
3 — 1 Mask RO M37450M2-XXXS M37450S1SP/FP, M37451M4-XXXS M37451SSP/FP/G 3 — 2 Extended M37450M4TXXXS E M37451M4DXXXS E 3 — 3 Piggybac M37450PS F M37450PFS F 3 — 4 Built-in P M37450E4-XXXSI M37450E8-XXXSI M37450E4TXXXSI	M type microcomputers P/FP, M37450M4-XXX M37450S2SP/FP, M374 P/FP/GP, M37451M8-X BP I Operating Temperatur SP/J Extended Operating Temper SP/FP, M37451M8DXX Extended Operating Temper k type microcomputers Piggyback for M37450M2-X Piggyback for M37450M2-X ROM type microcomput P/FP, M37450E4SS/FS P/FP, M37450E8SS/FS P/J	SP/FP, M37450M8-XXXSP/FP Single-Chip 8-Bit CMOS Microcomputer  450S4SP/FP 8-Bit CMOS Microcomputer  XXXSP/FP/GP, M37451MC-XXXSP/FP/GP Single-Chip 8-Bit CMOS Microcomputer 8-Bit CMOS Microcomputer re Version of microcomputers  erature Version of M37450M4-XXXSP  XSP/FP erature Version of M37451M4-XXXSP/FP, M37451M8-XXXSP/FP  erature Version of M37450M4-XXXSP  XXXSP, M37450M4-XXXSP, M37450M8-XXXSP  XXXSP, M37450M4-XXXFP, M37450M8-XXXFP  titers  PROM Version of M37450M4-XXXSP/FP  PROM Version of M37450M8-XXXSP/FP  PROM Version of M37450M8-XXXSP/FP  PROM Version of M37450M8-XXXSP/FP	3-
3 — 1 Mask RO M37450M2-XXXS M37450S1SP/FP, M37451M4-XXXS M37451SSP/FP/G 3 — 2 Extended M37450M4TXXXS E M37451M4DXXXS E 3 — 3 Piggybac M37450PS F M37450PFS F 3 — 4 Built-in P M37450E4-XXXSI M37450E4-XXXSI M37450E4-XXXSI M37450E4-XXXSI M37451E4-XXXSI	M type microcomputers P/FP, M37450M4-XXX M37450S2SP/FP, M374 P/FP/GP, M37451M8-X BP I Operating Temperatur SP/J Extended Operating Temp SP/FP, M37451M8DXX Extended Operating Temp k type microcomputers Piggyback for M37450M2-X P/FP, M37450E8SS/FS P/FP, M37450E8SS/FS P/J P/FP/GP, M37451E8-X	SP/FP, M37450M8-XXXSP/FP Single-Chip 8-Bit CMOS Microcomputer  450S4SP/FP 8-Bit CMOS Microcomputer  XXXSP/FP/GP, M37451MC-XXXSP/FP/GP Single-Chip 8-Bit CMOS Microcomputer 8-Bit CMOS Microcomputer re Version of microcomputers erature Version of M37450M4-XXXSP  XSP/FP erature Version of M37451M4-XXXSP/FP, M37451M8-XXXSP/FP erature Version of M37450M4-XXXSP/FP, M37451M8-XXXSP/FP  EXXXSP, M37450M4-XXXSP, M37450M8-XXXSP  XXXFP, M37450M4-XXXFP, M37450M8-XXXFP  ROM Version of M37450M4-XXXSP/FP  PROM Version of M37450M8-XXXSP/FP  PROM Version of M37450M8-XXXSP/FP  PROM Version of M37450M4-XXXSP/FP  PROM Version of M37450M4-XXXSP/FP  PROM Version of M37450M4-XXXSP/FP  PROM Version of M37450M4-XXXSP/FP	3-
3 — 1 Mask RO M37450M2-XXXS M37450S1SP/FP, M37451M4-XXXS M37451SSP/FP/G 3 — 2 Extended M37450M4TXXXS E M37451M4DXXXS E 3 — 3 Piggybac M37450PS F M37450PFS F 3 — 4 Built-in P M37450E4-XXXSI M37450E4-XXXSI M37450E4-XXXSI M37450E4-XXXSI M37451E4-XXXSI	M type microcomputers P/FP, M37450M4-XXX M37450S2SP/FP, M374 P/FP/GP, M37451M8-X BP I Operating Temperatur SP/J Extended Operating Temper SP/FP, M37451M8DXX Extended Operating Temper k type microcomputers Piggyback for M37450M2-X Piggyback for M37450M2-X ROM type microcomput P/FP, M37450E4SS/FS P/FP, M37450E8SS/FS P/J	SP/FP, M37450M8-XXXSP/FP Single-Chip 8-Bit CMOS Microcomputer  450S4SP/FP 8-Bit CMOS Microcomputer  XXXSP/FP/GP, M37451MC-XXXSP/FP/GP Single-Chip 8-Bit CMOS Microcomputer 8-Bit CMOS Microcomputer re Version of microcomputers erature Version of M37450M4-XXXSP  XSP/FP erature Version of M37451M4-XXXSP/FP, M37451M8-XXXSP/FP erature Version of M37450M4-XXXSP/FP, M37451M8-XXXSP/FP  EXXXSP, M37450M4-XXXSP, M37450M8-XXXSP  XXXFP, M37450M4-XXXFP, M37450M8-XXXFP  ROM Version of M37450M4-XXXSP/FP  PROM Version of M37450M8-XXXSP/FP  PROM Version of M37450M8-XXXSP/FP  PROM Version of M37450M4-XXXSP/FP  PROM Version of M37450M4-XXXSP/FP  PROM Version of M37450M4-XXXSP/FP  PROM Version of M37450M4-XXXSP/FP	3—3—3—3—3—3—3—3—3—



# MITSUBISHI MICROCOMPUTERS INDEX

4 SERIES 7470	
4 - 1 Mask ROM type microcomputer	rs
M37470M2-XXXSP, M37470M4-XXXSP,	, M37470M8-XXXSP
	Single-Chip 8-bit CMOS Microcomputer4—3
M37471M2-XXXSP/FP, M37471M4-XXX	(SP/FP, M37471M8-XXXSP/FP
	Single-Chip 8-bit CMOS Microcomputer4-30
4 - 2 Built-in PROM type microcomp	
M37470E4-XXXSP, M37470E8-XXXSP	PROM Version of M37470M4-XXXSP, M37470M8-XXXSP4-64
M37471E4-XXXSP/FP, M37471E8-XXXS	SP/FP, M37471E8SS
	PROM Version of M37471M4-XXXSP/FP, M37471M8-XXXSP/FP······4—72
5 MELPS 740 CPU CORE	BASIC FUNCTIONS5-3
6 APPENDICES	
Series MELPS 740 Mask ROM Ordering	Method
Mark Specification Form ·····	6—57



# MITSUBISHI MICROCOMPUTERS INDEX BY FUNCTION

■Series MELPS 740 single-chip microcomputers

Deries William	Series MELPS 740 single-chip microcomputers						otion	
Туре	Circuit function and organization	Structure	Supply voltage (V)	Typ pwr dissipation (mW)	Min. cycle time (μs)	Max fre- quency (MHz)	Package	Page
M50708-XXXSP/FP*	6K-Byte Mask-Prog. ROM, 128-Byte RAM, Serial I/O	C, Si	5±10%	15	2	4	64P4B/72P6	Note1
M50740A-XXXSP/FP ×	3K-Byte Mask-Prog. ROM, 96-Byte RAM	C, Si	5±10%	15	2	4	52P4B/50P6	Note1
M50740ASP *	External ROM Type, 96-Byte RAM	C, Si	5±10%	15	2	4	52P4B	Note1
M50741-XXXSP/FP *	4K-Byte Mask-Prog. ROM, 96-Byte RAM	C, Si	5±10%	15	2	4	52P4B/50P6	Note1
M50742-XXXSP/FP ×	4K-Byte Mask-Prog. ROM, 128-Byte RAM, Serial I/O	C, Sı	5±10%	15	2	4	64P4B/72P6	Note1
M50743-XXXSP/FP ×	4K-Byte Mask-Prog. ROM, 128-Byte RAM	C, Si	5±10%	30	1	8	64P4B/72P6	Note1
M50744-XXXSP/FP *	4K-Byte Mask-Prog. ROM, 144-Byte RAM	C, Si	5±10%	15	2	4	64P4B/72P6	Note1
M50745-XXXSP/FP ×	6K-Byte Mask-Prog. ROM, 192-Byte RAM	C, Si	5±10%	15	2	4	64P4B/60P6	Note1
M50746-XXXSP/FP *	6K-Byte Mask-Prog. ROM, 144-Byte RAM	C, Sı	5±10%	15	2	4	64P4B/72P6	Note1
M50747-XXXSP/FP *	8K-Byte Mask-Prog. ROM, 256-Byte RAM	C, Si	5±10%	30	1	8	64P4B/72P6	Note1
M50747H-XXXSP/FP	8K-Byte Mask-Prog. ROM, 256-Byte RAM	C, Sı	5±5%	45	0.67	12	64P4B/72P6	Note1
M50752-XXXSP *	4K-Byte Mask-Prog. ROM, 128-Byte RAM, High Voltage Port, CR Oscillation Type	C, Sı	5±10%	15	2	4	52P4B	Note1
M50753-XXXSP/FP	6K-Byte Mask-Prog. ROM, 96-Byte RAM, 8-Bit A-D Converter	C, Si	5±10%	15	2	4	64P4B/60P6	Note1
M50754-XXXSP/FP/GP	6K-Byte Mask-Prog. ROM, 160-Byte RAM, PWM, High Voltage Port, Serial I/O	C, Sı	4~5.5	20	1.90	4.2	64P4B/72P6/ 64P6W	Note1
M50757-XXXSP *	3K-Byte Mask-Prog. ROM, 96-Byte RAM, High Voltage Port, CR Oscillation Type	C, Si	5±10%	15	2	4	52P4B	Note1
M50758-XXXSP ×	3K-Byte Mask-Prog ROM, 96-Byte RAM, High Voltage Port, Ceramic Oscillation Type	C, Si^	5±10%	15	2	4	52P4B	Note1
M50930-XXXFP	4K-Byte Mask-Prog. ROM, 128-Byte RAM, LCD Controller/Driver, Serial I/O	C, Si	5±10%	15	1.86	4.3	80P6	
M50931-XXXFP	4K-Byte Mask-Prog. ROM, 512-Byte RAM, LCD Controller/Driver, Serial I/O	C, Si	5±10%	15	1.86	4.3	80P6	Note2
M50932-XXXFP	8K-Byte Mask-Prog. ROM, 512-Byte RAM, LCD Controller/Driver, Serial I/O	C, Si	5±10%	15	1.86	4.3	80P6	
M50933-XXXFP	6K-Byte Mask-Prog. ROM, 192-Byte RAM, LCD Controller/Driver, Serial I/O	C, Si	3.8~5.5	15	1.86	4.3	80P6	Note2
M50934-XXXFP	8K-Byte Mask-Prog. ROM, 256-Byte RAM, LCD Controller/Driver, Serial I/O	C, Si	3.8~5.5	15	1.86	4.3	80P6	Notez
M50940-XXXSP/FP	4K-Byte Mask-Prog ROM, 128-Byte RAM, 8-Bit A-D Converter, High Voltage Port, Serial I/O	C, Si	5±10%	15	2	4	64P4B/72P6	Note2
M50941-XXXSP/FP	8K-Byte Mask-Prog ROM, 192-Byte RAM, 8-Bit A-D Converter, High Voltage Port, Serial I/O	C, Sı	5±10%	15	2	4	64P4B/72P6	Notez
M50943-XXXSP/FP	8K-Byte Mask-Prog. ROM, 192-Byte RAM, 8-Bit A-D Converter, Serial I/O	C, Sı	5±10%	30	1	8	64P4B/60P6	Note1
M50944-XXXSP/FP	12K-Byte Mask-Prog. ROM, 192-Byte RAM, 8-Bit A-D Converter, Two Serial I/O <sub>S</sub>	C, Si	3~5.5	15	1. 91	4. 19	64P4B/64P6S	Note2
M50945-XXXSP/FP	16K-Byte Mask-Prog. ROM, 256-Byte RAM, 8-Bit A-D Converter, High Voltage Port, Serial I/O	C, Si	5±10%	15	2	4	64P4B/72P6	Note2
M50950-XXXSP	6K-Byte Mask-Prog. ROM, 144-Byte RAM, High Voltage Port, Two Serial I/Os	C, Si	5±10%	20	1.6	5	52P4B	Note1
M50951-XXXSP	4K-Byte Mask-Prog ROM, 144-Byte RAM, High Voltage Port, Two Serial I/Os	.C, Si	5±10%	20	1.6	5	52P4B	Note1
M50954-XXXSP/FP/GP	8K-Byte Mask-Prog. ROM, 192-Byte RAM, PWM, High Voltage Port, Serial I/O	C, Sı	4~5.5	20	1. 90	4.2	64P4B/72P6/ 64P6W	Note1
M50955-XXXSP/FP/GP	10K-Byte Mask-Prog. ROM, 192-Byte RAM, PWM, High Voltage Port, Serial I/O	C, Si	4~5.5	20	1. 90	4.2	64P4B/72P6/ 64P6W	Note1

<sup>★:</sup> New product ★★: Under development



Note1: Refer to the "1989 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS)"

<sup>2:</sup> Refer to the "1990 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS Enlarged edition)"

<sup>3 :</sup> Refer to the "1992 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS) Vol 1."

<sup>\*:</sup> The production of this product is no longer planned due to announcement of new series or upgrades.

■Series MELPS 740 single-chip microcomputers (continued)

*			1	Electric	ai charac	teristics		
Туре	Circuit function and organization		Supply voltage (V)	Typ pwr dissipation (mW)	Min. cycle time (μs)	Max. fre- quency (MHz)	Package	Page
M50957-XXXSP/FP	10K-Byte Mask-Prog. ROM, 256-Byte RAM, PWM, High Voltage Port, 4-Bit Comparator, Serial I/O	C, Sı	4~5.5	20	1.90	4.2	64P4B/72P6	
M50958-XXXSP/FP	12K-Byte Mask-Prog. ROM, 256-Byte RAM, PWM, High Voltage Port, 4-Bit Comparator, Serial I/O	C, Sı	4~5.5	20	1. 90	4.2	64P4B/72P6	Note2
M50959-XXXSP/FP *	16K-Byte Mask-Prog. ROM, 256-Byte RAM, PWM, High Voltage Port, 4-Bit Comparator Serial I/O	C, Si	4~5.5	20	1.90	4.2	64P4B/72P6	
M50963-XXXSP/FP ×	10K-Byte Mask-Prog. ROM, 160-Byte RAM, 8-Bit A-D Converter, 5-Bit D-A Converter, PWM, Serial I/O	C, Si	5±10%	15	2	4	64P4B/72P6	Note1
M50964-XXXSP/FP ×	6K-Byte Mask-Prog. ROM, 160-Byte RAM, 8-Bit A-D Converter, 5-Bit D-A Converter, PWM, Serial I/O	C, Si	5±10%	15	2	4	64P4B/72P6	Note <sup>-</sup>
M50734SP/FP	External ROM, RAM Type, 5-Timer, 8-Bit A-D Converter, Serial I/O	C, Si	5±10%	30	1	8	64P4B/72P6	N-A-
M50734SP/FP-10	External ROM, RAM Type, 5-Timer, 8-Bit A-D Converter, Serial I/O	C, Si	5±10%	35	0.8	10	64P4B/72P6	Note
M37100M8-XXXSP/FP	16K-Byte Mask-Prog. ROM, 320-Byte RAM, Two Serial I/O <sub>S</sub> , A-D Converter, OSD Function	C, Si	5±10%	27.5	2	4	64P4B/80P6	Note
M37102M8-XXXSP/FP ★	16K-Byte Mask-Prog. ROM, 320-Byte RAM, Two Serial I/Os, A-D Converter, PWM, OSD Function	C, Si	5±10%	110	1	4	64P4B/80P6N	Note
M37103M4-XXXSP ★	8K-Byte Mask-Prog. ROM, 320-Byte RAM, Serial I/O, A-D Converter, PWM, OSD Function	C, Si	5±10%	35	2	4	64P4B	Note
M37120M6-XXXFP *	12K-Byte Mask-Prog. ROM, 256-Byte RAM, Serial I/O, A-D Converter, D-A Converter, OSD Function	C, Si	5±10%	75	1	4	80P6N	Note
M37201M6-XXXSP ★	24K-Byte Mask-Prog. ROM, 384-Byte RAM, Two Serial I/Os, A-D Converter, PWM, OSD Function	C, Si	5±10%	110	1	4	64P4B	Note
M37202M3-XXXSP★★	12K-Byte Mask-Prog. ROM, 256-Byte RAM, Serial I/O, A-D Converter, PWM, OSD Function, Four Timers	C, Sı	5±10%	110	1	4	64P4B	Notes
M37204M8-XXXSP★★	32K-Byte Mask-Prog ROM, 512-Byte RAM, Serial I/O, A-D Converter, D-A Converter, PWM, OSD Function, Four Timers	C, Si	5±10%	110	1	4	64P4B	Note
M37250M6-XXXSP *	24K-Byte Mask-Prog. ROM, 384-Byte RAM, Serial I/O, A-D Converter, PWM, OSD Function, PLL Function, Four Timers	C, Si	5±10%	137.5	1	4	64P4B	Note
M37260M6-XXXSP **	24K-Byte Mask-Prog. ROM, 320-Byte RAM, 8-Byte Serial I/O, OSD Function, Four Timers	C, Si	5±10%	110	1	4	52P4B	Note
M37408M2-XXXSP/FP ★★	4K-Byte Mask-Prog. ROM, 128-Byte RAM, Dual-Port RAM, UART, Bus Interface, Timer	C, Si	5±10%	50	0.8	10	42P4B/44P6N	Note
M37409M2-XXXSP/FP	4K-Byte Mask-Prog. ROM, 128-Byte RAM, Dual-Port RAM, Three UARTs, Bus Interface, Timer	C, Si	5±10%	50	0.8	10	52P4B/56P6N	Note
M37410M3HXXXFP	6K-Byte Mask-Prog. ROM, 192-Byte RAM, Serial I/O, A-D Converter, LCD Controller/Driver	C, Si	2.5~5.5	30	1	8	80P6S	NI=4
M37410M4HXXXFP	8K-Byte Mask-Prog. ROM, 256-Byte RAM	C, Si	2.5~5.5	30	1	8	80P6S	Note
M37410M6HXXXFP	12K-Byte Mask-Prog. ROM, 256-Byte RAM	C, Si	2.5~5.5	30	1	8	80P6S	
M37412M4-XXXFP	8K-Byte Mask-Prog. ROM, 160-Byte RAM,Serial I/O, PWM, 8-Bit A-D Converter, 5-Bit D-A Converter	C, Si	5±10%	15	2	4	,72P6	Note
M37413M4HXXXFP	8K-Byte Mask-Prog. ROM, 256-Byte RAM, Serial I/O, A-D Converter	C, Si	2.5~5.5	30	1	8	80P6S	Note
M37413M6HXXXFP ★★	12K-Byte Mask-Prog. ROM, 256-Byte RAM	C, Si	2.5~5.5	30	1	8	80P6S	Note
M37414M5-XXXFP *	10K-Byte Mask-Prog. ROM, 160-Byte RAM, Serial I/O, PWM, 8-Bit A-D Converter, 5-Bit D-A Converter	C, Si	5±10%	15	2	4	72P6	Note
	8K-Byte Mask-Prog. ROM, 512-Byte RAM,	1	(	i		i .		1

<sup>★:</sup> New product ★★: Under development

<sup>\*:</sup> The production of this product is no longer planned due to announcement of new series or upgrades.



Note1: Refer to the "1989 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS)"

<sup>2 :</sup> Refer to the "1990 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS Enlarged edition)"

<sup>3 :</sup> Refer to the "1992 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS) Vol. 1."

# MITSUBISHI MICROCOMPUTERS INDEX BY FUNCTION

■Series MELPS 740 single-chip microcomputers (continued)

				Electrica	al charac	teristics		
Туре	Circuit function and organization		Supply voltage (V)	Typ pwr dissipation (mW)	Min. cycle time (μs)	Max. fre- quency (MHz)	Package	Page
M37416M2-XXXSP/FP ★	4K-Byte Mask-Prog. ROM, 128-Byte RAM, UART, Comparator, Bus interface, Key on wake up	C, Sı	5±10%	50	1	8	52P4B/56P6N	Note3
M37420M4-XXXSP	8K-Byte Mask-Prog. ROM, 256-Byte RAM, PWM, Serial I/O, A-D Converter, D-A Converter, Timer	C, Si	5±10%	30	1	8	52P4B	Note3
M37420M6-XXXSP	12K-Byte Mask-Prog. ROM, 256-Byte RAM	C, Si	5±10%	30	1	8	52P4B	
M37421M6-XXXSP/FP	12K-Byte Mask-Prog. ROM, 320-Byte RAM, PWM, Serial I/O, High Voltage Port, 4-Bit Comparator	C, Si	5±10%	25	0.95	4. 2	64P4B/72P6	Note3
M37424M8-XXXSP **	16K-Byte Mask-Prog. ROM, 256-Byte RAM, PWM, Serial I/O, 8-Bit A-D Converter, 5-Bit D-A Converter, Timer	C, Si	5±10%	30	1	4	64P4B	Note3
M37524M4-XXXSP **	16K-Byte Mask-Prog. ROM, 256-Byte RAM, PWM, Serial I/O, 8-Bit A-D Converter, 5-Bit D-A Converter, Timer	C, Si	5±10%	30	1	4	64P4B	Note3
M37428M4-XXXFP ★★	8K-Byte Mask-Prog. ROM, 384-Byte RAM, UART, LCD Controller/Driver, Timer	C, Si	5±10%	15	1	8	80P6N	Note3
M37450M2-XXXSP/FP	4K-Byte Mask-Prog. ROM, 128-Byte RAM, 8-Bit A-D Converter, 8-Bit D-A Converter, UART, DBB, Three Timers, PWM	C, Si	5±10%	30	0.8	10	64P4B/80P6	3—3
M37450M4-XXXSP/FP	8K-Byte Mask-Prog. ROM, 256-Byte RAM	C, Si	5±10%	30	0.8	10	64P4B/80P6	3—3
M37450M8-XXXSP/FP	16K-Byte Mask-Prog ROM, 384-Byte RAM	C, Si	5±10%	30	0.8	10	64P4B/80P6	
M37450S1SP/FP	External ROM, 128-Byte RAM	C, Si	5±10%	30	0.8	10	64P4B/80P6	
M37450S2SP/FP	External ROM, 256-Byte RAM	C, Si	5±10%	30	0.8	10	64P4B/80P6	3-43
M37450S4SP/FP	External ROM, 384-Byte RAM	C, Si	5±10%	30	0.8	10	64P4B/80P6	
M37451M4-XXXSP/FP/GP ★	8K-Byte Mask-Prog. ROM, 256-Byte RAM, 8-Bit A-D Converter, 8-Bit D-A Converter, UART, DBB, Three Timers, PWM	C, Sı	5±10%	40	0. 64	12.5	64P4B/ 80P6N/80P6S	
M37451M8-XXXSP/FP/GP ★	16K-Byte Mask-Prog. ROM, 384-Byte RAM	C, Si	5±10%	40	0. 64	12.5	64P4B/ 80P6N/80P6S	3—59
M37451MC-XXXSP/FP/GP ★★	24K-Byte Mask-Prog. ROM, 512-Byte RAM	C, Sı	5±10%	40	0. 64	12.5	64P4B/ 80P6N/80P6S	
M37451SSP/FP/GP **	External ROM, 1024-Byte RAM	C, Si	5±10%	40	0. 64	12.5	64P4B/ 80P6N/80P6S	3-106
M37470M2-XXXSP ★	4K-Byte Mask-Prog ROM, 128-Byte RAM, Serial I/O, A-D Converter	C, Si	2.7~5.5	17.5	1	4	32P4B	4_2
M37470M4-XXXSP ★	8K-Byte Mask-Prog. ROM, 192-Byte RAM	C, Si	2.7~5.5	17.5	1	4	32P4B 4-3	
M37470M8-XXXSP ★	16K-Byte Mask-Prog. ROM, 384-Byte RAM	C, Si	2.7~5.5	17.5	1	4	32P4B	
M37471M2-XXXSP/FP ★	4K-Byte Mask-Prog. ROM, 128-Byte RAM, Serial I/O, A-D Converter	C, Si	2.7~5.5	17.5	1	4	42P4B/56P6N	4-20
M37471M4-XXXSP/FP *	8K-Byte Mask-Prog ROM, 192-Byte RAM	C, Si	2.7~5.5	17.5	1	4	42P4B/56P6N	4-30
M37471M8-XXXSP/FP *	16K-Byte Mask-Prog. ROM, 384-Byte RAM	C, Si	2.7~5.5	17.5	1	4	42P4B/56P6N	

<sup>★:</sup> New product ★★: Under development



Note1: Refer to the "1989 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS)"

<sup>2:</sup> Refer to the "1990 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS Enlarged edition)"

<sup>3 :</sup> Refer to the "1992 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS) Vol. 1."

<sup>\*:</sup> The production of this product is no longer planned due to announcement of new series or upgrades.

**■**Extended operating temperature version of microcomputers

				Electric	al charac	teristics		
Туре	Circuit function and organization	Structure	Supply voltage (V)	Typ pwr dissipation (mW)	Min cycle time (µs)	Max fre- quency (MHz)	Package	Page
M50744T-XXXSP ×	4K-Byte Mask-Prog. ROM,144-Byte RAM, Extended Operating Temperature Version of M50744-XXXSP	C, Si	5±10%	15	2	4	64P4B	Note1
M50747T-XXXSP	8K-Byte Mask-Prog. ROM,256-Byte RAM, Extended Operating Temperature Version of M50747-XXXSP	C, Si	5±10%	30	1	8	64P4B	Note1
M50753T-XXXSP	6K-Byte Mask-Prog ROM,96-Byte RAM, Extended Operating Temperature Version of M50753-XXXSP	C, Si	5±10%	15	2	4	64P4B	Note1
M50930T-XXXFP	4K-Byte Mask-Prog. ROM,128-Byte RAM, Extended Operating Temperature Version of M50930-XXXFP	C, Si	5±10%	20	1.86	4. 3	80P6	Note1
M37450M4TXXXSP/J	8K-Byte Mask-Prog ROM, 256-Byte RAM, Extended Operating Temperature Version of M37450M4-XXXSP	C, Sı	5±10%	30	0.8	10	64P4B/84P0	3—125
M37451M4DXXXSP/FP ★★	8K-Byte Mask-Prog ROM, 256-Byte RAM, Extended Operating Temperature Version of M37451M4-XXXSP/FP	C, Sı	5±10%	40	0. 64	12.5	64P4B/80P6N	2 120
M37451M8DXXXSP/FP ★★	16K-Byte Mask-Prog ROM, 384-Byte RAM, Extended Operating Temperature Version of M37451M8-XXXSP/FP	C, Si	5±10%	40	0. 64	12.5	64P4B/80P6N	3—139

■Piggyback type microcomputers (EPROM mounted type)

				Electric	al charac	teristics		
Туре	Circuit function and organization	Structure	Supply voltage (V)	Typ pwr dissipation (mW)	Min cycle time (µs)	Max fre- quency (MHz)	Package	Page
M50740-PGYS	Piggyback for M50740/M50741	C, Sı	5±5%	_	2	4	52S1M	Note1
M50742-PGYS	Piggyback for M50742/M50708	C, Si	5±5%	_	2	4	64S1M	Note1
M50743-PGYS	Piggyback for M50743	C, Si	5±5%	-	1	8	64S1M	Note1
M50745-PGYS	Piggyback for M50745	C, Si	5±5%	_	2	4	64S1M	Note1
M50752-PGYS	Piggyback for M50757/M50752	C, Sı	5±5%	_	2	4	52S1M	Note1
M50753-PGYS	Piggyback for M50753		5±5%	_	2	4	64S1M	Note1
M50931-PGYS	Piggyback for M50930/M50931/M50932	C, Sı	5±5%	_	2	4	80S6M	Note1
M50945-PGYS	Piggyback for M50940/M50941/M50945	C, Si	5±5%	_	2	4	64S1M	Note2
M50950-PGYS	Piggyback for M50950/M50951	C, Sı	5±5%		1.6	5	52S1M	Note1
M50955-PGYS	Piggyback for M50754/M50954/M50955	C, Sı	5±5%	- 1	1.9	4.2	64S1M	Note1
M50957-PGYS	Piggyback for M50957/M50958/M50959	C, Si	5±5%	-	1.9	4.2	64S1M	Note2
M50964-PGYS	Piggyback for M50964/M50963	C, Sı	5±5%	_	2	4	64S1M	Note1
M37409PSS ★	Piggyback for M37409M2-XXXSP	C, Sı	5±5%	_	0.8	10	52S1M	Note3
M37415PFS	Piggyback for M37415M4-XXXFP	C, Sı	3.0~5.5	_	2.5	3. 2	80S6M	Note3
M37421P-000SS M37421P-001SS	Piggyback for M37421M6-XXXSP	C, Si	5±5%	_	0.95	4. 2	64S1M	Note3
M37450PSS	Piggyback for M37450M2/M4/M8-XXXSP	C, Sı	5±5%	_	0.8	10	64S1M	3-141
M37450PFS	Piggyback for M37450M2/M4/M8-XXXFP	C, Si	5±5%	_	0.8	10	80S6M	3-148

<sup>★:</sup> New product ★★: Under development

Note1: Refer to the "1989 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS)"



<sup>2 :</sup> Refer to the "1990 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS Enlarged edition)"

<sup>3 :</sup> Refer to the "1992 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS) Vol. 1 "

<sup>\*:</sup> The production of this product is no longer planned due to announcement of new series or upgrades

■Built-in PROM type microcomputers

Built-III PROM	type microcomputers		T	Electric	al charac	torietice		
Туре	Circuit function and organization	Structure	Supply voltage (V)	Typ. pwr dissipation (mW)	Min. cycle time (μs)	Max fre- quency (MHz)	Package	Page
M50746E-XXXSP/FP	One Time Programmable Version of M50746-XXXSP/FP	C, Si	5±5%	15	2	4	64P4B/72P6	Note1
M50746ES/EFS	PROM Version of M50746-XXXSP/FP	C, Si	5±5%	15	2	4	64S1B/72S6	Note1
M50747E-XXXSP/FP	One Time Programmable Version of M50747-XXXSP/FP	C, Si	5±5%	30	_ 1	8	64P4B/72P6	Note1
M50747ES/EFS	PROM Version of M50747-XXXSP/FP	C, Si	5±5%	30	1	8	64S1B/72S6	Note1
M50944E-XXXSP/FP	One Time Programmable Version of M50944-XXXSP/FP	C, Si	3~5.5	15	1.9	4. 2	64P4B/64P6S	Note1
M50944ES	PROM Version of M50944-XXXSP		4. 2	64S1B	140101			
M50957E-XXXSP	One Time Programmable Version of M50957-XXXSP	C, Si	5±5%	20	1.9	4. 2	64P4B	Note1
M50957ES	PROM Version of M50957-XXXSP	C, Si	5±5%	20	1.9	4.2	64S1B	140101
M50963E-XXXSP/FP	One Time Programmable Version of M50963-XXXSP	C, Si	5±5%	15	2	4	64P4B/72P6	Note1
M50963ES/EFS	PROM Version of M50963-XXXSP/FP	C, Sı	5±5%	15	2	4	64S1B/72S6	Note1
M37102E8-XXXSP/FP *	One Time Programmable Version of M37102M8-XXXSP/FP	C, Si	5±10%	110	1	4	64P4B/80P6N	Note3
M37120E6-XXXFP ★	PROM Version of M37120M6-XXXFP	C, Si	5±5%	75	1	4	80P6N	Note3
M37201E6-XXXSP ★	One Time Programmable Version of M37201M6-XXXSP		5±10%	110	1	4	64P4B	Note3
M37410E6HXXXFP	One Time Programmable Version of M37410M6HXXXFP	C, Si	2.5~5.5	30	1	8	80P6S	Note3
M37410E6HFS	PROM Version of M37410M6HXXXFP	C, Si	2.5~5.5	30	1	8	80S6	Notes
M37412E5-XXXFP	One Time Programmable Version of M37412M4-XXXFP	C, Si	5±5%	15	2	4	72P6	Note3
M37413E6HXXXFP★★	One Time Programmable Version of M37413M6HXXXFP	Time Programmable Version of M37413M6HXXXFP C, Si 2.5~5.5 30 1 8		8	80P6S	Note 2		
M37413E6HFS **	PROM Version of M37413M6HXXXFP	FP C, Si 5±5% 30		1	8	80S6	Note3	
M37414E5-XXXFP *	One Time Programmable Version of M37414M5-XXXFP	C, Si	5±5%	15	2	4	72P6	Note3
M37420E6-XXXSP ★	One Time Programmable Version of M37420M6-XXXSP	C, Si	5±5%	30	1	8	52P4B	NI=4= 0
M37420E6SS *	PROM Version of M37420M6-XXXSP	C, Si	5±5%	30	1	8	52S1	Note3
M37424E8-XXXSP **	One Time Programmable Version of M37424M8-XXXSP	C, Si	5±10%	30	1	4	64P4B	Note3
M37524E4-XXXSP **	One Time Programmable Version of M37524M4-XXXSP	C, Si	5±10%	30	1	4	64P4B	Note3
M37450E4-XXXSP/FP	One Time Programmable Version of M37450M4-XXXSP/FP	C, Si	5±5%	30	0.8	10	64P4B/80P6	2 150
M37450E4SS/FS	PROM Version of M37450M4-XXXSP/FP	C, Si	5±5%	30	0.8	10	64S1B/80S6	3—156
M37450E8-XXXSP/FP ★	One Time Programmable Version of M37450M8-XXXSP/FP	C, Si	5±5%	30	0.8	10	64P4B/80P6	3-174
M37450E8SS/FS *	PROM Version of M37450M8-XXXSP/FP	C, Si	5±5%	30	0.8	10	64S1B/80D0	3-1/4
M37450E4TXXXSP/J ★	One Time Programmable Version of M37450M4TXXXSP/J	C, Si	5±5%	30	0.8	10	64P4B/84P0	3-192
M37451E4-XXXSP/FP/GP ★	One Time Programmable Version of M37451M4-XXXSP/FP/GP	C, Si	5±10%	40	0.64	12.5	64P4B/80P6N/ 80P6S	
M37451E4SS/FS *	PROM Version of M37451M4-XXXSP/FP	C, Sı	5±10%	40	0.64	12.5	64S1B/80D0	
M37451E8-XXXSP/FP/GP ★	One Time Programmable Version of M37451M8-XXXSP/FP/GP	C, Si	5±10%	40	0.64	12.5	64P4B/80P6N/ 80P6S	3—210
M37451E8SS/FS *	PROM Version of M37451M8-XXXSP/FP	C, Sı	5±10%	40	0.64	12.5	64S1B/80D0	
M37451EC-XXXSP/FP/GP★★	One Time Programmable Version of M37451MC-XXXSP/FP/GP	C, Si	5±10%	40	0. 64	12.5	64P4B/80P6N/ 80P6S	
M37451ECSS/FS **	PROM Version of M37451MC-XXXSP/FP	C, Si	5±10%	40	0.64	12.5	64S1B/80D0	
M37451E4DXXXSP/FP **	One Time Programmable Version of M37451M4DXXXSP/FP	C, Si	5±10%	40	0.64	12.5	64P4B/80P6N	3-222
M37451E8DXXXSP/FP **	One Time Programmable Version of M37451M8DXXXSP/FP	C, Si	5±10%	40	0.64	12.5	64P4B/80P6N	3-222
M37470E4-XXXSP *			2.7~5.5	17.5	1	4	32P4B	4 64
M37470E8-XXXSP *	★ One Time Programmable Version of M37470M8-XXXSP C, Si 2.7~5.5 17.5 1 4		32P4B	464				
M37471E4-XXXSP/FP *			4	42P4B/56P6N				
M37471E8-XXXSP/FP *	One Time Programmable Version of M37471M8-XXXSP/FP	C, Si	2.7~5.5	17.5	1	4	42P4B/56P6N	4-72
M37471E8SS *	PROM Version of M37471M8-XXXSP	C, Si	2.7~5.5	17.5	1	4	42S1B	

<sup>★:</sup> New product ★★: Under development

Note1: Refer to the "1989 MITSUBISHI SEMICONDUCTORS DATA BOOK <SINGLE-CHIP 8-BIT MICROCOMPUTERS>"

#### ■Series 38000 single-chip microcomputers

Refer to the "1991 MITSUBISHI SEMICONDUCTORS DATA BOOK <SINGLE-CHIP 8-BIT MICROCOMPUTERS> Vol. 3."



<sup>2 :</sup> Refer to the "1990 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS Enlarged edition)"

<sup>3 :</sup> Refer to the "1992 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 8-BIT MICROCOMPUTERS) Vol. 1."

<sup>※:</sup> The production of this product is no longer planned due to announcement of new series or upgrades.

#### **Development support systems (1)**

MELPS 740		Assembler	Assembler Debug system			For evaluation				
Type name	Processor mode	Addembler	Debugger	Option board	Control software	, or orangation				
M50740A-XXXSP/FP M50741-XXXSP/FP M50740ASP	Single-chip mode			PCA4040	ı	M50740-PGYS				
M50742-XXXSP/FP M50708-XXXSP/FP	Single-chip mode			PCA4042		M50742-PGYS				
M50743-XXXSP/FP	Single-chip mode			PCA4043 or PCA4043R		M50743-PGYS				
M50744-XXXSP/FP M50744T-XXXSP M50746-XXXSP/FP	Single-chip mode			PCA4044G02 or PCA4044R		M50746ES/EFS				
M50746E-XXXSP/FP M50746ES/EFS	Microprocessor mode			PCA4044XG02		(Note 2)				
M50745-XXXSP/FP	Single-chip mode			PCA4045 or PCA4045R						
M50747-XXXSP/FP M50747H-XXXSP/FP M50747T-XXXSP	Single-chip mode			PCA4047G02 or PCA4047RG02		M50747ES/EFS				
M50747E-XXXSP/FP M50747ES/EFS	Microprocessor mode			PCA4047XG02 or PCA4047XRG02		(Note 2)				
M50752-XXXSP M50757-XXXSP M50758-XXXSP	Single-chip mode			PCA4057			M50752-PGYS			
M50753-XXXSP/FP M50753T-XXXSP	Single-chip mode	e	Single-chip mode		PCA4053		M50753-PGYS (Note 2)			
M50754-XXXSP/FP/GP M50954-XXXSP/FP/GP M50955-XXXSP/FP/GP	Single-chip mode			PC4000E	PCA4054G02 or PCA4054RG02	RTT74	M50955-PGYS			
M50930-XXXFP M50930T-XXXFP M50931-XXXFP M50932-XXXFP M50933-XXXFP M50934-XXXFP	Single-chip mode	SRA/4	PO4000E	PCA4093 or PCA4093R	NII/4	M50931-PGYS (Note 2,3)				
M50940-XXXSP/FP M50941-XXXSP/FP M50945-XXXSP/FP	Single-chip mode			PCA4094 or PCA4094RG02		M50945-PGYS				
M50943-XXXSP/FP	Single-chip mode			PCA4033		PCA4333G02 (Note 1)				
M50944-XXXSP/FP M50944E-XXXSP/FP M50944ES	Single-chip mode			PCA7044		M50944ES				
M50950-XXXSP M50951-XXXSP	Single-chip mode			PCA4095		M50950-PGYS				
M50957-XXXSP/FP M50957E-XXXSP M50957ES M50958-XXXSP/FP M50959-XXXSP/FP	Single-chip mode			PCA4054G02 or PCA4054RG02		M50957-PGYS M50957ES				
M50963-XXXSP/FP M50963E-XXXSP/FP M50963ES/EFS M50964-XXXSP/FP	Single-chip mode			PCA4064 or PCA4064R		M50963ES/EFS				

<sup>★:</sup> New products \*\*: Under development

Note 1 : Evaluation board



<sup>2 :</sup> Notes for operating temperature range about the extended operating temperature version microcomputer.

3 : Notes for supply voltage range about the M50932-XXXFP, M50933-XXXFP.

#### Development support systems (2)

MEL	PS 740	Assembler																															
Type name	Processor mode	7996110161	Debugger	Option board	Control software	For evaluation																											
M37100M8-XXXSP/FP	Single-chip mode			M37100T-OPT or M37100T2-RTT		M37100P-000SS																											
M37102M8-XXXSP/FP M37102E8-XXXSP/FP M37102E8SS/FS	Single-chip mode		PC4000E	M37102T-RTT		M37102E8SS/FS**																											
M37103M4-XXXSP	Single-chip mode			M37100T2-RTT																													
M37120M6-XXXFP M37120E6-XXXFP	Single-chip mode			M37120T-RTT		M37120E6-XXXFP																											
M37201M6-XXXSP M37201E6-XXXSP M37201E6SS								M37201E6SS**																									
M37202M3-XXXSP M37202E3-XXXSP M37202E3SS	Single-chip mode		PC4000E + PC4600*	M37201T5-POD*			M37202E3SS**																										
M37204M8-XXXSP M37204E8-XXXSP M37204E8SS				PG40U0^		M37204E8SS**																											
M37250M6-XXXSP M37250E6-XXXSP M37250E6SS	Single-chip mode		PC4000E	M37250T-RTT*																													M37250E6SS**
M37260M6-XXXSP M37260E6-XXXSP	Single-chip mode		PC4000E + PC4600*	M37260T5-POD*										M37260E6SS**																			
M37260E6SS	Microprocessor mode			M37260TX-OPT* (Be necessary to order producing this board)	(Be necessary to order		W37200E033																										
M37408M2-XXXSP/FP	Single-chip mode	SRA74																															
M37409M2-XXXSP/FP	Single-chip mode			M37409T-OPT		M37409PSS*																											
M37410M3HXXXFP M37410M4HXXXFP M37410M6HXXXFP M37410E6HXXXFP M37410E6HFS	Single-chip mode		SRA74	SRA74	SRA74		M37410T-OPT	RTT74	M37410E6HFS																								
M37412M4-XXXFP M37412E5-XXXFP	Single-chip mode			M37412T-OPT		M37412E5-XXXFP																											
M37413M4HXXXFP M37413M6HXXXFP M37413E6HXXXFP M37413E6HFS	Single-chip mode																•		M37413T-RTT		M37413E6HFS**												
M37414M5-XXXFP M37414E5-XXXFP	Single-chip mode		DO 4000E	M37414T-RTT		M37414E5-XXXFP*																											
M37415M4-XXXFP	Single-chip mode		PC4000E	M37415T-OPT		M37415PFS																											
M37416M2-XXXSP/FP	Single-chip mode			M37416T-RTT*																													
M37420M4-XXXSP M37420M6-XXXSP M37420E6-XXXSP M37420E6SS	Single-chip mode			M37420T-OPT		M37420E6SS*																											
M37421M6-XXXSP/FP	Single-chip mode			M37421T-OPT		M37421P-000SS M37421P-001SS																											
M37424M8-XXXSP M37424E8-XXXSP M37424E8SS	Single-chip mode		-		M37424T-RTT*		M37424E8SS**																										
M37524M4-XXXSP M37524E4-XXXSP M37524E4SS	Single-chip mode			M37524T-RTT*		M37524E4SS**																											
M37428M4-XXXFP	Single-chip mode		PC4000E + PC4600*(Note2)	M37428RFS																													

★: New products ★★: Note 1: Evaluation board

\*\*: Under development oard Note 2: Be necessary to order exchanging the monitor ROM.



#### Development support systems (3)

MEL	PS 740	Assembler		Debug system	Debug system			
Type name	Processor mode	Assembler	Debugger	Option board	Control software	For evaluation		
M50734SP/FP			DC 4000F	PCA4034G02 or				
M50734SP-10			PC4000E	PCA4034RG02				

#### Development support systems (4) series 7450

Series 7450			Debug system					
		Assembler	Control	Base PC4000E		Base PC4600		For evaluation
Type name	Processor mode		software		Option board	Debugger	Emulator MCU	
M37450M2-XXXSP/FP M37450M4-XXXSP/FP M37450M4TXXXSP/J M37450M8-XXXSP/FP M37450E4-XXXSP/FP	Single-chip mode		0.7774		M37450T-OPT or M37450T-RTT		M37450RSS or M37450RFS (Note 2)	M37450PSS/PFS, M37450E4SS/FS or M37450E8SS/FS* (Note 3)
M37450E4TXXXSP/J M37450E4SS/FS M37450E8-XXXSP/FP M37450E8SS/FS	Microprocessor mode			PC4000E	M37450TX-OPT or M37450TX-RTT			
M37450S1SP/FP M37450S2SP/FP M37450S4SP/FP	Microprocessor mode				M3/4501X-H11			
M37451M4-XXXSP/FP/GP M37451M8-XXXSP/FP/GP M37451E4-XXXSP/FP/GP M37451E4-SX/FS M37451E4-SX/FS M37451E8-XXXSP/FP/GP M37451E8-XXXSP/FP/GP M37451EC-XXXSP/FP/GP M37451ECSS/FS M37451M4DXXXSP/FP M37451M4DXXXSP/FP M37451E4DXXXSP/FP	Single-chip mode Microprocessor mode	SRA74	(Note 1)				M37451RSS or M37451RFS (Note 2)	M37451E4SS/FS*, M37451E8SS/FS* or M37451ECSS/FS** (Note 3)
M37451SSP/FP/GP	Microprocessor mode							

<sup>★:</sup> New products

Note 1: PC4600 is supported by software version up.

2: Pitch converter PCA4932 is necessary to RFS type.

3 : Notes for operating temperature range about the extended operating temperature version microcomputer

#### Development support systems (5) series 7470

Series 7470						
Type name	Processor mode	Assembler	Control software	Debugger	Emulator MCU	For evaluation
M37470M2-XXXSP M37470M4-XXXSP M37470M8-XXXSP M37470E4-XXXSP M37470E8-XXXSP				PC4000E		M37470E4-XXXSP* M37470E8-XXXSP*
M37471M2-XXXSP/FP M37471M4-XXXSP/FP M37471M8-XXXSP/FP M37471E4-XXXSP/FP M37471E8-XXXSP/FP M37471E8SS	Single-chip mode	SRA74	RTT74 (Note 1)	+ PC4600*	M37471RSS (Note 2,3)	M37471E8SS*

<sup>★:</sup> New products

Note 1: PC4600 is supported by software version up.

2: Pitch converter PCA4906 is necessary to M37470

3 : Pitch converter PCA4907 is necessary to QFP package type.



#### Development support systems (6) series 38000

<b>T</b>			Debug s		
Type name	Assembler	Control software	Debugger	Emulation MCU	For evaluation
M38002M2-XXXSP/FP					
M38002E2-XXXSP/FP					
M38002E2SS/FS					
M38002M4-XXXSP/FP					
M38002E4-XXXSP/FP					
M38002E4SS/FS					M38002E2SS/FS
M38003M6-XXXSP/FP		1			M38002E4SS/FS
M38003E6-XXXSP/FP				M38007RSS (Note 2)	M38003E6SS/FS
M38003E6SS/FS					M38004E8SS/FS
M38004M8-XXXSP/FP	1				M38007E4SS/FS
M38004E8-XXXSP/FP					
M38004E8SS/FS					
M38007M4-XXXSP/FP					
M38007E4-XXXSP/FP					
M38007E4SS/FS					
M38042M3-XXXFP		]			
M38042E3-XXXFP				Under development	M38042E3FS
M38042E3FS					
M38062M3-XXXFP/GP	-				
M38062E3-XXXFP/GP					
M38062E3FS					
M38062M4-XXXFP/GP					
M38062E4-XXXFP/GP					M38062E3FS
M38062E4FS				M38067RFS (Note 3)	M38062E4FS
M38063M6-XXXFP/GP					M38063E6FS
M38063E6-XXXFP/GP			DO 4000E		M38064E8FS
M38063E6FS			PC4000E		
M38064M8-XXXFP/GP	SRA74	RTT74 (Note 1)	+ PC4600 <b>*</b>		
M38064E8-XXXFP/GP		1	PC4600^		
M38064E8FS					
M38102M5-XXXSP/FP	-				
M38102E5-XXXSP/FP		1			
M38102E5SS		1			M38102E5SS
M38103M6-XXXSP/FP		1		M38107RSS (Note 2)	M38103E6SS
M38103E6-XXXSP/FP		1			M36103E635
M38103E6SS					
M38112M4-XXXSP/FP	-				
M38112E4-XXXSP/FP		1		M38117RSS (Note 2)	M38112E4SS
M38112E4SS		1		WIS6117 HSS (Note 2)	WI36112E433
	-				
M38172M4-XXXFP M38172E4-XXXFP	1				
	1	1			
M38172E4FS	1				M29170E4E9
M38173M6-XXXFP	1			M29177DEC /Note 2)	M38172E4FS
M38173E6-XXXFP	1			M38177RFS (Note 3)	M38173E6FS
M38173E6FS	ł			,	M38174E8FS
M38174M8-XXXFP	1				
M38174E8-XXXFP	1				
M38174E8FS	4				
M38184M8-XXXFP					
M38184E8-XXXFP				M38187RFS** (Note 3)	M38184E8FS
//38184E8FS	J	1 ' 1			

<sup>★:</sup> New products ★★: Under development

Note 1: PC 4600 is supported by software version up

<sup>2 :</sup> Pitch converter M38007T-PRB is necessary to QFP package type.

<sup>3 :</sup> Pitch converter PCA4932 is necessary.

# Program writing adapter for built-in PROM type microcomputers


Built-in PROM type microcomputers type name	Program writing adapter		
M50746E-XXXSP			
M50746ES	PCA4700G02		
M50746EFS			
M50746E-XXXFP	PCA4701G02		
M50747E-XXXSP			
M50747ES	PCA4700G02		
M50747E-XXXFP			
M50747EFS	PCA4701G02		
M50944E-XXXSP			
M50944ES	PCA4715		
M50944E-XXXFP	PCA4714		
M50957E-XXXSP			
M50957ES	PCA4703		
M50963E-XXXSP			
M50963ES	PCA4700G02		
M50963E-XXXFP			
M50963EFS	PCA4701G02		
M37102E8-XXXSP			
M37102E8SS	PCA4724		
M37102E8-XXXFP			
M37102E8FS	PCA4725		
M37120E6-XXXFP	PCA4716(Note 1)		
M37201E6-XXXSP			
M37201E6SS	PCA4723		
M37202E3-XXXSP			
M37202E3SS			
M37204E8-XXXSP			
M37204E8SS	PCA4726 <b>*</b>		
M37250E6-XXXSP			
M37250E6SS			
M37260E6-XXXSP			
M37260E6SS	PCA4736*		
M37260E6-XXXFP			
M37260E6FS	PCA4737*		
M37410E6HXXXFP	PCA4705		
M37410E6HFS	PCA4706		
M37412E5-XXXFP	PCA4720		
M37413E6HXXXFP	PCA4728		
M37413E6HFS	PCA4729		
M37414E5-XXXFP	PCA4720		
M37420E6-XXXSP			
M37420E6SS	PCA4727		
M37424E8-XXXSP			
M37424E8SS			
M37524E8-XXXSP	PCA4721		
M37524E8SS			
M37450E4-XXXSP			
M37450E4SS			
M37450E8-XXXSP			
M37450E8SS			
M37451E4-XXXSP	PCA4710		
M37451E4SS			
M37451E8-XXXSP			
M37451E8SS			
M37451EC-XXXSP			

# Program writing adapter for built-in PROM type microcomputers (continued)

Built-in PROM type microcomputers		1		
M37451E6SS M37450E4TXXXSP M37450E4TXXXSP M37450E4TXXXJ M37450E4FS M37450E8-XXXFP M37450E8-XXXFP M37451E8FS M37451E8FS M37451E8FS M37451E6FS M37451E6FS M37451E6FS M37451E6-XXXFP M37451E6-XXXFP M37451E8-XXXFP M37451E8DXXXFP M37451E8DXXXFP M37451E8DXXXFP M37471E8-XXXFP M37470E4-XXXSP M37471E8-XXXFP M37471E8-XXXFP M37471E8-XXXFP M37471E8-XXXFP M37471E8-XXXFP M37471E8-XXXFP M37471E8-XXXFP M38002E2-XXXFP M38002E2-XXXFP M38002E4-XXXFP M38002E4-XXXFP M38002E4-XXXFP M38002E4-XXXFP M38003E6-XXXFP M38003E6-XXXFP M38003E6-XXXFP M38003E6-XXXFP M38004E8S M38004E8S M38004E8S M38007E4-XXXFP M38007E4-		Program writing adapter		
M37450E4TXXXSP         PCA4710           M37450E4TXXXJ         PCA4712(Note 1)           M37450E4-XXXFP         M37450E4-XXXFP           M37450E8-XXXFP         M37450E8FS           M37451E8FS         M37451E8FS           M37451E6FS         M37451E6-XXXFP           M37451E8-XXXFP         M37451E8-XXXFP           M37451E8-XXXGP         M37451E6-XXXGP           M37451E6-XXXGP         M37451E8DXXXSP           M37451E8DXXXSP         PCA4710           M37451E4DXXXFP         PCA4751*           M37451E8DXXXSP         PCA4710           M37451E8DXXXSP         PCA4710           M37451E8DXXXSP         PCA4713(Note 1)           M37470E8-XXXSP         PCA473(Note 1)           M37471E8-XXXSP         PCA4730           M37471E8-XXXSP         PCA4731           M38002E2-XXXSP         M38002E2-XXXSP           M38002E2-XXXSP         M38002E2-XXXSP           M38002E2-XXXSP         PCA4738-64           M38002E4-XXXSP         PCA4738-64           M38002E4-XXXSP         PCA4738-64           M38002E4-XXXSP         PCA4738-64           M38003E6-XXXPP         M38004E8-XXXPP           M38004E8-XXXSP         M38004E8-XXXPP           M38007E4-XXXSP				
M37450E4TXXXJ         PCA4712(Note 1)           M37450E4-XXXFP         PCA4711           M37450E8-XXXFP         PCA4711           M37450E8-XXXFP         PCA4711           M37451E4FS         PCA4719           M37451E4FS         PCA4719           M37451E6-XXXFP         PCA4751*           M37451E4-XXXFP         PCA4751*           M37451E6-XXXFP         PCA4752*           M37451E6-XXXGP         PCA4752*           M37451E4DXXXSP         PCA4710           M37451E4DXXXSP         PCA4751*           M37451E4DXXXFP         PCA4751*           M37451E4DXXXFP         PCA4751*           M37451E8DXXXFP         PCA473(Note 1)           M37471E4-XXXSP         PCA473(Note 1)           M37471E8-XXXSP         PCA4730           M37471E8-XXXSP         PCA4730           M37471E8-XXXFP         PCA4731           M38002E2-XXXSP         M38002E2-XXXSP           M38002E2-XXXSP         PCA4738-64           M38002E4-XXXSP         PCA4738-64           M38002E4-XXXSP         PCA4738-64           M38002E4-XXXSP         M38004E8-XXXFP           M38003E6-XXXSP         M38004E8-XXXP           M38004E8-XXXP         M38004E8-XXXP		PCA4710		
M37450E4-XXXFP         PCA4711           M37450E8FS         M37450E8FS           M37450E8FS         M37451E8FS           M37451E8FS         PCA4719           M37451E6FS         M37451E6FS           M37451E8-XXXFP         PCA4751*           M37451E8-XXXFP         PCA4752*           M37451E8-XXXGP         PCA4752*           M37451E8-XXXGP         PCA4752*           M37451E8-XXXGP         PCA4710           M37451E4DXXXFP         PCA4710           M37451E8DXXXFP         PCA4751*           M37451E8DXXXFP         PCA4731(Note 1)           M37470E8-XXXSP         PCA4730(Note 1)           M37471E4-XXXSP         PCA4730           M37471E8-XXXSP         PCA4730           M37471E4-XXXSP         PCA4731           M37471E8-XXXPP         PCA4731           M38002E2-XXXSP         M38002E2-XXXSP           M38002E2-XXXSP         Under development           M38002E2-XXXSP         PCA4738-64           M38002E4-XXXSP         PCA4738-64           M38002E4-XXXSP         PCA4738-64           M38003E6-XXXSP         M38003E6-XXXSP           M38004E8-XXXSP         M38004E8-XXXSP           M38004E8-XXXSP         M38004E8-XXXSP <tr< td=""><td></td><td>DOI (7/2/2)</td></tr<>		DOI (7/2/2)		
M37450E4FS         PCA4711           M37450E8-XXXFP         M37450E8FS           M37451E4FS         M37451E8FS           M37451E6FS         M37451E6-XXXFP           M37451E6-XXXFP         M37451E8-XXXFP           M37451E8-XXXFP         PCA4751*           M37451E8-XXXGP         M37451E8-XXXGP           M37451E6-XXXSP         PCA4710           M37451E8DXXXSP         PCA4710           M37451E8DXXXFP         PCA4710           M37451E8DXXXFP         PCA4751*           M37451E8DXXXFP         PCA473(Note 1)           M37471E8-XXXFP         PCA4730(Note 1)           M37471E8-XXXSP         M37471E8-XXXSP           M37471E8-XXXSP         PCA4730           M37471E8-XXXFP         PCA4731           M38002E2-XXXSP         M38002E2-XXXSP           M38002E2-XXXSP         M38002E2-XXXSP           M38002E4-XXXSP         PCA4738-64           M38002E4-XXXSP         PCA4738-64           M38002E4-XXXSP         PCA4738-64           M38002E4-XXXSP         PCA4738-64           M38002E4-XXXSP         PCA4738-64           M38002E6-XXXFP         M38004E8-XXXFP           M38004E8-XXXSP         M38004E8-XXXSP           M38004E8-XXXSP         M38007E4-		PCA4712(Note 1)		
M37450E8-XXXFP           M37450E8FS           M37451E4FS           M37451E6FS           M37451E6-S           M37451E6-S           M37451EC-SXXFP           M37451E8-XXXFP           M37451E8-XXXFP           M37451E8-XXXGP           M37451EC-XXXGP           M37451E8-XXXSP           M37451E8DXXXSP           M37451E8DXXXFP           M37451E8DXXXFP           M37451E8DXXXFP           M37451E8DXXXFP           M37451E8-XXXFP           M37471E8-XXXFP           M37471E8-XXXSP           M37471E8-XXXFP           M37471E8-XXXFP           M38002E2-XXXSP           M38002E2-XXXFP           M38002E2-XXXFP           M38002E2-XXXFP           M38002E2-XXXFP           M38002E2-XXXFP           M38002E2-XXXFP           M38002E2-XXXFP           M38002E2-XXXFP           M38002E4-XXXFP           M38002E4-XXXFP           M38002E4-XXXFP           M38002E4-XXXFP           M38002E4-XXXFP           M38003E6-XXXFP           M38003E6-XXXFP           M38004E8-XXXFP           M38004E8-XXXFP           M38		<b></b>		
M37450E8FS         M37451E4FS         PCA4719           M37451EBFS         M37451E6FS         PCA4719           M37451E4-XXXFP         M37451E4-XXXFP         PCA4751*           M37451E0-XXXFP         M37451E0-XXXGP         PCA4752*           M37451E4-XXXGP         PCA4752*         PCA4750*           M37451E4DXXXSP         PCA4710         PCA4751*           M37451E4DXXXFP         PCA4710         PCA4751*           M37451E8DXXXFP         PCA4713(Note 1)         PCA4736E8-XXXFP           M37470E8-XXXSP         PCA4730         PCA4730           M37471E8-XXXSP         PCA4730         PCA4731           M37471E8-XXXFP         PCA4731         PCA4731           M38002E2-XXXFP         PCA4731         PCA4731           M38002E2-XXXFP         PCA4738S-64         PCA4738S-64           M38002E2-XXXFP         PCA4738F-64         PCA4738S-64           M38002E4-XXXFP         PCA4738S-64         PCA4738S-64           M38002E4-XXXFP         PCA4738S-64         PCA4738S-64           M38002E4-XXXFP         M38003E6-XXXFP         M38004E8-XXXFP           M38004E8-XXXFP         M38004E8-XXXFP         M38004E8-XXXFP           M38007E4-XXXFP         M38004E8-XXXFP         M38004E8-XXXFP		PCA4711		
M37451E4FS         PCA4719           M37451E6FS         M37451E6FS           M37451E6FS         M37451E8-XXXFP           M37451E8-XXXFP         PCA4751*           M37451E8-XXXGP         PCA4752*           M37451E8-XXXGP         PCA4752*           M37451E8-XXXGP         PCA4710           M37451E8DXXXFP         PCA4710           M37451E8DXXXFP         PCA4751*           M37451E8DXXXFP         PCA4713(Note 1)           M37470E8-XXXSP         M37470E8-XXXSP           M37471E8-XXXSP         PCA4730           M37471E8-XXXSP         PCA4730           M37471E8-XXXSP         PCA4731           M38002E2-XXXSP         M38002E2-XXXSP           M38002E2-XXXFP         PCA4731           M38002E2-XXXFP         PCA4738-64           M38002E2-XXXFP         PCA4738-64           M38002E4-XXXFP         PCA4738-64           M38002E4-XXXFP         PCA4738-64           M38002E4-XXXFP         PCA4738-64           M38002E4-XXXFP         M38002E4-XXXFP           M38002E4-XXXFP         M38002E4-XXXFP           M38003E6-XXXFP         M38004E8-XXXFP           M38004E8-XXXFP         M38004E8-XXXFP           M38007E4-XXXFP         M38002E4-XXXFP				
M37451E8FS				
M37451EBFS         M37451EB-XXXFP         M37451EB-XXXFP         M37451EB-XXXFP         M37451EB-XXXGP         M37451EB-XXXGP         M37451EB-XXXGP         M37451EB-XXXGP         M37451EBDXXXSP         M37451EBDXXXFP         M37451EBDXXXFP         M37451EBDXXXFP         M37470E8-XXXFP         M37471EB-XXXSP         M37471EB-XXXSP         M37471EB-XXXSP         M37471EB-XXXFP         M37471EB-XXXFP         M38002E2-XXXFP         M38002E2-XXXFP         M38002E2-XXXFP         M38002E2-XXXFP         M38002E4-XXXFP         M38002E4-XXXFP         M38002E4-XXXFP         M38002E4-XXXFP         M38002E4-XXXFP         M38002E4-XXXFP         M38002E4-XXXFP         M38002E4-XXXFP         M38002E4-XXXFP         M38004E8-XXXFP         M38004E8-XXXFP         M38004E8-XXXFP         M38004E8-XXXFP         M38004E8-XXXFP         M38004E8-XXXFP         M38004E8-XXXFP         M38007E4-XXXFP         M38007E4-XXXFP         M38004E8-XXXFP         M38002E3-X		PCA4719		
M37451E4-XXXFP M37451E8-XXXFP M37451E6-XXXGP M37451E4-XXXGP M37451E4-XXXGP M37451E4-XXXGP M37451E4DXXXSP M37451E4DXXXSP M37451E4DXXXFP M37451E4DXXXFP M37451E4DXXXFP M37451E4DXXXFP M37451E8DXXXFP M37451E8DXXXFP M37470E4-XXXSP M37470E4-XXXSP M37471E4-XXXSP M37471E8-XXXSP M37471E8-XXXFP M37471E8-XXXFP M38002E2-XXXFP M38002E2-XXXFP M38002E2-XXXFP M38002E4-XXXFP M38004E8-XXXFP		, ,,,,,,,		
M37451E8-XXXFP         PCA4751*           M37451EC-XXXFP         M37451E4-XXXGP           M37451E8-XXXGP         PCA4752*           M37451E8-XXXGP         PCA4752*           M37451E8DXXXSP         M37451E4DXXXFP           M37451E4DXXXFP         PCA4751*           M37451E4DXXXFP         PCA4751*           M37451E4DXXXFP         PCA473(Note 1)           M37470E8-XXXSP         M37471E4-XXXSP           M37471E8-XXXSP         PCA4730           M37471E8-XXXSP         PCA4731           M38002E2-XXXSP         M38002E2-XXXSP           M38002E2-XXXFP         Under development           M38002E2-XXXFP         PCA4738S-64           M38002E4-XXXSP         PCA4738S-64           M38002E4-XXXSP         PCA4738S-64           M38002E4FS         PCA4738S-64           M38002E4FS         PCA4738S-64           M38003E6-XXXSP         M38003E6-XXXFP           M38003E6SS         M38004E8-XXXFP           M38004E8-XXXFP         M38004E8-XXXFP           M38007E4-XXXSP         Under development           M38007E4-SS         M38007E4-SXXFP           M38002E3-XXXFP         M38062E3-XXXFP           M38062E3-XXXFP         M38062E3-XXXFP	M37451ECFS			
M37451EC-XXXFP M37451E4-XXXGP M37451E8-XXXGP M37451E6-XXXGP M37451E4DXXXSP M37451E8DXXXFP M37451E8DXXXFP M37451E8DXXXFP M37451E8DXXXFP M37470E8-XXXSP M37470E8-XXXSP M37471E8-XXXSP M37471E8-XXXSP M37471E8-XXXFP M38002E2-XXXFP M38002E2-XXXFP M38002E2-XXXFP M38002E2-XXXFP M38002E4-XXXSP M38002E4-XXXSP M38002E5S M38002E4-XXXFP M38002E5S M38002E4-XXXFP M38002E5S M38002E6S M38002E6S M38002E6S M38003E6FS M38003E6FS M38004E8-XXXFP M3806EB-XXXFP	M37451E4-XXXFP			
M37451E4-XXXGP         M37451E8-XXXGP           M37451E8-XXXGP         PCA4752*           M37451EC-XXXGP         PCA4710           M37451E4DXXXSP         PCA4710           M37451E8DXXXFP         PCA4751*           M37451E8DXXXFP         PCA4713(Note 1)           M37471E8-XXXSP         M37470E4-XXXSP           M37471E8-XXXSP         PCA4730           M37471E8-XXXSP         M37471E8-XXXFP           M37471E8-XXXFP         PCA4731           M38002E2-XXXSP         M38002E2-XXXFP           M38002E2-XXXFP         Under development           M38002E4-XXXSP         PCA4738S-64           M38002E4-XXXFP         PCA4738S-64           M38002E4SS         PCA4738S-64           M38002E4FS         PCA4738L-64**           M38003E6-XXXFP         M38004E8-XXXFP           M38004E8-XXXFP         M38004E8-XXXFP           M38004E8-XXXFP         M38004E8-XXXFP           M38004E8-XXXFP         Under development           M38007E4-XXXFP         M38007E4-XXXFP           M38007E4FS         M38062E3-XXXFP           M38062E3-XXXFP         M38062E3-XXXFP	M37451E8-XXXFP	PCA4751*		
M37451E8-XXXGP       PCA4752★         M37451EC-XXXGP       M37451E4DXXXSP         M37451E8DXXXSP       PCA4710         M37451E8DXXXFP       PCA4751★         M37451E8DXXXFP       PCA4713(Note 1)         M37470E8-XXXSP       M37470E8-XXXSP         M37471E4-XXXSP       M37471E8-XXXSP         M37471E8-XXXFP       PCA4731         M37471E8-XXXFP       PCA4731         M38002E2-XXXSP       M38002E2-XXXSP         M38002E2-XXXSP       PCA4738S-64         M38002E4-XXXFP       PCA4738S-64         M38002E4-XXXFP       PCA4738S-64         M38002E4-XXXFP       PCA4738S-64         M38002E4-XXXFP       PCA4738S-64         M38003E6-XXXSP       M3803E6-XXXFP         M38003E6-XXXFP       M38003E6-XXXFP         M38004E8-XXXSP       M38004E8-XXXFP         M38004E8-XXXFP       M38004E8-XXXFP         M38007E4-XXXFP       M38007E4-XXXFP         M38007E4-XXXFP       M38042E3-XXXFP         M38042E3-XXXFP       M38042E3-XXXFP         M38062E3-XXXFP       M38062E3-XXXFP	M37451EC-XXXFP			
M37451EC-XXXGP           M37451E4DXXXSP         PCA4710           M37451E8DXXXSP         PCA4751*           M37451E8DXXXFP         PCA4751*           M37460E8-XXXFP         PCA4713(Note 1)           M37470E8-XXXSP         M37470E8-XXXSP           M37471E4-XXXSP         PCA4730           M37471E8-XXXSP         M37471E8-XXXFP           M37471E8-XXXFP         PCA4731           M38002E2-XXXSP         PCA4731           M38002E2-XXXSP         Under development           M38002E2-XXXSP         PCA4738S-64           M38002E4-XXXSP         PCA4738F-64           M38002E4-XXXSP         PCA4738S-64           M38002E4-XXXSP         PCA4738L-64**           M38003E6-XXXSP         M38003E6-XXXSP           M38003E6-XXXSP         M38003E6-XXXSP           M38004E8-XXXSP         M38004E8-XXXSP           M38004E8-XXXSP         M38004E8-XXXFP           M38007E4-XXXSP         M38007E4-XXXSP           M38007E4-SXXSP         M38042E3-XXXFP           M38042E3-XXXFP         M38062E3-XXXFP           M38062E3-XXXFP         M38062E3-XXXFP	M37451E4-XXXGP			
M37451E4DXXXSP         PCA4710           M37451E8DXXXSP         M37451E8DXXXFP           M37451E8DXXXFP         PCA4751*           M37460E8-XXXFP         PCA4713(Note 1)           M37470E4-XXXSP         M37471E8-XXXSP           M37471E8-XXXSP         M37471E8-XXXSP           M37471E8-XXXFP         PCA4731           M38002E2-XXXSP         M38002E2-XXXSP           M38002E2-XXXSP         M38002E2-XXXSP           M38002E2FS         M38002E4-XXXSP           M38002E4-XXXSP         PCA4738S-64           M38002E4-XXXFP         PCA4738S-64           M38002E4-XXXFP         PCA4738S-64           M38002E4-XXXFP         M38003E6-XXXSP           M38003E6-XXXSP         M38003E6-XXXFP           M38004E8-XXXSP         M38004E8-XXXSP           M38004E8-XXXSP         M38004E8-XXXFP           M38004E8-XXXFP         M38007E4-XXXFP           M38007E4-XXXFP         M38007E4-XXXFP           M38007E4-SS         M38007E4-SS           M38002E3-XXXFP         M38042E3-XXXFP           M38062E3-XXXFP         M38062E3-XXXFP           M38062E3-XXXFP         M38062E3-XXXFP	M37451E8-XXXGP	PCA4752*		
M37451E8DXXXSP         PCA4710           M37451E4DXXXFP         PCA4751*           M37451E8DXXXFP         PCA4713(Note 1)           M37460E8-XXXSP         M37470E4-XXXSP           M37471E4-XXXSP         M37471E8-XXXSP           M37471E8-XXXSP         M37471E8-XXXFP           M37471E8-XXXFP         PCA4731           M38002E2-XXXSP         M38002E2-XXXSP           M38002E2-XXXFP         Under development           M38002E2SS         M38002E4-XXXFP           M38002E4-XXXSP         PCA4738S-64           M38002E4-XXXFP         PCA4738S-64           M38002E4FS         PCA4738S-64           M38002E4FS         PCA4738L-64**           M38003E6-XXXFP         M38003E6-XXXFP           M38004E8-XXXSP         M38004E8-XXXFP           M38004E8-XXXFP         M38004E8-XXXFP           M38004E8S         M38004E8-XXXFP           M38007E4-XXXFP         M38007E4-XXXFP           M38007E4FS         M38042E3-XXXFP           M38042E3-XXXFP         M38062E3-XXXFP           M38062E3-XXXFP         M38062E3-XXXFP	M37451EC-XXXGP	]		
M37451E8DXXXSP         M37451E4DXXXFP       PCA4751★         M37450E8-XXXFP       PCA4713(Note 1)         M37470E4-XXXSP       M37470E4-XXXSP         M37471E4-XXXSP       M37471E8-XXXSP         M37471E8-XXXFP       PCA4731         M37471E8-XXXFP       PCA4731         M38002E2-XXXSP       M38002E2-XXXSP         M38002E2-XXXSP       Under development         M38002E4-XXXFP       PCA4738S-64         M38002E4-XXXFP       PCA4738F-64         M38002E4-XXXFP       PCA4738S-64         M38002E4-XXXFP       PCA4738L-64**         M38003E6-XXXSP       M38003E6-XXXFP         M38003E6SS       M38004E8-XXXFP         M38004E8-XXXFP       M38004E8-XXXFP         M38004E8-XXXFP       M38004E8-XXXFP         M38007E4-XXXFP       M38007E4-XXXFP         M38007E4-XXXFP       M38007E4-SXXFP         M38007E4FS       M38042E3-XXXFP         M38042E3-XXXFP       M38042E3-XXXFP         M38062E3-XXXFP       M38062E3-XXXFP	M37451E4DXXXSP			
M37451E4DXXXFP       M37451E8DXXXFP         M37460E8-XXXFP       PCA4713(Note 1)         M37470E4-XXXSP       M37470E8-XXXSP         M37471E4-XXXSP       M37471E8-XXXSP         M37471E8-XXXFP       PCA4730         M37471E8-XXXSP       M37471E8-XXXFP         M37471E4-XXXFP       PCA4731         M38002E2-XXXFP       M38002E2-XXXFP         M38002E2-XXXFP       Under development         M38002E2FS       M38002E4-XXXFP         M38002E4-XXXFP       PCA4738S-64         M38002E4SS       PCA4738S-64         M38002E4FS       PCA4738L-64**         M38003E6-XXXFP       M38003E6-XXXFP         M38004E8-XXXFP       M38004E8-XXXFP         M38004E8FS       M38004E8FS         M38007E4-XXXFP       M38007E4-XXXFP         M38007E4-XXXFP       M38007E4-SXXFP         M38007E4-SXXFP       M38007E4-SXXFP         M38007E4-SS       M38042E3-XXXFP         M38062E3-XXXFP       M38062E3-XXXFP         M38062E3-XXXFP       M38062E3-XXXFP		PCA4710		
M37451E8DXXXFP  M37460E8-XXXFP  M37470E4-XXXSP  M37471E8-XXXSP  M37471E8-XXXSP  M37471E8-XXXFP  M38002E2-XXXFP  M38002E2-XXXFP  M38002E2-XXXFP  M38002E2FS  M38002E4-XXXFP  M38003E6-XXXSP  M38003E6-XXXSP  M38003E6-XXXFP  M38004E8-XXXFP  M38007E4-XXXFP  M38007E4-XXXFP  M38007E4-XXXFP  M38006E3-XXXFP  M38004E3-XXXFP  M38004E3-XXXFP  M38062E3-XXXFP  M38062E3-XXXFP  M38062E3-XXXFP  M38062E3-XXXFP				
M37460E8-XXXFP PCA4713(Note 1)  M37470E4-XXXSP M37471E8-XXXSP M37471E8-XXXSP M37471E8-XXXFP M37471E8-XXXFP M38002E2-XXXFP M38002E2-XXXFP M38002E2-XXXFP M38002E4-XXXFP M38003E6-XXXFP M38003E6-XXXFP M38003E6-XXXFP M38003E6-XXXFP M38004E8-XXXFP M38005E4-XXXFP M38006E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP		PCA4751*		
M37470E4-XXXSP M37470E8-XXXSP M37471E4-XXXSP M37471E8-XXXSP M37471E8-XXXFP M37471E8-XXXFP M37471E8-XXXFP M38002E2-XXXFP M38002E2-XXXFP M38002E2-XXXFP M38002E2-SS M38002E4-XXXSP M38002E4-XXXSP M38002E4-XXXFP M38002E4-XXXFP M38002E4-XXXFP M38002E4-XXXFP M38002E4-XXXFP M38003E6-XXXFP M38003E6-XXXSP M38003E6-XXXSP M38003E6-XXXFP M38003E6-XXXFP M38004E8-XXXFP M38005E4-XXXFP M38006E3-XXXFP M38007E4-XXXFP M38007E4-XXXFP M38007E4-XXXFP M38006E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP		PCA4713(Note 1)		
M37470E8-XXXSP M37471E4-XXXSP M37471E8-XXXSP M37471E8SS M37471E8-XXXFP M37471E8-XXXFP M37471E8-XXXFP M38002E2-XXXFP M38002E2-XXXFP M38002E2-XXXFP M38002E4-XXXSP M38002E4-XXXSP M38002E4-XXXSP M38002E4-XXXSP M38002E4-XXXFP M38002E4-XXXFP M38002E4-XXXFP M38003E6-XXXSP M38003E6-XXXSP M38003E6-XXXFP M38003E6SS M38004E8-XXXFP M38006E3-XXXFP M38007E4-XXXFP M38007E4-XXXFP M38006E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP				
M37471E4-XXXSP M37471E8-XXXSP M37471E8-XXXFP M37471E8-XXXFP M38002E2-XXXSP M38002E2-XXXSP M38002E2-XXXFP M38002E4-XXXSP M38002E4-XXXSP M38002E4-XXXSP M38002E4-XXXFP M38002E4-XXXFP M38002E4-XXXFP M38002E4-SX M38002E4-SX M38002E4-SX M38002E4-SX M38003E6-XXXSP M38003E6-XXXSP M38003E6-XXXSP M38003E6-XXXFP M38003E6-XXXFP M38004E8-XXXSP M38004E8-XXXSP M38004E8-XXXSP M38004E8-XXXFP M38005E4-XXXFP M38006E3-XXXFP M38006E3-XXXFP M38006E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP				
M37471E8-XXXSP M37471E8-XXXFP M37471E8-XXXFP M38002E2-XXXSP M38002E2-XXXFP M38002E2-XXXFP M38002E4-XXXSP M38002E4-XXXSP M38002E4-XXXSP M38002E4-XXXFP M38002E4-XXXFP M38002E4-XXXFP M38002E4-XXXFP M38002E4-S M38003E6-XXXSP M38003E6-XXXSP M38003E6-XXXSP M38003E6-XXXSP M38004E8-XXXFP M38006E3-XXXFP M38006E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP		PC44730		
M37471E8SS M37471E8-XXXFP M37471E8-XXXFP M38002E2-XXXSP M38002E2-XXXFP M38002E2SS M38002E4FS M38002E4-XXXFP M38002E4-XXXFP M38002E4-XXXFP M38002E4SS PCA4738S-64 M38002E4FS M38002E4FS PCA4738S-64 M38003E6-XXXSP M38003E6-XXXSP M38003E6-XXXFP M38003E6-XXXFP M38003E6SS M38004E8-XXXFP M38006E3-XXXFP M38006E3-XXXFP M38006E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP		- CA4130		
M37471E4-XXXFP M37471E8-XXXFP M38002E2-XXXSP M38002E2-XXXFP M38002E2FS M38002E2FS M38002E4FS M38002E4-XXXFP M38002E4FS M38002E4FS M38002E4FS M38003E6-XXXSP M38003E6-XXXFP M38003E6-XXXFP M38003E6-XXXFP M38003E6-XXXFP M38004E8-XXXFP M38005E4-XXXFP M38006E3-XXXFP M38042E3-XXXFP M38042E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP		1		
M37471E8-XXXFP M38002E2-XXXSP M38002E2SS M38002E2FS M38002E4FS M38002E4-XXXFP M38002E4SS M38002E4SS M38002E4FS M38002E4FS M38002E4FS M38003E6-XXXSP M38003E6-XXXSP M38003E6-XXXSP M38003E6SS M38003E8S M38004E8-XXXSP M38004E8-XXXFP M38004E8-XXXFP M38004E8-XXXFP M38004E8SS M38004E8-XXXFP M38004E8SS M38004E8-XXXFP M38004E8-XXXFP M38004E8SS M38004E8FS M38004E8FS M38004E8FS M38007E4-XXXFP M38007E4-XXXFP M38007E4FS M38007E4FS M38002E3-XXXFP M38004E3-XXXFP M38004E3FS M38042E3-XXXFP M38042E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP		,		
M38002E2-XXXSP           M38002E2-XXXFP           M38002E2SS           M38002E2FS           M38002E4-XXXSP         PCA4738S-64           M38002E4-XXXFP         PCA4738S-64           M38002E4SS         PCA4738S-64           M38002E4FS         PCA4738L-64**           M38003E6-XXXSP         M38003E6-XXXFP           M38003E6SS         M38004E8-XXXSP           M38004E8-XXXFP         M38004E8-XXXFP           M38004E8-XXXFP         M38004E8FS           M38007E4-XXXSP         Under development           M38007E4-XXXFP         M38007E4-XXXFP           M38007E4FS         M38007E4FS           M38042E3-XXXFP         M38042E3-XXXFP           M38062E3-XXXFP         M38062E3-XXXFP		PCA4731		
M38002E2-XXXFP         Under development           M38002E2SS         M38002E2FS           M38002E4-XXXSP         PCA4738S-64           M38002E4SS         PCA4738F-64           M38002E4FS         PCA4738L-64**           M38003E6-XXXSP         M38003E6-XXXFP           M38003E6SS         M38003E6FS           M38004E8-XXXFP         M38004E8-XXXFP           M38004E8-XXXFP         M38004E8FS           M38004E8FS         M38007E4-XXXFP           M38007E4-XXXFP         M38007E4-XXXFP           M38007E4FS         M38042E3-XXXFP           M38042E3-XXXFP         M38062E3-XXXFP           M38062E3-XXXFP         M38062E3-XXXFP				
M38002E2SS         Under development           M38002E2FS         M38002E4-XXXSP         PCA4738S-64           M38002E4-XXXFP         PCA4738F-64           M38002E4SS         PCA4738S-64           M38002E4FS         PCA4738L-64**           M38003E6-XXXSP         M38003E6SS           M38003E6SS         M38004E8-XXXSP           M38004E8-XXXSP         M38004E8-XXXFP           M38004E8FS         M38004E8FS           M38007E4-XXXSP         Under development           M38007E4-XXXFP         M38007E4-SXXXFP           M38007E4FS         M38042E3-XXXFP           M38042E3-XXXFP         M38062E3-XXXFP           M38062E3-XXXFP         M38062E3-XXXFP				
M38002E2SS       M38002E4-XXXSP     PCA4738S-64       M38002E4-XXXFP     PCA4738F-64       M38002E4FS     PCA4738S-64       M38002E4FS     PCA4738L-64**       M38003E6-XXXSP     M38003E6-XXXFP       M38003E6SS     M38004E8-XXXSP       M38004E8-XXXFP     M38004E8-XXXFP       M38004E8SS     M38004E8FS       M38007E4-XXXSP     Under development       M38007E4-XXXFP     M38007E4-SXXFP       M38007E4FS     M38007E4FS       M38002E3-XXXFP     M38042E3-XXXFP       M38042E3-XXXFP     M38062E3-XXXFP       M38062E3-XXXFP     M38062E3-XXXFP		Under development		
M38002E4-XXXSP         PCA4738S-64           M38002E4SS         PCA4738F-64           M38002E4FS         PCA4738S-64           M38003E6-XXXSP         M38003E6-XXXFP           M38003E6SS         M38003E6FS           M38004E8-XXXSP         M38004E8-XXXFP           M38004E8FS         M38004E8FS           M38007E4-XXXSP         Under development           M38007E4-XXXFP         M38007E4-XXXFP           M38007E4FS         M38007E4FS           M38007E4FS         M38062E3-XXXFP           M38062E3-XXXFP         M38062E3-XXXFP           M38062E3-XXXGP         M38062E3-XXXGP				
M38002E4-XXXFP PCA4738F-64 M38002E4SS PCA4738S-64 M38002E4FS PCA4738L-64** M38003E6-XXXSP M38003E6-XXXFP M38003E6SS M38004E8-XXXSP M38004E8-XXXFP M38004E8-XXXFP M38004E8FS M38004E8FS M38007E4-XXXSP M38007E4-XXXFP M38007E4-XXXFP M38007E4-XXXFP M38007E4-XXXFP M38007E4-XXXFP M38007E4-XXXFP M38007E4-XXXFP M38007E4-XXXFP M38007E4-XXXFP M38006E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP				
M38002E4SS PCA4738S-64 M38002E4FS PCA4738L-64** M38003E6-XXXSP M38003E6SS M38003E6FS M38004E8-XXXSP M38004E8-XXXFP M38004E8FS M38004E8FS M38004E8FS M38007E4-XXXSP M38007E4-XXXFP M38007E4-XXXFP M38007E4-XXXFP M38007E4FS M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP				
M38002E4FS PCA4738L-64**  M38003E6-XXXSP M38003E6SS M38003E6SS M38004E8-XXXSP M38004E8-XXXSP M38004E8-XXXFP M38004E8FS M38004EBFS M38007E4-XXXSP Under development M38007E4-XXXFP M38007E4-XXXFP M38007E4FS M38007E4FS M380062E3-XXXFP M38042E3FS M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP				
M38003E6-XXXSP M38003E6-XXXFP M38003E6SS M38003E6FS M38004E8-XXXSP M38004E8-XXXFP M38004E8SS M38004E8SS M38004E8FS M38007E4-XXXSP Under development M38007E4-XXXFP M38007E4FS M38007E4FS M38042E3-XXXFP M38042E3-XXXFP M38042E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP				
M38003E6-XXXFP M38003E6SS M38003E6FS M38004E8-XXXSP M38004E8-XXXFP M38004E8SS M38004E8FS M38007E4-XXXSP Under development M38007E4-XXXFP M38007E4SS M38007E4FS M38042E3-XXXFP M38042E3-XXXFP M38042E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP		PCA4738L-64**		
M38003E6SS M38004E8-XXXSP M38004E8-XXXFP M38004E8-XXXFP M38004E8SS M38004E8FS M38007E4-XXXSP Under development M38007E4-XXXFP M38007E4SS M38007E4FS M38007E4FS M38042E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP				
M38003E6FS M38004E8-XXXSP M38004E8-XXXFP M38004E8SS M38004E8FS M38007E4-XXXSP Under development M38007E4-XXXFP M38007E4SS M38007E4FS M38004E3-XXXFP M38042E3-XXXFP M38042E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP	M38003E6-XXXFP	,		
M38004E8-XXXSP M38004E8-XXXFP M38004E8SS M38004E8FS M38007E4-XXXSP Under development M38007E4-XXXFP M38007E4SS M38007E4FS M38042E3-XXXFP M38042E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP	M38003E6SS	]		
M38004E8-XXXFP M38004E8SS M38004E8FS M38007E4-XXXSP M38007E4-XXXFP M38007E4SS M38007E4FS M38042E3-XXXFP M38042E3-XXXFP M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXGP	M38003E6FS			
M38004E8SS M38004E8FS M38007E4-XXXSP Under development M38007E4-XXXFP M38007E4SS M38007E4FS M38042E3-XXXFP M38042E3FS M38062E3-XXXFP M38062E3-XXXFP M38062E3-XXXGP	M38004E8-XXXSP			
M38004EBFS M38007E4-XXXSP Under development M38007E4-XXXFP M38007E4SS M38007E4FS M38042E3-XXXFP M38042E3FS M38062E3-XXXFP M38062E3-XXXFP	M38004E8-XXXFP			
M38007E4-XXXSP Under development M38007E4-XXXFP M38007E4SS M38007E4FS M38042E3-XXXFP M38042E3FS M38062E3-XXXFP M38062E3-XXXFP	M38004E8SS	,		
M38007E4-XXXFP M38007E4FS M38007E4FS M38042E3-XXXFP M38042E3FS M38062E3-XXXFP M38062E3-XXXFP	M38004E8FS			
M38007E4-XXXFP M38007E4FS M38007E4FS M38042E3-XXXFP M38042E3FS M38062E3-XXXFP M38062E3-XXXFP	M38007E4-XXXSP	Under development		
M38007E4SS M38007E4FS M38042E3-XXXFP M38042E3FS M38062E3-XXXFP M38062E3-XXXGP		F		
M38007E4FS M38042E3-XXXFP M38042E3FS M38062E3-XXXFP M38062E3-XXXGP				
M38042E3-XXXFP M38042E3FS M38062E3-XXXFP M38062E3-XXXGP				
M38042E3FS M38062E3-XXXFP M38062E3-XXXGP				
M38062E3-XXXFP M38062E3-XXXGP		·		
M38062E3-XXXGP				
· · · · · · · · · · · · · · · · · · ·				
MINONOZEOLO				
*: New product **: Under development				

★: New product ★★: Under development

Note 1: Be necessary to order producing this board.





# Program writing adapter for built-in PROM type microcomputers (continued)

Built-in PROM type microcomputers		
type name	Program writing adapter	
M38062E4-XXXFP		
M38062E4-XXXGP	Under development	
M38062E4FS		
M38063E6-XXXFP	PCA4738F-80	
M38063E6-XXXGP	PCA4738G-80	
M38063E6FS	PCA4738L-80	
M38064E8-XXXFP		
M38064E8-XXXGP	Under development	
M38064E8FS		
M38102E5-XXXSP	PCA4738S-64	
M38102E5-XXXFP	PCA4738F-64	
M38102E5SS	PCA4738S-64	
M38103E6-XXXSP	Under development	
M38103E6-XXXFP		
M38103E6SS		
M38112E4-XXXSP	PCA4738S-64	
M38112E4-XXXFP	PCA4738F-64	
M38112E4SS	PCA4738S-64	
M38172E4-XXXFP		
M38172E4FS		
M38173E6-XXXFP	Hadanda Alama	
M38173E6FS	Under development	
M38174E8-XXXFP		
M38174E8FS		
M38184E8-XXXFP	PCA4738F-100 <sup>★</sup>	
M38184E8FS	Under development	

<sup>★:</sup> New product ★★: Under development




# MITSUBISHI MICROCOMPUTERS ORDERING INFORMATION

#### **FUNCTION CODE**


Mitsubishi integrated circuits may be ordered using the following simplified alphanumeric type-codes which define the function of the IC/LSIs and the package style.

#### 1. Mitsubishi Original Products






# MITSUBISHI MICROCOMPUTERS ORDERING INFORMATION



### **ORDERING INFORMATION**


#### 2. PACKAGE CODE


Package style may be specified by using the following simplified alphanumeric code.





Special-purpose secondary codes describing outline are included as necessary. For details, contact your sales representative.

# MITSUBISHI MICROCOMPUTERS PACKAGE OUTLINES












































































# MITSUBISHI MICROCOMPUTERS PACKAGE OUTLINES





## LETTER SYMBOLS FOR THE DYNAMIC PARAMETERS

## 1. INTRODUCTION

A system of letter symbols to be used to represent the dynamic parameters of intergrated circuit memories and other sequential circuits especially for single-chip microcomputers, microprocessors and LSIs for peripheral circuits has been discussed internationally in the TC47 of the International Electrotechnical Committee (IEC). Finally the IEC has decided on the meeting of TC47 in February 1980 that this system of letter symbols will be a Central Office document and circulated to all countries to vote which means this system of letter symbols will be a international standard.

The system is applied in this LSI data book for the new products only. Future editions of this data book will be applied this system. The IEC document which describes "Letter symbols for dynamic parameters of sequential integrated circuits, including memories" is introduced below. In this data book, the dynamic parameters in the IEC document are applied to timing requirements and switching characteristics.

## 2. LETTER SYMBOLS

The system of letter symbols outlined in this document enables symbols to be generated for the dynamic parameters of complex sequential circuits, including memories, and also allows these symbols to be abbreviated to simple mnemonic symbols when no ambiguity is likely to arise.

## 2.1. General Form

The dynamic parameters are represented by the general symbol of the form:-

t <sub>A</sub> (BC-DC)F		(1)	)
-------------------------	--	-----	---

where:

Subscript A indicates the type of dynamic parameter being represented, for example; cycle

time, setup time, enable time, etc.

Subscript B indicates the name of the signal or terminal

for which a change of state or level (or establishment of a state or level) constitutes a signal event assumed to occur first, that is, at the beginning of the time interval. If this event actually occurs last, that is, at the end of the time interval, the value of the time interval is negative.

Subscript C indicates the direction of the transition and/or the final state or level of the signal represented by B. When two letters are used, the initial state or level is also indi-

cated.

Subscript D indicates the name of the signal or terminal for which a change of state or level (or establishment of a state or level) constitutes a signal event assumed to occur last, that is, at the end of the time interval. If this event actually occurs first, that is, at the beginning of the time interval, the value of the time interval is negative.

Subscript E indicates the direction of the transition and/or the final state or level of the signal represented by D. When two letters are used, the initial state or level is also indicated.

**Subscript F** indicates additional information such as mode of operation, test conditions, etc.

Note 1 Subscripts A to F may each consists of one or more letters

- 2 Subscripts D and E are not used for transition times
- 3 The "-" in the symbol (1) above is used to indicate "to", hence the symbol represents the time interval from signal event B occurring to signal event D occurring, and it is important to note that this convention is used for all dynamic parameters including hold times. Where no misunder-standing can occur the hyphen may be omitted.

## 2.2. Abbreviated Form

The general symbol given above may be abbreviated when no misunderstanding is likely to arise. For example to:

t<sub>A(B-D)</sub>

or t<sub>A(B)</sub>

or t<sub>A(D)</sub> - often used for hold times

or t<sub>AF</sub> — no brackets are used in this case

or ta

or t<sub>BC-DE</sub> - often used for unclassified time intervals

## 2.3. Allocation of Subscripts

In allocating letter symbols for the subscripts, the most commonly used subscripts are given single letters where practicable and those less commonly used are designated by up to three letters. As far as possible, some form of mnemonic representation is used. Longer letter symbols may be used for specialised signals or terminals if this aids understanding.

# 3. SUBSCRIPT A (For Type of Dynamic Parameter

The subscript A represents the type of dynamic parameter to be designated by the symbol and, for memories, the parameters may be divided into two classes:

 a) those that are timing requirements for the memory and



## LETTER SYMBOLS FOR THE DYNAMIC PARAMETERS

b) those that are characteristics of the memory. The letter symbols so far proposed for memory circuits are listed in sub-clauses 3.1 and 3.2 below.

All subscripts A should be in lower-case.

## 3.1. Timing Requirements

The letter symbols for the timing requirements of semiconductor memories are as follows:

Subscript	
С	
d	
f	
h	
рс	
r	
rec	
rf	
su	
t	
w	

## 3.2. Characteristics

The letter symbols for the dynamic characteristics of semiconductor memories are as follows:

Characteristic	Subscript
Access time	a
Disable time	dis
Enable time	en
Propagation time	Р
Recovery time	rec
Transition time	Т
Valid time	v

Note - Recovery time for use as a characteristic is limited to sense recovery time

# 4. SUBSCRIPTS B AND D (For Signal Name or Terminal Name)

The letter symbols for the signal name or the name of the terminal are as given below.

All subscripts B and D should be in upper-case.

Signal or terminal	Subscript
Address	Α
Clock	С
Column address	CA
Column address strobe	CAS
Data input	D
Data input/output	DQ
Chip enable	E

Erasure	ER
Output enable	G
Program	PR
Data output	Q
Read	R
Row address	RA
Row address strobe	RAS
Refresh	RF
Read/Write	RW
Chip select	S
Write (write enable)	W

Note 1 In the letter symbols for time intervals, bars over the subscripts, for example CAS, should not be used

- 2 It should be noted, when further letter symbols are chosen, that the subscript should not end with H, K, V, X, or Z. (See clause 5)
- 3 If the same terminal, or signal, can be used for two functions (for example Data input/output, Read/Write) the waveform should be labelled with the dual function, if appropriate, but the symbols for the dynamic parameters should include only that part of the subscript relevant to the parameter

# 5. SUBSCRIPTS C AND E (For Transition of Signal)

The following symbols are used to represent the level or state of a signal:

Transition of signal	Subscript
High logic level	Н
Low logic level	L
Valid steady-state level (either low or high)	V
Unknown, changing, or 'don't care' level	X
High-impedance state of three-state output	Z

The direction of transition is expressed by two letters, the direction being from the state represented by the first letter to that represented by the second letter, with the letters being as given above.

When no misunderstanding can occur, the first letter may be omitted to give an abbreviated symbol for subscripts C and E as indicated below.

All subscripts C and E should be in upper-case.

V, X, or Z, so as to avoid possible confusion

		Subscript		
	Examples	Full	Abbreviated	
	Transition from high level to low level		L	
Transition from low level to high level		LH	н	
	insition from unknown or inging state to valid state	χv	V	
	insition from valid state to known or changing state	vx	×	
	insition from high-impedance te to valid state	zv	V	
Note Since subscripts C and E may be abbreviated, and since subscripts B and D may contain an indeterminate number of letters, it is necessary to put the restriction on the subscripts B and D that they should not end with H. L.				

## **LETTER SYMBOLS FOR THE DYNAMIC PARAMETERS**

## 6. SUBSCRIPT F (For Additional Information)

If necessary, subscript F is used to represent any additional qualification of the parameter such as mode of operation, test conditions, etc. The letter symbols for subscript F are given below.

Subscript F should be in upper-case.

Modes of operation	Subscript
Power-down	PD
Page-mode read	PGR
Page-mode write	PGW
Read	R
Refresh	RF
Read-modify-write	RMW
Read-write	RW
Write	W



## FOR DIGITAL INTEGRATED CIRCUITS

New symbol	Former symbol	Parameter – definition	
C,		Input capacitance	
l		Output capacitance	
C <sub>o</sub>			
C <sub>1/0</sub>		Input/output terminal capacitance	
C <sub>1</sub> ( \$\phi\$)		Input capacitance of clock input	
f		Frequency	
f (φ)		Clock frequency	
] '		Current—the current into an integrated circuit terminal is defined as a positive value and the current out of a terminal is defined as a negative value	
BB		Supply current from V <sub>BB</sub>	
BB(AV)		Average supply current from V <sub>BB</sub>	
l cc		Supply current from Vcc	
ICC(AV)		Avarage supply current from Vcc	
ICC(PD)		Power down supply current from Vcc	
IDD		Supply current from V <sub>DD</sub>	
IDD(AV)		Average supply current from V <sub>DD</sub>	
1 <sub>GG</sub>		Supply current from V <sub>GG</sub>	
I <sub>GG(AV)</sub>		Average supply current from V <sub>GG</sub>	
11		Input current	
I <sub>IH</sub>		High-level input current—the value of the input current when V <sub>OH</sub> is applied to the input considered	
Till		Low level input current—the value of the input current when V <sub>OL</sub> is applied to the input considered	
I <sub>LOAD</sub>		Built-in resistor current	
I <sub>PEAK</sub>		Peak current	
Гон		High-level output current—the value of the output current when V <sub>OH</sub> is applied to the output considered	
IOL		Low-level output current—the value of the output current when V <sub>OL</sub> is applied to the output considered	
loz		Off-state (high-impedance state) output current—the current into an output having a three-state capability with input condition so applied that	
		it will establish according to the product specification, the off (high-impedance) state at the output	
lozh		Off-state (high-impedance state) output current, with high-level voltage applied to the output	
lozL		Off-state (high-impedance state) output current, with low-level voltage applied to the output	
los		Short-circuit output current	
Iss		Supply current from V <sub>SS</sub>	
Pd		Power dissipation	
N <sub>EW</sub>		Number of erase/write cycles	
N <sub>RA</sub>		Number of read access unrefreshed	
R,	,	Input resistance	
RL		External load resistance	
R <sub>OFF</sub>		Off-state output resistance	
R <sub>ON</sub>		On-state output resistance	
ta	ř	Access time—the time interval between the application of a specified input pulse during a read cycle and the availability of valid data signal at an output	
t <sub>a(A)</sub>	ta(AD)	Address access time—the time interval between the application of an address input pulse and the availability of valid data signals at an output	
ta(CAS)	2(25)	Column address strobe access time	
t <sub>a(E)</sub>	ta(CE)	Chip enable access time	
t <sub>a(G)</sub>	ta(OE)	Output enable access time	
t <sub>a(PR)</sub>	-(02)	Data access time after program	
t <sub>a(RAS)</sub>		Row address strobe access time	
ta(HAS)	ta(CS)	Chip select access time	
t <sub>c</sub>		Cycle time	
t <sub>cR</sub>	t <sub>C(RD)</sub>	Read cycle time—the time interval between the start of a read cylce and the start of the next cycle	
tor	t <sub>C(REF)</sub>	Refresh cycle time—the time interval between successive signals that are intended to restore the level in a dynamic memory cell to its original level	
topg	t <sub>C(PG)</sub>	Page-mode cycle time	
-UFG	-U(FG)		



New symbol	Former symbol	Parameter—definition		
t <sub>CRMW</sub>	t <sub>c(RMR)</sub>	.  Read-modify-write cycle time—the time interval between the start of a cycle in which the memory is read and new data is entered, and the start of		
CHIVIV	C(HMH)	the next cycle		
tcw	t <sub>C(WR)</sub>	Write cycle time—the time interval between the start of a write cycle and the start of the next cycle		
td	-0(#///	Delay time—the time between the specified reference points on two pulses		
t <sub>d(φ)</sub>	Ì	Delay time between clock pulses—e.g., symbology, delay time, clock 1 to clock 2 or clock 2 to clock 1		
td(CAS-RAS)		Delay time, column address strobe to row address strobe		
td(CAS-W)	td(CAS WR)	Delay time, column address strobe to write		
td(RAS-CAS)	-d(CAS WA)	Delay time, row address strobe to column address strobe		
td(RAS-W)	td(RAS-WR)	Delay time, row address strobe to write		
t <sub>dis(R-Q)</sub>	tdis(R-DA)	Output disable time after read		
t <sub>dis(s)</sub>	t <sub>PXZ(CS)</sub>	Output disable time after chip select		
t <sub>dis(w)</sub>	t <sub>PXZ</sub> (WR)	Output disable time after write		
t <sub>DHL</sub>	77 72(1111)	High-level to low-level delay time the time interval between specified reference points on the input and on the output pulses, when the output is		
tone		Low-level to high-level delay time  going to the low (high) level and when the device is driven with a specified loading networks		
ten(A-O)	t <sub>PZV(A-DQ)</sub>	Output enable time after address		
ten(A-Q)	t <sub>PZV</sub> (R-DO)	Output enable time after read		
	t <sub>PZX(CS-D0)</sub>	Output enable time after chip select		
ten(s-Q) tf	P2X(CS-DQ)	Fall time		
th		Hold time-the interval of time during which a signal at a specified input terminal appears after an active transition occurs at another specified input terminal		
th (A)	thire	Address hold time		
t <sub>h (A-E)</sub>	th(AD)	Chip enable hold time after address		
th(A-E)	th(AD-CE)	Program hold time after address		
	th(AD-PRO)			
th(CAS-CA)	<b>t</b>	Column address hold time after column address strobe  Data-in hold time after column address strobe		
th(CAS-D)	th(CAS-DA)	Data-out hold time after column address strobe		
th(CAS-Q)	th(CAS-OUT)	·		
th (CAS-RAS)	t to 200 a 111-1	Row address strobe hold time after column address strobe		
t <sub>h(CAS-W)</sub>	th(CAS-WR)	Write hold time after column address strobe		
th(D-PR)	th(DA)	Data-in hold time  Program hold time after data-in		
th(E)	th(CE)			
th(E-D)	th(CE-DA)	Chip enable hold time		
th(E-G)		Data-in hold time after chip enable  Output enable hold time after chip enable		
th(E-G)	th(CE-OE)	Read hold time		
th(RAS-CA)	th (RD)	Column address hold time after row address strobe		
th(RAS-CAS)				
th (RAS-D)	th(RAS-DA)	Column address strobe hold time after row address strobe  Data-in hold time after row address strobe		
th(RAS-W)		Write hold time after row address strobe		
th(RAS-W)	th (RAS-WR)	Write hold time after row address strobe  Chip select hold time		
th(w)	th(cs) th(wn)	Write hold time		
th(w)	١. ا	write hold time  Column address strobe hold time after write		
th(W-CAS)	th(WR-CAS)	Column address strope hold time after write  Data-in hold time after write		
th(w-B)	th(WR-RAS)	Row address hold time after write		
tpHL	-II(WH-HAS)	High-level to low-level propagation time the time interval between specified reference points on the input and on the output pulses when the		
tpLH		Low-level to high-level propagation time output is going to the low (high) level and when the device is driven and loaded by typical devices of stated type		
tr		Rise time		
trec(w)	twr	Write recovery time—the time interval between the termination of a write pulse and the initiation of a new cycle		
trec(w)	t <sub>R(PD)</sub>	Power-down recovery time		
t <sub>su</sub>	1.11(1.0)	Setup time—the time interval between the application of a signal which is maintained at a specified input terminal and a consecutive active		
-Su		terminal and a consecutive active tarnsition as signal which is maintained at a specified input terminal and a consecutive active tarnsition at another specified input terminal		
t <sub>SU(A)</sub>	t <sub>SU(AD)</sub>	Address setup time		
JU (A)	33 (AD)			



New symbol	Former symbol	Parameter—definition	
t <sub>su(A-E)</sub>	t <sub>su(AD-CE)</sub>	Chip enable setup time before address	
t <sub>su(A-W)</sub>	t <sub>su(AD-WR)</sub>	Write setup time before address	
t <sub>su(CA-RAS)</sub>	-Su(AD-WH)	Row address strobe setup time before column address	
t <sub>Su(D)</sub>	tauran	Data-in setup time	
	tsu(DA)	Chip enable setup time before data-in	
t <sub>su(D-E)</sub>	tsu(DA-CE)		
t <sub>su(D-w)</sub>	t <sub>SU(DA-WR</sub> )	Write setup time before data in	
t <sub>Su(E)</sub>	t <sub>SU(CE)</sub>	Chip enable setup time	
t <sub>su(E-P)</sub>	tsu(CE-P)	Precharge setup time before chip enable	
t <sub>Su(G-E)</sub>	tsu(OE-CE)	Chip enable setup time before output enable	
t <sub>su(P-E)</sub>	(P-CE)	Chip enable setup time before precharge	
t <sub>Su(PD)</sub>		Power-down setup time	
t <sub>su(R)</sub>	t <sub>SU(RD)</sub>	Read setup time	
t <sub>su(R-CAS)</sub>	¹Su(RA-CAS)	Column address strobe setup time before read	
t <sub>su (RA-CAS)</sub>		Column address strobe setup time before row address	
t <sub>su(s)</sub>	tsu(CS)	Chip select setup time	
t <sub>su(s-w)</sub>	t <sub>Su(CS-WR)</sub>	Write setup time before chip select	
t <sub>su(w)</sub>	t <sub>Su(WR)</sub>	Write setup time	
t <sub>THL</sub>		High-level to low-level transition time the time interval between specified reference points on the edge of the output pulse when the output is going to the low (high) level and when a specified input signal is applied through a specified network and	
t <sub>TLH</sub>		Low-level- to high-level transition time the output is loaded by another specified network	
t <sub>V(A)</sub>	t <sub>dv(AD)</sub>	Data valid time after address	
t <sub>v(E)</sub>	t <sub>dv(CE)</sub>	Data valid time after chip enable	
t <sub>v(E)PR</sub>	t <sub>v(CE)PR</sub>	Data valid time after chip enable in program mode	
t <sub>v(G)</sub>	t <sub>v(OE)</sub>	Data valid time after output enable	
t <sub>v(PR)</sub>		Data valid time after program	
t <sub>v(S)</sub>	t <sub>v(CS)</sub>	Data valid time after chip select	
t <sub>w</sub>		Pulse width (pulse duration) the time interval between specified reference points on the leading and training edges of the waveforms	
t <sub>w(E)</sub>	t <sub>w(CE)</sub>	Chip enable pulse width	
t <sub>w(EH)</sub>	t <sub>w(CEH)</sub>	Chip enable high pulse width	
t <sub>w(EL)</sub>	t <sub>w(EL)</sub>	Chip enable low pulse width	
t <sub>w(PR)</sub>	1	Program pulse width	
t <sub>w(R)</sub>	t <sub>w(RD)</sub>	Read pulse width	
t <sub>w(S)</sub>	tw(CS)	Chip select pulse width	
t <sub>w(w)</sub>	t <sub>w(WR)</sub>	Wrtie pulse width	
$t_{W(\phi)}$		Clock pulse width	
Та		Ambient temperature	
Topr		Operating temperature	
Tstg		Storage temperature	
V <sub>BB</sub>		V <sub>BB</sub> supply voltage	
Vcc		V <sub>CC</sub> supply voltage	
$V_{DD}$		V <sub>DD</sub> supply voltage	
$V_{GG}$		V <sub>GG</sub> supply voltage	
Vi		Input voltage	
V <sub>IH</sub>		High-level input voltage—the value of the permitted high-state voltage at the input	
VIL		Low-level input voltage—the value of the permitted low-state voltage at the input	
V <sub>0</sub>		Output voltage	
V <sub>ОН</sub>		High-level output voltage—the value of the guaranteed high-state voltage range at the output	
VoL		Low-level output voltage—the value of the guaranteed low-state voltage range at the output	
V <sub>SS</sub>		V <sub>SS</sub> supply voltage	
		· ·	

Note  $\,$  1. These letter symbols are based on the IEC publication 148 except a part of them



## 1 INTRODUCTION

IC & LSI have made rapid technical progress in electrical performances of high integration, high speed, and sophisticated functionality. And now they have got boundless wider applications in electronic systems and electrical appliances.

To meet the above trend of expanding utilization of IC & LSI, Mitsubishi considers that it is extremely important to supply stable quality and high reliable products to customers.

Mitsubishi Electric places great emphasis on quality as a basic policy "Quality First", and has striven always to improve quality and reliability.

Mitsubishi has already developed the Quality Assurance System covering design, manufacturing, inventory and delivery for IC & LSI, and has supplied highly reliable products to customers for many years. The following articles describe the Quality Assurance System and examples of reliability control for Mitsubishi Single-chip 8-bit Microcomputer.

## 2. QUALITY ASSURANCE SYSTEM

The Quality Assurance System places emphasis on built-in reliability in designing and built-in quality in manufacturing. The System from development to delivery is summarized in Fig. 1.

## 2.1 Quality Assurance in Designing

The following steps are applied in the designing stage for a new product.

- Setting of perfomance, quality and reliability target for new product.
- (2) Discussion of performance and quality for circuit design, device structure, process, material and package.
- (3) Verification of design by CAD system to meet standardized design rule.
- (4) Functional evaluation for bread-board device to confirm electrical performance.
- (5) Reliability evaluation for TEG (Test Element Group) chip to detect basic failure mode and investigate failure mechanism.
- (6) Reliability test (In-house qualification) for new product to confirm quality and reliability target.
- (7) Decision of pre-production from the standpoint of performance, reliability, production flow/conditions, production capability, delivery and etc.

## 2.2 Quality Assurance in Manufacturing

Quality assurance in manufacturing is performed as follows.

- Environment control such as temperature, humidity and dust as well as deionized water and utility gases.
- (2) Maintenance and calibration control for automatized manufacturing equipments, automatic testing equipments, and measuring instruments.

- (3) Material control such as silicon wafer, lead frame, packaging material, mask and chemicals.
- (4) In-process inspections in wafer-fabrication, assembly and testing.
- 100% final inspection of electrical characteristics, visual inspection and burn-in, if necessary.
- (6) Quality assurance test
  - -Electrical characteristics and visual inspection, lot by lot sampling
  - -Environment and endurance test, periodical sampling.
- (7) Inventory and shipping control, such as storage environment, date code identification, handling and ESD (Electro Static Discharge)<sup>t</sup> preventive procedure.

## 2.3 Reliability Test

To verify the reliability of a product as described in the Mitsubishi Quality Assurance System, reliability tests are performed at three different stages in new product development, pre-production and mass-production.

At the development of a new product the reliability test plan is fixed corresponding to the quality and reliability target of each product, respectively. The test plan includes in-house qualification test and TEG evaluation, if necessary. TEG chips are designed and prepared for new device structure, new process and new material.

After the proto-type product has passed the in-house qualification test, the product advances to the pre-production. In the pre-production stage, the specific reliability tests are programmed and performed again to verify the quality of pre-production product.

In the mass production, the reliability tests are performed periodically to confirm the quality of the mass production product according to the quality assurance test program.

Table 1 shows an example of reliability test program for plastic encapsulated IC & LSI.

Table 1. TYPICAL RELIABILITY TEST PROGRAM
FOR PLASTIC ENCAPSULATED IC & LSI

Group	Test	Test condition
1	Solderability	230℃, 5sec. Rosin flux
	Soldering heat	260℃, 10sec
2	Thermal shock	-55℃, 125℃, 15cycles
	Temperature cycling	-65℃, 150℃, 100cycles
3	Lead fatigue	250gr, 90°, 2arcs
	Shock	1500G, 0.5msec.
		20G, 100~2000Hz
4	Vibration	X, Y, Z direction
ļ		4min./cycle, 4cycles/direction
	Constant acceleration	20000G, Y direction, 1min.
5	Operation life	Ta=125℃, Vccmax
	Operation life	1000hours
6	High temperature	T <sub>a</sub> =150℃, 1000hours
	storage life	ra—150 C, 1000110drs
	High temperature and	85℃, 85%, 1000hours
7	high humidity	
	Pressure cooker	121℃, 100%, 100hours






Fig.1 FLOW CHART OF QUALITY ASSURANCE SYSTEM



## 2.4 Returned Product Control

When failure analysis is requested by a customer, the failed devices are returned to Mitsubishi Electric via the sales office of Mitsubishi using the form of "Analysis Request of Returned Product"

Mitsubishi provides various failure analysis equipments to analyze the returned product. A failure analysis report is

generated to the customer upon completion of the analysis. The failure analysis result enforces taking corrective action for the design, fabrication, assembly or testing of the product to improve reliability and realize lower failure rate. Fig. 2 shows the procedure of returned product control from customer.




Fig.2 PROCEDURE OF RETURNED PRODUCT CONTROL



## 3 RELIABILITY TEST RESULTS

The reliability test results for Mitsubishi Single-chip 8-bit Microcomputers are shown in Table 2, Table 3 and Table 4. Table 2 shows the result of endurance tests of high temparature operation life and high temperature storage life test

for representative types of Single-chip 8-bit Microcomputers

Table 2. ENDURANCE TEST RESULTS

Test	Series	Type Number	Test Condition	Number of Samples	Device Hours (Hours)	Number of Failures
		M38002M2-XXXFP		22	22000	0
		M38063M6-XXXFP		22	22000	0
		M38102M5-XXXSP		22	22000	0
	38000 Series	M38112M4-XXXSP		22	22000	0
	30000 Series	M38173M6-XXXFP		22	22000	0
		M38002E4-XXXFP		22	22000	0
		M38063E6-XXXFP		22	22000	0
		M38173E6-XXXFP		22	22000	0
		M37450M8-XXXFP		22	22000	0
High Temperature		M37451M4-XXXSP		22	22000	0
Operation Life		M37450M4TXXXSP	125℃ 7 V	22	22000	0
	37450 Series	M37451M4DXXXSP		22	22000	0
		M37450E4-XXXSP		22	22000	0
		M37451E8-XXXSP		22	22000	0
		M37451E8DXXXSP		22	22000	0
		M37470M2-XXXSP		22	22000	0
		M37470M8-XXXSP		22	22000	0
	37470 Series	M37471M8-XXXSP		22	22000	0
	37470 Series	M37470E8-XXXSP		22	22000	0
		M37471E4-XXXSP		22	22000	0
		M37471E8-XXXSP		22	22000	0
		M38002M2-XXXFP		22	22000	0
		M38063M6-XXXFP		22	22000	0
		M38102M5-XXXSP		22	22000	0
	38000 Series	M38112M4-XXXSP		22	22000	0
	30000 Series	M38173M6-XXXFP		22	22000	0
		M38002E4-XXXFP		22	22000	0
		M38063E6-XXXFP		22	22000	0
High Temperature		M38173E6-XXXFP	175℃	22	22000	0
Storage Life		M37450M8-XXXFP	1/50	22	22000	0
	37450 Series	M37451M4-XXXSP		22	22000	0
	37450 Series	M37450E4-XXXSP		22	22000	0
		M37451E8-XXXSP		22	22000	0
		M37470M8-XXXSP		22	22000	0
	27470 Corus	M37471M8-XXXFP		22	22000	0
	37470 Series	M37470E4-XXXSP		22	22000	0
		M37471E8-XXXSP		22	22000	0
	39000 Carias	M38063M6DXXXFP		22	22000	0
Low Temperature	38000 Series	M38063E6DXXXFP	EE% E EV	22	22000	0
Storage Life	27450 0	M37450M4TXXXSP	—55℃ 5.5V	22	22000	0
	37450 Series	M37451E8DXXXSP		22	22000	0

Table 3 shows the results of the environment tests of thermal stress high temperature/high humidity and pressure cooker test for the same type of products in regards to en-

durance tests.

Table 4 shows the results of mechanical tests for representative products of various package types.

Table 3. ENVIRONMENTAL TEST RESULTS

Test	Series	Type Number	Test Condit	tion	Number of Samples	Device Hours (Hours)	Number of Failures
		M38002M2-XXXFP			22	22000	0
	ļ	M38063M6-XXXFP			22	22000	0
		M38102M5-XXXSP			22	22000	0
1		M38112M4-XXXSP			22	22000	0
,	38000 Series	M38173M6-XXXFP			22	22000	0
		M38002E4-XXXFP			22	22000	0
		M38063E6-XXXFP			22	22000	0
High Tamasaustina		M38102E5-XXXFP			22	22000	0
High Temperature		M38173E6-XXXFP	85℃ 85%RH	5.5V	22	22000	0
High Humidity Life		M37450M8-XXXFP	]		22	22000	0
	37450 Series	M37451M4-XXXSP			22	22000	0
	37450 Series	M37450E4-XXXSP			22	22000	0
		M37451E8-XXXSP			22	22000	0
		M37470M8-XXXSP			22	22000	0
	97470 Carios	M37471M8-XXXFP			22	22000	0
	37470 Series	M37470E4-XXXFP			22	22000	0
		M37471E8-XXXSP			22	22000	0

Test	Series	Type Number	Test Condition	96Hours	240Hours	500Hours
		M38002M2-XXXFP		0/22	0/22	_
i		M38063M6-XXXFP		0/22	0/22	
		M38102M5-XXXSP	]	0/22	0/22	
ŀ	38000 Series	M38112M4-XXXSP		0/22	0/22	_
	30000 Series	M38173M6-XXXFP		0/22	0/22	_
		M38002E4-XXXFP		0/22	0/22	
		M38063E6-XXXFP	121°C 100%RH	0/22	0/22	
Pressure Cooker		M38173E6-XXXFP		0/22	0/22	_
Pressure Cooker		M37450M8-XXXFP		0/22	0/22	_
	37450 Series	M37451M4-XXXSP		0/22	0/22	_
	37450 Series	M37450E4-XXXSP		0/22	0/22	-
		M37451E8-XXXSP		0/22	0/22	_
		M37470M8-XXXSP		0/22	0/22	_
	27470 Carina	M37471M8-XXXSP		0/22	0/22	_
1	37470 Series	M37470E4-XXXSP		0/22	0/22	_
		M37471E8-XXXSP		0/22	0/22	_

Test	Series	Type Number	Test Condition	10Cycles	100Cycles	300Cycles
		M38002M2-XXXFP	-	0/22	0/22	0/22
		M38063M6-XXXFP		0/22	0/22	0/22
		M38102M5-XXXSP		0/22	0/22	0/22
	38000 Series	M38112M4-XXXSP		0/22	0/22	0/22
	30000 Series	M38173M6-XXXFP		0/22	0/22	0/22
		M38002E4-XXXFP		0/22	0/22	0/22
		M38063E6-XXXFP	063E6-XXXFP 0/22			
T 0		M38173E6-XXXFP	_65℃~150℃	0/22	0/22	0/22
Temperature Cycling		M37450M8-XXXFP	-65 C~150 C	0/22	0/22	0/22
	37450 Series	M37451M4-XXXSP		0/22	0/22	0/22
	37450 Series	M37450E4-XXXSP		0/22	0/22	0/22
	``	M37451E8-XXXSP		0/22	0/22	0/22
		M37470M8-XXXSP		0/22	0/22	0/22
	37470 Series	M37471M8-XXXFP		0/22	0/22	0/22
	3/4/U Series	M37470E4-XXXSP		0/22	0/22	0/22
		M37471E8-XXXSP		0/22	0/22	0/22

Table 4. MECHANICAL TEST RESULTS

T	Total Condition	Package								
Test	Test Condition	32P4B	42P4B	64P4B	64P6N	80P6N	80P6	80P6S		
Soldering Heat	260°C 10sec	0/110	0/110	0/110	0/110	0/110	0/110	0/110		
Thermal Shock	-40°C ~125°C 15cycle	0/110	0/110	0/110	0/110	0/110	0/110	0/110		
Solderebility	230°C 5sec Using a rosin-type Flux	0/110	0/110	0/110	0/110	0/110	0/110	0/110		
Shock	1500G 0.5msec X, Y, and Z directions 3times	0/110	0/110	0/110	0/110	0/110	0/110	0/110		
Vibration	20G X, Y, and Z directions 4times 100~2000Hz 4minutes/Cycle	0/110	0/110	0/110	0/110	0/110	0/110	0/110		
Constant Acceleration	20000G Y <sub>1</sub> direction 1 minute	0/110	0/110	0/110	0/110	0/110	0/110	0/110		
Free Fall	75cm onto a maple wood board 3times	0/110	0/110	0/110	0/110	0/110	0/110	0/110		
Lood Intogrity	250g 90° Berding 2times (QFP, 125g)	0/110	0/110	0/110	0/110	0/110	0/110	0/110		
Lead Integrity	500g Tension 30sec (QFP, 250g)	0/110	0/110	0/110	0/110	0/110	0/110	0/110		

## 4 FAILURE ANALYSIS

Accelerated reliability tests are applied to observe failures casued by temperature, voltage, humidity, current, mechanical stress and those combined stresses on chips and packages.

Examples of typical failure modes are shown below.

Wire Bonding Failure by Thermal Stress
 Fig. 3, Fig. 4 and Fig. 5 are example of a failure occurred by temperature storage test of 225°C, 1000hours.




Fig.3 Micrograph of lifted Au ball trace on Al bonding pad




Fig.4 Au-Al plague formation on bonding pad




Fig.5 Lifted Au wire ball base

Au-Al intermetallic formation so-called "Purple plague" by thermal overstress makes Au wire lift off from aluminum metallization. The activation energy of this failure mode is estimated approximately 1.0eV and no failure has been observed so far in practical uses.

(2) Aluminum Corrosion Failure by Temperature/Humidity Stress.

Fig. 6, Fig 7 and Fig. 8 are an example of corroded failure of aluminum metallization in plastic encapsulated IC after accelerated temperature/humidity storage test (pressure cooker test) of 121°C, 100% RH, 1000hours duration.

Aluminum bonding pad is dissolved by penetrated water from plastic package, and chlorine concentration is observed on corroded aluminum bonding pad as shown in Fig. 8.




Fig.6 Micrograph of corroded Aluminum metallization




Fig.7
Enlarged
micrograph
of corroded
Aluminum
bonding pad




Fig.8 CI distribution on corroded Aluminum bonding pad

(3) Destructive Failure by Electrical Overstress ESD have been performed to reproduce the electrical overstress failure in field uses.

Fig. 9 and Fig. 10 are an example of failure observed by surge voltage test. The trace of destruction is verified as the aluminum bridge by X-ray micro analysis.




Fig.9 Micrograph of surge voltage destruction



Fig.10 Aluminum trace of destructive spot

(4) Aluminum Electromigration

Fig. 11 shows an open circuit of aluminum metallization in high current density region caused by accelerated operating life test. This failure is caused by the aluminum electromigration. Voids and hillock have been formed in aluminum metallization by high current density.




Fig.11 Voids and hillocks formation by Aluminum electromigration

## 5 SUMMARY

The Mitsubishi quality assurance system and examples of reliability control have been discussed. Customer's interest and requirement for high reliable IC & LSI are increasing significantly. To satisfy customer's expectancy. Mitsubishi as an IC vendor, would like to make perpetual efforts in the following areas.

- Emphasis on built-in reliability at design stage and reliability evaluation to investigate latent failure modes and acceleration factors.
- (2) Execution of periodical endurance, environment and mechanical test to verify reliability target and realize higher reliability.
- (3) Focus on development of advanced failure analysis techniques. Detail failure analysis, intensive corrective action and quick response to customer's analysis request.
- (4) Collection of customer's quality data in qualification, incoming inspection, production and field use to improve PPM, fraction defective and FIT, failure rate.

Mitsubishi would highly appreciate if the customer would provide quality and reliability data of incoming inspection or field failure rate essential to verify and improve the quality/reliability of IC & LSI.



## PRECAUTIONS IN HANDLING MOS IC/LSIs

A MOS transistor has a very thin oxide insulator under the gate electrode on the silicon substrate. It is operated by altering the conductance (g<sub>m</sub>) between source and drain to control mobile charges in the channel formed by the applied gate voltage.

If a high voltage were applied to a gate terminal, the insulator-film under the gate electrode could be destroyed, and all Mitsubishi MOS IC/LSIs contain internal protection circuits at each input terminal to prevent this. It is inherently necessary to apply reverse bias to the P-N junctions of a MOS IC/LSI.

Under certain conditions, however, it may be impossible to completely avoid destruction of the thin insulator-film due to the application of unexpectedly high voltage or thermal destruction due to excessive current from a forward biased P-N junction. Therefore the following recommendations should be followed in handling MOS devices.

# 1. KEEPING VOLTAGE AND CURRENT TO EACH TERMINAL BELOW MAXIMUM RATINGS

- The recommended ranges of operating conditions provide adequate safety margins. Operating within these limits will assure maximum equipment performance and quality.
- Forward bias should not be applied to any terminal since excessive current may cause thermal destruction.
- Output terminals should not be connected directly to the power supply. Short-circuiting of a terminal to a power supply having low impedance may cause burn-out of the internal leads or thermal destruction due to excessive current.

# 2. KEEPING ALL TERMINALS AT THE SAME POTENTIAL DURING TRANSPORT AND STORAGE

When MOS IC/LSIs are not in use, both input and output terminals can be in a very high impedance state so that they are easily subjected to electrostatic induction from AC fields of the surrounding space or from charged objects in their vicinity. For this reason, MOS IC/LSIs should be protected from electrostatic charges while being transported and stored by conductive rubber foam, aluminum foil, shielded boxes or other protective precautions.

## 3. KEEPING ELECTRICAL EQUIPMENT, WORK TABLES AND OPERATING PERSONNEL AT THE SAME POTENTIAL

1. All electric equipment, work table surfaces and operat-

ing personnel should be grounded. Work tables should be covered with copper or aluminum plates of good conductivity, and grounded. One method of grounding personnel, after making sure that there is no potential difference with electrical equipment, is by the use of a wristwatch metallic ring, etc. attached around the wrist and grounded in series with a  $1 m\Omega$  resistor. Be sure that the grounding meets national regulations on personnel safety.

 Current leakage from electric equipment must be prevented not only for personnel safety, but also to avert the destruction of MOS IC/LSIs, as described above. Items such as testers, curve-tracers and synchroscopes must be checked for current leakage before being grounded.

# 4. PRECAUTIONS FOR MOUNTING OF MOS IC/LSIs

- 1. The printed wiring lines between input and output terminals of MOS IC/LSIs should not be close to or parallel to high-voltage or high-power signal lines. Turning power on while the device is short-circuited, either by a solder bridge made during assembly or by a probe during adjusting and testing, may cause maximum ratings to be exceeded, which can result in the destruction of the device.
- 2. When input/output, or input and/or output, terminals of MOS IC/LSIs (now open-circuits) are connected, we must consider the possibility of current leakage and take precautions similar to §2 above. To reduce such undesirable trouble, it is recommended that an interface circuit be inserted at the input or output terminal, or a resistor with a resistance that does not exceed the output driving capability of the MOS IC/LSI be inserted between the power supply and the ground.
- A filter circuit should be inserted in the AC power supply line to absorb surges which can frequently be strong enough to destroy a MOS IC/LSI.
- Terminal connections should be made as described in the catalog while being careful to meet specifications.
- Ungrounded metal plates should not be placed near input or output terminals of any MOS IC/LSIs, since destruction of the insulation may result if they become electrostatically charged.
- 6. Equipment cases should provide shielding from electrostatic charges for more reliable operation. When a plastic case is used, it is desirable to coat the inside of the case with conductive paint and to ground it. This is considered necessary even for battery-operated equipment.





# **SERIES 38000**



## MITSUBISHI MICROCOMPUTERS

## Series 38000 Index by Function

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## ■Typical type

Clock		Chadad	I/O port				Function			Inte	rrupt						
	Shortest	(number)	Timer	Serial I/O					cause		01						
Group name	up name frequency (MHz)		time	time	time	time	time	1/0	(bit×number)	UART/Clock- synchronized	Clock- synchronized (bit×number)	(bit×channel)	converter D-A converter (bit×channel	8-bit PWM	External	Internal	Package
M3800x	8	0.5	58	8×4	1	_	_	_	_	8	6	64P4B/64P6N					
M3806x	8	0.5	72	8×4	1	8×1	8×8	8×2	_	7	8	80P6N/80P6S					

## ■Internal high-breakdown-voltage port type

( § (s) I/O port								Function								Interrupt				
Group	oscillation ncy (MHz)	instruction אוז ר time	(n	(number)		PWM		Hıgh- breakdown- voltage port		FLP controller		cause								
name	coscil	# ∑				(bit×number)	Clock-	With an automatic	A-D converter (bit×channel)				Sub	(number)		- Controller		<sub>e</sub>	-	Package
:	Clock of frequen	Shortest in execution	Input	Output	1/0		synchronized (bit×number)	data transfer function (bit×number)	,	,		8-bit 14-bit		Output	I/O	Segment	Digit	External	Internal	
M3810x	4. 2	0. 95	1	28	28	8×4	8×2	_	_	4×1	_	1	0	28	_	-	_	4	6	64P4B/ 64P6N
M3811x	4. 2	0. 95	1	28	28	8×4	8×1	8×1	-	4×1	-	1	0	28	_	8~16	8~16	4	9	64P4B/ 64P6N
M3817x	6.3	0.63	1	24	45	8×6	8×1	8×1	8×8	_	1	1	0	24	8	8~24	4~16	5	12	80P6N
M3818x	6.3	0.63	3	20	67	8×6	8×1	8×1	8×8	_	1	1	0	20	12	8~24	4~16	5	12	100P6S



## MITSUBISHI MICROCOMPUTERS

# M3800x Group

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## DESCRIPTION

The M3800x group is made up of 8-bit microcomputers based on the MELPS 740 core.

The M3800x group is designed for office automation equipment, household appliances and include four timers, serial I/O function.

The various microcomputers in the M3800x group include variations of internal memory size and packaging. For details, see the section on part numbering.

For details on availability of microcomputers in the M3800x group, see the section on group expansion.

## **FEATURES**


•	Basic machine-language instructions · · · · 71
•	Instruction execution time·······0.5 $\mu$ s
	(shortest instruction at 8MHz oscillation frequency)
•	Memory size
	ROM ······ 4K to 32K bytes
	RAM192 to 1024 bytes
•	Programmable input/output ports 58
•	Interrupts ······ 15 sources, 15 vectors
•	Timers·····8 bit×4
•	Serial I/O ······· 8-bit X1(UART or Clock-synchronized)
•	Clock generation circuit ······ Internal feedback amplifier
	(connect to external ceramic resonator or quartz crystal)
•	Supply voltage ······3.0 to 5.5V
•	Low power dissipation ······32mW
•	Memory expansion possible
•	Operating temperature range ····· −20 to 85°C

## **APPLICATIONS**


Office automation, factory automation, household appliances, and other consumer applications, etc.

## PIN CONFIGURATION (TOP VIEW) P00/AD0 P01/AD1 P02/AD2 P02/AD2 P04/AD4 P06/AD6 P06/AD6 P06/AD6 P1/AD9 P1/AD1 P1/AD10 P1/AD11 P1/AD11 P1/AD11 P1/AD11 P1/AD11 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 P3<sub>7</sub>/RD ↔ 4 32 ++ P2₀/DB₀ P3<sub>6</sub>/WR ↔ 1 ++ P2₁/DB₁ P3<sub>5</sub>/SYNC ← ↔ P2<sub>2</sub>/DB<sub>2</sub> P2₃/DB₃ P3<sub>4</sub>/ φ ↔ P3<sub>3</sub>/RESET<sub>OUT</sub> 28 ↔ P2₄/DB₄ P3₂/ONW ↔ → P2<sub>5</sub>/DB<sub>5</sub> 26 ↔ P2<sub>6</sub>/DB<sub>6</sub> P3<sub>1</sub> + P3<sub>0</sub> 5 ↔ P2<sub>7</sub>/DB<sub>7</sub> M38002M4-XXXFP $V_{SS}$ **₃** → Х<sub>оит</sub> 2] ← X<sub>IN</sub> ] ++ P4<sub>0</sub> 0 ↔ P4 19 ← RESET P6<sub>5</sub> ↔ 62 18 ← CNV<sub>ss</sub> 17 ++ P42/INT0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1111111111111111 P62 P61 P63 P56 P56/CNTR1 P53/INT5 P53/INT5 P51/INT3 P51/INT3 P51/INT3 P51/INT2 P46/SGLK P46 Package type: 64P6N 64-pin plastic-molded QFP











# M3800x Group


## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## PIN DESCRIPTION

Pin	Name	Function								
			Alternate Function							
V <sub>cc</sub>	Power supply	Power supply inputs 3 0 to 5 5V to V <sub>CC</sub> , and 0V to V <sub>SS</sub>								
V <sub>ss</sub>										
CNV <sub>ss</sub>	CNV <sub>SS</sub>	This pin controls the operation mode of the chip. Normally connected to $V_{SS}$ if this pin is connected to $V_{CC}$ , the internal ROM is inhibited and external memory is accessed.								
RESET	Reset input	To reset the microcomputer, this pin should be kept at an tions	To reset the microcomputer, this pin should be kept at an "L" level for more than $2\mu s$ under normal operating conditions							
X <sub>IN</sub>	Clock input	1	rcuit. Connect a ceramic resonator or quartz crystal between							
Хоит	Clock output	pin and leave the $X_{OUT}$ pins to set the oscillation frequency if an	external clock is used, connect the clock source to the $X_{\text{IN}}$							
P0 <sub>0</sub> -P0 <sub>7</sub>	I/O port P0		ach pin to be individually programmed as either input or out-							
P1 <sub>0</sub> —P1 <sub>7</sub>	I/O port P1	put At reset this port is set to input mode In modes other than single-chip, these pins are used as add	dress, data, and control bus I/O pins							
P2 <sub>0</sub> -P2 <sub>7</sub>	I/O port P2									
P3 <sub>0</sub> -P3 <sub>7</sub>	I/O port P3									
P4 <sub>0</sub> , P4 <sub>1</sub>	I/O port P4	An 8-bit CMOS I/O port with the same function as port P0								
P4 <sub>2</sub> /INT <sub>0</sub> , P4 <sub>3</sub> /INT <sub>1</sub>			External interrupt input pins							
P4 <sub>4</sub> /R <sub>x</sub> D, P4 <sub>5</sub> /T <sub>x</sub> D,			Serial I/O I/O pins							
$P4_6/S_{CLK}$ , $P4_7/\overline{S_{RDY}}$										
P5 <sub>0</sub> /INT <sub>2</sub> — P5 <sub>3</sub> /INT <sub>5</sub>	I/O port P5	An 8-bit CMOS I/O port with the same function as port P0	External interrupt input pins							
P5 <sub>4</sub> /CNTR <sub>0</sub> , P5 <sub>5</sub> /CNTR <sub>1</sub>			Timer X and Timer Y I/O pins							
P5 <sub>6</sub> , P5 <sub>7</sub>			-							
P6 <sub>0</sub> -P6 <sub>7</sub>	I/O port P6	An 8-bit CMOS I/O port with the same function as port P0								
P7 <sub>0</sub> , P7 <sub>1</sub>	I/O port P7	An 2-bit CMOS I/O port with the same function as port P0								




## PART NUMBERING





GROUP EXPANSION
Mitsubishi plans to expand the M3800x group as follows:
(1) Support for mask ROM, one-time programmable, and
EPROM versions

(2)	Packages	
	64P4B ······ S	hrink plastic molded DIP
	64P6N ·····	······Plastic molded QFP
	64S1B	······ Shrink ceramic DIP
	64D0 ·····	····· Ceramic LCC



The development schedule and other details of products under development may be revised without notice Currently supported products are listed below



As of March 1992

Product name	(P) ROM size (bytes)	RAM șize (bytes)	Package	Remarks
M38002M4-XXXSP		,		Mask ROM version
M38002E4-XXXSP	]		64P4B	One-time programmable version
M38002E4SP				One-time programmable version (blank)
M38002M4-XXXFP	1011	004		Mask ROM version
M38002E4-XXXFP	16K	384	64P6N	One-time programmable version
M38002E4FP				One-time programmable version (blank)
M38002E4SS			64S1B	EPROM version
M38002E4FS			64D0	EPROM version
M38002M2-XXXSP				Mask ROM version
M38002E2-XXXSP			64P4B	One-time programmable version
M38002E2SP				One-time programmable version (blank)
M38002M2-XXXFP	214	004		Mask ROM version
M38002E2-XXXFP	- 8K	384	64P6N	One-time programmable version
M38002E2FP				One-time programmable version (blank)
M38002E2SS			64S1B	EPROM version
M38002E2FS			64D0	EPROM version
M38004M8-XXXSP				Mask ROM version
M38004E8-XXXSP		640	64P4B	One-time programmable version
M38004E8SP				One-time programmable version (blank)
M38004M8-XXXFP	32K		64P6N	Mask ROM version
M38004E8-XXXFP	321			One-time programmable version
M38004E8FP				One-time programmable version (blank)
M38004E8SS			64S1B	EPROM version
M38004E8FS			64D0	EPROM version
M38007M4-XXXSP				Mask ROM version
M38007E4-XXXSP			64P4B	One-time programmable version
M38007E4SP				One-time programmable version (blank)
M38007M4-XXXFP	8K	1024		Mask ROM version
M38007E4-XXXFP	on.	1024	64P6N	One-time programmable version
M38007E4FP			ì	One-time programmable version (blank)
M38007E4SS			64S1B	EPROM version
M38007E4FS			64D0	EPROM version
M38003E6-XXXSP			64P4B	One-time programmable version
M38003E6SP			04P4B	One-time programmable version (blank)
M38003E6-XXXFP	24K	E40	CADON	One-time programmable version
M38003E6FP	24K	512	64P6N	One-time programmable version (blank)
M38003E6SS			64S1B	EPROM version
M38003E6FS			64D0	EPROM version

# FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

Microcomputers of the M3800x group use the standard MELPS 740 instruction set. Refer to the table of MELPS 740 addressing modes and machine instructions or the MELPS 740 Software Manual for details on the instruction set.

Machine-resident MELPS 740 instructions are as follows:
The FST and SLW instructions are not available for use.
The STP, WIT, MUL, and DIV instructions can be used.

## **CPU Mode Register**

The CPU mode register (address  $003B_{16}$ ) contains processor mode bits that specify the operating mode of the chip. The CPU mode register also contains the stack page select bit.




Fig. 1 Structure of CPU mode register



## **MEMORY**

## · Special Function Register (SFR) Area

The Special Function Register area contains registers which control functions such as I/O ports and timers, and is located in the zero page area.

## • RAM

RAM is used for data storage as well for stack area.

#### • ROM

The first 128 bytes and the last two bytes of ROM are reserved for device testing and the rest is user area for storing programs.

## • Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

## Zero Page

The 256 bytes from addresses  $0000_{16}$  to  $00FF_{16}$  are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area. The zero page addressing mode can be used to specify memory and register addresses in the zero page area. This dedicated zero page addressing mode enables access to this area with only 2 bytes.

## Special Page

The 256 bytes from addresses FF00<sub>16</sub> to FFFF<sub>16</sub> are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. This dedicated special page addressing mode enables access to this area with only 2 bytes.




Fig. 2 Memory map diagram

000016	Port P0 (P0)	002016	Prescaler 12 (PRE12)
000116	Port P0 direction register (P0D)	002116	Timer 1 (T1)
000216	Port P1 (P1)	002216	
000316	Port P1 direction register (P1D)	002316	Timer XY mode register (TM)
000416	Port P2 (P2)	002416	Prescaler X (PREX)
000516	Port P2 direction register (P2D)	002516	Timer X (TX)
000616	Port P3 (P3)	002616	Prescaler Y (PREY)
000716	Port P3 direction register (P3D)	002716	Timer Y (TY)
000816	Port P4 (P4)	002816	
000916	Port P4 direction register (P4D)	002916	
000A <sub>16</sub>	Port P5 (P5)	002A <sub>16</sub>	
000B <sub>16</sub>	Port P5 direction register (P5D)	002B <sub>16</sub>	
000C <sub>16</sub>	Port P6 (P6)	002C <sub>16</sub>	
000D <sub>16</sub>	Port P6 direction register (P6D)	002D <sub>16</sub>	
000E <sub>16</sub>	Port P7 (P7)	002E <sub>16</sub>	
000F <sub>16</sub>	Port P7 direction register (P7D)	002F <sub>16</sub>	
001016		003016	
001116		003116	
001216		003216	
001316		0033 <sub>16</sub>	
001416		003416	
0015 <sub>16</sub>		0035 <sub>16</sub>	
0016 <sub>16</sub>		0036 <sub>16</sub>	
001716		003716	
0018 <sub>16</sub>	Transmit/receive buffer (TB/RB)	0038 <sub>16</sub>	
0019 <sub>16</sub>	Serial I/O status register (SIOSTS)	0039 <sub>16</sub>	
	Serial I/O control register (SIOCON)	003A <sub>16</sub>	Interrupt edge selection register (INTEDGE)
	UART control register (UARTCON)	003B <sub>16</sub>	
	Baud rate generator (BRG)	003C <sub>16</sub>	
$001D_{16}$		003D <sub>16</sub>	
001E <sub>16</sub>		003E <sub>16</sub>	
001F <sub>16</sub>		003F <sub>16</sub>	Interrupt control register 2 (ICON2)

Fig. 3 Memory map of special function register (SFR)



# M3800x Group

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## I/O PORTS

## **Direction Registers**

The M3800x group microprocessors have 72 programmable I/O pins arranged in nine I/O ports (ports P0 to P7). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input or output. When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set for output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Ref No.
P0 <sub>0</sub> P0 <sub>7</sub>	Port P0	Input/output,	CMOS 3-state output	Address lower-byte	CPU mode register	
		individual bits	CMOS level input	MOS level input output		] !
P1 <sub>0</sub> —P1 <sub>7</sub>	Port P1	Input/output,	CMOS 3-state output	Address upper-byte	CPU mode register	
		individual bits	CMOS level input	output	Or o mode register	(1)
P2 <sub>0</sub> P2 <sub>7</sub>	Port P2	Input/output,	CMOS 3-state output	Data bus I/O	CPU mode register	
		individual bits	CMOS level input	Data bus 1/0		
P3 <sub>0</sub> -P3 <sub>7</sub>	Port P3	Input/output,	CMOS 3-state output	Control signal I/O	CPU mode register	
	FUILFS	individual bits	CMOS level input	Control signal 1/O		
P4 <sub>0</sub> , P4 <sub>1</sub>						
P4 <sub>2</sub> /INT <sub>0</sub> ,	Port P4	Input/output, individual bits	CMOS 3-state output CMOS level input	External interrupt	Interrupt edge selection	(2)
P4 <sub>3</sub> /INT <sub>1</sub>				input	register	
P4₄/R <sub>X</sub> D,				Serial I/O function I/O	Serial I/O control register UART control register	(3)
P4 <sub>5</sub> /T <sub>X</sub> D,						(4)
P4 <sub>6</sub> /S <sub>CLK</sub> ,						(5)
P4 <sub>7</sub> /S <sub>RDY</sub>						(6)
P5 <sub>0</sub> /INT <sub>2</sub> ,		Input/output, individual bits	CMOS 3-state output CMOS level input	External interrupt input	Interrupt edge selection register	(7)
P5₁/INT₃,	Port P5					
P5 <sub>2</sub> /INT <sub>4</sub> ,						
P5 <sub>3</sub> /INT <sub>5</sub>						
P5₄/CNTR₀,				Timer XY function I/O		(8)
P5 <sub>5</sub> /CNTR <sub>1</sub>						(0)
P5 <sub>6</sub> , P5 <sub>7</sub>						
P6 <sub>0</sub> —P6 <sub>7</sub>	Port P6	Input/output,	CMOS 3-state output			
		individual bits	CMOS level input			(9)
P7 <sub>0</sub> , P7 <sub>1</sub>	Port P7	Input/output,	CMOS 3-state output			
	POR P/	individual bits	CMOS level input			

Note: For details of the functions of ports P0 to P3 in modes other than single-chip mode, and how to use double-function ports as function I/O ports, see the applicable sections






Fig. 4 Port block diagram (single-chip mode)



## **INTERRUPTS**

A total of 15 sources can generate interrupts: 8 external, 6 internal, and 1 software.

#### Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag-except for the software interrupt set by the BRK instruction. An interrupt is generated if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0". Interrupt enable bits can be set or cleared by software Interrupt request bits can be cleared by software, but cannot be set by software.

The I flag disables all interrupts except for the BRK instruction interrupt.

## ● Interrupt Operation

When an interrupt is received, the program counter and processor status register are automatically pushed onto the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

## ● Notes on Use ≥

When the active edge of an external interrupt ( $INT_0$  to  $INT_6$ ,  $CNTR_0$ , or  $CNTR_1$ ) is changed, the corresponding interrupt request bit may also be set. To insure proper operation when selecting the active edge, disable interrupts before setting the interrupt edge selection.

Table 1 Interrupt vector addresses and priorities

Interrupt cause	Priority	Vector address (Note 1)		Interrupt request	D	
		High	Low	generation conditions	Remarks	
Reset (Note 2)	1	FFFD <sub>16</sub>	FFFC <sub>16</sub>	At reset	Non-maskable	
INT <sub>o</sub>	2	FFFB <sub>16</sub>	FFFA <sub>16</sub>	At detection of either rising or falling edge of INT <sub>0</sub> input	External interrupt (active edge selectable)	
INT <sub>1</sub>	3	FFF9 <sub>16</sub>	FFF8 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>1</sub> input	External interrupt (active edge selectable)	
Serial I/O reception	4	FFF7 <sub>16</sub>	FFF6 <sub>16</sub>	At end of serial I/O1 data reception	Valid when serial I/O1 is selected	
Serial I/O transmission	5	FFF5 <sub>16</sub>	FFF4 <sub>16</sub>	At end of serial I/O1 transfer shift or when transmission buf- fer is empty	Valid when serial I/O1 is selected	
Timer X	6	FFF3 <sub>16</sub>	FFF2 <sub>16</sub>	At timer X overflow		
Timer Y	7	FFF1 <sub>16</sub>	FFF0 <sub>16</sub>	At timer Y overflow		
Timer 1	8	FFEF <sub>16</sub>	FFEE <sub>16</sub>	At timer 1 overflow	STP release timer overflow	
Timer 2	9	FFED <sub>16</sub>	FFEC <sub>16</sub>	At timer 2 overflow		
CNTR <sub>0</sub>	10	FFEB <sub>16</sub>	FFEA <sub>16</sub>	At detection of either rising or falling edge of CNTR <sub>0</sub> input	External interrupt (active edge selectable)	
CNTR <sub>1</sub>	11	FFE9 <sub>16</sub>	FFE8 <sub>16</sub>	At detection of either rising or falling edge of CNTR <sub>1</sub> input	External interrupt (active edge selectable)	
INT <sub>2</sub>	12	FFE7 <sub>16</sub>	FFE6 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>2</sub> input	External interrupt (active edge selectable)	
INT <sub>3</sub>	13	FFE5 <sub>16</sub>	FFE4 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>3</sub> input	External interrupt (active edge selectable)	
INT <sub>4</sub>	14	FFE3 <sub>16</sub>	FFE2 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>4</sub> input	External interrupt (active edge selectable)	
INT <sub>5</sub>	15	FFE1 <sub>16</sub>	FFE0 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>5</sub> input	External interrupt (active edge selectable)	
BRK instruction	16	FFDD <sub>16</sub>	FFDC <sub>16</sub>	At BRK instruction execution	Non-maskable software inter- rupt	

Note 1: Vector addresses contain interrupt jump destination addresses

2 : Reset function in the same way as an interrupt with the highest priority






Fig. 5 Interrupt control




Fig. 6 Structure of interrupt-related registers



## **TIMERS**

Microcomputers of the M3800x group have 4 timers: timer X, timer Y, timer 1, and timer 2.

The timers count down. Once a timer reaches  $00_{16}$ , the next count pulse reloads the contents of the corresponding timer latch into the timer, and sets the corresponding interrupt request bit to 1.

The divide ratio of each timer or prescaler is given by 1/(n+1), where n is the value in the corresponding timer or prescaler latch.




Fig. 7 Structure of timer XY register

## Timer 1 and Timer 2

The count source of prescaler 12 is the oscillation frequency divided by 16. The output of prescaler 12 is counted by timer 1 and timer 2, and a timer overflow sets the interrupt request bit.

#### Timer X and Timer Y

Timer X and Timer Y can each be set to operate in one of four operating modes by setting the timer XY mode register.

- 1. Timer Mode
  - In timer mode, the timer counts a signal that is the oscillation frequency divided by 16.
- 2. Pulse Output Mode

Timer X (or timer Y) counts a signal which is the oscillation frequency divided by 16. Whenever the contents of the timer reach "0", the signal output from the CNTR $_0$  (or CNTR $_1$ ) pin is inverted. If the CNTR $_0$  (or CNTR $_1$ ) active edge select bit is "0", output begins at "H". If it is "1", output starts at "L". When using a timer in this mode, set the corresponding port P5 $_4$  (or port P5 $_5$ ) direction register to output mode.

3. Event Counter Mode

Operation in event counter mode is the same as in timer mode, except the timer counts signals input through the CNTR<sub>0</sub> or CNTR<sub>1</sub> pin.

4. Pulse Width Measurement Mode

If the CNTR<sub>0</sub> (or CNTR<sub>1</sub>) active edge select bit is "0", the timer counts at the oscillation frequency divided by 16 while the CNTR<sub>0</sub> (or CNTR<sub>1</sub>) pin is at "H". If the CNTR<sub>0</sub> (or CNTR<sub>1</sub>) active edge select bit is "1", the count continues during the time that the CNTR<sub>0</sub> (or CNTR<sub>1</sub>) pin is at "L"

In all of these modes, the count can be stopped by setting the timer X (timer Y) count stop bit to "1". Every time a timer overflows, the corresponding interrupt request bit is set.






Fig. 8 Block diagram of timer X, timer Y, timer 1, and timer 2



## SERIAL I/O

Serial I/O can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

Clock Synchronous Serial I/O
 Clock synchronous serial I/O mode can be selected by

setting the mode select bit of the serial I/O control register to "1"

For clock-synchronized serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit or receive buffer.




Fig. 9 Block diagram of clock-synchronized serial I/O




Fig. 10 Operation of clock-synchronized serial I/O function


(2) Asynchronous serial I/O (UART) mode Clock asynchronous serial I/O mode (UART) can be

selected by clearing the serial I/O mode select bit of the serial I/O control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer, but the two buffers have the same address in mem-

ory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer. The transmit buffer can also hold the next data to be transmitted, and the receive buffer can hold a character while the next character is being received.



Block diagram of UART serial I/O






Fig. 12 Operation of UART serial I/O function

## [Serial I/O Control Register (SIOCON) 001A<sub>16</sub>]

The serial I/O control register contains eight control bits for the serial I/O function.

## [UART Control Register (UARTCON) 001B<sub>16</sub>]

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer. One bit in this register (bit 4) is always valid and sets the output structure of the P4<sub>5</sub>/T<sub>x</sub>D pin.

## [Serial I/O Status Register (SIO1STS) 0019<sub>16</sub>]

The read-only serial I/O status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE,

FE, and SE (bit 3 to bit six, respectively). Writing "0" to the serial I/O enable bit SIOE (bit 7 of the Serial I/O Control Register) also clears all the status flags, including the error flags.

All bits of the serial I/O status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to "1", the transmitter shift completion flag (bit 2) and the transmitter buffer empty flag (bit 0) become "1".

## [Transmit Buffer/Receive Buffer (TB/RB) 0018<sub>16</sub>]

The transmit buffer and the receive buffer are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0"

## [Baud Rate Generator (BRG) 001C<sub>16</sub>]

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by 1/(n+1), where n is the value written to the Baud Rate Generator.






Fig. 13 Structure of serial I/O control registers

# RESET CIRCUIT

A microcomputer in the M3800x group is reset if the RESET pin is held at a "L" level for at least  $2\mu s$  then is returned to a "H" level (the power supply voltage should be between 4.0V and 5.5V). In order to give the  $X_{IN}$  clock time to stabilize, internal operation does not begin until after 8 to 12  $X_{IN}$  clock cycles are complete. After the reset is completed, the program starts from the address contained in address FFFD<sub>16</sub> (upper byte) and address FFFC<sub>16</sub> (lower byte). Make sure that the reset input voltage is no more than 0.8V for a power supply voltage of 4.0V.




Fig. 14 Example of reset circuit

	Address	Register contents				
(1) Port P0 direction register	(0001 <sub>16</sub> )	0016				
(2) Port P1 direction register	(0003 <sub>16</sub> )	0016				
(3) Port P2 direction register	(0005 <sub>16</sub> )	0016				
(4) Port P3 direction register	(0007 <sub>16</sub> )	0016				
(5) Port P4 direction register	(0009 <sub>16</sub> )	0016				
(6) Port P5 direction register	(000B <sub>16</sub> )	0016				
(7) Port P6 direction register	( 0 0 0 D <sub>16</sub> )	00 <sub>16</sub>				
(8) Port P7 direction register	(00F <sub>16</sub> )	00 <sub>16</sub>				
(9) Serial I/O status register	(0019 <sub>16</sub> )	1 0 0 0 0 0 0 0				
(10) Serial I/O control register	( 0 0 1 A <sub>16</sub> )	00 <sub>16</sub>				
(11) UART control register	( 0 0 1 B <sub>16</sub> )····	1 1 1 0 0 0 0 0				
(12) Prescaler 12	(0020 <sub>16</sub> )	FF <sub>16</sub>				
(13) Timer 1	(0021 <sub>16</sub> )	01 <sub>16</sub>				
(14) Timer 2	(0022 <sub>16</sub> )	FF <sub>16</sub>				
(15) Timer XY mode register	(0023 <sub>16</sub> )	00 <sub>16</sub>				
(16) Prescaler X	(0024 <sub>16</sub> )	FF <sub>16</sub>				
(17) Timer X	(0025 <sub>16</sub> )	FF <sub>16</sub>				
(18) Prescaler Y	(0026 <sub>16</sub> )	FF <sub>16</sub>				
(19) Timer Y	(0027 <sub>16</sub> )	FF <sub>16</sub>				
(20) Interrupt edge selection register	( 0 0 3 A <sub>16</sub> )	0016				
(21) CPU mode register	( 0 0 3 B <sub>16</sub> )····	0 0 0 0 0 0 * 0				
(22) Interrupt control register 1	( 0 0 3 E <sub>16</sub> )	0016				
(23) Interrupt control register 2	(003F <sub>16</sub> )	0016				
(24) Processor status register	(PS)	$\times \times $				
(25) Program counter	(PC <sub>H</sub> )	Contents of address FFFD <sub>16</sub>				
	( P C <sub>L</sub> )	Contents of address FFFC <sub>16</sub>				
Note:X:Undefined  **:The initial values of CM <sub>1</sub> are determined by the level at the CNV <sub>SS</sub> pin  The contents of all other registers and RAM are undefined after a reset, so they must be initialized by software						

Fig. 15 Internal status of microcomputer after reset






Fig. 16 Timing of reset



# **CLOCK GENERATION CIRCUIT**

An oscillation circuit can be created by connecting a resonator between  $X_{\text{IN}}$  and  $X_{\text{OUT}}$ . When using an external clock signal, input the clock signal to the  $X_{\text{IN}}$  pin and leave the  $X_{\text{OUT}}$  pin open.

When the STP status is released, prescaler 12 and timer 1 will start counting and reset will not be released until timer 1 overflows, so set the timer 1 interrupt enable bit to "0" before the STP instruction is executed.

# **Oscillation Control**

# (1) Stop Mode

If the STP instruction is executed, oscillation stops with the internal clock  $\phi$  at "H". Timer 1 is set to "FF<sub>16</sub>" and prescaler 12 is set to "01<sub>16</sub>".

Oscillation restarts when an external interrupt is received, but the internal clock  $\phi$  remains at "H" until timer 1 overflows.

This allows time for the clock circuit oscillation to stabilize. If oscillation is restarted by a reset, no wait time is generated, so keep the  $\overline{\text{RESET}}$  pin at "L" level until oscillation has stabilized.

# (2) Wait Mode

If the WIT instruction is executed, the internal clock  $\phi$  stops at a "H" level, but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received.

Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

To ensure that interrupts will be received to release the STP or WIT state, interrupt enable bits must be set to "1" before the STP or WIT instruction is executed.




Fig. 17 Ceramic resonator circuit




Fig. 18 External clock input circuit




Fig. 19 Block diagram of clock generation circuit



# PROCESSOR MODES

Single-chip mode, memory expansion mode, and micro-processor mode can be selected by changing the contents of the processor mode bits CM<sub>0</sub> and CM<sub>1</sub> (bits 0 and 1 of address 003B<sub>16</sub>). In memory expansion mode and micro-processor mode, memory can be expanded externally through ports P0 to P3. In these modes, ports P0 to P3 lose their I/O port functions and become bus pins.

Table 2 Functions of ports in memory expansion mode and microprocessor mode

Port Name	Function
Port P0	Outputs lower byte of address
Port P1	Outputs upper byte of address.
Port P2	Operates as I/O pins for data $D_7$ to $D_0$ (including instruction codes)
Port P3	P3 <sub>0</sub> and P3 <sub>1</sub> function only as output pins (except that the port latch cannot be read) P3 <sub>2</sub> is the ONW input pin P3 <sub>3</sub> is the RESET <sub>OUT</sub> output pin. (Note) P3 <sub>4</sub> is the φ output pin P3 <sub>5</sub> is the SYNC output pin P3 <sub>6</sub> is the WR output pin, and P3 <sub>7</sub> is the RD output pin.

Note: If  $CNV_{SS}$  is connected to  $V_{SS}$ , the microcomputer goes to single-chip mode after a reset, so this pin cannot be used as the  $\overline{RESET_{OUT}}$  output pin

# Single-Chip Mode

Select this mode by resetting the microcomputer with  $\text{CNV}_{\text{SS}}$  connected to  $\text{V}_{\text{SS}}.$ 

## Memory Expansion Mode

Select this mode by setting the processor mode bits to "01" in software with CNV<sub>SS</sub> connected to V<sub>SS</sub>. This mode enables external memory expansion while maintaining the validity of the internal ROM. Internal ROM will take precedence over external memory if addresses conflict.

## Microprocessor Mode

Select this mode by resetting the microcomputer with  $\text{CNV}_{SS}$  connected to  $\text{V}_{CC}$ , or by setting the processor mode bits to "10" in software with  $\text{CNV}_{SS}$  connected to  $\text{V}_{SS}$ . In microprocessor mode, the internal ROM is no longer valid and external memory must be used.




Fig. 20 Memory maps in various processor modes




Fig. 21 Structure of CPU mode register



# **Bus Control with Memory Expansion**

Microcomputers of the M3800x group have a built-in  $\overline{\text{ONW}}$  function to facilitate access to extra memory and I/O functions in memory expansion mode or microprocessor mode. If an "L" level signal is input to the  $\overline{\text{ONW}}$  pin when the CPU is in a read or write state, the corresponding read or write cycle is extended by one cycle of  $\phi$ . During this extended period, the  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$  signal remains at "L". This extension period is valid only for writing to and reading from addresses  $0000_{16}$  to  $0007_{16}$  and  $0440_{16}$  to  $\overline{\text{FFFF}}_{16}$ , and only read and write cycles are extended.




Fig. 22 ONW function timing



2-27

# NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". Therefore, flags that affect program execution must be initialized after a reset

In particular, it is essential to initialize the T and D flags because of their effect on calculations.

# Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

# **Decimal Calculations**

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute a ADC or SBC instruction. Only the ADC and SBC instructions yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred, but must be initialized before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

# **Timers**

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1)

# **Multiplication and Division Instructions**

The MUL and DIV instructions do not affect the T and D flags.

The execution of these instructions does not change the contents of the processor status register.

# **Ports**

The contents of the port direction registers cannot be read. Programs can not use the value of a direction register as an index, or bit-test a direction register (BBC or BBS), or perform a read-modify-write instruction such as ROR, CLB, or SEB. Use instructions such as LDM and STA to set the port direction registers.

# Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the  $\overline{S_{RDY}}$  signal, set the transmit enable bit, the receive enable bit, and the  $\overline{S_{RDY}}$  output enable bit to "1".

Serial I/O continues to output the final bit from the  $T_XD$  pin after transmission is completed.

# **Instruction Execution Time**

The instruction execution time is obtained by multiplying the frequency of the internal clock  $\phi$  by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock  $\phi$  is half of the  $\rm X_{IN}$  frequency.

When the ONW function is used in modes other than single-chip mode, the frequency of the internal clock  $\phi$  may be one fourth the  $X_{\rm IN}$  frequency.



# DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- 1. Mask ROM Order Confirmation Form
- 2. Mask Specification Form
- Data to be written to ROM, in EPROM form (three identical copies)

# **ROM Writing Method**

The built-in PROM of the blank one-time programmable version and built-in EPROM version can be read from and written to with an normal EPROM writer using a special write adapter.

Package	Name of Write Adapter
64P4B, 64S1B	PCA4738S-64
64P6N	PCA4738F-64
64D0	PCA4738L-64

The PROM of the blank one-time programmable version is not tested or screened after assembly. To ensure proper operation after writing, the procedure shown in Figure 23 is recommended to verify programming.




Fig. 23 Writing and testing of one-time programmable version



# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage		-0.3 to 7.0	٧
Vı	Input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>1</sub>	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>1</sub> rolltage RESET, X <sub>IN</sub> rolltage CNV <sub>SS</sub> All voltages measured with reference to the V <sub>SS</sub> pin, output transistors isolated	$-0.3$ to $V_{cc}+0.3$	V
V <sub>I</sub>	Input voltage RESET, XIN		$-0.3$ to $V_{CC}+0.3$	٧
Vi	Input voltage CNV <sub>SS</sub>	V <sub>SS</sub> pin, output transistors isolated	-0.3 to 13	V
V <sub>o</sub>	Output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>1</sub> , X <sub>OUT</sub>		−0.3 to V <sub>cc</sub> +0.3	V
Pd	Power dissipation	T <sub>a</sub> = 25℃	1000(Note)	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 125	°C

Note: 300mW in case of the flat package

# **RECOMMENDED OPERATING CONDITIONS** ( $V_{CC} = 3.0 \text{ to } 5.5 \text{V}$ , $T_a = -20 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Parameter		Limits			
Symbol	raidilletei	Min	Тур	Max	Unit	
.,	Supply voltage (f (X <sub>IN</sub> )≤2MHz)	3. 0	5.0	5.5	V	
V <sub>cc</sub>	Supply voltage (f (X <sub>IN</sub> )>2MHz)	4.0	5.0	5.5	V	
V <sub>ss</sub>	Supply voltage		0		V	
.,	"H" input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> ,	0.01		.,	v	
V <sub>IH</sub>	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>1</sub>	0.8V <sub>CC</sub>		Vcc	V	
V <sub>IH</sub>	"H" input voltage RESET, X <sub>IN</sub> , CNV <sub>SS</sub>	0.8V <sub>CC</sub>		V <sub>cc</sub>	V	
.,	"L" input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> ,	0		0.314	v	
VIL	P5 <sub>0</sub> —P5 <sub>7</sub> , P6 <sub>0</sub> —P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>1</sub>	0		0. 2V <sub>CC</sub>	V	
V <sub>IL</sub>	"L" input voltage RESET	0		0.2V <sub>CC</sub>	٧	
V <sub>IL</sub>	"L" input voltage X <sub>IN</sub>	. 0		0.16V <sub>CC</sub>	٧	
VIL	"L" input voltage CNVss	0		0. 2V <sub>CC</sub>	V	
ΣI <sub>OH(peak)</sub>	"H" total peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> (Note 1)			-80	mA	
ΣI <sub>OH(peak)</sub>	"H" total peak output current P4 <sub>0</sub> —P4 <sub>7</sub> , P5 <sub>0</sub> —P5 <sub>7</sub> , P6 <sub>0</sub> —P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>1</sub> (Note 1)	•		-80	mA	
$\Sigma I_{OL(peak)}$	"L" total peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> (Note 1)			80	mA	
$\Sigma I_{OL(peak)}$	"L" total peak output current P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>1</sub> (Note 1)			80	mA	
ΣI <sub>OH(avg)</sub>	"H" total average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> (Note 1)			-40	mA	
ΣI <sub>OH(avg)</sub>	"H" total average output current P4 <sub>0</sub> —P4 <sub>7</sub> , P5 <sub>0</sub> —P5 <sub>7</sub> , P6 <sub>0</sub> —P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>1</sub> (Note 1)			-40	mA	
$\Sigma I_{OL(avg)}$	"L" total average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> (Note 1)			40	mA	
$\Sigma I_{OL(avg)}$	"L" total average output current P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>1</sub> (Note 1)			40	mA	
	"H" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> ,			-10	^	
loн(peak)	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>1</sub> (Note 2)			-10	mA	
	"L" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> ,			10	4	
loL(peak)	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>1</sub> (Note 2)			10	mA	
	"H" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> ,			-5	A	
loн(avg)	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>1</sub> (Note 3)			_5	mA	
	"L" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> ,			5	A	
loc(avg)	P5 <sub>0</sub> —P5 <sub>7</sub> , P6 <sub>0</sub> —P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>1</sub> (Note 3)			5	mA	
f(X <sub>IN</sub> )	Internal clock oscillation frequency (V <sub>CC</sub> =4.0~5.5V)			8	MHz	
I(VIN)	Internal clock oscillation frequency (V <sub>CC</sub> =3.0~5.5V)			2	WHZ	

Note 1 The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100ms. The total peak current is the peak value of all the currents.



<sup>2</sup> The peak output current is the peak current flowing in each port

<sup>3</sup> The average output current  $I_{OL\ (avg)},\ I_{OH\ (avg)}$  in an average value measured over 100ms

# M3800x Group

# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# 

Symbol	Parameter	Test conditions		Limits			Unit	
Cymbol	T drameter			Min	Тур	Max	Oill	
V <sub>OH</sub>	"H" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> .	I <sub>OH</sub> =−10mA   V <sub>CC</sub> =4.0~5.5V		V <sub>cc</sub> -2.0		}	V	
∨он	P6 <sub>0</sub> —P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>1</sub> (Note)	I <sub>OH</sub> =-10mA V <sub>CC</sub> =3.0~5.5V		V <sub>cc</sub> -1.0			V	
	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,	I <sub>OL</sub> =10mA V <sub>CC</sub> =4.0~5.5V				2. 0		
V <sub>OL</sub>	P3 <sub>0</sub> —P3 <sub>7</sub> , P4 <sub>0</sub> —P4 <sub>7</sub> , P5 <sub>0</sub> —P5 <sub>7</sub> , P6 <sub>0</sub> —P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>1</sub>	I <sub>OL</sub> =1.0mA V <sub>CC</sub> =3.0~5.5V				1.0	V	
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis CNTR <sub>0</sub> , CNTR <sub>1</sub> , INT <sub>0</sub> —INT <sub>5</sub>				0.4	1	V	
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis R <sub>x</sub> D, S <sub>CLK</sub>				0.5	-	V	
$V_{T+}-V_{T-}$	Hysteresis RESET				0.5	1	V	
Пн	"H" input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>1</sub>	V <sub>I</sub> =V <sub>CC</sub>	<u> </u>			5.0	μА	
IIH	"H" input current RESET, CNV <sub>SS</sub>	V <sub>I</sub> =V <sub>CC</sub>				5.0	μA	
I <sub>IH</sub>	"H" input current X <sub>IN</sub>	V <sub>I</sub> =V <sub>CC</sub>			4		μA	
I <sub>IL</sub>	"L" input current $P0_0-P0_7$ , $P1_0-P1_7$ , $P2_0-P2_7$ , $P3_0-P3_7$ , $P4_0-P4_7$ , $P5_0-P5_7$ , $P6_0-P6_7$ , $P7_0$ , $P7_1$ $\overline{RESET}$ , $CNV_{SS}$	v <sub>i</sub> =v <sub>ss</sub>			i	-5.0	μ <b>Α</b>	
կլ	"L" input current X <sub>IN</sub>	V <sub>I</sub> =V <sub>SS</sub>			-4		μΑ	
V <sub>RAM</sub>	RAM hold voltage	With clock stopped		2.0		5.5	٧	
		$f(X_{IN})=8MHz, V_{CC}=5V$			6. 4	13		
		$f(X_{IN})=5MHz, V_{CC}=5V$			4	8		
	,	$f(X_{IN})=2MHz, V_{CC}=3V$			0.8	2.0		
		When WIT instruction is execution if (X <sub>IN</sub> )=8MHz, V <sub>CC</sub> =5V	ed with		1.5	mA		
Icc	Supply current	When WIT instruction is execute $f(X_{IN}) = 5MHz$ , $V_{CC} = 5V$	ed with		1			
		When WIT instruction is execute $f(X_{IN}) = 2MHz$ , $V_{CC} = 3V$	ed with		0.2			
		When STP instruction is executed	Ta=25℃		0.1	1		
		with clock stopped, output transistors isolated	T <sub>a</sub> =85℃			10	μΑ	

Note: P4 $_5$  is measured when the P4 $_5$ /T $_X$ D P-channel output disable bit of the UART control register (bit 4 of address 001B $_{16}$ ) is "0"



**TIMING REQUIREMENTS 1** ( $v_{cc} = 4.0 \text{ to } 5.5 \text{V}$ ,  $v_{ss} = 0 \text{V}$ ,  $\tau_a = -20 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Oh al	Davamatan	Limits			114
Symbol	Parameter	Mın	Тур.	Max	Unit
tw(RESET)	Reset input "L" pulse width	2			μs
t <sub>C(XIN)</sub>	External clock input cycle time	125			ns
t <sub>WH(XIN)</sub>	External clock input "H" pulse width	50			ns
t <sub>WL(XIN)</sub>	External clock input "L" pulse width	50			ns
t <sub>C(CNTR)</sub>	CNTR <sub>0</sub> , CNTR <sub>1</sub> input cycle time	200			ns
twh(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "H" pulse width	80			ns
t <sub>WH(INT)</sub>	INT <sub>0</sub> to INT <sub>5</sub> input "H" pulse width	80			ns
t <sub>WL(CNTR)</sub>	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "L" pulse width	80			ns
t <sub>WL(INT)</sub>	INT <sub>0</sub> to INT <sub>5</sub> input "L" pulse width	80			ns
t <sub>C(SCLK)</sub>	Serial I/O clock input cycle time (Note)	800			ns
t <sub>WH</sub> (S <sub>CLK</sub> )	Serial I/O clock input "H" pulse width (Note)	370			ns
t <sub>WL(SCLK)</sub>	Serial I/O clock input "L" pulse width (Note)	370			ns
tsu(RXD-SCLK)	Serial I/O input set up time	220			ns
th(SCLK-RXD)	Serial I/O input hold time	100			ns

Note: When  $f(X_{IN}) = 5MHz$  and bit 6 of address  $001A_{16}$  is "1" Divide this value by four when  $f(X_{IN}) = 5MHz$  and bit 6 of address  $001A_{16}$  is "0"

# **TIMING REQUIREMENTS 2** ( $v_{cc} = 3.0 \text{ to } 5.5 \text{V}$ , $v_{ss} = 0 \text{V}$ , $\tau_a = -20 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Sumbal	December	Limits			
Symbol	Parameter	Mın	Тур	Max	Unit
tw(RESET)	Reset input "L" pulse width	2			μs
t <sub>C(XIN)</sub>	External clock input cycle time	500			ns
t <sub>WH(XIN)</sub>	External clock input "H" pulse width	200			ns
t <sub>WL(XIN)</sub>	External clock input "L" pulse width	200			ns
t <sub>C(CNTR)</sub>	CNTR <sub>0</sub> , CNTR <sub>1</sub> input cycle time	500			ns
t <sub>WH(CNTR)</sub>	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "H" pulse width	230			ns
t <sub>WH(INT)</sub>	INT <sub>0</sub> to INT <sub>5</sub> input "H" pulse width	230			ns
t <sub>WL(CNTR)</sub>	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "L" pulse width	230			ns
t <sub>WL(INT)</sub>	INT <sub>0</sub> to INT <sub>5</sub> input "L" pulse width	230			ns ,
t <sub>C</sub> (S <sub>CLK</sub> )	Serial I/O clock input cycle time (Note)	2000			ns
t <sub>WH</sub> (S <sub>CLK</sub> )	Serial I/O clock input "H" pulse width (Note)	950			ns
t <sub>WL(SCLK)</sub>	Serial I/O clock input "L" pulse width (Note)	950			ns
t <sub>SU(RXD</sub> -s <sub>CLK</sub> )	Serial I/O input set up time	400			ns
th(SCLK-RXD)	Serial I/O input hold time	200			ns

Note: When  $f(X_{IN}) = 5MHz$  and bit 6 of address  $001A_{16}$  is "1" Divide this value by four when  $f(X_{IN}) = 5MHz$  and bit 6 of address  $001A_{16}$  is "0"



# **SWITCHING CHARACTERISTICS 1** ( $V_{cc} = 4.0 \text{ to } 5.5 \text{V}$ , $V_{ss} = 0 \text{V}$ , $T_a = -20 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Parameter	L	Unit		
Symbol	Farameter	Mın	Тур	Max	Unit
t <sub>wh(SCLK)</sub>	Serial I/O clock output "H" pulse width	t <sub>C(SCLK)</sub> /2-30			ns
t <sub>WL(SCLK)</sub>	Serial I/O clock output "L" pulse width	t <sub>C(SCLK)</sub> /2-30			ns
t <sub>d(SCLK</sub> -T <sub>XD)</sub>	Serial I/O output delay time (Note 1)			140	ns
t <sub>V</sub> (S <sub>CLK</sub> -T <sub>XD</sub> )	Serial I/O output valid time (Note 1)	-30			ns
t <sub>r(sclk)</sub>	Serial I/O clock output rise time			30	ns
t <sub>f(SCLK)</sub>	Serial I/O clock output fall time			30	ns
t <sub>r(cмos)</sub>	CMOS output rise time (Note 2)		10	30	ns
tf(cMos)	CMOS output fall time (Note 2)		10	30	ns

Note 1: When the P4<sub>5</sub>/T<sub>x</sub>D P-channel output disable bit of the UART control register (bit 4 of address 001B<sub>16</sub>) is "0"

 $2:X_{\text{OUT}}$  pin excluded

# **SWITCHING CHARACTERISTICS 2** ( $V_{cc} = 3.0 \text{ to } 5.5 \text{V}$ , $V_{ss} = 0 \text{V}$ , $T_a = -20 \text{ to } 85 \text{°C}$ , unless otherwise noted)

Symbol	Parameter	L			
		Min	Тур	Max	Unit
t <sub>WH</sub> (S <sub>CLK</sub> )	Serial I/O clock output "H" pulse width	t <sub>C(SCLK)</sub> /2-50			ns
t <sub>WL(SCLK)</sub>	Serial I/O clock output "L" pulse width	t <sub>C(SCLK)</sub> /2-50			ns
td(s <sub>CLK</sub> -T <sub>XD</sub> )	Serial I/O output delay time (Note 1)			350	ns
$t_{\boldsymbol{V}(S_{CLK} - T_{\boldsymbol{X}^{D}})}$	Serial I/O output valid time (Note 1)	-30			ns
t <sub>r(SCLK)</sub>	Serial I/O clock output rise time			50	ns
t <sub>f(SCLK)</sub>	Serial I/O clock output fall time			50	ns
t <sub>r(cMos)</sub>	CMOS output rise time (Note 2)		20	50	ns
tf(cMos)	CMOS output fall time (Note 2)		20	50	ns

Note 1: When the  $P4_5/T_xD$  P-channel output disable bit of the UART control register (bit 4 of address  $001B_{16}$ ) is "0"

 $2:X_{\text{OUT}}$  pin excluded




Fig. 24 Circuit for measuring output switching characteristics (1)

# TIMING REQUIREMENTS IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE

(V<sub>CC</sub> = 4.0 to 5.5V, V<sub>SS</sub> = 0V,  $\rm T_{a}$  = -20 to  $85\,^{\circ}\rm C$  , unless otherwise noted)

Symbol	Parameter		Linut		
		Mın	Тур	Max	Unit
t <sub>su(ONW</sub> −ø)	ONW input set up time	-20			ns
th(ø-onw)	ONW input hold time	-20			ns
t <sub>su(DB</sub> −ø)	Data bus set up time	60			ns
t <sub>h(∳−DB)</sub>	Data bus hold time	0			ns

# SWITCHING CHARACTERISTICS IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE

( $V_{CC} = 4.0$  to 5.5V,  $V_{SS} = 0$ V,  $T_a = -20$  to  $85^{\circ}$ C, unless otherwise noted)

Symbol	Parameter	Limits			T
Symbol		Mın	Тур	Max	Unit
t <sub>C</sub> (∅)	$\phi$ clock cycle time		2×t <sub>C(XIN)</sub>		ns
t <sub>WH(∅)</sub>	φ clock "H" pulse width	t <sub>C(XIN)</sub> -10			ns
t <sub>WL(ø)</sub>		t <sub>C(XIN)</sub> -10			ns
t <sub>d(∲—AH)</sub>	AD <sub>15</sub> to AD <sub>8</sub> delay time		20	40	ns
t <sub>V</sub> (ø−AH)	AD <sub>15</sub> to AD <sub>8</sub> valid time	6	10		ns
td(ø-AL)	AD <sub>7</sub> to AD <sub>0</sub> delay time		25	45	ns
t <sub>V(Ø-AL)</sub>	AD <sub>7</sub> to AD <sub>0</sub> valid time	6	10		ns
td(ø-sync)	SYNC delay time		20		ns
t <sub>V(∳-SYNC)</sub>	SYNC valid time		10		ns
t <sub>d(∲</sub> —wR)	RD and WR delay time		10	20	ns
t <sub>V</sub> (ø—₩R)	RD and WR valid time	3	5	10	ns
t <sub>d(∲−DB)</sub>	Data bus delay time		20	70	ns
t <sub>V(∲</sub> —DB)	Data bus valid time	15			ns
td(RESET-RESETOUT)	RESET <sub>OUT</sub> output delay time (Note)			200	ns
t <sub>V(ø-RESET)</sub>	RESET <sub>OUT</sub> output valid time (Note)	0		200	ns

Note: The RESET<sub>OUT</sub> output goes "H" in sync with the rise of the  $\phi$  clock that is anywhere between about 1 cycle and 19 cycles after the RESET input goes "H"





Fig. 25 Circuit for measuring output switching characteristics (2)




# TIMING DIAGRAM

# (1) Timing diagram






# (2) Timing diagram in memory expansion mode and microprocessor mode



# (3) Timing diagram in microprocessor mode





# MITSUBISHI MICROCOMPUTERS

# M3806x Group

# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# DESCRIPTION

The M3806x group is made up of 8-bit microcomputers based on the MELPS 740 core.

The M3806x group is designed for controlling systems that require analog signal processing and include two serial I/O functions, A-D converters, and D-A converters.

The various microcomputers in the M3806x group include variations of internal memory size and packaging. For details, see the section on part numbering.

For details on availability of microcomputers in the M3806x group, see the section on group expansion.

# **FEATURES**

•	Instruction execution time $\cdots$ 0.5 $\mu$ s
	(shortest instruction at 8MHz oscillation frequency)
•	Memory size
	ROM ······ 4K to 32K bytes
	RAM192 to 1024 bytes
•	Programmable input/output ports ······ 72
	Interrupts ······ 16 sources, 16 vectors
	Timers8 bit×4
•	Serial I/O1 ······· 8-bit×1(UART or Clock-synchronized)

Basic machine-language instructions ----- 71

Serial I/O2 ······ 8-bit×1(Clock-synchronized)


Low power dissipation -------32mW

Memory expansion possible

Operating temperature range ····· −20 to 85°C


# **APPLICATIONS**

Office automation, VCRs, tuners, musical instruments, cameras, air conditioners, etc.






# MITSUBISHI MICROCOMPUTERS M3806x Group










# PIN DESCRIPTION

Pin	Name	Function	Alternate Function				
V <sub>cc</sub>	Power supply	Power supply inputs 4 0 to 5 5V to V <sub>CC</sub> , and 0V to V <sub>SS</sub> .					
V <sub>ss</sub>							
CNV <sub>ss</sub>	CNV <sub>SS</sub>	This pin controls the operation mode of the chip. Normally connected to V <sub>SS</sub> . If this pin is connected to V <sub>CC</sub> , the internal ROM is inhibited and external memory is accessed.					
V <sub>REF</sub>	Analog reference voltage	Reference voltage input pin for A-D and D-A converters					
AV <sub>SS</sub>	Analog power supply	GND input pin for A-D and D-A converter Keep at the same	potential as V <sub>SS</sub>				
RESET	Reset input	To reset the microcomputer, this pin should be kept at an tions	"L" level for more than $2\mu s$ under normal operating condi-				
X <sub>IN</sub>	Clock input	Input and output signals for the internal clock generation circuit. Connect a ceramic resonator or quartz crystal between					
X <sub>OUT</sub>	Clock output	the $X_{\text{IN}}$ and $X_{\text{OUT}}$ pins to set the oscillation frequency. If an pin and leave the $X_{\text{OUT}}$ pin open	external clock is used, connect the clock source to the X <sub>IN</sub>				
P0 <sub>0</sub> P0 <sub>7</sub>	I/O port P0	An 8 bit CMOS I/O port An I/O direction register allows ea	ch pin to be individually programmed as either input or out-				
P1 <sub>0</sub> P1 <sub>7</sub>	I/O port P1	put At reset this port is set to input mode in modes other than single-chip, these pins are used as address, data, and control bus I/O pins					
P2 <sub>0</sub> -P2 <sub>7</sub>	I/O port P2						
P3 <sub>0</sub> -P3 <sub>7</sub>	I/O port P3						
P4 <sub>0</sub> , P4 <sub>1</sub>	I/O port P4	An 8-bit CMOS I/O port with the same function as port P0					
P4 <sub>2</sub> /INT <sub>0</sub> , P4 <sub>3</sub> /INT <sub>1</sub>			External interrupt input pin				
P4 <sub>4</sub> /R <sub>X</sub> D, P4 <sub>5</sub> /T <sub>X</sub> D,			Serial I/O1 I/O pins				
P4 <sub>6</sub> /S <sub>CLK1</sub> , P4 <sub>7</sub> /S <sub>RDY1</sub>							
P5 <sub>0</sub>	I/O port P5	An 8-bit CMOS I/O port with the same function as port P0					
P5 <sub>1</sub> /INT <sub>2</sub> — P5 <sub>3</sub> /INT <sub>4</sub>			External interrupt input pin				
P5 <sub>4</sub> /CNTR <sub>0</sub> , P5 <sub>5</sub> /CNTR <sub>1</sub>			Timer X and Timer Y I/O pins				
P5 <sub>6</sub> /DA <sub>1</sub> , P5 <sub>7</sub> /DA <sub>2</sub>			D-A convertér output pins				
P6 <sub>0</sub> /AN <sub>0</sub> — P6 <sub>7</sub> /AN <sub>7</sub>	I/O port P6	An 8-bit CMOS I/O port with the same function as port P0	A-D converter input pins				
P7 <sub>0</sub> /S <sub>IN2</sub> , P7 <sub>1</sub> /S <sub>OUT2</sub> , P7 <sub>2</sub> /S <sub>CLK2</sub> , P7 <sub>3</sub> /S <sub>RDY2</sub>	I/O port P7	An 8-bit I/O port with the same function as port P0 The output structure of this port is N-channel open drain, and the input levels are CMOS compatible	Serial I/O2 I/O pins				
P7 <sub>4</sub> —P7 <sub>7</sub>	,						
P8 <sub>0</sub> P8 <sub>7</sub>	I/O port P8	An 8-bit CMOS I/O port with the same function as port P0					



# PART NUMBERING






# **GROUP EXPANSION**

Mitsubishi plans to expand the M3806x group as follows:

- (1) Support for mask ROM, one-time programmable, and EPROM versions
  - ROM/PROM capacity 12K to 32K bytes
    RAM capacity 384 to 1024 bytes

(2)	Packages
	80P6N ····· 0.8mm-pitch plastic molded QFP
	80P6S······0.65mm-pitch plastic molded QFP
	80D0 ·······0.8mm-pitch ceramic LCC



The development schedule and other details of products under development may be revised without notice Currently supported products are listed below

# As of March 1992

Product name	(P) ROM size (bytes)	RAM size (bytes)	Package	Remarks	
M38062M3-XXXFP				Mask ROM version	
M38062E3-XXXFP	38062E3-XXXFP		80P6N One-time programmable version		
M38062E3FP				One-time programmable version (blank)	
M38062M3-XXXGP	12K	384	80P6S	Mask ROM version	
M38062E3-XXXGP				One-time programmable version	
M38062E3GP				One-time programmable version (blank)	
M38062E3FS			80D0	EPROM version	
M38062M6-XXXFP		Mask ROM versi		Mask ROM version	
M38062E6-XXXFP	24K	512	80P6N	One-time programmable version	
M38063E6FP				One-time programmable version (blank)	
M38063M6-XXXGP				Mask ROM version	
M38063E6-XXXGP			80P6S	One-time programmable version	
M38063E6GP				One-time programmable version (blank)	
M38063E6FS			80D0	EPROM version	



# **FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)**

Microcomputers of the M3806x group use the standard MELPS 740 instruction set. Refer to the table of MELPS 740 addressing modes and machine instructions or the MELPS 740 Software Manual for details on the instruction set.

Machine-resident MELPS 740 instructions are as follows: The FST and SLW instructions are not available for use. The STP, WIT, MUL, and DIV instructions can be used.

# **CPU Mode Register**

The CPU mode register (address  $003B_{16}$ ) contains processor mode bits that specify the operating mode of the chip. The CPU mode register also contains the stack page select bit.




Fig. 1 Structure of CPU mode register



# **MEMORY**

## · Special Function Register (SFR) Area

The Special Function Register area contains registers which control functions such as I/O ports and timers, and is located in the zero page area.

# • RAM

RAM is used for data storage as well for stack area.

#### ROM

The first 128 bytes and the last two bytes of ROM are reserved for device testing and the rest is user area for storing programs.

# Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

# Zero Page

The 256 bytes from addresses  $0000_{16}$  to  $00FF_{16}$  are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area. The zero page addressing mode can be used to specify memory and register addresses in the zero page area. This dedicated zero page addressing mode enables access to this area with only 2 bytes.

## Special Page

The 256 bytes from addresses FF00<sub>16</sub> to FFFF<sub>16</sub> are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. This dedicated special page addressing mode enables access to this area with only 2 bytes.




Fig. 2 Memory map diagram



# M3806x Group

000016	Port P0 (P0)	002016	Prescaler 12 (PRE12)
000116	Port P0 direction register (P0D)	002116	Timer 1 (T1)
000216	Port P1 (P1)	002216	Timer 2 (T2)
000316	Port P1 direction register (P1D)	002316	Timer XY mode register (TM)
000416	Port P2 (P2)	002416	Prescaler X (PREX)
000516	Port P2 direction register (P2D)	002516	Timer X (TX)
000616	Port P3 (P3)	002616	Prescaler Y (PREY)
000716	Port P3 direction register (P3D)	002716	Timer Y (TY)
000816	Port P4 (P4)	0028 <sub>16</sub>	
000916	Port P4 direction register (P4D)	002916	
000A <sub>16</sub>	Port P5 (P5)	002A <sub>16</sub>	
000B <sub>16</sub>	Port P5 direction register (P5D)	002B <sub>16</sub>	
000C <sub>16</sub>		002C <sub>16</sub>	
	Port P6 direction register (P6D)	002D <sub>16</sub>	
000E <sub>16</sub>	Port P7 (P7)	002E <sub>16</sub>	
000F <sub>16</sub>	Port P7 direction register (P7D)	002F <sub>16</sub>	
0010 <sub>16</sub>	Port P8 (P8)	003016	
0011 <sub>16</sub>	Port P8 direction register (P8D)	003116	AND
0012 <sub>16</sub>		003216	
0013 <sub>16</sub>		0033 <sub>16</sub>	
0014 <sub>16</sub>		003416	AD/DA control register (ADCON)
0015 <sub>16</sub>		0035 <sub>16</sub>	A-D conversion register (AD)
0016 <sub>16</sub>		003616	D-A1 conversion register (DA1)
0017 <sub>16</sub>	Transmit/receive buffer 1 (TB1/RB1)	0037 <sub>16</sub>	D-A2 conversion register (DA2)
0018 <sub>16</sub>	Serial I/O1 status register (SIO1STS)	0038 <sub>16</sub> 0039 <sub>16</sub>	
0019 <sub>16</sub> 001A <sub>16</sub>	Serial I/O1 status register (SIO1S1S) Serial I/O1 control register (SIO1CON)	0039 <sub>16</sub>	Interrupt edge selection register (INTEDGE)
001A <sub>16</sub>	UART control register (UARTCON)	003A <sub>16</sub>	
	Baud rate generator (BRG)		Interrupt request register 1 (IREQ1)
	Serial I/O2 control register (SIO2CON)		Interrupt request register 1 (IREQ1)
001E <sub>16</sub>	Genain G2 control register (SiO2OON)		Interrupt control register 1 (ICON1)
	Serial I/O2 register (SIO2)		Interrupt control register 2 (ICON2)

Fig. 3 Memory map of special function register (SFR)



# I/O PORTS

# **Direction Registers**

The M3806x group microprocessors have 72 programmable I/O pins arranged in nine I/O ports (ports P0 to P8). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input or output. When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin.which is set for output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Ref No
P0 <sub>0</sub> P0 <sub>7</sub>	Port P0	Input/output,	CMOS 3-state output	Address lower-byte	CPU mode register	(1)
PU <sub>0</sub> —PU <sub>7</sub>		ındıvidual bits	CMOS level input	output		
P1 <sub>0</sub> P1 <sub>7</sub>	Port P1	Input/output,	CMOS 3-state output	Address upper-byte	CPU mode register	
F10-F17	Port PI	individual bits	CMOS level input	output		
P2 <sub>0</sub> -P2 <sub>7</sub>	Port P2	Input/output,	CMOS 3-state output	Data bus I/O	CPU mode register	
FZ0 FZ7		ındıvidual bıts	CMOS fevel input	Data bus 1/O		
P3 <sub>0</sub> -P3 <sub>7</sub>	Port P3	Input/output,	CMOS 3-state output	Control signal I/O	CPU mode register	
F30 F37		ındıvidual bits	CMOS level input	Control signal 1/O	CFU mode register	
P4 <sub>0</sub> , P4 <sub>1</sub>						
P4 <sub>2</sub> /INT <sub>0</sub> ,				External interrupt	Interrupt edge selection register	(2)
P4 <sub>3</sub> /INT <sub>1</sub>		Input/output,	output, CMOS 3-state output input	input		
P4₄/R <sub>×</sub> D,	Port P4	individual bits	CMOS level input		Serial I/O control O register UART control register	(3)
P4 <sub>5</sub> /T <sub>X</sub> D,		marviduai bits		Serial I/O1 function I/O		(4)
P4 <sub>6</sub> /S <sub>CLK1</sub> ,						(5)
P4 <sub>7</sub> /S <sub>RDY1</sub>						(6)
P5 <sub>0</sub>			External			(1)
P5 <sub>1</sub> /INT <sub>2</sub> ,				External interrupt input	Interrupt edge selection register	
P5 <sub>2</sub> /INT <sub>3</sub> ,						(2)
P5 <sub>3</sub> /INT <sub>4</sub>	Port P5	Input/output,	CMOS 3-state output CMOS level input			
P5₄/CNTR₀,	101110	individual bits		Timer XY function I/O		(7)
P5 <sub>5</sub> /CNTR <sub>1</sub>						(//
P5 <sub>6</sub> /DA <sub>1</sub> ,				D-A converter output	AD/DA control register	(8)
P5 <sub>7</sub> /DA <sub>2</sub>					7157 571 Control Togloto	(0)
P6 <sub>0</sub> /AN <sub>0</sub> —	Port P6	Input/output,	CMOS 3-state output	A-D converter input		(9)
P6 <sub>7</sub> /AN <sub>7</sub>		ındividual bits	CMOS level input	7. B conventor input		
P7 <sub>0</sub> /S <sub>IN2</sub> ,	Port P7	Port P7		Serial I/O2 function I/O	Serial I/O2 control register	(10)
P7 <sub>1</sub> /S <sub>OUT2</sub> ,			N-channel open-drain output			(11)
P7 <sub>2</sub> /S <sub>CLK2</sub> ,			CMOS level input			(12)
P7 <sub>3</sub> /S <sub>RDY2</sub>			Soo lovoi input			(13)
P7 <sub>4</sub> —P7 <sub>7</sub>						(14)
P8 <sub>0</sub> —P8 <sub>7</sub>	Port P8	Input/output,	CMOS 3-state output			(1)
. 50 1 07	FOILED	individual bits	CMOS level input		1	(17

Note: For details of the functions of ports P0 to P3 in modes other than single-chip mode, and how to use double-function ports as function I/O ports, see the applicable sections.






Fig. 4 Port block diagram (single-chip mode) (1)




Fig. 5 Port block diagram (single-chip mode) (2)

# **INTERRUPTS**

A total of 16 sources can generate interrupts: 7 external, 8 internal, and 1 software.

# Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag-except for the software interrupt set by the BRK instruction. An interrupt is generated if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0". Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software.

The I flag disables all interrupts except for the BRK instruction interrupt.

# Interrupt Operation

When an interrupt is received, the program counter and processor status register are automatically pushed onto the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

#### Notes on Use

When the active edge of an external interrupt ( $INT_0$  to  $INT_4$ ,  $CNTR_0$ , or  $CNTR_1$ ) is changed, the corresponding interrupt request bit may also be set. To insure proper operation when selecting the active edge, disable interrupts before setting the interrupt edge selection.

Table 1 Interrupt vector addresses and priorities

Intermed source	Priority	Vector address (Note 1)		Interrupt request	Remarks	
Interrupt cause		High	Low	generation conditions	Hemarks	
Reset (Note 2)	1	FFFD <sub>16</sub>	FFFC <sub>16</sub>	At reset	Non-maskable	
INT <sub>0</sub>	2	FFFB <sub>16</sub>	At detection of either rising or falling edge of INT <sub>0</sub> input		External interrupt (active edge selectable)	
INT <sub>1</sub>	3	FFF9 <sub>16</sub>	FFF8 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>1</sub> input	External interrupt (active edg selectable)	
Serial I/O1 reception	4	FFF7 <sub>16</sub>	FFF6 <sub>16</sub>	At end of serial I/O1 data reception	Valid when serial I/O1 is selected	
Serial I/O1 transmission	5	FFF5 <sub>16</sub>	FFF4 <sub>16</sub>	At end of serial I/O1 transfer shift or when transmission buffer is empty	Valid when serial I/O1 is selected	
Timer X	6	FFF3 <sub>16</sub>	FFF2 <sub>16</sub>	At timer X overflow		
Timer Y	7	FFF1 <sub>16</sub>	FFF0 <sub>16</sub>	At timer Y overflow		
Timer 1	8	FFEF <sub>16</sub>	FFEE <sub>16</sub>	At timer 1 overflow	STP release timer overflow	
Timer 2	9	FFED <sub>16</sub>	FFEC <sub>16</sub>	At timer 2 overflow		
CNTR <sub>0</sub>	10	FFEB <sub>16</sub>	FFEA <sub>16</sub>	At detection of either rising or falling edge of CNTR <sub>0</sub> input	External interrupt (active edge selectable)	
CNTR <sub>1</sub>	11	FFE9 <sub>16</sub>	FFE8 <sub>16</sub>	At detection of either rising or falling edge of CNTR <sub>1</sub> input	External interrupt (active edge selectable)	
Serial I/O2	12	FFE7 <sub>16</sub>	FFE6 <sub>16</sub>	At end of serial I/O2 data transfer	Valid when serial I/O2 is selected	
INT <sub>2</sub>	13	FFE5 <sub>16</sub>	FFE4 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>2</sub> input	External interrupt (active edge selectable)	
INT <sub>3</sub>	14	FFE3 <sub>16</sub>	FFE2 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>3</sub> input	External interrupt (active edge selectable)	
INT <sub>4</sub>	15	FFE1 <sub>16</sub>	FFE0 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>4</sub> input	External interrupt (active edge selectable)	
A-D converter	16	FFDF <sub>16</sub>	FFDE <sub>16</sub>	At end of A-D conversion		
BRK instruction	17	FFDD <sub>16</sub>	FFDC <sub>16</sub>	At BRK instruction execution	Non-maskable software inter- rupt	

Note 1: Vector addresses contain interrupt jump destination addresses

2 : Reset function in the same way as an interrupt with the highest priority






Fig. 6 Interrupt control




Fig. 7 Structure of interrupt-related registers



#### **TIMERS**

Microcomputers of the M3806x group have 4 timers: timer X, timer Y, timer 1, and timer 2.

The timers count down. Once a timer reaches  $00_{16}$ , the next count pulse reloads the contents of the corresponding timer latch into the timer, and sets the corresponding interrupt request bit to 1.

The divide ratio of each timer or prescaler is given by 1/(n+1), where n is the value in the corresponding timer or prescaler latch.




Fig. 8 Structure of timer XY register

## Timer 1 and Timer 2

The count source of prescaler 12 is the oscillation frequency divided by 16. The output of prescaler 12 is counted by timer 1 and timer 2, and a timer overflow sets the interrupt request bit.

# Timer X and Timer Y

Timer X and Timer Y can each be set to operate in one of four operating modes by setting the timer XY mode register.

- Timer Mode
   In timer mode, the timer counts a signal that is the
- oscillation frequency divided by 16.

  2. Pulse Output Mode
  - Timer X (or timer Y) counts a signal which is the oscillation frequency divided by 16. Whenever the contents of the timer reach "0", the signal output from the CNTR<sub>0</sub> (or CNTR<sub>1</sub>) pin is inverted. If the CNTR<sub>0</sub> (or CNTR<sub>1</sub>) active edge select bit is "0", output begins at "H". If it is "1", output starts at "L" When using a timer in this mode, set the corresponding port P5<sub>4</sub> (or port P5<sub>5</sub>) direction register to output mode.
- Event Counter Mode
   Operation in event counter mode is the same as in timer mode, except the timer counts signals input through the CNTR<sub>0</sub> or CNTR<sub>1</sub> pin.
- If the CNTR<sub>0</sub> (or CNTR<sub>1</sub>) active edge select bit is "0", the timer counts at the oscillation frequency divided by 16 while the CNTR<sub>0</sub> (or CNTR<sub>1</sub>) pin is at "H". If the

4. Pulse Width Measurement Mode

16 while the  ${\sf CNTR}_0$  (or  ${\sf CNTR}_1$ ) pin is at "H". If the  ${\sf CNTR}_0$  (or  ${\sf CNTR}_1$ ) active edge select bit is "1", the count continues during the time that the  ${\sf CNTR}_0$  (or  ${\sf CNTR}_1$ ) pin is at "L".

In all of these modes, the count can be stopped by setting the timer X (timer Y) count stop bit to "1". Every time a timer overflows, the corresponding interrupt request bit is set.






Fig. 9 Block diagram of timer X, timer Y, timer 1, and timer 2



# SERIAL I/O1

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

Clock Synchronous Serial I/O
 Clock synchronous serial I/O1 mode can be selected by

setting the mode select bit of the serial I/O1 control register to "1"

For clock-synchronized serial I/O1, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit or receive buffer.




Fig. 10 Block diagram of clock-synchronized serial I/O1




Fig. 11 Operation of clock-synchronized serial I/O1 function



(2) Asynchronous serial I/O (UART) mode Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode select bit of the serial I/O control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer, but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer. The transmit buffer can also hold the next data to be transmitted, and the receive buffer can hold a character while the next character is being received.




Fig. 12 Block diagram of UART serial I/O






Fig. 13 Operation of UART serial I/O function

# [Serial I/O Control Register (SIO1CON) 001A<sub>16</sub>] The serial I/O control register contains eight control bits for the serial I/O function.

# [UART Control Register (UARTCON) 001B<sub>16</sub>]

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer. One bit in this register (bit 4) is always valid and sets the output structure of the  $P4_5/T_XD$  pin.

# [Serial I/O1 Status Register (SIO1STS) 0019<sub>16</sub>]

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE,

FE, and SE (bit 3 to bit six, respectively). Writing "0" to the serial I/O enable bit SIOE (bit 7 of the Serial I/O Control Register) also clears all the status flags, including the error flags.

All bits of the serial I/O1 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to "1", the transmitter shift completion flag (bit 2) and the transmitter buffer empty flag (bit 0) become "1".

# [Transmit Buffer/Receive Buffer (TB/RB) 0018<sub>16</sub>]

The transmit buffer and the receive buffer are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

# [Baud Rate Generator (BRG) 001C<sub>16</sub>]

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by 1/(n+1), where n is the value written to the Baud Rate Generator






Fig. 14 Structure of serial I/O control registers

# SERIAL I/O2

The serial I/O2 function can be used only for clock synchronous serial I/O.

For clock synchronous serial I/O the transmitter and the receiver must use the same clock. If the internal clock is used, transfer is started by a write signal to the serial I/O2 register.

**Serial I/O2 Control Register (SIO2CON) 001D**<sub>16</sub>
The serial I/O2 control register contains seven bits which control various serial I/O functions.




Fig. 15 Structure of serial I/O2 control register




Fig. 16 Block diagram of serial I/O2 function




Fig. 17 Timing of serial I/O2 function



## **A-D CONVERTER**

The functional blocks of the A-D converter are described below.

## [A-D Conversion Register]

The A-D conversion register is a read-only register which contains the result of an A-D conversion. This register should not be read during an A-D conversion.

## [AD/DA Control Register]

The AD/DA control register controls the A-D conversion process. Bits 0 to 2 select a specific analog input pin. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at "0" during an A-D conversion, and changes to "1" when an A-D conversion ends. Writing "0" to this bit starts the A-D conversion. Bits 6 and 7 are used to control the output of the D-A converter.

## [Comparison Voltage Generator]

The comparison voltage generator divides the voltage between  $AV_{SS}$  and  $V_{REF}$  into 256 steps for comparison to the analog input.

## [Channel Selector]

The channel selector selects one of the ports  $P6_0/AN_0$  to  $P6_7/AN_7$ , and inputs the voltage to the comparator.

## [Comparator and Control Circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage, then stores the result in the A-D conversion register. When an A-D conversion is complete, the control circuit sets the A-D conversion completion bit and the A-D interrupt request bit to "1".

The comparator contains a capacitor, so  $f(X_{\rm IN})$  should be at least 500kHz during an A-D conversion.




Fig. 18 Structure of AD/DA control register




Fig. 19 Block diagram of A-D converter

## **D-A CONVERTER**

Microcomputers of the M3806x group have two internal D-A converters (D-A1 and D-A2) with 8-bit resolutions.

The D-A converter outputs a voltage corresponding to the value in the D-A conversion register. The voltage is output from the  $\mathrm{DA}_1$  or  $\mathrm{DA}_2$  pin by setting the D-A output enable bit to "1".

When using the D-A converter, the corresponding port direction register bit  $(DA_1/P5_6 \text{ or } DA_2/P5_7)$  should be set to "0" (input status).

The output analog voltage V is determined by the value n (base 10) in the D-A conversion register as follows:

$$V = V_{REF} \times n/256 (n=0 \text{ to } 255)$$

Where V<sub>REF</sub> is the reference voltage.

At reset, the D-A conversion registers are cleared to "00", the D-A output enable bits are cleared to "0", and the P5 $_{\rm e}/$  DA $_{\rm 1}$  and P5 $_{\rm 7}/$ DA $_{\rm 2}$  pins are set to input (high impedance). The D-A output is not buffered, so the user must supply an external buffer when driving a low-impedance load. Set V $_{\rm CC}$  to at least 4.0V, when using the D-A converter.




Fig. 20 Block diagram of D-A converter




Fig. 21 Equivalent connection circuit of D-A converter



## RESET CIRCUIT

A microcomputer in the M3806x group is reset if the  $\overline{RESET}$  pin is held at a "L" level for at least  $2\mu s$  then is returned to a "H" level (the power supply voltage should be between 4.0V and 5.5V). In order to give the  $X_{IN}$  clock time to stabilize, internal operation does not begin until after 8 to 12  $X_{IN}$  clock cycles are complete. After the reset is completed, the program starts from the address contained in address FFFD (upper byte) and address FFFC (lower byte). Make sure that the reset input voltage is no more than 0.8V for a power supply voltage of 4.0V.




Fig. 22 Example of reset circuit

	Address	Register contents			
(1) Port P0 direction register	(0001 <sub>16</sub> )	00 <sub>16</sub>			
(2) Port P1 direction register	(0003 <sub>16</sub> )	0016			
(3) Port P2 direction register	(0005 <sub>16</sub> )	0016			
(4) Port P3 direction register	(0007 <sub>16</sub> )	0016			
(5) Port P4 direction register	(0009 <sub>16</sub> )	00 <sub>16</sub>			
(6) Port P5 direction register	(000B <sub>16</sub> )	0016			
(7) Port P6 direction register	(000D <sub>16</sub> )	00 <sub>16</sub>			
(8) Port P7 direction register	(000F <sub>16</sub> )	0016			
(9) Port P8 direction register	(0011 <sub>16</sub> )	0016			
(10) Serial I/O1 status register	(0019 <sub>16</sub> )	1 0 0 0 0 0 0 0			
(11) Serial I/O1 control register	( 0 0 1 A <sub>16</sub> )	0016			
(12) UART control register	(001B <sub>16</sub> )	1 1 1 0 0 0 0 0			
(13) Serial I/O2 control register	(001D <sub>16</sub> )	0016			
(14) Prescaler 12	(0020 <sub>16</sub> )	FF <sub>16</sub>			
(15) Timer 1	(0021 <sub>16</sub> )	01 <sub>16</sub>			
(16) Timer 2	(0022 <sub>16</sub> )	FF <sub>16</sub>			
(17) Timer XY mode register	(0023 <sub>16</sub> )	00 <sub>16</sub>			
(18) Prescaler X	(0024 <sub>16</sub> )	FF <sub>16</sub>			
(19) Timer X	(0025 <sub>16</sub> )	FF <sub>16</sub>			
(20) Prescaler Y	(0026 <sub>16</sub> )	FF <sub>16</sub>			
(21) Timer Y	(0027 <sub>16</sub> )	FF <sub>16</sub>			
(22) AD/DA control register	(0034 <sub>16</sub> )	0 0 0 0 1 0 0 0			
(23) D-A1 conversion register	(0036 <sub>16</sub> )	00 <sub>16</sub>			
(24) D-A2 conversion register	(0037 <sub>16</sub> )	00 <sub>16</sub>			
(25) Interrupt edge selection register	(003A <sub>16</sub> )	00 <sub>16</sub>			
(26) CPU mode register	( 0 0 3 B <sub>16</sub> )	0 0 0 0 0 0 * 0			
(27) Interrupt control register 1	(003E <sub>16</sub> )	00 <sub>16</sub>			
(28) Interrupt control register 2	(003F <sub>16</sub> )	00 <sub>16</sub>			
(29) Processor status register	(PS)	$\times \times \times \times \times 1 \times \times$			
(30) Program counter	( P C <sub>H</sub> )	Contents of address FFFD <sub>16</sub>			
	( P C L)	Contents of address FFFC <sub>16</sub>			
Note:X:Undefined  **:The initial values of CM <sub>1</sub> are determined by the level at the CNV <sub>SS</sub> pin  The contents of all other registers and RAM are undefined after a reset, so they must be initialized by software					

Fig. 23 Internal status of microcomputer after reset






Fig. 24 Timing of reset



## **CLOCK GENERATION CIRCUIT**

An oscillation circuit can be created by connecting a resonator between  $X_{\text{IN}}$  and  $X_{\text{OUT}}$ . When using an external clock signal, input the clock signal to the  $X_{\text{IN}}$  pin and leave the  $X_{\text{OUT}}$  pin open.

er 1 will start counting and reset will not be released until timer 1 overflows, so set the timer 1 interrupt enable bit to "0" before the STP instruction is executed.

When the STP status is released, prescaler 12 and tim-

## **Oscillation Control**

#### (1) Stop Mode

If the STP instruction is executed, oscillation stops with the internal clock  $\phi$  at "H". Timer 1 is set to "FF<sub>16</sub>" and prescaler 12 is set to "01<sub>16</sub>".

Oscillation restarts when an external interrupt is received, but the internal clock  $\phi$  remains at "H" until timer 1 overflows.

This allows time for the clock circuit oscillation to stabilize. If oscillation is restarted by a reset, no wait time is generated, so keep the  $\overline{\text{RESET}}$  pin at "L" level until oscillation has stabilized.

## (2) Wait Mode

If the WIT instruction is executed, the internal clock  $\phi$  stops at a "H" level, but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received.

Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

To ensure that interrupts will be received to release the STP or WIT state, interrupt enable bits must be set to "1" before the STP or WIT instruction is executed.




Fig. 25 Ceramic resonator circuit




Fig. 26 External clock input circuit




Fig. 27 Block diagram of clock generation circuit



## PROCESSOR MODES

Single-chip mode, memory expansion mode, and microprocessor mode can be selected by changing the contents of the processor mode bits  $CM_0$  and  $CM_1$  (bits 0 and 1 of address  $003B_{16}$ ). In memory expansion mode and microprocessor mode, memory can be expanded externally through ports P0 to P3. In these modes, ports P0 to P3 lose their I/O port functions and become bus pins.

Table 2 Functions of ports in memory expansion mode and microprocessor mode

Port Name	Function
Port P0	Outputs lower byte of address.
Port P1	Outputs upper byte of address
Port P2	Operates as I/O pins for data $D_7$ to $D_0$ (including instruction codes)
Port P3	P3 <sub>0</sub> and P3 <sub>1</sub> function only as output pins (except that the port latch cannot be read) P3 <sub>2</sub> is the ONW input pin. P3 <sub>3</sub> is the RESET <sub>OUT</sub> output pin (Note) P3 <sub>4</sub> is the \$\phi\$ output pin. P3 <sub>5</sub> is the SYNC output pin. P3 <sub>6</sub> is the WR output pin, and P3 <sub>7</sub> is the RD output pin

Note: If  $CNV_{SS}$  is connected to  $V_{SS}$ , the microcomputer goes to single-chip mode after a reset, so this pin cannot be used as the RESET\_out output pin

## ● Single-Chip Mode

Select this mode by resetting the microcomputer with  $\text{CNV}_{\text{SS}}$  connected to  $\text{V}_{\text{SS}}.$ 

## Memory Expansion Mode

Select this mode by setting the processor mode bits to "01" in software with CNV<sub>SS</sub> connected to V<sub>SS</sub>. This mode enables external memory expansion while maintaining the validity of the internal ROM. Internal ROM will take precedence over external memory if addresses conflict.

## Microprocessor Mode

Select this mode by resetting the microcomputer with  $\text{CNV}_{SS}$  connected to  $\text{V}_{CC}$ , or by setting the processor mode bits to "10" in software with  $\text{CNV}_{SS}$  connected to  $\text{V}_{SS}$ . In microprocessor mode, the internal ROM is no longer valid and external memory must be used.




Fig. 28 Memory maps in various processor modes




Fig. 29 Structure of CPU mode register



## Bus Control with Memory Expansion

Microcomputers of the M3806x group have a built-in  $\overline{ONW}$  function to facilitate access to extra memory and I/O functions in memory expansion mode or microprocessor mode. If an "L" level signal is input to the  $\overline{ONW}$  pin when the CPU is in a read or write state, the corresponding read or write cycle is extended by one cycle of  $\phi$ . During this extended period, the  $\overline{RD}$  or  $\overline{WR}$  signal remains at "L". This extension period is valid only for writing to and reading from addresses  $0000_{16}$  to  $0007_{16}$  and  $0440_{16}$  to  $FFFF_{16}$ , and only read and write cycles are extended.




Fig. 30 ONW function timing



2-65

# NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". Therefore, flags that affect program execution must be initialized after a reset.

In particular, it is essential to initialize the T and D flags because of their effect on calculations.

### Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

#### **Decimal Calculations**

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute a ADC or SBC instruction. Only the ADC and SBC instructions yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred, but must be initialized before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

## **Timers**

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).

## **Multiplication and Division Instructions**

The MUL and DIV instructions do not affect the T and D flags.

The execution of these instructions does not change the contents of the processor status register.

## **Ports**

The contents of the port direction registers cannot be read. Programs can not use the value of a direction register as an index, or bit-test a direction register (BBC or BBS), or perform a read-modify-write instruction such as ROR, CLB, or SEB. Use instructions such as LDM and STA to set the port direction registers.

#### Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the  $\overline{S_{RDY1}}$  signal, set the transmit enable bit, the receive enable bit, and the  $\overline{S_{RDY1}}$  output enable bit to "1".

Serial I/O1 continues to output the final bit from the  $T_xD$  pin after transmission is completed. The  $S_{OUT2}$  pin from serial I/O2 goes to high impedance after transmission is completed

#### **A-D Converter**

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.

Make sure that  $f(X_{IN})$  is at least 500kHz during an A-D conversion. (If the  $\overline{ONW}$  pin has been set to "L", the A-D conversion will take twice as long to match the longer bus cycle, and so  $f(X_{IN})$  must be at least 1MHz.)

Do not execute the STP or WIT instruction during an A-D conversion.

### **D-A Converter**

The accuracy of the D-A converter becomes poor rapidly under the  $V_{\rm CC}$  =4.0V or less condition. So set  $V_{\rm CC}$  to at least 4.0V, when using the D-A converter.

#### Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal clock  $\phi$  by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock  $\phi$  is half of the  $X_{\rm IN}$  frequency.

When the  $\overline{\text{ONW}}$  function is used in modes other than single-chip mode, the frequency of the internal clock  $\phi$  may be one fourth the  $X_{\text{IN}}$  frequency.



## DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- 1. Mask ROM Order Confirmation Form
- 2. Mask Specification Form
- Data to be written to ROM, in EPROM form (three identical copies)

## **ROM Writing Method**

The built-in PROM of the blank one-time programmable version and built-in EPROM version can be read from and written to with an normal EPROM writer using a special write adapter.

Package	Name of Write Adapter
80P6N	PCA4738F-80
80P6S	PCA4738G-80
80D0	PCA4738L-80

The PROM of the blank one-time programmable version is not tested or screened after assembly. To ensure proper operation after writing, the procedure shown in Figure 31 is recommended to verify programming.




Fig. 31 Writing and testing of one-time programmable version



## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.3 to 7.0	V
	Input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,			
Vı	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,		$-0.3$ to $V_{CC}+0.3$	V
	P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , V <sub>REF</sub>	All walters as we are used with reference to the		
V <sub>I</sub>	Input voltage RESET, XIN	All voltages measured with reference to the V <sub>SS</sub> pin, output transistors isolated	$-0.3$ to $V_{CC}+0.3$	٧
Vı	Input voltage CNV <sub>SS</sub>		-0.3 to 13	٧
	Output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,			
$V_{o}$	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,		$-0.3$ to $V_{CC}+0.3$	V
	P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , X <sub>OUT</sub>			
Pd	Power dissipation	$T_a = 25^{\circ}C$	500	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature	1	-40 to 125	°C

## **RECOMMENDED OPERATING CONDITIONS** ( $V_{cc} = 3.0 \text{ to } 5.5 \text{V}$ , $T_a = -20 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Parameter		Limits		
		Min	Тур	Max	Unit
	Supply voltage $(f(X_{IN}) \leq 2MHz)$	3. 0	5.0	5.5	
Vcc	Supply voltage (f(X <sub>IN</sub> )>2MHz)	4. 0	5.0	5. 5	V
	Supply voltage (when D-A converter is used)	4. 0	5.0	5.5	
V <sub>SS</sub>	Supply voltage		0		V
V	Analog reference voltage (when A-D converter is used)	2.0		V <sub>cc</sub>	V
V <sub>REF</sub>	Analog reference voltage (when D-A converter is used)	4.0		V <sub>cc</sub>	V
AV <sub>SS</sub>	Analog power voltage		0		٧
VIA	Analog input voltage AN <sub>0</sub> -AN <sub>7</sub>	AVss		V <sub>CC</sub>	V
.,	"H" input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> ,	0. 8V <sub>CC</sub>			V
V <sub>IH</sub>	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub>	0. 0V <sub>CC</sub>		Vcc	V
V <sub>IH</sub>	"H" input voltage RESET, X <sub>IN</sub> , CNV <sub>SS</sub>	0.8V <sub>CC</sub>		V <sub>CC</sub>	٧
.,	"L" input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> ,			0.014	
V <sub>IL</sub>	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub>	0		0.2V <sub>CC</sub>	V
V <sub>IL</sub>	"L" input voltage RESET	0		0.2V <sub>CC</sub>	V
VIL	"L" input voltage X <sub>IN</sub>	0		0.16V <sub>CC</sub>	V
V <sub>IL</sub>	"L" input voltage CNV <sub>SS</sub>	0		0.2V <sub>CC</sub>	V
Σl <sub>oн(peak)</sub>	"H" total peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> (Note 1)			-80	mA
Σl <sub>oh(peak)</sub>	"H" total peak output current P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note 1)			-80	mA
ΣI <sub>OL(peak)</sub>	"L" total peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> (Note 1)			80	mA
ΣI <sub>OL(peak)</sub>	"L" total peak output current P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> (Note 1)			80	mA
	"H" total average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,				
Σl <sub>oh(avg)</sub>	P8 <sub>0</sub> -P8 <sub>7</sub> (Note 1)			-40	mA
$\Sigma I_{OH(avq)}$	"H" total average output current P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note 1)			-40	mA
	"L" total average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,			40	
Σl <sub>oL(avg)</sub>	P8 <sub>0</sub> -P8 <sub>7</sub> (Note 1)			40	mA
$\Sigma I_{OL(avg)}$	"L" total average output current P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> (Note 1)			40	mA
	"H" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> ,			40	
l <sub>он(peak)</sub>	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> (Note 2)			-10	mA
	"L" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> ,			10	
l <sub>oL</sub> (peak)	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> (Note 2)			10	mA
	"H" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> ,	1			
loн(avg)	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> (Note 3)			-5	mA
	"L" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> ,	1			
I <sub>OL</sub> (avg)	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> (Note 3)			5	mA
-/	Internal clock oscillation frequency (V <sub>CC</sub> =4.0~5.5V)			8	
$f(X_{IN})$	Internal clock oscillation frequency (V <sub>CC</sub> =3.0~5.5V)	+		2	MHz

Note 1 The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100ms. The total peak current is the peak value of all the currents.

<sup>3</sup> The average output current  $I_{OL}$  (avg),  $I_{OH}$  (avg) in an average value measured over 100ms



<sup>2</sup> The peak output current is the peak current flowing in each port

## **ELECTRICAL** CHARACTERISTICS ( $v_{cc} = 3.0 \text{ to } 5.5 \text{V}$ , $v_{ss} = 0 \text{V}$ , $v_{a} = -20 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Parameter Test conditions	hono	Limits			Unit	
Symbol	Parameter	rest condi	rest conditions	Mın.	Тур.	Max	Unit
.,	"H" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,	I <sub>OH</sub> =-10mA V <sub>CC</sub> =4.0~5.5V		V <sub>CC</sub> -2.0			V
V <sub>OH</sub>	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> (Note 1)	I <sub>OH</sub> =−1.0mA V <sub>CC</sub> =3.0~5.5V		V <sub>cc</sub> -1.0			V
	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> .	I <sub>OL</sub> =10mA V <sub>CC</sub> =4.0~5.5V				2.0	V
V <sub>OL</sub>	P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub>	I <sub>OL</sub> =1.0mA V <sub>CC</sub> =3.0~5.5V			1.0		
$V_{T+}-V_{T-}$	Hysteresis CNTR <sub>0</sub> , CNTR <sub>1</sub> , INT <sub>0</sub> -INT <sub>4</sub>				0.4		٧
$V_{T+}-V_{T-}$	Hysteresis R <sub>X</sub> D, S <sub>CLK1</sub> , S <sub>IN2</sub> , S <sub>CLK2</sub>				0.5		٧
$V_{T+} - \dot{V}_{T-}$	Hysteresis RESET				0.5		٧
l <sub>iH</sub>	"H" input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub>	V <sub>I</sub> =V <sub>CC</sub>	•			5.0	μΑ
l <sub>iH</sub>	"H" input current RESET, CNV <sub>SS</sub>	V <sub>I</sub> =V <sub>CC</sub>				5.0	μА
l <sub>IH</sub>	"H" input current X <sub>IN</sub>	V <sub>1</sub> =V <sub>CC</sub>			4		μΑ
lı∟	"L" input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , RESET, CNV <sub>SS</sub>	V <sub>1</sub> =V <sub>SS</sub>				-5.0	μΑ
l <sub>IL</sub>	"L" input current X <sub>IN</sub>	V <sub>I</sub> =V <sub>SS</sub>			<b>-4</b>		μΑ
V <sub>RAM</sub>	RAM hold voltage	With clock stopped		2. 0		5.5	٧
		$f(X_{IN})=8MHz, V_{CC}=5V$			6. 4	13	
		$f(X_{IN})=5MHz, V_{CC}=5V$			4	8	
		$f(X_{IN})=2MHz, V_{CC}=3V$			0.8	2.0	mA
	Supply current	When WIT instruction is executed w	th f(X <sub>IN</sub> )=8MHz, V <sub>CC</sub> =5V		1.5		IIIA
Icc	Cappy Carrollt	When WIT instruction is executed w	th f(X <sub>IN</sub> )=5MHz, V <sub>CC</sub> =5V		1		
		When WIT instruction is executed w	th f(X <sub>IN</sub> )=2MHz, V <sub>CC</sub> =3V		0.2		
		When STP instruction is executed with clock stopped, output transistors isolated	$T_a=25^{\circ}C \text{ (Note 2)}$ $T_a=85^{\circ}C \text{ (Note 2)}$		0.1	1 10	μΑ

Note 1: P45 is measured when the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0"

2: With output transistors isolated and A-D converter having completed conversion, and not including current flowing through V<sub>REF</sub> pin

## **A-D CONVERTER CHARACTERISTICS**

(V<sub>CC</sub>=3.0 to 5.5V, V<sub>SS</sub>=AV<sub>SS</sub>=0V, V<sub>REF</sub>=2.0V to V<sub>CC</sub>, T<sub>a</sub>=-20 to 85°C, unless otherwise noted)

Symbol		Test conditions		Limits		
	Parameter	l est conditions	Mın	Тур	Max	Unit
_	Resolution				8	Bits
_	Absolute accuracy (excluding quantization error)			±1	±2.5	LSB
t <sub>CONV</sub>	Conversion time				50	t <sub>C</sub> (φ)
RLADDER	Ladder resistor			35		kΩ
I <sub>VREF</sub>	Reference power source input current (Note)	V <sub>REF</sub> =5.0V	50	150	200	μА
I <sub>I (AD)</sub>	A-D port input current			0.5		μА

Note: When D-A conversion registers (addresses 0036<sub>16</sub> and 0037<sub>16</sub>) contain "00<sub>16</sub>"

## D-A CONVERTER CHARACTERISTICS

 $(\text{V}_{\text{CC}}\text{=-4.0 to 5.5V}, \text{V}_{\text{SS}}\text{=-AV}_{\text{SS}}\text{=-0V}, \text{V}_{\text{REF}}\text{=-4.0V to V}_{\text{CC}}, \text{T}_{\text{a}}\text{=}-20 \text{ to } 85^{\circ}\text{C}, \text{unless otherwise noted})$ 

Symbol	Parameter	Test conditions	Limits			11-4
			Mın	Тур	Max	Unit
_	Resolution				8	Bits
_	Absolute accuracy				1.0	%
t <sub>su</sub>	Setting time				3	/2 S
Ro	Output resistor		1	2.5	4	kΩ
I <sub>VREF</sub>	Reference power source input current (Note)				3. 2	mA

Note: Using one D-A converter, with the value in the D-A conversion register of the other D-A converter being "00<sub>16</sub>", and excluding currents flowing through the A-D resistance ladder



**TIMING** REQUIREMENTS 1 ( $V_{cc}$  =4.0 to 5.5V,  $V_{ss}$  = 0V,  $T_a$  = -20 to 85°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
Symbol	rai allietei	Mın	Тур	Max.	Oille
tw(RESET)	Reset input "L" pulse width	2			μs
t <sub>C(XIN)</sub>	External clock input cycle time	125			ns
t <sub>WH(XIN)</sub>	External clock input "H" pulse width	50			ns
t <sub>WL(XIN)</sub>	External clock input "L" pulse width	50			ns
t <sub>C(CNTR)</sub>	CNTR <sub>0</sub> , CNTR <sub>1</sub> input cycle time	200			ns
t <sub>WH(CNTR)</sub>	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "H" pulse width	80			ns
t <sub>WH(INT)</sub>	INT <sub>0</sub> to INT <sub>4</sub> input "H" pulse width	80			ns
t <sub>WL(CNTR)</sub>	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "L" pulse width	80			ns
t <sub>WL(INT)</sub>	INT <sub>0</sub> to INT <sub>4</sub> input "L" pulse width	80			ns
t <sub>C</sub> (S <sub>CLK1</sub> )	Serial I/O1 clock input cycle time (Note)	800			ns
t <sub>C</sub> (S <sub>CLK2</sub> )	Serial I/O2 clock input cycle time	1000			ns
t <sub>WH</sub> (S <sub>CLK1</sub> )	Serial I/O1 clock input "H" pulse width (Note)	370			ns
t <sub>WH(SCLK2)</sub>	Serial I/O2 clock input "H" pulse width	400			ns
twL(SCLK1)	Serial I/O1 clock input "L" pulse width (Note)	370			ns
t <sub>WL(SCLK2)</sub>	Serial I/O2 clock input "L" pulse width	400			ns
t <sub>SU(RXD-SCLK1)</sub>	Serial I/O1 input set up time	220			ns
tsu(SIN2-SCLK2)	Serial I/O2 input set up time	200			ns
th(SCLK1-RXD)	Serial I/O1 input hold time	100			ns
th(SCLK2-SIN2)	Serial I/O2 input hold time	200			ns

Note: When  $f(X_{1N}) = 8MHz$  and bit 6 of address  $001A_{16}$  is "1" Divide this value by four when  $f(X_{1N}) = 8MHz$  and bit 6 of address  $001A_{16}$  is "0"

## **TIMING REQUIREMENTS 2** ( $v_{cc} = 3.0 \text{ to } 5.5 \text{V}$ , $v_{ss} = 0 \text{V}$ , $\tau_a = -20 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Parameter	Limits			Unit
Symbol	Fai al lietëi	Mın	Тур	Max	Onit
tw(RESET)	Reset input "L" pulse width	2			μS
t <sub>C(XIN)</sub>	External clock input cycle time	500			ns
$t_{WH(X_{ N})}$	External clock input "H" pulse width	200			ns
t <sub>WL(XIN)</sub>	External clock input "L" pulse width	200			ns
t <sub>C(CNTR)</sub>	CNTR <sub>0</sub> , CNTR <sub>1</sub> input cycle time	500			ns
t <sub>WH(CNTR)</sub>	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "H" pulse width	230			ns
t <sub>WH(INT)</sub>	INT <sub>0</sub> to INT <sub>4</sub> input "H" pulse width	230			ns
t <sub>WL(CNTR)</sub>	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "L" pulse width	230			ns
t <sub>WL(INT)</sub>	INT <sub>0</sub> to INT <sub>4</sub> input "L" pulse width	230			ns
t <sub>C(SCLK1)</sub>	Serial I/O1 clock input cycle time (Note)	2000			ns
t <sub>C(SCLK2)</sub>	Serial I/O2 clock input cycle time	2000			ns
twH(SCLK1)	Serial I/O1 clock input "H" pulse width (Note)	950			ns
t <sub>WH</sub> (S <sub>CLK2</sub> )	Serial I/O2 clock input "H" pulse width	950			ns
twL(SCLK1)	Serial I/O1 clock input "L" pulse width (Note)	950			ns
t <sub>WL(SCLK2)</sub>	Serial I/O2 clock input "L" pulse width	950			ns
tsu(RXD-SCLK1)	Serial I/O1 input set up time	400			ns
tsu(SIN2-SCLK2)	Serial I/O2 input set up time	400			ns
th(SCLK1-RXD)	Serial I/O1 input hold time	200			ns
th(SCLK2-SIN2)	Serial I/O2 input hold time	300			ns

Note: When  $f(X_{IN})=2MHz$  and bit 6 of address  $001A_{16}$  is "1" Divide this value by four when  $f(X_{IN})=2MHz$  and bit 6 of address  $001A_{16}$  is "0"



## **SWITCHING CHARACTERISTICS 1** ( $V_{CC} = 4.0 \text{ to } 5.5 \text{V}$ , $V_{SS} = 0 \text{V}$ , $T_a = -20 \text{ to } 85 \text{°C}$ , unless otherwise noted)

Symbol	Parameter				
Symbol		Min	Тур	Max	Unit
t <sub>WH</sub> (S <sub>CLK1</sub> )	Serial I/O1 clock output "H" pulse width	t <sub>C</sub> (S <sub>CLK1</sub> )/2-30			ns
t <sub>WH</sub> (S <sub>CLK2</sub> )	Serial I/O2 clock output "H" pulse width	t <sub>C</sub> (S <sub>CLK2</sub> )/2-160			ns
t <sub>WL(SCLK1)</sub>	Serial I/O1 clock output "L" pulse width	t <sub>C</sub> (S <sub>CLK1</sub> )/2-30			ns
twL(SCLK2)	Serial I/O2 clock output "L" pulse width	t <sub>C</sub> (S <sub>CLK2</sub> )/2-160			ns
td(s <sub>CLK1</sub> -T <sub>X</sub> D)	Serial I/O1 output delay time (Note 1)			140	ns
td(s <sub>CLK2</sub> -s <sub>OUT2</sub> )	Serial I/O2 output delay time			0.2×t <sub>C(SCLK2)</sub>	ns
t <sub>V(SCLK1</sub> -T <sub>XD)</sub>	Serial I/O1 output valid time (Note 1)	-30			ns
$t_{\text{V}(S_{\text{CLK2}}-S_{\text{OUT2}})}$	Serial I/O2 output valid time	0			ns
t <sub>r(SCLK1)</sub>	Serial I/O1 clock output rise time			30	ns
t <sub>f(SCLK1)</sub>	Serial I/O1 clock output fall time			30	ns
t <sub>f(SCLK2)</sub>	Serial I/O2 clock output fall time			40	ns
t <sub>r(cmos)</sub>	CMOS output rise time (Note 2)		10	30	ns
t <sub>f(CMOS)</sub>	CMOS output fall time (Note 2)		10	30	ns

Note 1: When the  $P4_5/T_XD$  P-channel output disable bit of the UART control register (bit 4 of address  $001B_{16}$ ) is "0"

<sup>2:</sup> X<sub>OUT</sub> pin excluded.




Fig. 32 Circuit for measuring output switching characteristics (1)

## **SWITCHING CHARACTERISTICS 2** ( $V_{CC} = 3.0$ to 5.5V, $V_{SS} = 0$ V, $T_a = -20$ to 85°C, unless otherwise noted)

Course have	Parameter				
Symbol		Mın	Тур	Max	Unit
t <sub>WH</sub> (S <sub>CLK1</sub> )	Serial I/O1 clock output "H" pulse width	t <sub>C</sub> (S <sub>CLK1</sub> )/2-50			ns
t <sub>WH</sub> (S <sub>CLK2</sub> )	Serial I/O2 clock output "H" pulse width	t <sub>C</sub> (S <sub>CLK2</sub> )/2-240			ns
t <sub>WL</sub> (S <sub>CLK1</sub> )	Serial I/O1 clock output "L" pulse width	t <sub>C</sub> (S <sub>CLK1</sub> )/2-50			ns
t <sub>WL</sub> (S <sub>CLK2</sub> )	Serial I/O2 clock output "L" pulse width	t <sub>C</sub> (S <sub>CLK2</sub> )/2-240			ns
td(s <sub>CLK1</sub> -T <sub>X</sub> D)	Serial I/O1 output delay time (Note 1)			350	ns
t <sub>d(SCLK2</sub> -SOUT2)	Serial I/O2 output delay time			0.2×t <sub>C(SCLK2)</sub>	ns
t <sub>V</sub> (S <sub>CLK1</sub> -T <sub>X</sub> D)	Serial I/O1 output valid time (Note 1)	-30			ns
t <sub>V(SCLK2</sub> -SOUT2)	Serial I/O2 output valid time	0			ns
t <sub>r(SCLK1)</sub>	Serial I/O1 clock output rise time			50	ns
t <sub>f(SCLK1)</sub>	Serial I/O1 clock output fall time			50	ns
tf(S <sub>CLK2</sub> )	Serial I/O2 clock output fall time			50	ns
t <sub>r(CMOS)</sub>	CMOS output rise time (Note 2)		20	50	ns
t <sub>f(CMOS)</sub>	CMOS output fall time (Note 2)		20	50	ns

Note 1 : When the P4<sub>5</sub>/T<sub>x</sub>D P-channel output disable bit of the UART control register (bit 4 of address  $001B_{16}$ ) is "0"



<sup>2:</sup>  $X_{\text{OUT}}$  pin excluded.

## TIMING REQUIREMENTS IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE

( $V_{CC} = 4.0$  to 5.5V,  $V_{SS} = 0$ V,  $T_a = -20$  to 85°C, unless otherwise noted)

Symbol		Limits			
	Parameter		Тур	Max	Unit
t <sub>su(ONW</sub> -ø)	ONW input set up time	-20			ns
th(ø-onw)	ONW input hold time	-20			ns
t <sub>SU(DB</sub> -ø)	Data bus set up time	60			ns
th(ø-DB)	Data bus hold time	0			ns

## SWITCHING CHARACTERISTICS IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE

( $V_{CC} = 4.0$  to 5.5V,  $V_{SS} = 0$ V,  $T_a = -20$  to 85°C, unless otherwise noted)

Symbol	Parameter		Unit		
	Faranietei	Min	Тур	Max	Onic
t <sub>C(ø)</sub>	$\phi$ clock cycle time		2×t <sub>C(XIN)</sub>		ns
t <sub>WH(∅)</sub>	φ clock "H" pulse width	t <sub>C(XIN)</sub> -10			ns
t <sub>WL(∅)</sub>	φ clock "L" pulse width	t <sub>C(XIN)</sub> -10			ns
t <sub>d(∲—AH)</sub>	AD <sub>15</sub> to AD <sub>8</sub> delay time		20	40	ns .
t <sub>V(∲—AH)</sub>	AD <sub>15</sub> to AD <sub>8</sub> valid time	6	10		ns
t <sub>d(∲—AL)</sub>	AD <sub>7</sub> to AD <sub>0</sub> delay time		25	45	ns
t <sub>V(ø-AL)</sub>	AD <sub>7</sub> to AD <sub>0</sub> valid time	6	10		ns
td(ø-sync)	SYNC delay time		20		ns
t <sub>V(∳-SYNC)</sub>	SYNC valid time		10		ns
t <sub>d(∲</sub> <del>WR</del> )	RD and WR delay time		10	20	ns
t <sub>V(ø-wR)</sub>	RD and WR valid time	3	5	10	ns
t <sub>d(∲DB)</sub>	Data bus delay time		20	70	ns
t <sub>V</sub> (∳−DB)	Data bus valid time	15			ns
td(RESET-RESETOUT)	RESET <sub>OUT</sub> output delay time (Note 1)			200	ns
t <sub>V(ø-RESET)</sub>	RESET <sub>OUT</sub> output valid time (Note 1)	0		200	ns

Note 1: The RESET<sub>OUT</sub> output goes "H" in sync with the rise of the  $\phi$  clock that is anywhere between about 1 cycle and 19 cycles after the RESET input goes "H"





Fig. 33 Circuit for measuring output switching characteristics (2)




## **TIMING DIAGRAM**

## (1) Timing diagram






## (2) Timing diagram in memory expansion mode and microprocessor mode



## (3) Timing diagram in microprocessor mode





## MITSUBISHI MICROCOMPUTERS

## M3810x Group

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## **DESCRIPTION**

The M3810x group is made up of 8-bit microcomputers based on the MELPS 740 core.

The M3810x group is designed mainly for VCR control, and include four 8-bit timers, a PWM function, and a 4-bit comparator circuit.

The various microcomputers in the M3810x group include variations of internal memory size and packaging. For details, see the section on part numbering.

For details on availability of microcomputers in the M3810x group, see the section on group expansion.


## **FEATURES**

•	Basic machine-language instructions 71
•	Instruction execution time $\cdots 0.95\mu$ s
	(shortest instruction at 4.19MHz oscillation frequency)
•	Memory size
	ROM ······ 4K to 32K bytes
	RAM192 to 1024 bytes


•	Programmable input/output ports
•	High-breakdown-voltage output ports ····· 28
•	Interrupts ······ 11 sources, 11 vectors
ullet	Timers $\cdots $ 8-bit $\times$ 4
•	Serial I/O ······8-bit×2 (Clock-synchronized)
•	PWM output circuit······14-bit×1
•	Comparator circuit
•	2 Clock generation circuit
	Clock (X <sub>IN</sub> -X <sub>OUT</sub> ) ······Internal feedback amplifier
	Sub clock (X <sub>CIN</sub> -X <sub>COUT</sub> ) ······ Internal amplifier without feedback
•	Supply voltage4.0 to 5.5V
•	Low power dissipation
	In high-speed operation ······25mW
	(at 4.19MHz oscillation frequency)
	In low-speed operation $\cdots 300 \mu W$
	(at 32kHz oscillation frequency)
•	Operating temperature range ······ −10 to +85°C

## **APPLICATIONS**


VCRs, tuners, musical instruments; office automation, etc.












## PIN DESCRIPTION

Pın	Name	Function	Alternate Function			
V <sub>CC</sub> , V <sub>SS</sub>	Power supply	Power supply inputs 4 0 to 5 5V to V <sub>CC</sub> , and 0V to V <sub>SS</sub> .				
V <sub>EE</sub>	Pull-down power input	Applies voltage supplied to pull-down resistors of ports P0, P1, P2 <sub>0</sub> -P2 <sub>3</sub> , and P3				
RESET	Reset input	To reset the microcomputer, this pin should be kept at an "L" level for more than $2\mu s$ under high-speed operating conditions. In low-speed operation start mode, internal reset is not released until the $X_{CIN}$ - $X_{COUT}$ clock has had time to stabilize				
X <sub>IN</sub>	Clock input	Input and output signals for the internal clock generation circuit it consist of internal feedback amplifier. Connect a				
X <sub>OUT</sub>	Clock output	ceramic resonator or quartz crystal between the $X_{IN}$ and $X_{OUT}$ pins to set the oscillation frequency If an external clock is used, connect the clock source to the $X_{IN}$ pin and leave the $X_{OUT}$ pin open. This clock is used as system clok				
X <sub>CIN</sub>	Sub clock input	Input and output signals for the internal sub clock general Connect a ceramic resonator or quartz crystal and external f	•			
Хсоит	Sub clock output	ternal clock is used, connect the clock source to the X <sub>CIN</sub> used as the system clock	pin and leave the X <sub>COUT</sub> pin open. This clock can also be			
P0 <sub>0</sub> -P0 <sub>7</sub>	Output port P0	8-bit output port. The output structure is high-breakdown-vo	ltage P-channel open drain with internal pull-down resistors			
P1 <sub>0</sub> -P1 <sub>7</sub>	Output port P1	connected between the output and the $V_{EE}$ pin				
P2 <sub>0</sub> -P2 <sub>3</sub>	Output port P2	A 4-bit output port with the same function as port P0.	A 4-bit output port with the same function as port P0.			
P2 <sub>4</sub> -P2 <sub>7</sub>	I/O port P2	A 4-bit I/O port An I/O direction register allows each pin to be individually programmed as either input or output. At reset this port is set to input mode. The output structure of this port is CMOS 3-state, and the input levels are TTL compatible.				
P3 <sub>0</sub> -P3 <sub>7</sub>	Output port P3	An 8-bit output port with the same function as port P0				
P4 <sub>0</sub> /INT <sub>0</sub>	Input port P4 <sub>0</sub>	1-bit CMOS input pin	External interrupt input pins			
P4 <sub>1</sub> /INT <sub>1</sub> , P4 <sub>2</sub> /INT <sub>2</sub>	I/O port P4	A 7-bit CMOS I/O port with the same function as port P2 <sub>4</sub> -P2 <sub>7</sub> , with CMOS compatible input levels.				
P4 <sub>3</sub> , P4 <sub>4</sub>			1			
P4 <sub>5</sub> /CNTR			Event counter input pin			
P4 <sub>6</sub>						
P4 <sub>7</sub> /T <sub>OUT</sub>			Timer output pin			
P5 <sub>0</sub> /S <sub>IN1</sub> , P5 <sub>1</sub> /S <sub>OUT1</sub> , P5 <sub>2</sub> /S <sub>CLK1</sub> , P5 <sub>3</sub> /S <sub>RDY1</sub>	I/O port P5	An 8-bit CMOS I/O port with the same function as port P2 <sub>4</sub> -P2 <sub>7</sub> The output structure of this port is N-channel open drain, and the input levels are CMOS compatible Keep the input voltage of this port between 0V and $V_{CC}$	Serial I/O1 I/O pins			
P5 <sub>4</sub> /S <sub>IN2</sub> , P5 <sub>5</sub> /S <sub>OUT2</sub> , P5 <sub>6</sub> /S <sub>CLK2</sub> , P5 <sub>7</sub> /S <sub>RDY2</sub>			Serial I/O2 I/O pins			
P6 <sub>0</sub> /PWM	I/O port P6	An 8-bit CMOS I/O port with the same function as port P2 <sub>4</sub> -P2 <sub>7</sub> , with CMOS compatible input levels	14-bit PWM output pin			
P6 <sub>1</sub> -P6 <sub>5</sub>						
P6 <sub>6</sub> /AN			Comparator input pin			
P6 <sub>7</sub>						




## PART NUMBERING



## **GROUP EXPANSION**

Mitsubishi plans to expand the M3810x group as follows:

RAM capacity ·······384-512 bytes



The development schedule and other details of products under development may be revised without notice Currently supported products are listed below

## As of March 1992

Product name	(P) ROM size (bytes)	RAM size (bytes) Packa		Remarks
M38102M5-XXXSP				Mask ROM version
M38102E5-XXXSP		384	64P4B	One-time programmable version
M38102E5SP				One-time programmable version (blank)
M38102M5-XXXFP	0014			Mask ROM version
M38102E5-XXXFP	20K		64P6N	One-time programmable version
M38102E5FP				One-time programmable version (blank)
M38102E5SS			64S1B	EPROM version
M38102E5FS			64D0	EPROM version
M38103M6-XXXSP				Mask ROM version
M38103E6-XXXSP		512	64P4B	One-time programmable version
M38103E6SP				One-time programmable version (blank)
M38103M6-XXXFP	0414			Mask ROM version
M38103E6-XXXFP	24K		64P6N	One-time programmable version
M38103E6FP				One-time programmable version (blank)
M38103E6SS			64S1B	EPROM version
M38103E6FS			64D0	EPROM version



# FUNCTIONAL DESCRIPTION CENTRAL PROCESSING UNIT (CPU)

Microcomputers of the M3810x group use the standard MELPS 740 instruction set. Refer to the table of MELPS 740 addressing modes and machine instructions or the MELPS 740 Software Manual for details on the instruction set

Machine-resident MELPS 740 instructions are as follows: The FST and SLW instructions are not available for use. The STP, WIT, MUL, and DIV instructions can be used.

#### CPU MODE REGISTER

The CPU mode register is allocated to address  $003B_{16}$ . Bits 0 and 1 of this register are processor mode bits and should always be set to "0".

The CPU mode register contains the stack page selection bit

For details of the  $X_{\text{COUT}}$  drivability selection bit, main clock stop bit, and internal system clock selection bit, see the section on the clock generation circuit.




Fig. 1 Structure of CPU mode register



## **MEMORY**

#### Special Function Register (SFR) Area

The Special Function Register area contains registers which control functions such as I/O ports and timers, and is located in the zero page area.

#### **RAM**

RAM is used for data storage as well for stack area.

#### ROM

The first 128 bytes and the last two bytes of ROM are reserved for device testing and the rest is user area for storing programs.

#### Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

#### Zero Page

The 256 bytes from addresses  $0000_{16}$  to  $00FF_{16}$  are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. This dedicated zero page addressing mode enables access to this area with only 2 bytes.

### Special Page

The 256 bytes from addresses FF00<sub>16</sub> to FFFF<sub>16</sub> are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. This dedicated special page addressing mode enables access to this area with only 2 bytes.




Fig. 2 Memory map diagram



# M3810x Group

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

0000 <sub>16</sub> Port	P0 (P0)	002016	
000116		002116	
	P1 (P1)	002216	
000316		002316	
0004 <sub>16</sub> Port	P2 (P2)	002416	Timer 1 (T1)
	P2 direction register (P2D)	002516	Timer 2 (T2)
	P3 (P3)	002616	Timer 3 (T3)
000716		002716	Timer 4 (T4)
0008 <sub>16</sub> Port	t P4 (P4)	002816	Timer 12 mode register (T12M)
0009 <sub>16</sub> Port	P4 direction register (P4D)	002916	Timer 34 mode register (T34M)
000A <sub>16</sub> Port	P5 (P5)	002A <sub>16</sub>	
000B <sub>16</sub> Port	P5 direction register (P5D)	002B <sub>16</sub>	PWM control register (PWMCON)
000C <sub>16</sub> Port	t P6 (P6)	002C <sub>16</sub>	PWM register (upper)(PWMH)
000D <sub>16</sub> Port	P6 direction register (P6D)	002D <sub>16</sub>	PWM register (lower)(PWML)
000E <sub>16</sub>		002E <sub>16</sub>	
000F <sub>16</sub>		002F <sub>16</sub>	
001016		003016	Comparator register (CMP)
001116		003116	
001216		003216	
0013 <sub>16</sub>		003316	
001416		003416	
001516		003516	
0016 <sub>16</sub>		003616	
0017 <sub>16</sub>		003716	
0018 <sub>16</sub>		003816	High-breakdown-voltage port control register (HVPC)
0019 <sub>16</sub> Ser	ial I/O1 control register (SIO1CON)	003916	
001A <sub>16</sub>		003A <sub>16</sub>	Interrupt edge selection register (INTEDGE)
001B <sub>16</sub> Ser	ıal I/O1 register (SIO1)	003B <sub>16</sub>	
001C <sub>16</sub>			Interrupt request register 1 (IREQ1)
	ial I/O2 control register (SIO2CON)		Interrupt request register 2 (IREQ2)
001E <sub>16</sub>			Interrupt control register 1 (ICON1)
001F <sub>16</sub> Ser	ıal I/O2 register (SIO2)	003F <sub>16</sub>	Interrupt control register 2 (ICON2)

Fig. 3 Memory map of special function register (SFR)



2-83

# I/O PORTS Direction Registers

The M3810x group microprocessors have 27 programmable I/O pins arranged in four I/O ports (ports  $P2_4 \sim P2_7$ ,  $P4_7 \sim P4_7$ , P5, and P6). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input or output.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set for output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

## High-Breakdown-Voltage Output Ports

The M3810x group microprocessors have four ports with high-breakdown-voltage pins (ports P0, P1, P2 $_0$ ~P2 $_3$ , and P3). The high-breakdown-voltage ports have P-channel open drain output with a breakdown voltage of V $_{CC}$ —40V. Each pin has an internal pull-down resistor connected to V $_{EE}$ . At reset, the P-channel output transistor of each port latch is turned off, so it is forced to the level of V $_{EE}$  by the pull-down resistor. Writing "1" to bit 0 of the high-breakdown-voltage port control

Writing "1" to bit 0 of the high-breakdown-voltage port control register (address 0038<sub>16</sub>) slows the transition of the output transistors to reduce transient noise. At reset, bit 0 of the high-breakdown-voltage port control register is set to "0" (strong drive).

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No
P0 <sub>0</sub> -P0 <sub>7</sub>	Port P0	Output	High-breakdown-voltage P- channel open-drain output with pull-down resistor		High-breakdown-voltage port control register	
P1 <sub>0</sub> -P1 <sub>7</sub>	Port P1	Output	High-breakdown-voltage P- channel open-drain output with pull-down resistor		High-breakdown-voltage port control register	(1)
P2 <sub>0</sub> -P2 <sub>3</sub>	Port P2	Output	High-breakdown-voltage P- channel open-drain output with pull-down resistor		High-breakdown-voltage port control register	
P2 <sub>4</sub> -P2 <sub>7</sub>		Input/output, individual bits	TTL level input CMOS 3-state output			(2)
P3 <sub>0</sub> -P3 <sub>7</sub>	Port P3	Output	High-breakdown-voltage P- channel open-drain output with pull-down resistor	,	High-breakdown-voltage port control register	(1)
P4 <sub>0</sub> /INT <sub>0</sub>		Input	CMOS level input	F. 4 1 \ - 1 1	1-1	(3)
P4 <sub>1</sub> /INT <sub>1</sub> , P4 <sub>2</sub> /INT <sub>2</sub>				External interrupt input	Interrupt edge selection register	(4)
P4 <sub>3</sub> , P4 <sub>4</sub>	Port P4	Input/output,	CMOS level input			(2)
P4 <sub>5</sub> /CNTR		individual bits	CMOS 3-state output	Event counter input	Timer 34 mode register	(4)
P4 <sub>6</sub>			•			(2)
P4 <sub>7</sub> /T <sub>OUT</sub>				Timer 3 output	Timer 34 mode register	(5)
P5 <sub>0</sub> /S <sub>IN1</sub> ,						(6)
P5 <sub>1</sub> /S <sub>OUT1</sub> , P5 <sub>2</sub> /S <sub>CLK1</sub> ,				Serial I/O1 function I/O	Serial I/O1 control register	(7)
P5 <sub>3</sub> /S <sub>RDY1</sub>	David DE	Input/output,	CMOS level input			(8)
P5 <sub>4</sub> /S <sub>IN2</sub> ,	Port P5	individual bits	N-channel open-drain output			(6)
P5 <sub>5</sub> /S <sub>OUT2</sub> ,			output	Serial I/O2 function I/O	Serial I/O2 control register	(7)
P5 <sub>6</sub> /S <sub>CLK2</sub> ,				Serial 1/02 function 1/0	Senai I/O2 control register	(7)
P5 <sub>7</sub> /S <sub>RDY2</sub>						(8)
P6 <sub>o</sub> /PWM		Input/output,	CMOS level input	14-bit PWM output	PWM control register PWML register PWMH register	.(6)
P6 <sub>1</sub> -P6 <sub>5</sub>	Port P6	individual bits	CMOS 3-state output		· · · · · · · · · · · · · · · · · · ·	(2)
P6 <sub>6</sub> /AN			January	Comparator input	Comparator register	(10)
P6 <sub>7</sub>						(2)

Note Make sure that the input level at each pin is either 0V or V<sub>CC</sub> during execution of the STP instruction. If an input level is at an intermediate potential, a current will flow in the input-stage gate






Fig. 4 Port block diagram (1)




Fig. 5 Port block diagram (2)

## **INTERRUPTS**

A total of 11 sources can generate interrupts: 4 external, 6 internal, and 1 software.

#### Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag-except for the software interrupt set by the BRK instruction. An interrupt is generated if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software.

The I flag disables all interrupts except for the BRK instruction interrupt.

#### Interrupt Operation

When an interrupt is received, the program counter and processor status register are automatically pushed onto the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

#### Notes on Use

If you will change interrupt edge selection from rising edge to falling edge, interrupt request bit will be set to "1" automatically. Therefore, please make following process;

- (1) Disable INT which is selected.
- (2) Change INT edge selection.
- (3) Clear interrupt request which is selected.
- (4) Enable INT which is selected.

Table 1. Interrupt vector addresses and priorities

Interrupt cause	Priority	Vector address (Note 1)		Interrupt request	Remarks	
interrupt cause		High	Low	generation conditions	nemarks	
Reset (Note 2)	1	FFFD <sub>16</sub>	FFFC <sub>16</sub>	At reset	Non-maskable	
INTo	2	FFFB <sub>16</sub>	FFFA <sub>16</sub>	At detection of either rising or falling edge of INT <sub>0</sub> input	External interrupt (active edge selectable)	
INT <sub>1</sub>	3	FFF9 <sub>16</sub>	FFF8 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>1</sub> input	External interrupt (active edge selectable)	
INT <sub>2</sub>	4	FFF7 <sub>16</sub>	FFF6 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>2</sub> input	External interrupt (active edge selectable)	
Serial I/O1	5	FFF5 <sub>16</sub>	FFF4 <sub>16</sub>	At end of serial I/O1 data transfer	Valid when serial I/O1 is selected	
Serial I/O2	6	FFF3 <sub>16</sub>	FFF2 <sub>16</sub>	At end of serial I/O2 data transfer	Valid when serial I/O2 is selected	
Timer 1	7	FFF1 <sub>16</sub>	FFF0 <sub>16</sub>	At timer 1 overflow		
Timer 2	8	FFEF <sub>16</sub>	FFEE <sub>16</sub>	At timer 2 overflow	STP release timer overflow	
Timer 3	9	FFED <sub>16</sub>	FFEC <sub>16</sub>	At timer 3 overflow		
Timer 4	10	FFEB <sub>16</sub>	FFEA <sub>16</sub>	At timer 4 overflow		
CNTR	11	FFE9 <sub>16</sub>	FFE8 <sub>16</sub>	At detection of either rising or falling edge of CNTR input	External interrupt (active edge selectable)	
BRK instruction	12	FFDD <sub>16</sub>	FFDC <sub>16</sub>	At BRK instruction execution	Non-maskable software interrupt	

Note 1 Vector addresses contain interrupt jump destination addresses



<sup>2</sup> Reset function in the same way as an interrupt with the highest priority




Fig. 6 Interrupt control




Fig. 7 Structure of interrupt-related registers



#### **TIMERS**

Microcomputers of the M3810x group have four built-in timers. The timers count down. Once a timer reaches  $00_{16}$ , the next count pulse loads the contents of the corresponding timer latch into the timer, and sets the corresponding interrupt request bit to 1. Each timer also has a stop bit that stops the count of that timer when it is set to "1".

Note that the system clock  $\phi$  can be set to either high-speed mode or low-speed mode by the CPU mode register.

## Timer 1 and Timer 2

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register.

When the chip is reset or the STP instruction is executed, all bits of the timer 12 mode register are cleared, timer 1 is set to  $FF_{16}$ , and timer 2 is set to  $01_{16}$ .

## Timer 3 and Timer 4

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register.

Timer 3 can also output a rectangular waveform from the P4 $_{7}/$  T $_{\rm OUT}$  pin. The waveform changes polarity each time timer 3 overflows.

When timer 4 is assigned to external event count mode, rising edge is active.




Fig. 8 Structure of timer-related registers




Fig. 9 Timer block diagram



## SERIAL I/O

Microcomputers of the M3810x group have two built-in 8-bit clock synchronized serial I/O channels (serial I/O1 and serial I/O2).

Serial I/O1 has the same function as serial I/O2.

The I/O pins of the serial I/O function also operate as I/O port P5, and their operation is selected by the serial I/O control registers (adresses  $0019_{16}$  and  $001D_{16}$ ).




Fig. 10 Serial I/O block diagram



## [Serial I/O Control Registers] SIO1CON, SIO2CON

Each of the serial I/O control registers (addresses  $0019_{16}$  and  $001D_{16}$ ) contains seven bits that select various control parameters of the serial I/O function.




Fig. 11 Structure of serial I/O control registers



## Operation In Serial I/O Mode

Either an internal clock or an external clock can be selected as the synchronization clock for serial I/O transfer. A dedicated divider is built-in as the internal clock, giving a choice of six clocks.

If internal clock is selected, transfer start is activated by a write signal to a serial I/O register (address  $001B_{16}$  or  $001F_{16}$ ). After eight bits have been transferred, the  $S_{OUT}$  pin goes to high impedance.

If external clock is selected, the clock must be controlled externally because the contents of the serial I/O register continue to shift while the transfer clock is input. In this case, note that the  $S_{\text{OUT}}$  pin does not go to high impedance at the completion of data transfer. The interrupt request bit is set at the end of the transfer of eight bits, regardless of whether the internal or external clock is selected.




Fig. 12 Serial I/O timing (for LSB first)



# PULSE WIDTH MODULATION (PWM) OUTPUT CIRCUIT

Microcomputers in the M3810x group have a PWM function with a 14-bit resolution. When the oscillation frequency  $X_{\rm IN}$  is 4MHz, the minimum resolution bit width is 500ns and the cycle period is 8192 $\mu$ s. The PWM timing generator supplies a PWM control signal based on a signal that is half the frequency of the  $X_{\rm IN}$  clock.

The explanation in the rest of this data sheet assumes  $X_{IN} = 4MHz$ .




Fig. 13 PWM block diagram



### (1) Date Set-up

The PWM output pin also functions as port P6<sub>0</sub>. Set port P6<sub>0</sub> to be the PWM output pin by setting bit 0 of the PWM mode register (address  $002B_{16}$ ). The upper eight bits of output data are set in the upper PWM register PWMH (address  $002C_{16}$ ) and the lower six bits are set in the lower PWM register PWML (address  $002D_{16}$ ).

### (2) Transfer From Register to Latch

Date written to the PWML register is transferred to the PWM latch once in each PWM period (every  $8192\mu s$ ), and data written to the PWMH register is transferred to the PWM latch once in each sub-period (every  $128\mu s$ ). When the PWML register is read, the contents of the latch are read. However, bit 7 of the PWML register indicates whether the transfer to the PWM latch is completed; the transfer is completed when bit 7 is "0".

Table 2. Relationship between lower 6 bits of data and period set by the ADD bit

Lower 6 Bits of Data(PWML)	Sub-periods tm Lengthened (m =0 to 63)
0 0 0 0 0 LSB	None
000001	m=32
000010	m=16, 48
000100	m=8,24,40,56
001000	m= 4, 12, 20, 28, 36, 44, 52, 60
010000	m=2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
100000	m=1, 3, 5, 7,, 57, 59, 61, 63

### (3) PWM Operation

The timing of the 14-bit PWM function is shown in Fig. 16. The 14-bit PWM data is divided into the lower six bits and the upper eight bits in the PWM latch.

The upper eight bits of data determine how long an "H"-level signal is output during each sub-period. There are 64 sub-periods in each period, and each sub-period is  $256 \times \tau$  ( $128\mu s$ ) long. The signal is "H" for a length equal to N times  $\tau$ , where  $\tau$  is the minimum resolution (500ns).

The contents of the lower six bits of data enable the lengthening of the high signal by  $\tau$  (500ns). As shown in Fig. 13, the six bits of PWML determine which sub-cycles are lengthened.

As shown in Fig. 16, the leading edge of the pulse is lengthened. By changing the length of specific sub-periods instead of simply changing the "H" duration, an accurate waveform can be duplicated without the use of complex external filters.

For example, if the upper eight bits of the 14-bit data are 03<sub>16</sub> and the lower six bits are 05<sub>16</sub>, the length of the "H"-level output in sub-periods  $t_8$ ,  $t_{24}$ ,  $t_{32}$ ,  $t_{40}$ , and  $t_{56}$  is 4  $^{\tau}$ , and its length 3  $^{\tau}$  in all other sub-periods.




Fig. 14 PWM timing




Fig. 15 Structure of PWM mode register




Fig. 16 14-bit PWM timing



# **COMPARATOR CIRCUIT Comparator Configuration**

The comparator circuit consists of a switch tree, ladder resistors, a comparator, a comparator control circuit, a comparator register (address  $0030_{16}$ ), and an analog signal input pin (P6<sub>6</sub>/AN). The analog signal input pin (P6<sub>6</sub>/AN) also functions as an ordinary digital port.

## Comparator Register (CMP)

The comparator register is a 5-bit register of which bits 0 to 3 can be used to generate internal reference voltages in steps of  $1/16 \ V_{CC}$ . The result of the comparison between the analog input voltage and an internal reference voltage is stored in bit 4 of the comparator register.

## **Comparator Operation**

To activate the comparator, first set port P6 $_6$  to input mode by setting the corresponding direction register (address  $000D_{16}$ ) to "0"—this ensures that port P6 $_6$ /AN is used as an analog voltage input pin. Then write a digital value corresponding to the internal comparison voltage into bits 0 to 3 of the comparator register (address  $0030_{16}$ ). This write operation immediately activates the comparison. After 14 cycles of the system clock  $\phi$  (the time required for the comparison), the comparison result is stored in bit 4 of the comparator.

If the analog input voltage is greater than the internal reference voltage, bit 4 is "1"; if it is less than the internal reference voltage, bit 4 is "0". To perform another comparison, the comparator must be written to again, even if the same internal reference voltage is to be used.

Table 3. Correspondence between bits 0 to 3 of the comparator register and internal reference voltage

Comparator register		er	Internal reference voltage	
Bit 3	Bit 2	Bit 1	Bit 0	internal reference voltage
0	0	0	0	1/32V <sub>cc</sub>
0	0	0	1	1/16V <sub>cc</sub> +1/32V <sub>cc</sub>
0	0	1	0	2/16V <sub>cc</sub> +1/32V <sub>cc</sub>
0	0	1	1	3/16V <sub>cc</sub> +1/32V <sub>cc</sub>
. 0	1	0	0	4/16V <sub>cc</sub> +1/32V <sub>cc</sub>
0	1	0	1	5/16V <sub>cc</sub> +1/32V <sub>cc</sub>
0	1	1	0	6/16V <sub>cc</sub> +1/32V <sub>cc</sub>
0	1	1	1	7/16V <sub>cc</sub> +1/32V <sub>cc</sub>
1	0	0	0	8/16V <sub>cc</sub> +1/32V <sub>cc</sub>
1	0	0	1	9/16V <sub>cc</sub> +1/32V <sub>cc</sub>
1	0	1	0	10/16V <sub>CC</sub> +1/32V <sub>CC</sub>
1	0	1	1	11/16V <sub>cc</sub> +1/32V <sub>cc</sub>
1	1	0	0	12/16V <sub>cc</sub> +1/32V <sub>cc</sub>
1	1	0	1	13/16V <sub>cc</sub> +1/32V <sub>cc</sub>
1	1	1	0	14/16V <sub>CC</sub> +1/32V <sub>CC</sub>
1	1	1	1	15/16V <sub>cc</sub> +1/32V <sub>cc</sub>




Fig. 17 Comparator circuit



### RESET CIRCUIT

After a reset, the microcomputer will start in high-speed mode or low-speed mode depending on a mask-programmable option.

## High-Speed Start Mode

In high-speed start mode, reset occurs if the  $\overline{\text{RESET}}$  pin is held at a "L" level for at least  $2\mu s$  then is returned to a "H" level (the power supply voltage should be between 4.0V and 5.5V). Both the  $X_{\text{IN}}$  and the  $X_{\text{CIN}}$  clocks begin oscillating. In order to give the  $X_{\text{IN}}$  clock time to stabilize, internal operation does not begin until after 13  $X_{\text{IN}}$  clock cycles are complete. After the reset is completed, the program starts from the address contained in address FFFD<sub>16</sub> (upper byte) and address FFFC<sub>16</sub> (lower byte).

## Low-Speed Start Mode

In low-speed start mode, reset occurs if the  $\overline{\text{RESET}}$  pin is held at a "L" level for at least  $2\mu s$  then is returned to a "H"




Fig. 18 Power-on reset circuit example

level (the power supply voltage should be between 2.8V and 5.5V). The  $X_{\rm IN}$  clock does not begin oscillating. In order to give the  $X_{\rm CIN}$  time to stabilize, timer 1 and timer 2 are connected together and 512 cycles of the  $X_{\rm CIN}/16$  are counted before internal operation begins. After the reset is completed, the program starts from the address contained in address FFFD<sub>16</sub> (upper byte) and address FFFC<sub>16</sub> (lower byte).

If the  $X_{\text{CIN}}$  clock is stable, reset will complete after approximately 250ms (assuming  $f(X_{\text{CIN}}) = 32.768 \text{kHz}$ ). Immediately after a power-on, the stability of the clock circuit will determine the reset timing and will vary according to the characteristics of the oscillation circuit used.

## Note on Use

Make sure that the reset input voltage is no more than 0.8V in high-speed start mode, or no more than 0.5V in low-speed start mode.



/ <b>1</b> \	Dest DO versions	Address	Register contents
	Port P0 register	(0000 <sub>16</sub> )	00 <sub>16</sub>
(2)		(0002 <sub>16</sub> )	00 <sub>16</sub>
	Port P2 register	(0004 <sub>16</sub> )	00 <sub>16</sub>
	Port P2 direction register	[	0016
(5)	<b>J</b>	(0006 <sub>16</sub> )	0016
(6)	3	(0008 <sub>16</sub> )	00 <sub>16</sub>
(7)	C	L	00 <sub>16</sub>
(8)	· ·	(000A <sub>16</sub> )····	0016
(9)	Port P5 direction register	(000B <sub>16</sub> )···	00 <sub>16</sub>
(10)	Port P6 register	(000C <sub>16</sub> )	00 <sub>16</sub>
(11)	Port P6 direction register	( 0 0 0 D <sub>16</sub> )····	00 <sub>16</sub>
(12)	Serial I/O1 control register	(0019 <sub>16</sub> )	00 <sub>16</sub>
(13)	Serial I/O2 control register	(001D <sub>16</sub> )····	00 <sub>16</sub>
(14)	Timer 1 register	(0024 <sub>16</sub> )	FF <sub>16</sub>
(15)	Timer 2 register	(0025 <sub>16</sub> )	01 <sub>16</sub>
(16)	Timer 3 register	(0026 <sub>16</sub> )	FF <sub>16</sub>
(17)	Timer 4 register	(0027 <sub>16</sub> )	FF <sub>16</sub>
(18)	Timer 12 mode register	(0028 <sub>16</sub> )	0016
(19)	Timer 34 mode register	(0029 <sub>16</sub> )···[	0016
(20)	PWM control register	( 0 0 2 B <sub>16</sub> )····	0016
(21)	Comparator	(0030 <sub>16</sub> )	0016
(22)	High-breakdown-voltage	(0038 <sub>16</sub> )	00 <sub>16</sub>
	port control register		
(23)	Interrupt edge selection register	( 0 0 3 A <sub>16</sub> )	0016
(24)	CPU mode register	(003B <sub>16</sub> )	* * 1 0 0 0 0 0
(25)	Interrupt control register 1	(003E <sub>16</sub> )··	00 <sub>16</sub>
(26)	Interrupt control register 2	(0'0 3 F <sub>16</sub> )···	00 <sub>16</sub>
(27)	Processor status register	(PS)	$\times \times \times \times \times 1 \times \times$
(28)	Program counter	(PC <sub>H</sub> )	Contents of address FFFD <sub>10</sub>
		(PCL)	Contents of address FFFC <sub>1</sub>
Not	te: * : The initial values of b are determined by a i X : Undefined The contents of all ott after a reset, so progr	mask option ner registers and	I RAM are undefined

Fig. 19 Internal status at reset






Fig. 20 Reset sequence in high-speed operation mode




Fig. 21 Reset sequence in low-speed operation mode



## **CLOCK GENERATION CIRCUIT**

When using an external clock signal, input the clock signal to the  $X_{\text{IN}}$  ( $X_{\text{CIN}}$ ) pin and leave the  $X_{\text{OUT}}$  ( $X_{\text{COUT}}$ ) pin open.If the  $X_{\text{CIN}}$  clock is not used, connect the  $X_{\text{CIN}}$  pin to  $V_{\text{SS}}$ , and leave the  $X_{\text{COUT}}$  pin open.

Either high-speed operation start mode or low-speed operation start mode can be selected by using a mask option.

## (1) High-Speed Operation Start Mode

After reset has completed, the internal clock  $\phi$  is half the frequency of  $X_{\rm IN}$ . Immediately after power-on, both the  $X_{\rm IN}$  and  $X_{\rm CIN}$  clock start oscillating. To set the internal clock  $\phi$  to low-speed mode, set bit 7 of the CPU mode register (address  $003B_{16}$ ) to "1".

## (2) Low-Speed Operation Start Mode

After reset has completed, the internal clock  $\phi$  is half the frequency of  $X_{CIN}$ . Immediately after power-on, only the  $X_{CIN}$  clock starts oscillating. To set the internal clock  $\phi$  to normal operation mode, first set bit 6 (CM<sub>6</sub>) of the CPU mode register (address  $003B_{16}$ ) to "0", the set bit 7 (CM<sub>7</sub>) to "0". Note that the program must allow time for oscillation to stabilize.

## (3) Oscillation Control

Stop mode

If the STP instruction is executed, oscillation stops with the internal clock  $\phi$  at an "H" level. Timer 1 is set to "FF<sub>16</sub>" and timer 2 is set to "01<sub>16</sub>".

Either  $X_{IN}$  or  $X_{CIN}$  divided by 16 is input to timer 1, and the output of timer 1 is connected to timer 2. The timer 1 and timer 2 interrupt enable bits must be set to disabled ("0"), so a program must set these bits before executing a STP instruction. Oscillation restarts at reset or when an external interrupt is received, but the internal clock  $\phi$  is not supplied to the CPU until timer 2 overflows. This allows time for the clock circuit oscillation to stabilize.

### Wait mode

If the WIT instruction is executed, the internal clock  $\phi$  stops at a "H" level but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

## Low-speed mode

If the internal clock is generated from the sub clock  $(X_{CIN})$ , a low power consumption operation can be entered by stopping only the main clock  $X_{IN}$ . To stop the main clock, set bit  $6~(CM_6)$  of the CPU mode register  $(003B_{16})$  to "1". When the main clock  $X_{IN}$  is restarted, the program must allow enough time to for oscillation to stabilize.

Note that in low-power-consumption mode the  $X_{\text{CIN}}\text{-}X_{\text{COUT}}$  drive performance can be reduced, allowing even lower

power consumption  $(20\mu\text{A} \text{ with } X_{\text{CIN}} = 32\text{kHz})$ . To reduce the  $X_{\text{CIN}} - X_{\text{COUT}}$  drive performance, clear bit 5 (CM<sub>5</sub>) of the CPU mode register  $(003B_{16})$  to "0". At reset or when a STP instruction is executed, this bit is set to "1" and strong drive is selected to help the oscillation to start.




Fig. 22 Ceramic resonator circuit




Fig. 23 External clock input circuit






Fig. 24 System clock generation circuit block diagram




Fig. 25 State transitions of system clock

# NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". Therefore, flags that affect program execution must be initialized after a reset. In particular, it is essential to initialize the T and D flags because of their effect on calculations.

### Interrupts

The contents of the interrupt request bits do not change immediately after they have been written.

After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

### **Decimal Calculations**

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute a ADC or SBC instruction. Only the ADC and SBC instruction yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid. The carry flag can be used to indicate whether a carry or borrow has occurred, but must be initialized before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

### **Timers**

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).

## Multiplication and Division Instructions

The MUL and DIV instructions do not affect the T and D flags.

The execution of these instructions does not change the contents of the processor status register.

### **Ports**

The contents of the port direction registers cannot be read. Programs can not use the value of a direction register as an index, or bit-test a direction register (BBC or BBS), or perform a read-modify-write instruction such as ROR, CLB, or SEB. Use instructions such as LDM and STA to set the port direction registers.

## Serial I/O

When using an external clock, input "H" to the external clock input pin and clear the serial I/O interrupt request bit before executing a serial I/O transfer.

When using the internal clock, set the synchronization clock to internal clock, then clear the serial I/O interrupt request bit before executing a serial I/O transfer.

## Instruction Execution Timing

The instruction execution time is obtained by multiplying the frequency of the internal clock  $\phi$  by the number of cycles needed to execute an instruction. The number of cycles required to execute an instruction is shown in the list of machine instructions. The frequency of the internal clock  $\phi$  is half of the  $X_{\text{IN}}$  or  $X_{\text{CIN}}$  frequency.



## DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mask Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies)

If required, specify the following option on the Mask Confirmation Form:

· Operation start mode switching option

## **ROM Writing Method**

The built-in PROM of the blank one-time programmable version and built-in EPROM version can be read from and written to with an normal EPROM writer using a special write adapter.

Package	Name of Write Adapter
64P4B, 64S1B	PCA4738S-64
64P6N	PCA4738F-64
64D0	PCA4738L-64

The PROM of the blank one-time programmable version is not tested or screened after assembly. To ensure proper operation after writing, the procedure shown in Figure 26 is recommended to verify programming.




Fig. 26 Writing and testing of one-time programmable version

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.3 to 7.0	V
VEE	Pull-down power supply voltage		$V_{cc}$ -40 to $V_{cc}$ +0.3	٧
Vı	Input voltage P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>		$-0.3$ to $V_{CC}+0.3$	V
Vi	Input voltage P4 <sub>0</sub>	All wells are a second based as the W	$-0.3$ to $V_{CC}+0.3$	V
Vı	Input voltage RESET, X <sub>IN</sub>	All voltages measured based on the V <sub>SS</sub> pin Output transistors are isolated.	$-0.3$ to $V_{CC}+0.3$	V
Vı	Input voltage X <sub>CIN</sub>	Output transistors are isolated.	$-0.3$ to $V_{CC}+0.3$	V
Vo	Output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>3</sub> , P3 <sub>0</sub> -P3 <sub>7</sub>		$V_{\rm cc}$ -40 to $V_{\rm cc}$ +0.3	V
V <sub>o</sub>	Output voltage P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>5</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , X <sub>OUT</sub> , X <sub>COUT</sub>		-0.3 to V <sub>CC</sub> +0.3	V
Pd	Power dissipation	T <sub>a</sub> = 25℃	1000(Note 1)	mW
Topr	Operating temperature		—10 to 85	°C
Tstg	Storage temperature		-40 to 125	°C

Note 1 600mW in case of the flat package

## **RECOMMENDED OPERATING CONDITIONS** ( $v_{cc} = 4.0 \text{ to } 5.5 \text{V}$ , $T_a = -10 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Parameter			Limits			
Syllibul			Mın	Тур	Max	Unit	
V	Supply voltage	High-speed operation mode	4.0	5.0	5.5		
V <sub>cc</sub>	Supply voltage	Low-speed operation mode	2.8	5.0	5.5	V	
Vss	Supply voltage			0		V	
VEE	Pull-down power si	upply voltage	V <sub>cc</sub> -38		V <sub>cc</sub>	٧	
VIA	Analog input voltag	e	0		V <sub>cc</sub>	٧	
V <sub>IH</sub>	"H" input voltage F	P2 <sub>4</sub> -P2 <sub>7</sub>	0.4V <sub>CC</sub>		V <sub>cc</sub>	V	
VIH	"H" input voltage F	240	0.75V <sub>CC</sub>		V <sub>cc</sub>	٧	
VIH	"H" input voltage F	P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	0.75V <sub>CC</sub>		V <sub>cc</sub>	V	
V <sub>IH</sub>	"H" input voltage F	RESET	0.8V <sub>CC</sub>		V <sub>CC</sub>	٧	
V <sub>IH</sub>	"H" input voltage	Kin, X <sub>CIN</sub>	0.8V <sub>CC</sub>		V <sub>cc</sub>	V	
VIL	"L" input voltage P	2 <sub>4</sub> -P2 <sub>7</sub>	0		0.16V <sub>CC</sub>	V	
VIL	"L" input voltage P	40	0		0.25V <sub>CC</sub>	٧	
VIL	"L" input voltage P	4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	0		0.25V <sub>CC</sub>	V	
VIL	"L" input voltage R	ESET	0		0.2V <sub>CC</sub>	٧	
VIL	"L" input voltage X	in, X <sub>CIN</sub>	0		0.2V <sub>CC</sub>	V	



## RECOMMENDED OPERATING CONDITIONS (V<sub>cc</sub>=4.0 to 5.5V, T<sub>a</sub>=-10 to 85°C, unless otherwise noted)

0	Parameter -		Limits		
Symbol			Тур	Max	Unit
ΣI <sub>oн(peak)</sub>	"H" total peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> ,  (Note 1) P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub>			-240	mA
Σl <sub>oh</sub> (peak)	"H" total peak output current P4 <sub>1</sub> -P4 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			-60	mA
Σl <sub>oL(peak)</sub>	"L" total peak output current P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>7</sub>			100	mA
$\Sigma I_{OL(peak)}$	"L" total peak output current P60			3.0	mA
ΣI <sub>oн(avg)</sub>	"H" total average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> ,  (Note 1) P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub>			-120	mA
Σl <sub>oh(avg)</sub>	"H" total average output current P4 <sub>1</sub> -P4 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			-30	mA
ΣI <sub>OL(avg)</sub>	"L" total average output current P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>7</sub>			-50	mA
$\Sigma I_{OL}(avg)$	"L" total average output current P60			1.5	mA
I <sub>он(peak)</sub>	"H" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>3</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> (Note 2)			-40	mA
I <sub>OH</sub> (peak)	"H" peak output current P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			-10	mA
I <sub>OL</sub> (peak)	"L" peak output current P2 <sub>4</sub> -P2 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>7</sub>			10	mA
I <sub>OL</sub> (peak)	"L" peak output current P41-P47, P50-P57			10	mA
I <sub>OL</sub> (peak)	"L" peak output current P6 <sub>0</sub>			3.0	mA
I <sub>он(avg)</sub>	"H" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> ,  (Note 3) P2 <sub>0</sub> -P2 <sub>3</sub> , P3 <sub>0</sub> -P3 <sub>7</sub>			-18	mA
I <sub>он(avg)</sub>	"H" average output current P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			-5.0	mA
I <sub>OL</sub> (avg)	"L" average output current P2 <sub>4</sub> -P2 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>7</sub>			5.0	mA
I <sub>OL</sub> (avg)	"L" average output current P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub>			10	mA
I <sub>OL</sub> (avg)	"L" average output current P6 <sub>0</sub>			1.5	mA
f(CNTR)	Clock input frequency for timers 4 (duty cycle 50%)			250	kHz
f(X <sub>IN</sub> )	Main clock input oscillation frequency (Note 4)			4. 2	MHz
f(X <sub>CIN</sub> )	Sub clock input oscillation frequency (Note 4, 5)		32. 768	50	kHz

Note 1. The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100ns. The total peak current is the peak value of all the currents.

- The peak output current is the peak current flowing in each port
   The average output current in an average value measured over 100ms
- 4. When the oscillation frequency has a duty cycle of 50%.
- 5. When using the microcomputer in low-speed mode, make sure that the sub clock's input frequency  $f(X_{CIN})$  is less than  $f(X_{IN})/3$



## **ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 4.0 \text{ to } 5.5 \text{V}$ , $T_a = -10 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit	
	Parameter	Test cond	illons	Min.	Тур.	Max	Oilit	
V <sub>OH</sub>	"H" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>3</sub> , P3 <sub>0</sub> -P3 <sub>7</sub>	I <sub>OH</sub> =-18mA, V <sub>CC</sub> =4.5 t	o 5. 5V	V <sub>cc</sub> -2.0			V	
V <sub>OH</sub>	"H" output voltage P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	I <sub>OH</sub> =-10mA, V <sub>CC</sub> =4.5 to 5.5V		$V_{cc}$ -2.0			V	
VoL	"L" output voltage P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>7</sub>	I <sub>OL</sub> =10mA, V <sub>CC</sub> =4.5 to 5	5. 5V			2.0	V	
VoL	"L" output voltage P6₀	$I_{OL}=1.5$ mA, $V_{CC}=4.5$ to	5. 5V			0.5	V	
$V_{T+}-V_{T-}$	Hysteresis INT <sub>0</sub> -INT <sub>2</sub> , S <sub>IN1</sub> , S <sub>IN2</sub> , CLK1, CLK2, CNTR	When using a non-port for	unction		0.4		V	
$V_{T+}-V_{T-}$	Hysteresis RESET, X <sub>IN</sub>	RESET: V <sub>CC</sub> =2.8V to 5.	.5 <b>v</b>		0.5		V	
$V_{T+}-V_{T-}$	Hysteresis X <sub>CIN</sub>				0.5		V	
l <sub>IH</sub>	"H" input current P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	V <sub>I</sub> =V <sub>CC</sub>				5.0	μΑ	
I <sub>tH</sub>	"H" input current P40	V <sub>I</sub> =V <sub>CC</sub>				5.0	μΑ	
I <sub>IH</sub>	"H" input current RESET, X <sub>CIN</sub>	V <sub>I</sub> =V <sub>CC</sub>				5.0	μA	
I <sub>IH</sub>	"H" input current X <sub>IN</sub>	V <sub>I</sub> =V <sub>CC</sub>			4		μA	
I <sub>IL</sub>	"L" input current P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	V <sub>I</sub> =V <sub>SS</sub>				-5.0	μA	
I <sub>IL</sub>	"L" input current P40	V <sub>I</sub> =V <sub>SS</sub>				-5.0	μА	
I <sub>IL</sub>	"L" input current RESET, X <sub>CIN</sub>	V <sub>I</sub> =V <sub>SS</sub>				-5.0	μΑ	
I <sub>IL</sub>	"L" input current X <sub>IN</sub>	V <sub>I</sub> =V <sub>SS</sub>			-4		μА	
I <sub>LOAD</sub>	Output load current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>3</sub> , P3 <sub>0</sub> -P3 <sub>7</sub>	V <sub>EE</sub> =V <sub>CC</sub> -36V, V <sub>O</sub> =V <sub>C</sub> With output transistors of		150	500	900	μΑ	
	Output leakage current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>3</sub> ,	V <sub>EE</sub> =V <sub>CC</sub> -38V, V <sub>O</sub> =V <sub>C</sub>	c−38V,			4.0	_	
LEAK	P3 <sub>0</sub> -P3 <sub>7</sub>	With output transistors of	f (Except for reset)			-10	$\mu$ <b>A</b>	
V <sub>RAM</sub>	RAM hold voltage	When clock is stopped		2.0		5.5	٧	
		In high-speed operation $ \begin{split} &f(X_{IN}){=}4MHz \\ &f(X_{CIN}){=}32kHz \\ &Output transistors off \end{split} $	mode		5	10	mA	
		Comparator operating In high-speed operation $f(X_{IN}) = 4MHz$ (in WIT st $f(X_{CIN}) = 32kHz$ Output transistors off Comparator stopped			1		mA	
lcc	Power supply current	In low-speed operation of $f(X_{IN}) = \text{stopped } f(X_{CIN})$ Low-power dissipation of $(CM_5=0)$ Output transistors off	=32kHz		60	200	μΑ	
		In low-speed operation of $f(X_{\text{IN}}) = \text{stopped}$ $f(X_{\text{CIN}}) = 32 \text{kHz}$ (in WIT Low-power dissipation in $(CM_5 = 0)$ Output transistors off	state) node set		20	40	μΑ	
		All oscillation stopped (in STP state)	r <sub>a</sub> =25℃		0.1	1.0	^	
	I .	(III of P state)					μΑ	



## **COMPARATOR CHARACTERISTICS**

( $V_{CC}$ =4.0 to 5.5V,  $V_{SS}$ =0V,  $T_a$ =-10 to 85°C, high-speed operation mode, unless otherwise noted)

Symbol	D	Test conditions	Limits			11-24
	Parameter		Min.	Тур	Max	Unit
	Resolution				4	Bits
	Absolute accuracy				1/2	LSB
T <sub>CONV</sub>	Conversion time				7	μs
IIA	Analog port input current			7,2400	5.0	μA
R <sub>LADDER</sub>	Ladder resistor			30		kΩ

## **TIMING REQUIREMENTS** ( $V_{CC} = 4.0 \text{ to } 5.5 \text{V}$ , $V_{SS} = 0 \text{V}$ , $T_a = -10 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

0 1 1	Dave-rada-	T1		Limits		
Symbol	Parameter	Test conditions	Mın	Тур	Max	Unit
tw(RESET)	Reset input "L" pulse width		. 2			μS
t <sub>C(XIN)</sub>	Main clock input cycle time (X <sub>IN</sub> input)		238			ns
t <sub>WH(XIN)</sub>	Main clock input "H" pulse width		60			ns
t <sub>WL(XIN)</sub>	Main clock input "L" pulse width		60			ns
t <sub>C(XCIN)</sub>	Sub clock input cycle time (X <sub>CIN</sub> )		2.0			ms
t <sub>W(XCIN)</sub>	Sub clock input pulse width (X <sub>CIN</sub> )		1.0			ms
t <sub>C(CNTR)</sub>	CNTR input cycle time		4			μs
t <sub>WH(CNTR)</sub>	CNTR input "H" pulse width		1.6			μs
t <sub>WL(CNTR)</sub>	CNTR input "L" pulse width		1.6			μs
t <sub>WH(INT)</sub>	INT <sub>0</sub> ~INT <sub>2</sub> input "H" pulse width		80			ns
t <sub>WL(INT)</sub>	INT <sub>0</sub> ~INT <sub>2</sub> input "L" pulse width		80			ns
t <sub>C(SCLK)</sub>	Serial clock input cycle time		1		1000	μs
twh(SCLK)	Serial clock input "H" pulse width		40	1		%
t <sub>WL(SCLK)</sub>	Serial clock input "L" pulse width		40			%
t <sub>r(SCLK)</sub>	Serial clock input clock rise time		5		50	ns
t <sub>r(SCLK)</sub>	Serial clock input clock fall time		5		40	ns
th(SCLK-SIN)	Serial input hold time		0. 2tc			ns
tsu(SCLK-SIN)	Serial input setup time		0. 2tc			ns

## **SWITCHING CHARACTERISTICS** ( $v_{cc} = 4.0 \text{ to } 5.5 \text{V}$ , $v_{ss} = 0 \text{V}$ , $\tau_a = -10 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			
		rest conditions	Mın	Тур	Max	Unit
twH(SCLK)	Serial clock output "H" pulse width	$C_L=100pF, R_L=1k\Omega$	t <sub>C</sub> /2-160			ns
t <sub>WL(SCLK)</sub>	Serial clock output "L" pulse width	$C_L=100pF, R_L=1k\Omega$	t <sub>C</sub> /2-160			ns
td(sclk-sout)	Serial clock delay time				0.2t <sub>c</sub>	ns
t <sub>v(SCLK</sub> -SOUT)	Serial clock hold time		0			ns
t <sub>f(SCLK)</sub>	Serial clock output fall time	$C_L=100pF, R_L=1k\Omega$			40	ns
$t_{\Gamma(P_{\text{ch-strg}})}$	P-channel high-breakdown voltage output rise time (Note 1)	C <sub>L</sub> =100pF, V <sub>EE</sub> =V <sub>CC</sub> -36V		55		ns
t <sub>r(Pch-weak)</sub>	P-channel high-breakdown voltage output fall time (Note 2)	C <sub>L</sub> =100pF, V <sub>EE</sub> =V <sub>CC</sub> -36V		1.8		ns

Note 1. When bit 0 of the high-breakdown voltage port control register (address 0038 $_{16}$ ) is at "0"

2. When bit 0 of the high-breakdown voltage port control register (address  $0038_{16}$ ) is at "1"




Fig. 27 Output switching characteristics measurement circuit



## **TIMING CHART** t<sub>C(CNTR)</sub> $t_{\text{WH}(\text{CNTR})}$ twL(CNTR) 0.8V<sub>CC</sub> CNTR 0. 2V<sub>CC</sub> $t_{WH(INT)}$ $t_{WL(INT)}$ 0.8V<sub>CC</sub> INT<sub>0</sub>-INT<sub>2</sub> 0.2V<sub>CC</sub> tw(RESET) 0.8V<sub>CC</sub> RESET 0. 2V<sub>CC</sub> t<sub>C(XIN)</sub> $t_{WL(\underline{x_{IN}})}$ $t_{WH(X_{IN})}$ 0.8V<sub>CC</sub> $X_{IN}$ 0.2V<sub>CC</sub> $t_{\boldsymbol{C}(\boldsymbol{x}_{\boldsymbol{C}\boldsymbol{I}\boldsymbol{N}})}$ $t_{\text{WL}(X_{\text{CIN}})}$ $t_{WH(X_{CIN})}$ 0.8V<sub>CC</sub> X<sub>CIN</sub> 0.2V<sub>CC</sub> $t_{C(\text{S}_{CLK})}$ $t_{WH(S_{\underline{CLK}})}$ $t_{\text{WL}(s_{\text{CLK}})}$ 0.8V<sub>CC</sub> S<sub>CLK</sub> 0.2V<sub>CC</sub> $t_{h(\textbf{S}_{\text{CLK}}-\textbf{S}_{\text{IN}})}$ $t_{\text{SU}(\text{S}_{\text{IN}}-\text{S}_{\text{CLK}})}$ SIN 0.2V<sub>CC</sub> $t_{\boldsymbol{V}(S_{CLK}-S_{OUT})}$ $t_{d(\textbf{S}_{CLK}-\textbf{S}_{OUT})}$ Sout

## MITSUBISHI MICROCOMPUTERS

## M3811x Group

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### DESCRIPTION

The M3811x group is made up of 8-bit microcomputers based on the MELPS 740 core.

The M3811x group is designed mainly for VCR timer/function control, and include four 8-bit timers, a fluorescent display automatic display circuit, a PWM function, and a comparator.

The various microcomputers in the M3811x group include variations of internal memory size and packaging. For details, see the section on part numbering.

For details on availability of microcomputers in the M3811x group, see the section on group expansion.

## **FEATURES**

•	Basic machine-language instructions/1
ullet	Instruction execution time $\cdots 0.95 \mu s$
	(shortest instruction at 4.19MHz oscillation frequency)
ullet	Memory size
	ROM ······ 4K to 32K bytes
	RAM 192 to 1024 bytes


Programmable input/output ports ..... 27

High-breakdown-voltage output ports ...... 28


•	Interrupts ······ 14 sources, 12 vectors
•	Timers ····· 8-bit×4
•	Serial I/O ····· Clock-synchronized 8-bit×2
	(Serial I/O1 has an automatic data transfer function)
•	PWM output circuit ·······14-bit×1
•	Comparator ····· 4-bit×1
•	Fluorescent display function
	Segments
	Digits 8 to 16
•	2 Clock generation circuit
	Clock (X <sub>IN</sub> -X <sub>OUT</sub> ) ······Internal feedback amplifier
	Sub clock (X <sub>CIN</sub> -X <sub>COUT</sub> ) ······ Internal amplifier without feedback
•	Supply voltage ······· 4.0 to 5.5V
•	Low power dissipation
	In high-speed operation ······25mW
	(at 4.19MHz oscillation frequency)
	In low-speed operation ······ 300μW
	(at 32kHz oscillation frequency)
•	Operating temperature range ······ −10 to 85°C

### **APPLICATIONS**

VCRs, tuners, musical instruments, office automation, etc.














## PIN DESCRIPTION

Pın	Name	Function	Alternate Function			
V <sub>CC</sub> , V <sub>SS</sub>	Power supply	Power supply inputs 4 0 to 5.5V to V <sub>CC</sub> , and 0V to V <sub>SS</sub> .				
V <sub>EE</sub>	Pull-down power input	Applies voltage supplied to pull-down resistors of ports P0, P1, P2 <sub>0</sub> -P2 <sub>3</sub> and P3.				
RESET	Reset input	To reset the microcomputer, this pin should be kept at an "L" level for more than $2\mu$ s under high-speed operating conditions. In low-speed operation start mode, internal reset is not released until the $X_{CIN}$ - $X_{COUT}$ clock has had time to stabilize				
XIN	Clock input		circuit. It consist of internal feedback amplifier. Connect a			
X <sub>OUT</sub>	Clock output	ceramic resonator or quartz crystal between the X <sub>IN</sub> and X <sub>OI</sub> used, connect the clock source to the X <sub>IN</sub> pin and leave the				
X <sub>CIN</sub>	Sub clock input	Connect a ceramic resonator or quartz crystal and external				
X <sub>COUT</sub>	Sub clock output	ternal clock is used, connect the clock source to the X <sub>CIN</sub> used as the system clock.	pin and leave the x <sub>COUT</sub> pin open I his clock can also be			
P0 <sub>0</sub> /SEG <sub>8</sub> / DIG <sub>0</sub> - P0 <sub>7</sub> /SEG <sub>15</sub> / DIG <sub>7</sub>	Output port P0	An 8-bit output port The output structure is high-breakdown-voltage P-channel open drain with internal pull-down resistors connected between the output and the $V_{\text{EE}}$ pin Are "L" at reset.	FLD automatic display pins			
P1 <sub>0</sub> /DIG <sub>8</sub> - P1 <sub>7</sub> /DIG <sub>15</sub>	Output port P1	An 8-bit output port with the same function as port P0.	FLD automatic display pins			
P2 <sub>0</sub> /DIG <sub>16</sub> - P2 <sub>3</sub> /DIG <sub>19</sub>	Output port	A 4-bit output port with the same function as port P0	FLD automatic display pins			
P2 <sub>4</sub> -P2 <sub>7</sub>	I/O port P2	ort P2  A 4-bit CMOS I/O port An I/O direction register allows each pin to be individually programmed as either in put. At reset this port is set to input mode. The input levels are TTL compatible.				
P3 <sub>0</sub> /SEG <sub>0</sub> - P3 <sub>7</sub> /SEG <sub>7</sub>	Output port P3	An 8-bit output port with the same function as port P0	FLD automatic display pins			
P4 <sub>0</sub> /INT <sub>0</sub>	Input port P4 <sub>0</sub>	A 1-bit CMOS input pin	External interrupt input pin			
P4 <sub>1</sub> /INT <sub>1</sub> , P4 <sub>2</sub> /INT <sub>2</sub>	I/O port P4	A 7-bit CMOS I/O port with the same function as port P2 <sub>4</sub> -P2 <sub>7</sub> , with CMOS compatible input levels	External interrupt input pins			
P4 <sub>3</sub> , P4 <sub>4</sub> , P4 <sub>6</sub>						
P4 <sub>5</sub> /CNTR			Event count input pin			
P4 <sub>7</sub> /T <sub>OUT</sub>			Timer output pin			
P5 <sub>0</sub> /S <sub>IN1</sub> , P5 <sub>1</sub> /S <sub>OUT1</sub> , P5 <sub>2</sub> /S <sub>CLK11</sub> , P5 <sub>3</sub> /S <sub>RDY1</sub> / CS/S <sub>CLK12</sub>	I/O port P5	An 8-bit I/O port with the same function as port P2 <sub>4</sub> -P2 <sub>7</sub> The output structure of this port is N-channel open drain, and the input levels are CMOS compatible Keep the input voltage of this port between 0V and V <sub>CC</sub> .				
P5 <sub>4</sub> /S <sub>IN2</sub> , P5 <sub>5</sub> /S <sub>OUT2</sub> , P5 <sub>6</sub> /S <sub>CLK2</sub> , P5 <sub>7</sub> /S <sub>RDY2</sub>			Serial I/O2 I/O pins			




## PIN DESCRIPTION

Pin	Nama	F		
Pin	Name .	Function	Alternate Function	
P6 <sub>0</sub> /PWM	I/O port P6	An 8-bit CMOS I/O port with the same function as port P2 <sub>4</sub> -P2 <sub>7</sub> , with CMOS compatible input levels.	14-bit PWM output pins	
P6 <sub>1</sub> -P6 <sub>5</sub> , P6 <sub>7</sub>	,	, F24-F27, with CMOS compatible input levels.		
P6 <sub>6</sub> /AN			Comparator input pin	



## PART NUMBERING






## **GROUP EXPANSION**

Mitsubishi plans to expand the M3817x group as follows:

- Support for mask ROM, one-time programmable, and EPROM versions
- (3) Packages

64P4B Shrink plastic molded DIP
64P6N Plastic molded QFP
64S1B Window type shrink ceramic DIP
80D0 Window type ceramic LCC



The development schedule and other details of products under development may be revised without notice.

### Currently supported products are listed below.

As of March 1992

Product name	(P) ROM size (bytes)	RAM size (bytes)	Package	Remarks
M38112M4-XXXSP			64P4B	Mask ROM version
M38112E4-XXXSP	101	<sup>7</sup> 382		One-time programmable version
M38112E4SP				One-time programmable version (blank)
M38112E4SS			64S1B	EPROM version
M38112M4-XXXFP	16K		64P6N	Mask ROM version
M38112E4-XXXFP	`			One-time programmable version
M38112E4FP				One-time programmable version (blank)
M38112E4FS			64D0	EPROM version



## FUNCTIONAL DESCRIPTION CENTRAL PROCESSING UNIT (CPU)

Microcomputers of the M3811x group use the standard MELPS 740 instruction set. Refer to the table of MELPS 740 addressing modes and machine instructions or the MELPS 740 Software Manual for details on the instruction set.

Machine-resident MELPS 740 instructions are as follows:
The FST and SLW instructions are not available for use.
The STP, WIT, MUL, and DIV instructions can be used.

## **CPU MODE REGISTER**

The CPU mode register is allocated to address  $003B_{16}$ . Bits 0 and 1 of this register are processor mode bits and

should always be set to "0".

The CPU mode register contains the stack page selection

The CPU mode register contains the stack page selection bit.

For details of the  $X_{\text{COUT}}$  drivability selection bit, main clock stop bit, and internal system clock selection bit, see the section on the clock generation circuit.




Fig. 1 Structure of CPU mode register

### **MEMORY**

### · Special Function Register (SFR) Area

The Special Function Register area contains registers which control functions such as I/O ports and timers, and is located in the zero page area.

### • RAM

RAM is used for data storage as well for stack area.

### ROM

The first 128 bytes and the last two bytes of ROM are reserved for device testing and the rest is user area for storing programs.

### Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

### Zero Page

The 256 bytes from addresses  $0000_{16}$  to  $00FF_{16}$  are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area. The zero page addressing mode can be used to specify memory and register addresses in the zero page area. This dedicated zero page addressing mode enables access to this area with only 2 bytes.

### Special Page

The 256 bytes from addresses FF00<sub>16</sub> to FFFF<sub>16</sub> are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. This dedicated special page addressing mode enables access to this area with only 2 bytes.




Fig. 2 Memory map diagram



000016	Port P0 (P0)	002016		
0001 <sub>16</sub>		002116		
0002 <sub>16</sub>	Port P1 (P1)	002216		
000316		0023 <sub>16</sub>		
0004 <sub>16</sub>	Port P2 (P2)	0024 <sub>16</sub>	Timer 1 (T1)	
000516	Port P2 direction register (P2D)	002516	Timer 2 (T2)	
000616	Port P3 (P3) .	0026,16	Timer 3 (T3)	
0007 <sub>16</sub>		0027 <sub>16</sub>	Timer 4 (T4)	
000816	Port P4 (P4)	0028 <sub>16</sub>	Timer 12 mode register (T12M)	
000916	Port P4 direction register (P4D)	0029 <sub>16</sub>	Timer 34 mode register (T34M)	
000A <sub>16</sub>	Port P5 (P5)	002A <sub>16</sub>		
000B <sub>16</sub>	Port P5 direction register (P5D)	002B <sub>16</sub>	PWM control register (PWMCON)	
000C <sub>16</sub>	Port P6 (P6)	002C <sub>16</sub>	PWM register (upper)(PWMH)	
000D <sub>16</sub>	Port P6 direction register (P6D)	002D <sub>16</sub>	PWM register (lower)(PWML)	
000E <sub>16</sub>		002E <sub>16</sub>		
000F <sub>16</sub>		002F <sub>16</sub>		
001016		003016	Comparator register (CMP)	
0011 <sub>16</sub>		0031 <sub>16</sub>		
0012 <sub>16</sub>	Port P0 segment/digit switching register (P0SDR)	003216		
0013 <sub>16</sub>		003316		
001416	Port P2 digit/port switching register (P2DPR)	0034 <sub>16</sub>		
001516	Key-scan blanking register (KSCN)	003516		
0016 <sub>16</sub>	FLDC mode register (FLDM)	003616		
001716	FLD data pointer (FLDDP)	003716		
0018 <sub>16</sub>	Serial I/O automatic transfer data pointer (SIODP)	003816	High-breakdown-voltage port control register (HVPC)	
0019 <sub>16</sub>	Serial I/O1 control register (SIO1CON)	003916		
001A <sub>16</sub>	Serial I/O automatic transfer control register (SIOAC)	003A <sub>16</sub>	Interrupt edge selection register (INTEDGE)	
001B <sub>16</sub>	Serial I/O1 register (SIO1)	003B <sub>16</sub>	CPU mode register (CUPM)	
001C <sub>16</sub>	Serial I/O automatic transfer interval register (SIOAI)	003C <sub>16</sub>	Interrupt request register 1 (IREQ1)	
001D <sub>16</sub>	Serial I/O2 control register (SIO2CON)	003D <sub>16</sub>	Interrupt request register 2 (IREQ2)	
001E <sub>16</sub>		003E <sub>16</sub>	Interrupt control register 1 (ICON1)	
	Serial I/O2 register (SIO2)	003F <sub>16</sub>	Interrupt control register 2 (ICON2)	

Fig. 3 Memory map of special function register (SFR)

## I/O PORTS

## • Direction Registers

The M3811x group microprocessors have 27 programmable I/O pins arranged in four I/O ports (ports  $P2_4$ - $P2_7$ ,  $P4_1$ - $P4_7$ , P5 and P6). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input or output.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set for output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

### · High-Breakdown-Voltage Output Ports

The M3811x group microprocessors have four ports with high-breakdown-voltage pins (ports P0, P1, P2 $_0$ -P2 $_3$ , P3). The high-breakdown-voltage ports have P-channel open drain output with a breakdown voltage of V $_{\rm CC}$ -40V. Each pin in Ports P0, P1, P2 $_0$ -P2 $_3$  and P3 has an internal pull-down resistor connected to V $_{\rm EE}$ . At reset, the P-channel output transistor of each port latch is turned off, so it is forced to the level of V $_{\rm EE}$  by the pull-down resistor.

Writing "1" to bit 0 of the high-breakdown-voltage port control register (address 0038<sub>16</sub>) slows the transition of the output transistors to reduce transient noise. At reset, bit 0 of the high-breakdown-voltage port control register is set to "0" (strong drive).



Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No.
P0 <sub>0</sub> /SEG <sub>8</sub> / DIG <sub>0</sub> - P0 <sub>7</sub> /SEG <sub>15</sub> / DIG <sub>7</sub>	Port P0	Output	High-breakdown-voltage P-channel open-drain output with pull-down resistor	FLD automatic display function	FLDC mode register Segment/digit switching register High-breakdown- voltage port control register	(1)
P1 <sub>0</sub> /DIG <sub>8</sub> - P1 <sub>7</sub> /DIG <sub>15</sub>	Port P1	Output	High-breakdown- voltage P-channel open-drain output with pull-down resistor	FLD automatic display function	FLDC mode register High-breakdown- voltage port control register	(2)
P2 <sub>0</sub> /DIG <sub>16</sub> - P2 <sub>3</sub> /DIG <sub>19</sub>	Port P2	Output	High-breakdown-voltage P-channel open-drain output with pull-down resistor	FLD automatic display function	FLDC mode register Digit/port switching register High-breakdown- voltage port control register	(3)
P2 <sub>4</sub> -P2 <sub>7</sub>		Input/output, Individual bits	TTL level input CMOS 3-state output			(4)
P3 <sub>0</sub> /SEG <sub>0</sub> - P3 <sub>7</sub> /SEG <sub>7</sub>	Port P3	Output	High-breakdown-voltage P-channel open-drain output with pull-down resistor	FLD automatic display function	FLDC mode register High-breakdown- voltage port control register	(5)
P4 <sub>0</sub> /INT <sub>0</sub>		Input	CMOS level input	External interrupt	Interrupt edge selection register	(6)
P4 <sub>1</sub> /INT <sub>1</sub> , P4 <sub>2</sub> /INT <sub>2</sub>	Port P4	Input/output,	CMOS level input CMOS 3-state output	External interrupt input	Interrupt edge selection register	(7)
P4 <sub>3</sub> , P4 <sub>4</sub> , P4 <sub>6</sub>		individual bits				(4)
P4 <sub>5</sub> /CNTR				Event count input	Timer 34 mode register	(7)
P4 <sub>7</sub> /T <sub>OUT</sub>				Timer 3 output	Timer 34 mode register	(8)
P5 <sub>0</sub> /S <sub>IN1</sub> , P5 <sub>1</sub> /S <sub>OUT1</sub> , P5 <sub>2</sub> /S <sub>CLK1</sub> ,				Serial I/O1 function	Serial I/O1 control register Serial I/O automatic	(9)
P5 <sub>3</sub> /S <sub>RDY1</sub> / CS/S <sub>CLK12</sub>	Port P5	Port P5   Input/output,   CMOS level input   N-channel	1/0	transfer control register	(11)	
P5 <sub>4</sub> /S <sub>IN2</sub> ,		individual bits	open-drain output			(9)
P5 <sub>5</sub> /S <sub>OUT2</sub> ,			Serial I/O2 function	Serial I/O2 control	(10)	
P5 <sub>6</sub> /S <sub>CLK2</sub> , P5 <sub>7</sub> /S <sub>RDY2</sub>				1/0	register	(11)
P6 <sub>0</sub> /PWM	Port P6	Input/output,	CMOS level input	14-bit PWM output	PWM mode register PWML register PWMH register	(12)
P6 <sub>1</sub> -P6 <sub>5</sub> , P6 <sub>7</sub>	FURL PO	individual bits	CMOS 3-state output			(4)
P6 <sub>6</sub> /AN				Comparator input	Comparator register	(13)

Note. Make sure that the input level at each pin is either 0V or  $V_{\rm CC}$  during execution of the STP instruction. If an input level is at an intermediate potential, a current will flow in the input-stage gate






Fig. 4 Port block diagram (1)




Fig. 5 Port block diagram (2)



2-124

## **INTERRUPTS**

A total of 14 source can generate interrupts: 4 external, 9 internal, and 1 software.

### Interrupt Control

Each interrupt is controlled by its interrupt request bit, its interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt is generated if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software.

The I flag disables all interrupts except for the BRK instruction interrupt.

### Interrupt Operation

When an interrupt is received, the program counter and processor status register are automatically pushed onto the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

### · Notes on Use

If you will change interrupt edge selection from rising edge to falling edge, interrupt request bit will be set to "1" automatically. Therefore, please make following process;

- (1) Disable INT which is selected.
- (2) Change INT edge selection.
- (3) Clear interrupt request which is selected.
- (4) Enable INT which is selected.

Table 1. Interrupt vector addresses and priorities

Interrupt Cause	Priority	Vector Address (Note 1)		Interrupt Request	Remarks	
interrupt Cause		High	Low	Generation Conditions	nemarks	
Reset (Note 2)	1	FFFD <sub>16</sub>	FFFC <sub>16</sub>	At reset	Non-maskable	
INT <sub>o</sub>	2	FFFB <sub>16</sub>	FFFA <sub>16</sub>	At detection of either rising or falling edge of INT <sub>0</sub> input	External interrupt (active edge selectable)	
INT <sub>1</sub>	3	FFF9 <sub>16</sub>	FFF8 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>1</sub> input	External interrupt (active edge selectable)	
INT <sub>2</sub>	4	FFF7 <sub>16</sub>	FFF6 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>2</sub> input	External interrupt (active edge selectable)	
Serial I/O1	. 5		FFF4 <sub>16</sub>	At end of data transfer	Valid when serial I/O normal mode is selected	
Serial I/O automa- tic transfer		FFF5 <sub>16</sub>		At end of final data transfer	Valid when serial I/O automa- tic transfer mode is selected	
Serial I/O2	6	FFF3 <sub>16</sub>	FFF2 <sub>16</sub>	At end of data transfer		
Timer 1	7	FFF1 <sub>16</sub>	FFF0 <sub>16</sub>	At timer 1 overflow		
Timer 2	8	FFEF <sub>16</sub>	FFEE <sub>16</sub>	At timer 2 overflow	STP release timer overflow	
Timer 3	9	FFED <sub>16</sub>	FFEC <sub>16</sub>	At timer 3 overflow		
Timer 4	10	FFEB <sub>16</sub>	FFEA <sub>16</sub>	At timer 4 overflow		
CNTR	11	FFE9 <sub>16</sub>	FFE8 <sub>16</sub>	At detection of either rising or falling edge of CNTR input	External interrupt (active edge selectable)	
FLD blanking		FFE5 <sub>16</sub> FFE4 <sub>16</sub>		At fall of final digit	Valid when FLD blanking inter- rupt is selected	
FLD digit	12		FFE316 FFE416	FFE4 <sub>16</sub>	At rise of each digit	Valid when FLD digit interrupt is selected
BRK instruction	13	FFDD <sub>16</sub>	FFDC <sub>16</sub>	At BRK instruction execution	Non-maskable software interrupt	

Note 1. Vector addresses contain interrupt jump destination addresses.



2-125

<sup>2.</sup> Reset function in the same way as an interrupt with the highest priority.




Fig. 6 Interrupt control




Fig. 7 Structure of interrupt-related registers



### TIMERS

Microcomputers of the M3811x group have four built-in timers. The timers count down. Once a timer reaches 00<sub>16</sub>, the next count pulse loads the contents of the corresponding timer latch into the timer, and sets the corresponding interrupt request bit to 1. Each timer also has a stop bit that stops the count of that timer when it is set to "1".

Note that the system clock  $\phi$  can be set to either high-speed mode or low-speed mode by the CPU mode register.

### • Timer 1 and Timer 2

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register.

When the chip is reset or the STP instruction is executed, all bits of the timer 12 mode register are cleared, timer 1 is set to  $FF_{16}$ , and timer 2 is set to  $O1_{16}$ .

### Timer 3 and Timer 4

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register.

Timer 3 can also output a rectangular waveform from the  $P4_7/T_{OUT}$  pin. The waveform changes polarity each time timer 3 overflows.

When Timer 4 is assigned to external event count mode, rising edge is active.




Fig. 8 Structure of timer-related registers






Fig. 9 Timer block diagram



## SERIAL 1/0

Microcomputers of the M3811x group have two built-in 8-bit clock synchronized serial I/O channels (serial I/O1 and serial I/O2).

Serial I/O1 has a built-in automatic transfer function.Normal serial operation can be set via the serial I/O automatic transfer control register (address  $001A_{16}$ ).

Serial I/O2 can only be used in normal operation mode. The I/O pins of the serial I/O function also operate as I/O port P5, and their operation is selected by the serial I/O control registers (addresses 0019<sub>16</sub> and 001D<sub>16</sub>).




Fig. 10 Serial I/O block diagram



(**Serial I/O Control Registers**) SIO1CON, SIO2CON Each of the serial I/O control registers (addresses 0019<sub>16</sub> and 001D<sub>16</sub>) contains seven bits that select various control parameters of the serial I/O function.




Fig. 11 Structure of serial I/O control registers



#### (1) Operation in Normal Serial I/O Mode

Either an internal clock or an external clock can be selected as the synchronization clock for serial I/O transfer. A dedicated divider is built-in as the internal clock, giving a choice of six clocks.

If internal clock is selected, transfer start is activated by a write signal to a serial I/O register (address  $001B_{16}$  or  $001F_{16}$ ). After eight bits have been transferred, the  $S_{\text{OUT}}$  pin goes to high impedance.

If external clock is selected, the clock must be controlled externally because the contents of the serial I/O register continue to shift while the transfer clock is input. In this case, note that the S<sub>OUT</sub> pin does not go to high impedance at the completion of data transfer. The interrupt request bit is set at the end of the transfer of eight bits, regardless of whether the internal or external clock is selected.




Fig. 12 Serial I/O timing in normal mode (for LSB first)

#### (2) Serial I/O Automatic Transfer Mode

The serial I/O1 function has an automatic transfer function. For automatic transfer, switch to the automatic transfer mode by setting the serial I/O automatic transfer control register (address 001A<sub>16</sub>).

The following memory spaces are added to the circuits used for the serial I/O1 function in ordinary mode, to enable automatic transfer mode:

- 32 bytes of serial I/O automatic transfer RAM
- · A serial I/O automatic transfer control register
- · A serial I/O automatic transfer interval register
- · A serial I/O automatic transfer data pointer

When using serial I/O automatic transfer, set the serial I/O control register (address  $0019_{16}$ ) in the same way as for ordinary mode. However, note that if external clock is selected and bit 4 (the  $\overline{S}_{RDY1}$  output selection bit) of the serial I/O1 control register is set to "1", port P5<sub>3</sub> becomes the  $\overline{CS}$  input pin.

# (Serial I/O Automatic Transfer Control Register) SIOAC

The serial I/O automatic transfer control register (address 001A<sub>16</sub>) contains four bits that select various control parameters for automatic transfer.




Fig. 13 Structure of serial I/O automatic transfer control register




# (Serial I/O Automatic Transfer Data Pointer) SIODP

The serial I/O automatic transfer data pointer (address  $0018_{16}$ ) contains five bits that indicate addresses in serial I/O automatic transfer RAM (each address in memory is actually the value in the serial I/O automatic transfer data pointer plus  $0100_{16}$ ).

Set the serial I/O automatic transfer data pointer to (the number of transfer data—1), to specify the storage position of the start of data.

Serial I/O Automatic Transfer RAM
 The serial I/O automatic transfer RAM is the 32 bytes from address 0100<sub>16</sub> to address 011F<sub>16</sub>.



Setting of Serial I/O Automatic Transfer Data
 When data is stored in the serial I/O automatic transfer
 RAM, it is stored with the start of the data at the address
 set by the serial I/O automatic transfer data pointer and

# (Serial I/O Automatic Transfer Interval Register)

the end of the data at address 0100<sub>16</sub>.

The serial I/O automatic transfer interval register (address 001C<sub>16</sub>) consists of a 5-bit counter that determines the transfer interval Ti during automatic transfer.

If a value n is written to the serial I/O automatic transfer interval register, a value of  $Ti = (n+2) \times Tc$  is generated, where Tc is the length of one bit of the transfer clock. However, note that this transfer interval setting is only valid when internal clock has been selected as the clock source.

Fig. 14 Bit allocation of serial I/O automatic transfer RAM




Fig. 15 Serial I/O automatic transfer interval timing



#### • Setting of Serial I/O Automatic Transfer Timing

Use the serial I/O1 control register (address  $0019_{16}$ ) and the serial I/O automatic transfer interval register (address  $001C_{16}$ ) to set the timing of serial I/O automatic transfer.

The serial I/O1 control register sets the transfer clock speed, and the serial I/O automatic transfer interval register sets the serial I/O automatic transfer interval.

This setting of transfer interval is valid only when internal clock is selected as the clock source.

#### Start of Serial I/O Automatic Transfer

Automatic transfer mode is set by writing "1" to bit 0 of the serial I/O automatic transfer control register (address 001A<sub>16</sub>), then automatic transfer starts when "1" is written to that bit. Bit 1 of the serial I/O automatic transfer control register is always "1" during automatic transfer; writing "0" to it is one way to end automatic transfer.

# Operation in Serial I/O Automatic Transfer Modes There are two modes for serial I/O automatic transfer: full duplex mode and transmit-only mode. Either internal or external clock can be selected for each of these modes.

#### (2.1) Operation in Full Duplex Mode

In full duplex mode, data can be transmitted and received at the same time. Data in the automatic transfer RAM is sent in sequence and simultaneously receive data is written to the automatic transfer RAM, in accordance with the serial I/O automatic transfer data pointer.

The transfer timing of each bit is the same as in ordinary operation mode, and the transfer clock stops at "H" after eight transfer clocks are counted. If internal clock is selected, the transfer clock remains at "H" for the time set by the serial I/O automatic transfer interval register, then the data at the next address indicated by the serial I/O automatic transfer data pointer is transferred. If external clock is selected, the setting of the automatic transfer interval register is invalid, so the user must ensure that the transfer clock is controlled externally.

Data transfer ends when the contents of the serial I/O automatic transfer pointer reach "00<sub>16</sub>". At that point, the serial I/O automatic transfer interrupt request bit is set to "1" and bit 1 of the serial I/O automatic transfer control register is cleared to "0" to complete the serial I/O automatic transfer.

#### (2.2) Operation in Transmit-Only Mode

The operation in transmit-only mode is the same as that in full duplex mode, except that data is not transferred from the serial I/O1 register to the serial I/O automatic transfer RAM.




Fig. 16 Serial I/O1 register in full duplex mode

MITSUBISHI

#### (2.3) If Internal Clock is Selected

If internal clock is selected, the P5 $_3/S_{RDY1}/CS/S_{CLK12}$  pin can be used as the  $\overline{S_{RDY1}}$  pin by setting the SC1 $_4$  bit to "1". If internal clock is selected, the P5 $_3$  pin can be used as the synchronization clock output pin  $S_{CLK12}$  by setting the SIOAC $_3$  bit to "1". In this case, the  $S_{CLK11}$  pin is at high impedance.

Select the function of the P5 $_3$ / $\overline{S}_{RDY1}$ / $\overline{CS}$ / $S_{CLK12}$  and P5 $_2$ / $S_{CLK11}$  pins by setting bit 3 (SC1 $_3$ ), bit 4 (SC1 $_4$ ), and bit 6 (SC1 $_6$ ) of the serial I/O1 control register (address 0019 $_{16}$ ) and bit 3 (SIOAC $_3$ ) of the serial I/O automatic transfer control register (address 001A $_{16}$ ). (See Table 2.)

If using the  $S_{CLK11}$  and  $S_{CLK12}$  pins for switching, set the  $P5_3/\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$  pin to  $P5_3$  by setting the  $SC1_4$  bit to "0", and set the  $P5_3$  direction register to input mode.

Make sure that the SIOAC<sub>3</sub> bit is switched after automatic transfer is completed, while the transfer clock is still "H".

Table 2. S<sub>CLK11</sub> and S<sub>CLK12</sub> selection

SC1 <sub>6</sub>	SC1₄	SC3 <sub>3</sub>	SIOAC <sub>3</sub>	P5 <sub>2</sub> /S <sub>CLK11</sub>	P5 <sub>3</sub> /S <sub>CLK12</sub>
			0	S <sub>CLK11</sub>	P5 <sub>3</sub>
1 .	0	1	1	High	
			'	ımpedanse	S <sub>CLK12</sub>

Note.  $SC1_3$ : Serial I/O1 port selection bit

SC1<sub>4</sub>: S<sub>RDY1</sub> output selection bit

SC16: Synchronization clock selection bit

SIOAC<sub>3</sub>: Synchronization clock output pin selection bit




Fig. 17 Timing during serial I/O automatic transfer (internal clock selected,  $\overline{S_{RDY}}$  used)




Fig. 18 Timing during serial I/O automatic transfer (internal clock selected, S<sub>CLK11</sub> and S<sub>GLK12</sub> used)



#### (2.4) If External Clock is Selected

If an external clock is selected, the internal clock and the transfer interval set by the serial I/O automatic transfer interval register are invalid, but the serial I/O output pin  $S_{\text{OUT}}$  and the internal transfer clock can be controlled from the outside by setting the  $\overline{S_{\text{RDY1}}}$  and  $\overline{CS}$  (input) pins.

When the  $\overline{\text{CS}}$  input is "L", the  $S_{\text{OUT}}$  pin and the internal transfer clock are enabled. When the  $\overline{\text{CS}}$  input is "H", the  $S_{\text{OUT}}$  pin is at high impedance and the internal transfer clock is at "H".

Select the function of the  $P5_3/\overline{S_{RDYI}}/\overline{CS}/S_{CLK12}$  pin by setting bit 4 (SC1<sub>4</sub>) and bit 6 (SC1<sub>6</sub>) of the serial I/O1 control register (address 0019<sub>16</sub>) and bit 0 (SIOAC<sub>0</sub>) of the serial I/O automatic transfer control register (address 001A<sub>16</sub>).

Make sure that the  $\overline{\text{CS}}$  pin switches from "L" to "H" or from "H" to "L" while the transfer clock ( $S_{\text{CLK}}$  input) is "H" after one byte of data has been transferred.

If external clock is selected, make sure that the external clock goes "L" after at least nine cycles of the internal system clock  $\phi$  after the start bit is set. Leave at least 11 cycles of the system clock  $\phi$  free for the transfer interval after one byte of data has been transferred.

If  $\overline{CS}$  input is not being used, note that the  $S_{OUT}$  pin will not go high impedance, even after transfer is completed.

If  $\overline{CS}$  input is not being used, or if  $\overline{CS}$  is "L", control the external clock because the data in the serial I/O register will continue to shift while the external clock is input, even after the completion of automatic transfer. (Note that the automatic transfer interrupt request bit is set and bit 1 of the automatic transfer register is cleared at the point at which the specified number of bytes of data have been transferred.)

Table 3. P5<sub>3</sub>/S<sub>RDY1</sub>/CS selection

SC1 <sub>6</sub>	SC1 <sub>4</sub>	SIOAC <sub>0</sub>	P5 <sub>3</sub> /S <sub>RDY1</sub> /CS
	0	×	P5 <sub>3</sub>
0	1	0	S <sub>RDY1</sub>
i i	'	1	CS

Note.  $SC1_4$ :  $\overline{S_{RDY1}}$  output selection bit

SC1<sub>6</sub>: Synchronization clock selection bit SIOAC<sub>0</sub>: Automatic transfer control bit




Fig. 19 Timing during serial I/O automatic transfer (external clock selected)

# PULSE WIDTH MODULATION (PWM) OUTPUT CIRCUIT

Microcomputers of the M3811x group have a PWM function with a 14-bit resolution. When the oscillation frequency  $X_{\rm IN}$  is 4MHz, the minimum resolution bit width is 500ns and the cycle period is 8192 $\mu$ s. The PWM timing generator supplies a PWM control signal based on a signal that is half the frequency of the  $X_{\rm IN}$  clock.

The explanation in the rest of this data sheet assumes  $X_{IN}$ = 4MHz




Fig. 20 PWM block diagram



#### (1) Data Set-up

The PWM output pin also functions as port P6 $_0$ . Set port P6 $_0$  to be the PWM output pin by setting bit 0 of the PWM mode register (address  $002B_{16}$ ). The upper eight bits of output data are set in the upper PWM register PWMH (address  $002C_{16}$ ) and the lower six bits are set in the lower PWM register PWML (address  $002D_{16}$ ).

#### (2) Transfer From Register to Latch

Data written to the PWML register is transferred to the PWM latch once in each PWM period (every  $8192\mu s$ ), and data written to the PWMH register is transferred to the PWM latch once in each sub-period (every  $128\mu s$ ). When the PWML register is read, the contents of the latch are read. However, bit 7 of the PWML register indicates whether the transfer to the PWM latch is completed; the transfer is completed when bit 7 is "0".

Table 4. Relationship between lower 6 bits of data and period set by the ADD bit

Lower 6 Bits of Data(PWML)	Sub-periods tm Lengthened (m =0 to 63)
0 0 0 0 0 LSB	None
000001	m=32
000010	m=16, 48
000100	m= 8, 24, 40, 56
001000	m= 4, 12, 20, 28, 36, 44, 52, 60
010000	m= 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
100000	m=1,3,5,7,,57,59,61,63

#### (3) PWM Operation

The timing of the 14-bit PWM function is shown in Fig. 23. The 14-bit PWM data is divided into the lower six bits and the upper eight bits in the PWM latch.

The upper eight bits of data determine how long an "H"-level signal is output during each sub-period. There are 64 sub-periods in each period, and each sub-period is  $256 \times \tau$  ( $128\mu s$ ) long. The signal is "H" for a length equal to N times  $\tau$ , where  $\tau$  is the minimum resolution (500ns).

The contents of the lower six bits of data enable the lengthening of the high signal by  $\tau$  (500ns). As shown in Fig. 20, the six bits of PWML determine which sub-cycles are lengthened

As shown in Fig. 23, the leading edge of the pulse is lengthened. By changing the length of specific sub-periods instead of simply changing the "H" duration, an accurate waveform can be duplicated without the use of complex external filters.

For example, if the upper eight bits of the 14-bit data are 03<sub>16</sub> and the lower six bits are 05<sub>16</sub>, the length of the "H"-level output in sub-periods  $t_8$ ,  $t_{24}$ ,  $t_{32}$ ,  $t_{40}$ , and  $t_{56}$  is 4  $^{\tau}$ , and its length 3  $^{\tau}$  in all other sub-periods.




Fig. 21 PWM timing




Fig. 22 Structure of PWM mode register




Fig. 23 14-bit PWM timing



# **COMPARATOR CIRCUIT Comparator Configuration**

The comparator circuit consists of a switch tree, ladder resistors, a comparator, a comparator control cricuit, a comparator register (address  $0030_{16}$ ), and an analog signal input pin (P6<sub>8</sub>/AN). The analog signal input pin (P6<sub>8</sub>/AN) also functions as an ordinary digital I/O port.

#### Comparator Register (CMP)

The comparator register is a 5-bit register of which bits 0 to 3 can be used to generate internal reference voltage in steps of 1/16  $V_{\rm CC}$ , The result of the comparision between the analog input voltage and an internal reference voltage is stored in bit 4 of comparator register.

#### **Comparator Operation**

To activate the comparator, first set port P6<sub>6</sub> to input mode by setting the corresponding direction register (address  $000D_{16}$ ) to "0"—this ensures that port P6<sub>6</sub>/AN is used as an analog voltage input pin. Then write a digital value corresponding to the internal comparison voltage into bits 0 to 3 of the comparator register (address  $0030_{16}$ ). This write operation immediately activates the comparison. After 14 cycles of the system clock  $\phi$  (the time required for the comparison), the comparison result is stored in bit 4 of the comparator.

If the analog input voltage is greater than the internal reference voltage, bit 4 is "1"; if it is less than the internal reference voltage, bit 4 is "0". To perform another omparison, the comparator must be written to again, even if the same internal reference voltage is to be used.

Table 5. Correspondence between bits 0 to 3 of the comparator register and internal reference voltage

С	omparat	or regist	er	Internal reference voltage
Bit 3	Bit 2	Bit 1	Bit 0	Internal reference voltage
0	0.	0	0	1/32V <sub>cc</sub>
0	0	0	1	1/16V <sub>cc</sub> +1/32V <sub>cc</sub>
0	0	1	0	2/16V <sub>cc</sub> +1/32V <sub>cc</sub>
0	0	1	1	3/16V <sub>cc</sub> +1/32V <sub>cc</sub>
0	1	0	0	4/16V <sub>cc</sub> +1/32V <sub>cc</sub>
0	1	0	1	5/16V <sub>cc</sub> +1/32V <sub>cc</sub>
0	1	1	0	6/16V <sub>cc</sub> +1/32V <sub>cc</sub>
0	1	1	1	7/16V <sub>cc</sub> +1/32V <sub>cc</sub>
1	0	0	0	8/16V <sub>cc</sub> +1/32V <sub>cc</sub>
1	0	0	1	9/16V <sub>cc</sub> +1/32V <sub>cc</sub>
1	0	1	0	10/16V <sub>cc</sub> +1/32V <sub>cc</sub>
1	0	1	1	11/16V <sub>cc</sub> +1/32V <sub>cc</sub>
1	1	0	0	12/16V <sub>CC</sub> +1/32V <sub>CC</sub>
1	1	0	1	13/16V <sub>cc</sub> +1/32V <sub>cc</sub>
1	1	1	0	14/16V <sub>CC</sub> +1/32V <sub>CC</sub>
1	1	1	1	15/16V <sub>cc</sub> +1/32V <sub>cc</sub>




Fig. 24 Comparator circuit



#### FLD CONTROLLER

Microcomputers of the M3811x group have fluorescent display (FLD) drive and control circuits.

The FLD controller consists of the following components:

- 16 pins for segments
- · 20 pins for digits
- FLDC mode register
- · FLD data pointer
- · FLD data pointer reload register

- · Port P0 segment/digit switching register
- Port P2 digit/port switching register
- · Key-scan blanking register
- 32-byte FLD automatic display RAM

Eight to sixteen pins can be used as segment pins and eight to sixteen pins can be used as digit pins.

Note that only 28 pins (maximum) can be used as segment and digit pins.




Fig. 25 FLD control circuit block diagram



### FLDC Mode Register (FLDM)

The FLDC mode register (address 0016<sub>16</sub>) is a seven bit control register which is used to control the FLD automatic display.

#### **Key-scan Blanking Register (KSCN)**

The key-scan blanking register (address 0015<sub>16</sub>) is a two bit register which sets the blanking period T<sub>SCan</sub> between the last digit and the first digit of the next cycle.




Fig. 26 Structure of FLDC mode register (FLDM)




Fig. 27 Structure of key-scan blanking register (KSCN)

#### FLD Automatic Display Pins

The FLD automatic display function of Ports P0, P1, P2 $_0$ -P2 $_3$ , and P3 is selected by setting the automatic display control bit of the FLDC mode register (address 0016 $_{16}$ ) to

"1".

When using the FLD automatic display mode, set the number of segments and digits for each port.

Table 6. Pins in FLD automatic display mode

Port Name	Automatic Display Pins	Setting Method
P3 <sub>0</sub> -P3 <sub>7</sub>	SEG <sub>0</sub> -SEG <sub>7</sub>	None (segment only)
P0 <sub>0</sub> -P0 <sub>7</sub>	SEG $_8$ -SEG $_{15}$ or DIG $_0$ -DIG $_7$	The individual bits of the segment/digit switching register (address 0012 <sub>16</sub> ) can be used to set each pin to segment ("1") or digit ("0") (Note)
P1 <sub>0</sub> -P1 <sub>7</sub>	DIG <sub>8</sub> -DIG <sub>15</sub>	None (digit only)
P2 <sub>0</sub> -P2 <sub>3</sub>	DIG <sub>16</sub> -DIG <sub>19</sub> or P2 <sub>0</sub> -P2 <sub>3</sub>	The individual bits of the digit/port switching register (address 0014 <sub>16</sub> ) can be used to set each pin to digit ("1") or normal port output ("0") (Note)

Note. Always set digits in sequence




Fig. 28 Segment/digit setting example



# FLD Automatic Display RAM

The FLD automatic display RAM area is the 32 bytes from address  $0040_{16}$  to  $005F_{16}$ . The FLD automatic display RAM area can be used to store 2-byte data items for a maximum of 16 digits. Addresses  $0040_{16}$  to  $004F_{16}$  are used for P3 segment data, addresses  $0050_{16}$  to  $005F_{16}$  are used for P0 segment data.

FLD Data Pointer and FLD Data Pointer Reload Register
The FLD data pointer indicates the data address in the
FLD automatic display RAM to be transferred to a segment, and the FLD data pointer reload register indicates
the address of the first digit of segment P0.

Both the FLD data pointer and the FLD data pointer reload register are allocated to address 0017<sub>16</sub> and are 5-bits wide. Data written to this address is written to the FLD data pointer reload register, data read from this address is read from the FLD data pointer.

The actual memory address is the value of the data pointer plus  $40_{16},\,50_{16}.$ 

The contents of the FLD data pointer indicate the start address of segment P0 at the start of automatic display. If segment P0 data is transferred to the segment, the FLD data pointer returns—16; if segment P3 data is transferred, it returns +15. After it reaches "00", the value in the FLD data pointer reload register is transferred to the FLD data pointer. In this way, two bytes of data for the P0 and P3 segments of one digit are transferred.




Fig. 29 FLD automatic display RAM and bit allocation



2 - 143

#### · Data Setup

When data is stored in the FLD automatic display RAM, the end of segment P3 data is stored at address  $0040_{16}$ , and the end of segment P0 data is stored at address  $0050_{16}$ . The head of each of the segment P3 and P0 data is stored at an address that is the number of digits — 1 away from the corresponding address  $0040_{16}$ ,  $0050_{16}$ .

Set the FLD data pointer reload register to the value given by the number of digits — 1. "1" is always written to bit 4. Note that "0" is always read from bit 4 during a read.




Fig. 30 Example of using the FLD automatic display RAM.



#### Timing Setting

The digit timing ( $T_{disp}$ ) and digit/segment turn-off timing ( $T_{off}$ ) can be set by the FLDC mode register (address  $0016_{16}$ ). The scan timing ( $T_{scan}$ ) can be set by the keyscan blanking register (address  $0015_{16}$ ).

Note that flickering will occur if the repetition frequency  $(1/(T_{disp} \times number of digits + T_{scan}))$  is an integral multiple of the digit timing  $T_{disp}$ .

#### • FLD Start

To perform FLD automatic display, you have to use the following registers.

- · Port P0 segment/digit switching register
- Port P2 digit/port switching register
- · Key-scan blanking register
- FLDC mode register
- · FLD data pointer

Automatic display mode is activated by writing "1" to bit 0 of the FLDC mode register (address 0016<sub>16</sub>), and the

automatic display is started by writing "1" to bit 1.

During automatic display bit 1 always keeps "1", automatic display can be interrupted by writing "0" to bit 1.

If key-scan is to be performed by segment during the key-scan blanking period  $T_{\mbox{\scriptsize SCan}},$ 

- Write "0" to bit 0 (automatic display control bit) of FLDC mode register (address 0016<sub>16</sub>).
- Set the port corresponding to the segment to the normal port.
- After the key-scan is performed, write "1" (automatic display mode) to bit 0 of FLDC mode register
   (address 0016<sub>16</sub>).

Note on performance of key-scan in the above 1 to 3 order.

- 1. Do not write "0" to bit 1 of FLDC mode register (address 0016<sub>16</sub>).
- 2. Do not write "1" to the port corresponding to the digit.




Fig. 31 FLDC timing



#### RESET CIRCUIT

After a reset, the microcomputer will start in high-speed operation start mode or low-speed operation start mode depending on a mask-programmable option.

#### • High-Speed Operation Start Mode

In high-speed operation start mode, reset occurs if the RESET pin is held at an "L" level for at least  $2\mu s$  then is returned to an "H" level (the power supply voltage should be between 4.0V and 5.5V). Both the  $X_{\text{CIN}}$  and the  $X_{\text{CIN}}$  clocks begin oscillating. In order to give the  $X_{\text{IN}}$  clock time to stabilize, internal operation does not begin until after 13  $X_{\text{IN}}$  clock cycles are complete. After the re-




Fig. 32 Power-on reset circuit example

set is completed, the program starts from the address contained in address  $\mathsf{FFFD}_{16}$  (upper byte) and address  $\mathsf{FFFC}_{16}$  (lower byte).

#### · Low-Speed Operation Start Mode

In low-speed operation start mode, reset occurs if the RESET pin is held at an "L" level for at least  $2\mu s$  then is returned to an "H" level (the power supply voltage should be between 2.8V and 5.5V). The  $X_{IN}$  clock does not begin oscillating. In order to give the  $X_{CIN}$  time to stabilize, timer 1 and timer 2 are connected together and 512 cycles of the  $X_{CIN}/16$  are counted before internal operation begins. After the reset is completed, the program starts from the address contained in address FFFD<sub>16</sub> (upper byte) and address FFFC<sub>16</sub> (lower byte).

If the  $X_{CIN}$  clock is stable, reset will complete after approximately 250ms (assuming  $f(X_{CIN})$ =32.768kHz). Immediately after a power-on, the stability of the clock circuit will determine the reset timing and will vary according to the characteristics of the oscillation circuit used.

#### · Note on Use

Make sure that the reset input voltage is no more than 0.8V in high-speed operation start mode, or no more than 0.5V in low-speed operation start mode.



		Address	Register contents	_		Address	Register contents
(1)	Port P0 register	(000016)	00 <sub>16</sub>	(24)	Timer 12 mode register	(0028 <sub>16</sub> )	0016
(2)	Port P1 register	(0002 <sub>16</sub> )	00 <sub>16</sub>	(25)	Timer 34 mode register	(0029 <sub>16</sub> )	0016
(3)	Port P2 register	(0004 <sub>16</sub> )	00 <sub>16</sub>	(26)	PWM control register	(002B <sub>16</sub> )	00 <sub>16</sub>
(4)	Port P2 direction register	(0005 <sub>16</sub> )	00 <sub>16</sub>	(27)	Comparator register	(0030 <sub>16</sub> )	0016
(5)	Port P3 register	(0006 <sub>16</sub> )	00 <sub>16</sub>	(28)	High-breakdown-voltage port	(0038 <sub>16</sub> )	0016
(6)	Port P4 register	(0008 <sub>16</sub> )	00 <sub>16</sub>		control register		
(7)	Port P4 direction register	(0009 <sub>16</sub> )	00 <sub>16</sub>	(29)	Interrupt edge selection register	(003A <sub>16</sub> )	00 <sub>16</sub>
(8)	Port P5 register	(000A <sub>16</sub> )	00 <sub>16</sub>	(30)	CPU mode register	(003B <sub>16</sub> )	* * 1 0 0 0 0
(9)	Port P5 direction register	(000B <sub>16</sub> )	00 <sub>16</sub>	(31)	Interrupt request register 1	(003C <sub>16</sub> )	0016
(10)	Port P6 register	(000C <sub>16</sub> )	00 <sub>16</sub>	(32)	Interrupt request register 2	(003D <sub>16</sub> )	0016
(11)	Port P6 direction register	( 0 0 0 D <sub>16</sub> )	00 <sub>16</sub>	(33)	Interrupt control register 1	(003E <sub>16</sub> )	0016
(12)	Port P0 segment/digit	(0012 <sub>16</sub> )	0016	(34)	Interrupt control register 2	(003F <sub>16</sub> )	0016
	switching register			(35)	Processor status register	(PS)	$\times \times \times \times \times 1 \times$
(13)	Port P2 digit/port switching	(0014 <sub>16</sub> )	0016	(36)	Program counter	(PC <sub>H</sub> )	Contents of address FFF
	register				•	(PC <sub>L</sub> )	Contents of address FFF
(14)	Key-scan blanking register	(0015 <sub>16</sub> )	00 <sub>16</sub>				
(15)	FLDC mode register	(0016 <sub>16</sub> )	0016				
(16)	Serial I/O1 control register	(001916)	0016				
(17)	Serial I/O automatic transfer	(001A <sub>16</sub> )	00 <sub>16</sub>				
	control register						
(18)	Serial I/O automatic transfer	(001C <sub>16</sub> )	0016				
	interval register						
(19)	Serial I/O2 control register	(001D <sub>16</sub> )	00 <sub>16</sub>				
(20)	Timer 1 register	(0024 <sub>16</sub> )	FF <sub>16</sub>				
(21)	Timer 2 register	(002516)	01 <sub>16</sub>				
(22)	Timer 3 register	(002616)	FF <sub>16</sub>				
(23)	Timer 4 register	(0027 <sub>16</sub> )	FF <sub>16</sub>				

Fig. 33 Internal status at reset




Fig. 34 Reset sequence in high-speed operation mode




Fig. 35 Reset sequence in low-speed operation mode



#### **CLOCK GENERATION CIRCUIT**

When using an external clock signal, input the clock signal to the  $X_{\text{IN}}$  ( $X_{\text{CIN}}$ ) pin and leave the  $X_{\text{OUT}}$  ( $X_{\text{COUT}}$ ) pin open. If the  $X_{\text{CIN}}$  clock is not used, connect the  $X_{\text{CIN}}$  pin to  $V_{\text{SS}}$ , and leave the  $X_{\text{COUT}}$  pin open.

Either high-speed operation start mode or low-speed start mode can be selected by using a mask option.

#### • High-Speed Operation Start Mode

After reset has completed, the internal clock  $\phi$  is half the frequency of  $X_{IN}$ . Immediately after power-on, both the  $X_{IN}$  and  $X_{CIN}$  clock start oscillating. To set the internal clock  $\phi$  to low-speed operation mode, set bit 7 of the CPU mode register (address 003B<sub>16</sub>) to "1".

#### Low-Speed Operation Start Mode

After reset has completed, the internal clock  $\phi$  is half the frequency of  $X_{CIN}$ . Immediately after power-on, only the  $X_{CIN}$  clock starts oscillating. To set the internal clock  $\phi$  to high-speed operation mode, first set bit 6 (CM<sub>6</sub>) of the CPU mode register (address 003B<sub>16</sub>) to "0", the set bit 7 (CM<sub>7</sub>) to "0". Note that the program must allow time for oscillation to stabilize.

#### Oscillation Control

#### Stop Mode

If the STP instruction is executed, oscillation stops with the internal clock  $\phi$  at an "H" level. Timer 1 is set to "FF<sub>16</sub>" and timer 2 is set to "01<sub>16</sub>".

Either  $X_{\rm IN}$  or  $X_{\rm CIN}$  divided by 16 is input to timer 1, and the output of timer 1 is connected to timer 2. The timer 1 and timer 2 interrupt enable bits must be set to disabled ("0"), so a program must set these bits before executing an STP instruction. Oscillation restarts at reset or when an external interrupt is received, but the internal clock  $\phi$  is not supplied to the CPU until timer 2 overflows. This allows time for the clock circuit oscillation to stabilize.

#### Wait Mode

If the WIT instruction is executed, the internal clock  $\phi$  stops at an "H" level but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

#### Low-Speed Mode

If the internal clock is generated from the sub clock  $(X_{\text{CIN}})$ , a low power consumption operation can be entered by stopping only the main clock  $X_{\text{IN}}$ . To stop the main clock, set bit 6  $(CM_6)$  of the CPU mode register  $(003B_{16})$  to "1". When the main clock  $X_{\text{IN}}$  is restarted, the program must allow enough time to for oscillation to stabilize.

Note that in low-power-consumption mode the  $X_{\text{CIN}}$ - $X_{\text{COUT}}$  drive performance can be reduced, allowing even lower power consumption (20 $\mu$ A with  $X_{\text{CIN}}$ = 32kHz). To

reduce the  $X_{\text{CIN}}$ - $X_{\text{COUT}}$  drive performance, clear bit 5 (CM<sub>5</sub>) of the CPU mode register (003B<sub>16</sub>) to "0". At reset or when an STP instruction is executed, this bit is set to "1" and strong drive is selected to help the oscillation to start.




Fig. 36 Ceramic resonator circuit




Fig. 37 External clock input circuit






Fig. 38 System clock generation circuit block diagram




Fig. 39 State transitions of system clock

#### NOTES ON PROGRAMMING

#### · Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". Therefore, flags that affect program execution must be initialized after a reset. In particular, it is essential to initialize the T and D flags because of their effect on calculations.

#### Interrupts

The contents of the interrupt request bits do not change immediately after they have been written.

After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

#### Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute a ADC or SBC instruction. Only the ADC and SBC instruction yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred, but must be initialized before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

#### Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).

#### · Multiplication and Division Instructions

The MUL and DIV instructions do not affect the T and D flags.

The execution of these instructions does not change the contents of the processor status register.

#### Ports

The contents of the port direction registers cannot be read. Programs can not use the value of a direction register as an index, or bit-test a direction register (BBC or BBS), or perform a read-modify-write instruction such as ROR, CLB, or SEB. Use instructions such as LDM and STA to set the port direction registers.

#### • Serial I/O

When using an external clock, input "H" to the external clock input pin and clear the serial I/O interrupt request bit before executing a serial I/O transfer.

When using the internal clock, set the synchronization clock to internal clock, then clear the serial I/O interrupt request bit before executing a serial I/O transfer.

#### • Instruction Execution Timing

The instruction execution time is obtained by multiplying the frequency of the internal clock  $\phi$  by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction

is shown in the list of machine instructions.

The frequency of the internal clock  $\phi$  is half of the  $X_{IN}$  or  $X_{CIN}$  frequency.



#### DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mark Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies)

If required, specify the following option on the Mask Confirmation Form:

· Operation start mode switching option

# **ROM Writing Method**

The built-in PROM of the blank one-time programmable version and built-in EPROM version can be read from and written to with an normal EPROM writer using a special write adapter.

Package	Name of Write Adapter
64P4B, 64S1B	PCA4738S-64
64P6N	PCA4738F-64
64D0	PCA4738L-64

The PROM of the blank one-time programmable version is not tested or screened after assembly. To ensure proper operation after writing, the procedure shown in Figure 40 is recommended to verify programming




Fig. 40 Writing and testing of one-time programmable version



2 - 153

# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage		-0.3 to 7.0	٧
VEE	Pull-down power supply voltage		$V_{CC}$ -40 to $V_{CC}$ +0.3	٧
V <sub>I</sub>	Input voltage P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>		$-0.3$ to $V_{CC}+0.3$	٧
V <sub>1</sub>	Input voltage P4 <sub>0</sub>	All subhasses assessed based on the V	-0.3 to V <sub>CC</sub> +0.3	٧
V <sub>I</sub>	Input voltage RESET, X <sub>IN</sub>	All voltages measured based on the V <sub>SS</sub> pin  Output transistors are isolated	-0.3 to V <sub>CC</sub> +0.3	٧
Vı	Input voltage X <sub>CIN</sub>	Output transistors are isolated	$-0.3$ to $V_{CC}+0.3$	· V
Vo	Output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>3</sub> , P3 <sub>0</sub> -P3 <sub>7</sub>		$V_{\rm cc}$ -40 to $V_{\rm cc}$ +0.3	٧
Vo	Output voltage P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , X <sub>OUT</sub> , X <sub>COUT</sub>		-0.3 to V <sub>CC</sub> +0.3	V
Pd	Power dissipation	T <sub>a</sub> = 25℃	1000(Note 1)	mW
Topr	Operating temperature		-10 to 85	°C
Tstg	Storage temperature		-40 to 125	°C

Note 1:600mW in case of the flat package

# **RECOMMENDED OPERATING CONDITIONS** ( $v_{cc} = 4.0 \text{ to } 5.5 \text{V}$ , $v_{a} = -10 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Symbol		Parameter		Limits		11-14
Symbol		Falameter	Mın	Тур	Max	Unit
·/	Supply voltage	High-speed operation mode	4.0	5.0	5.5	.,
V <sub>CC</sub>	Supply voltage	Low-speed operation mode	2.8	5.0	5.5	V
V <sub>SS</sub>	Supply voltage			0		٧
VEE	Pull-down power su	pply voltage	V <sub>cc</sub> -38		V <sub>CC</sub>	٧
VIA	Analog input voltage		0		V <sub>CC</sub>	٧
V <sub>IH</sub>	"H" input voltage P2 <sub>4</sub> -P2 <sub>7</sub>		0.4V <sub>CC</sub>		V <sub>cc</sub>	٧
V <sub>IH</sub>	"H" input voltage P40		0.75V <sub>cc</sub>		V <sub>CC</sub>	٧
V <sub>IH</sub>	"H" input voltage P	4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	0.75V <sub>cc</sub>		V <sub>cc</sub>	V
V <sub>IH</sub>	"H" input voltage R	ESET	0.8V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IH</sub>	"H" input voltage X	N, X <sub>CIN</sub>	0.8V <sub>CC</sub>		V <sub>cc</sub>	V
$V_{IL}$	"L" input voltage Pa	2 <sub>4</sub> -P2 <sub>7</sub>	0		0.16V <sub>CC</sub>	V
V <sub>IL</sub>	"L" input voltage P4	ю	0		0.25V <sub>CC</sub>	٧
VIL	"L" input voltage P4	1-P47, P50-P57, P60-P67	0		0.25V <sub>CC</sub>	٧
V <sub>IL</sub>	"L" input voltage RI	SET	0		0.2V <sub>CC</sub>	٧
V <sub>IL</sub>	"L" input voltage X <sub>I</sub>	v, X <sub>CIN</sub>	0		0.2V <sub>CC</sub>	V



# RECOMMENDED OPERATING CONDITIONS (V<sub>CC</sub>=4.0 to 5.5V, T<sub>a</sub>=-10 to 85°C, unless otherwise noted)

0	P		Limits		Unit
Symbol	Parameter	Min	Тур	Max	Unit
21	"H" total peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> ,			-240	A
Σl <sub>oh</sub> (peak)	(Note 1) P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub>			-240	mA
Σl <sub>oh(peak)</sub>	"H" total peak output current P41-P47, P60-P65			60	mA
51 .	"L" total peak output current P24-P27, P41-P47,			100	A
Σl <sub>oL</sub> (peak)	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>7</sub>			100	mA
$\Sigma I_{OL(peak)}$	"L" total peak output current P60			3.0	mA
71	"H" total average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> ,			-120	mA
ΣI <sub>OH(avg)</sub>	(Note 1) P2 <sub>4</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub>			-120	IIIA
$\Sigma  I_{OH}(avg)$	"H" total average output current P41-P47, P60-P67			-30	mA
21	"L" total average output current P24-P27, P41-P47,			50	mA
Σ I <sub>OL</sub> (avg)	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>7</sub>	!		50	IIIA
$\Sigma I_{OL(avg)}$	"L" total average output current P6 <sub>0</sub>			1.5	mA
	"H" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>3</sub> ,	1		-40	mA
l <sub>он(peak)</sub>	P3 <sub>0</sub> -P3 <sub>7</sub> (Note 2)			-40	IIIA
I <sub>он(peak)</sub>	"H" peak output current P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			-10	mA
I <sub>OL</sub> (peak)	"L" peak output current P2 <sub>4</sub> -P2 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>7</sub>			10	mA
I <sub>OL</sub> (peak)	"L" peak output current P41-P47, P50-P57			10	mA
I <sub>OL</sub> (peak)	"L" peak output current P60			3.0	mA
	"H" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>3</sub> ,		,	-18	mA
l <sub>он(avg)</sub>	(Note 3) P3 <sub>0</sub> -P3 <sub>7</sub>			10	
	"H" average output current P24-P27, P41-P47,	1		-5.0	mA
loн(avg)	P6 <sub>0</sub> -P6 <sub>7</sub>			3.0	
I <sub>OL</sub> (avg)	"L" average output current P2 <sub>4</sub> -P2 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>7</sub>			5.0	mA
I <sub>OL</sub> (avg)	"L" average output current P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub>			5.0	mA
I <sub>OL</sub> (avg)	"L" average output current P6 <sub>0</sub>			1.5	mA
f(CNTR)	Clock input frequency for timer 4 (duty cycle 50%)			250	kHz
f(X <sub>IN</sub> )	Main clock input oscillation frequency (Note 4)			4. 2	MHz
f(X <sub>CIN</sub> )	Sub clock input oscillation frequency (Note 4, 5)		32. 768	50	kHz

Note 1. The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100ms. The total peak current is the peak value of all the currents.

- 2. The peak output current is the peak current flowing in each port.
- 3. The average output current in an average value measured over 100ms
- 4. When the oscillation frequency has a duty cycle of 50%
- When using the microcomputer in low-speed operation mode, make sure that the sub clock's input frequency f(X<sub>CIN</sub>) is less than f(X<sub>IN</sub>)/3

2 - 155

# **ELECTRICAL** CHARACTERISTICS ( $V_{CC} = 4.0 \text{ to } 5.5 \text{V}$ , $T_a = -10 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		Unit
Symbol	rai ametei	rest conditions	Min	Тур	Max	Offic
V <sub>он</sub>	"H" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>3</sub> , P3 <sub>0</sub> -P3 <sub>7</sub>	I <sub>OH</sub> =-18mA	V <sub>CC</sub> -2.0			V
V <sub>OH</sub>	"H" output voltage P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	I <sub>OH</sub> =-10mA	V <sub>CC</sub> -2.0			٧
V <sub>OL</sub>	"L" output voltage P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>7</sub>	I <sub>OL</sub> =10mA			2. 0	V
V <sub>OL</sub>	"L" output voltage P6 <sub>0</sub>	I <sub>OL</sub> =1.5mA			0.5	٧
$V_{T+}-V_{T-}$	Hysteresis INT <sub>0</sub> -INT <sub>2</sub> , S <sub>IN1</sub> , S <sub>IN2</sub> , S <sub>CLK1</sub> , S <sub>CLK2</sub> , CNTR	When using a non-port function		0. 4		V
$V_{T+}-V_{T-}$	Hysteresis RESET, X <sub>IN</sub>	RESET: V <sub>CC</sub> =2.8V to 5.5V		0.5		٧
$V_{T+}-V_{T-}$	Hysteresis X <sub>CIN</sub>			0.5		V
l <sub>iH</sub>	"H" input current P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	V <sub>I</sub> =V <sub>CC</sub>			5.0	μA
I <sub>IH</sub>	"H" input current P4 <sub>0</sub>	V <sub>I</sub> =V <sub>CC</sub>			5.0	μA
l <sub>IH</sub>	"H" input current RESET, X <sub>CIN</sub>	V <sub>I</sub> =V <sub>CC</sub>			5.0	μA
I <sub>IH</sub>	"H" input current X <sub>IN</sub>	V <sub>I</sub> =V <sub>CC</sub>		4.0		μA
l <sub>IL</sub>	"L" input current P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	V <sub>I</sub> =V <sub>SS</sub>			-5.0	μΑ
l <sub>IL</sub>	"L" input current P4 <sub>0</sub>	V <sub>I</sub> =V <sub>SS</sub>			-5.0	μА
I <sub>IL</sub>	"L" input current RESET, X <sub>CIN</sub>	V <sub>I</sub> =V <sub>SS</sub>			-5.0	μΑ
I <sub>IL</sub>	"L" input current X <sub>IN</sub>	V <sub>I</sub> =V <sub>SS</sub>		-4.0		μA
		V <sub>EE</sub> =V <sub>CC</sub> -36V,				
I <sub>LOAD</sub>	Output load current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>3</sub> , P3 <sub>0</sub> -P3 <sub>7</sub>	V <sub>OL</sub> =V <sub>CC</sub> ,	150	500	900	$\mu$ A
		With output transistors off	ĺ	ĺ		1
	0.45.41.51.50.00.00.00.00.00	V <sub>EE</sub> =V <sub>CC</sub> -38V,				
I <sub>LEAK</sub>	Output leakage current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>3</sub> ,	$V_{OL}=V_{CC}-38V$			-10	$\mu$ <b>A</b>
	P3 <sub>0</sub> -P3 <sub>7</sub>	With output transistors off (Except for re	eset)			
V <sub>RAM</sub>	RAM hold voltage	When clock is stopped	2.0		5.5	V
		In high-speed operation mode				
		f(X <sub>IN</sub> )=4MHz				
		f(X <sub>CIN</sub> )=32kHz		5	´10	mA
		Output transistors off				
		Comparator operating		į		
		In high-speed operation mode				
		f(X <sub>IN</sub> )=4MHz (in WIT state)		İ		
		f(X <sub>CIN</sub> )=32kHz		1		mA
		Output transistors off		ļ	ļ	
		Comparator stopped				
		In low-speed operation mode				
	Danier annuals annuals	$f(X_{IN}) = \text{stopped}, f(X_{CIN}) = 32kHz$	,			
Icc	Power supply current	Low-power dissipation mode set		60	200	$\mu A$
		(CM <sub>5</sub> =0)			1	
		Output transistors off		1	1	
		In low-speed operation mode				
		$f(X_{IN}) = stopped$				
		f(X <sub>CIN</sub> )=32kHz (in WIT state)		20	40	
1		Low-power dissipation mode set		20	40	μA
		(CM <sub>5</sub> =0)				
		Output transistors off				
		All oscillation stopped Ta=25°C		0.1	1.0	
		(in STP state)		0.1		μA
		Output transistors off Ta=85℃			10	



### **COMPARATOR CHARACTERISTICS**

 $(V_{CC}=4.0\ to\ 5.5V,V_{SS}=0V,T_a=-10\ to\ 85^\circ\text{C},\ high-speed\ operation\ mode,}\ f(X_{IN})=500kHz\ to\ 4MHz\ unless\ otherwise\ noted)$ 

0	P	T	Limits			11-14
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
-	Resolution				4	Bits
_	Absolute accuracy				1/2	LSB
T <sub>CONV</sub>	Conversion time				7	μs
IIA	Analog port input current				5.0	μA
RLADDER	Ladder resistor			30		kΩ

# **TIMING REQUIREMENTS** ( $v_{cc} = 4.0 \text{ to } 5.5 \text{V}$ , $v_{ss} = 0 \text{V}$ , $\tau_a = -10 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Symbol	December	T	Limits			111
	Parameter Test conditions		Min	Тур	Max	Unit
tw(RESET)	Reset input "L" pulse width		2			μs
t <sub>C(XIN)</sub>	Main clock input cycle time (X <sub>IN</sub> input)		238			ns
t <sub>WH(XIN)</sub>	Main clock input "H" pulse width		60			ns
t <sub>WL(XIN)</sub>	Main clock input "L" pulse width		60			ns
t <sub>C(XCIN)</sub>	Sub clock input cycle time (X <sub>CIN</sub> input)		2.0			ms
twh(xcin)	Sub clock input "H" pulse width		0.5			ms
t <sub>WL(XCIN)</sub>	Sub clock input "L" pulse width		0.5			ms
t <sub>C(CNTR)</sub>	CNTR input cycle time		4			μs
t <sub>WH(CNTR)</sub>	CNTR input "H" pulse width		1.6			μs
t <sub>WL(CNTR)</sub>	CNTR input "L" pulse width		1.6			μs
t <sub>WH(INT)</sub>	INT <sub>0</sub> -INT <sub>2</sub> input "H" pulse width		80			ns
t <sub>WL(INT)</sub>	INT <sub>0</sub> -INT <sub>2</sub> input "L" pulse width		80			ns
t <sub>C(SCLK)</sub>	Serial clock input cycle time		1			μs
t <sub>WH</sub> (SCLK)	Serial clock input clock "H" pulse width		400			ns
t <sub>WL(SCLK)</sub>	Serial clock input clock "L" pulse width		400			ns
tsu(SCLK-SIN)	Serial input setup time		200			ns
th(SCLK-SIN)	Serial input hold time		200			ns

# **SWITCHING CHARACTERISTICS** ( $V_{CC} = 4.0 \text{ to } 5.5 \text{V}$ , $V_{SS} = 0 \text{V}$ , $T_a = -10 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			11-4	
Symbol	rarameter	rest conditions	Min	Тур	Max	Unit	
t <sub>wh(SCLK)</sub>	Serial clock output "H" pulse width	$C_L=100pF, R_L=1k\Omega$	t <sub>C</sub> /2-160			ns	
twL(SCLK)	Serial clock output "L" pulse width	$C_L=100pF, R_L=1k\Omega$	t <sub>C</sub> /2-160			ns	
td(SCLK-SOUT)	Serial output delay time				0.2t <sub>C</sub>	ns	
tv(sclk-sout)	Serial output hold time		0			ns	
t <sub>f(SCLK)</sub>	Serial clock output fall time	$C_L=100pF, R_L=1k\Omega$			40	ns	
t <sub>r(Pch-strg)</sub>	P-channel high-breakdown voltage output rise time (Note 1)	C <sub>L</sub> =100pF, V <sub>EE</sub> =V <sub>CC</sub> -36V		55		ns	
t <sub>r(Pch-weak)</sub>	P-channel high-breakdown voltage output rise time (Note 2)	C <sub>L</sub> =100pF, V <sub>EE</sub> =V <sub>CC</sub> -36V		1.8		μs	

Note 1. When bit 0 of the high-breakdown voltage port control register (address  $0038_{16}$ ) is at "0"



<sup>2.</sup> When bit 0 of the high-breakdown voltage port control register (address  $0038_{16}$ ) is at "1"




Fig. 41 Output switching characteristics measurement circuit



# **Timing Chart** $t_{C(CNTR)}$ twH(CNTR) twL(CNTR) 0.8V<sub>CC</sub> CNTR 0. 2V<sub>CC</sub> $t_{\text{WH}(\text{INT})}$ $t_{\text{WL}(\text{INT})}$ 0.8V<sub>CC</sub> INT<sub>0</sub>-INT<sub>2</sub> $0.2V_{\rm CC}$ tw(RESET) 0.8V<sub>cc</sub> RESET 0.2V<sub>CC</sub> $t_{\boldsymbol{C}(\boldsymbol{x}_{\boldsymbol{\mathsf{IN}}})}$ $t_{WH(X_{|N})}$ $t_{\text{WL}(\textbf{X}_{\text{IN}})}$ 0.8V<sub>CC</sub> $X_{IN}$ 0.2V<sub>CC</sub> $t_{\text{C}(\textbf{X}_{\text{CIN}})}$ $t_{\text{WL}(\textbf{X}_{\text{CIN}})}$ $t_{WH(\mathsf{X}_{CIN})}$ 0.8V<sub>CC</sub> X<sub>CIN</sub> 0.2V<sub>cc</sub> $t_{\text{C}(S_{\text{CLK}})}$ tf $t_{\text{WL}(S_{\text{CLK}})}$ $t_{\text{WH}(s_{\text{CLK}})}$ 0.8V<sub>CC</sub> 0.2V<sub>CC</sub> Sclk $t_{h(s_{\text{CLK}}-s_{\text{IN}})}$ $t_{\text{SU}(s_{\text{IN}}-s_{\text{CLK}})}$ 0.8V<sub>CC</sub> $S_{IN}$ 0.2V<sub>cc</sub> $t_{V(S_{CLK}-S_{OUT})}$ $t_{\boldsymbol{d}(\underline{s}_{CLK}-s_{OUT})}$ Sout



#### MITSUBISHI MICROCOMPUTERS

# M3817x Group

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### DESCRIPTION

The M3817x group is made up of 8-bit microcomputers based on the MELPS 740 core.

The M3817x group is designed mainly for VCR timer/function control, and include six 8-bit timers, a fluorescent display automatic display circuit, a PWM function, and an 8-channel A-D converter.

The various microcomputers in the M3817x group include variations of internal memory size and packaging. For details, see the section on part numbering.

For details on availability of microcomputers in the M3817x group, see the section on group expansion.

#### **FEATURES**

•	Basic machine-language instructions · · · · 71
•	Instruction execution time $\cdots 0.63 \mu s$
	(shortest instruction at 6.3MHz oscillation frequency)
ullet	Memory size
	ROM ······ 4K to 32K bytes
	RAM192 to 1024 bytes
_	


•	Serial I/O ······ Clock-synchronized 8-bit×2
	(Serial I/O1 has an automatic data transfer function)
•	PWM output circuit······14-bit×1
	8-bit×1(also functions as timer 6)
•	A-D converter ······ 8-bit×8 channels
•	Fluorescent display function
	Segments
	Digits4 to 16
•	2 Clock generation circuit
	Clock (X <sub>IN</sub> -X <sub>OUT</sub> ) ······Internal feedback amplifier
	Sub clock $(X_{CIN}-X_{COUT})$ Internal amplifier without feedback
•	Supply voltage ·······4.0 to 5.5V
•	Low power dissipation
	In high-speed operation ······ 38mW
	(at 6.3MHz oscillation frequency)
	In low-speed operation ······ 300 $\mu$ W


#### **APPLICATIONS**

VCRs, tuners, musical instruments, office automation, etc.


Operating temperature range ····· −10 to 85°C

(at 32kHz oscillation frequency)









# PIN DESCRIPTION

Pın	Name	Function	Alternate Function				
V <sub>CC</sub> , V <sub>SS</sub>	Power supply	Power supply inputs 4 0 to 5 5V to V <sub>CC</sub> , and 0V to V <sub>SS</sub>					
V <sub>EE</sub>	Pull-down power	Applies voltage supplied to pull-down resistors of ports P0, P1, P2 and P3					
V <sub>REF</sub>	Analog reference voltage	Reference voltage input pin for A-D converter	Reference voltage input pin for A-D converter				
AV <sub>SS</sub>	Analog power supply	GND input pin for A-D converter. Keep at the same potential	al as V <sub>SS</sub>				
RESET	Reset input		To reset the microcomputer, this pin should be kept at an "L" level for more than $2\mu$ s under high-speed operating conditions. In low-speed operation start mode, internal reset is not released until the $X_{CIN}$ - $X_{COUT}$ clock has had time to stabilize				
X <sub>IN</sub>	Clock input	1	circuit It consist of internal feedback amplifier Connect a				
Хоит	Clock output	ceramic resonator or quartz crystal between the $X_{\text{IN}}$ and $X_{\text{OI}}$ used, connect the clock source to the $X_{\text{IN}}$ pin and leave the	$_{\text{UT}}$ pins to set the oscillation frequency. If an external clock is $X_{\text{OUT}}$ pin open. This clock is used as system clock				
X <sub>CIN</sub>	Sub clock input	Connect a ceramic resonator or quartz crystal and external	tion circuit it consist of internal amplifier without feedback feedback resistor between the $X_{\text{CIN}}$ and $X_{\text{COUT}}$ pins if an ex-				
X <sub>COUT</sub>	Sub clock output	ternal clock is used, connect the clock source to the $X_{\text{CIN}}$ used as the system clock	pin and leave the $X_{\text{COUT}}$ pin open. This clock can also be				
P0 <sub>0</sub> /SEG <sub>16</sub> / DIG <sub>0</sub> - P0 <sub>7</sub> /SEG <sub>23</sub> / DIG <sub>7</sub>	Output port P0	An 8-bit output port The output structure is high-breakdown-voltage P-channel open drain with internal pull-down resistors connected between the output and the $V_{\text{EE}}$ pin Are "L" at reset	FLD automatic display pins				
P1 <sub>0</sub> /DIG <sub>8</sub> - P1 <sub>7</sub> /DIG <sub>15</sub>	Output port P1	An 8-bit output port with the same function as port P0	FLD automatic display pins				
P2 <sub>0</sub> -P2 <sub>7</sub>	I/O port P2	An 8-bit CMOS I/O port An I/O direction register allows each pin to be individually programmed as either input or output At reset this port is set to input mode. The input levels are TTL compatible					
P3 <sub>0</sub> /SEG <sub>8</sub> -' P3 <sub>7</sub> /SEG <sub>15</sub>	Output port P3	An 8-bit output port with the same function as port P0	FLD automatic display pins				
P4 <sub>0</sub> /INT <sub>0</sub>	Input port P4 <sub>0</sub>	A 1-bit CMOS input pin	External interrupt input pin				
P4 <sub>1</sub> /INT <sub>1</sub> - P4 <sub>4</sub> /INT <sub>4</sub>	I/O port P4	A 7-bit CMOS I/O port with the same function as port P2, with CMOS compatible input levels	External interrupt input pins				
P4 <sub>5</sub>							
P4 <sub>6</sub> /T1 <sub>OUT</sub> , P4 <sub>7</sub> /T3 <sub>OUT</sub>			Timer output pin				
P5 <sub>0</sub> /S <sub>IN1</sub> , P5 <sub>1</sub> /S <sub>OUT1</sub> , P5 <sub>2</sub> /S <sub>CLK11</sub> , P5 <sub>3</sub> /S <sub>RDY1</sub> / CS/S <sub>CLK12</sub>	I/O port P5	An 8-bit I/O port with the same function as port P2. The output structure of this port is N-channel open drain, and the input levels are CMOS compatible. Keep the input voltage of this port between 0V and V <sub>CC</sub>	Serial I/O1 I/O pins				
P5 <sub>4</sub> /S <sub>IN2</sub> , P5 <sub>5</sub> /S <sub>OUT2</sub> , P5 <sub>6</sub> /S <sub>CLK2</sub> , P5 <sub>7</sub> /S <sub>RDY2</sub>			Serial I/O2 I/O pins				



# M3817x Group


# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# PIN DESCRIPTION

Pin	Name	Function	
		,	Alternate Function
P6 <sub>0</sub> /PWM <sub>0</sub>	I/O port P6	A 6-bit CMOS I/O port with the same function as port P2, with CMOS compatible input levels.	14-bit PWM output pin
P6 <sub>1</sub> /PWM <sub>1</sub>		With Simos companies input levels.	8-bit PWM output pin
P6 <sub>2</sub> /CNTR <sub>0</sub> , P6 <sub>3</sub> /CNTR <sub>1</sub>			Event counter input pins
P6 <sub>4</sub> , P6 <sub>5</sub>			
P7 <sub>0</sub> /AN <sub>0</sub> - P7 <sub>7</sub> /AN <sub>7</sub>	I/O port P7	An 8-bit CMOS I/O port with the same function as port P2, with CMOS compatible input levels.	A-D converter input pins
P8 <sub>0</sub> /SEG <sub>0</sub> - P8 <sub>7</sub> /SEG <sub>7</sub>	I/O port P8	An 8-bit I/O port with the same function as port P2. The output structure of this port is P-channel open drain, and the input levels are CMOS compatible. Please note that this port does not have internal pull-down resistors.	FLD automatic display pins



# **PART NUMBERING**






#### **GROUP EXPANSION**

Mitsubishi plans to expand the M3817x group as follows:

- Support for mask ROM, one-time programmable, and EPROM versions
- (2) ROM/PROM size ......16K to 32K bytes RAM size ......384 to 640 bytes
- (3) Packages

80P6N Plastic molded QFP 80D0 Window type ceramic LCC



The development schedule and other details of products under development may be revised without notice

#### Currently supported products are listed below.

#### As of March 1992

Product name	(P) ROM size (bytes)	RAM size (bytes)	Package	Remarks
M38173M6-XXXFP				Mask ROM version
M38173E6-XXXFP	24K	512	80P6N	One-time programmable version
M38173E6FP				One-time programmable version (blank)
M38173E6FS			80D0	EPROM version
M38174M8-XXXFP				Mask ROM version
M38174E8-XXXFP	32K	640	80P6N	One-time programmable version
M38174E8FP				One-time programmable version (blank)
M38174E8HXXXFP				One-time programmable version (High-speed operation start version)
M38174E8HFP				One-time programmable version (blank) (High-speed operation start version)
M38174E8FS			80D0	EPROM version



#### **FUNCTIONAL DESCRIPTION CENTRAL PROCESSING UNIT (CPU)**

Microcomputers of the M3817x group use the standard MELPS 740 instruction set. Refer to the table of MELPS 740 addressing modes and machine instructions or the MELPS 740 Software Manual for details on the instruction set.

Machine-resident MELPS 740 instructions are as follows: The FST and SLW instructions are not available for use.

The STP, WIT, MUL and DIV instructions can be used.

#### **CPU MODE REGISTER**

The CPU mode register is allocated to address 003B<sub>16</sub>. Bits 0 and 1 of this register are processor mode bits and should always be set to "0".

The CPU mode register contains the stack page selection

For details of the  $X_{COUT}$  drivability selection bit, main clock stop bit, and internal system clock selection bit, see the section on the clock generation circuit.




Fig. 1 Structure of CPU mode register



#### **MEMORY**

#### · Special Function Register (SFR) Area

The Special Function Register area contains registers which control functions such as I/O ports and timers, and is located in the zero page area.

#### RAM

RAM is used for data storage as well for stack area.

#### • ROM

The first 128 bytes and the last two bytes of ROM are reserved for device testing and the rest is user area for storing programs.

#### Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors

#### Zero Page

The 256 bytes from addresses  $0000_{16}$  to  $00FF_{16}$  are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area. The zero page addressing mode can be used to specify memory and register addresses in the zero page area. This dedicated zero page addressing mode enables access to this area with only 2 bytes.

#### Special Page

The 256 bytes from addresses FF00<sub>16</sub> to FFFF<sub>16</sub> are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. This dedicated special page addressing mode enables access to this area with only 2 bytes.




Fig. 2 Memory map diagram

000016	Port P0 (P0)	002016	Timer 1 (T1)
000116		0021 <sub>16</sub>	Timer 2 (T2)
000216	Port P1 (P1)	002216	Timer 3 (T3)
000316		002316	Timer 4 (T4)
000416	Port P2 (P2)	0024 <sub>16</sub>	Timer 5 (T5)
000516	Port P2 direction register (P2D)	002516	Timer 6 (T6)
000616	Port P3 (P3)	0026 <sub>16</sub>	Times o (10)
000716	, , ,	002716	Timer 6 PWM register (T6PWM)
0008 <sub>16</sub>	Port P4 (P4)	002816	Timer 12 mode register (T12M)
000916	Port P4 direction register (P4D)	002916	Timer 34 mode register (T34M)
. 000A <sub>16</sub>	Port P5 (P5)	002A <sub>16</sub>	Timer 56 mode register (T56M)
000B <sub>16</sub>	Port P5 direction register (P5D)	002B <sub>16</sub>	PWM control register (PWMCON)
000C <sub>16</sub>		002C <sub>16</sub>	PWM register (upper)(PWMH)
000D <sub>16</sub>	Port P6 direction register (P6D)	002D <sub>16</sub>	PWM register (lower)(PWML)
000E <sub>16</sub>		002E <sub>16</sub>	1 Trim register (lower) (1 Trime)
000F <sub>16</sub>	Port P7 direction register (P7D)	002F <sub>16</sub>	
001016	Port P8 (P8)	003016	A-D control register (ADCON)
001116	Port P8 direction register (P8D)	003116	A-D conversion register (AD)
0011 <sub>16</sub>	rorr o direction register (1 0b)	0031 <sub>16</sub>	Port P0 segment/digit switching register (P0SDR)
0012 <sub>16</sub>		003316	Port P1 digit/port switching register (P1DPR)
0014 <sub>16</sub>		003416	Port P8 segment/port switching register (P8SPR)
0014 <sub>16</sub>		003516	Key-scan blanking register (KSCN)
0016 <sub>16</sub>		003616	FLDC mode register (FLDM)
0017 <sub>16</sub>		003716	FLD data pointer (FLDDP)
0018 <sub>16</sub>	Serial I/O automatic transfer data pointer (SIODP)	0038 <sub>16</sub>	High-breakdown-voltage port control register (HVPC)
0019 <sub>16</sub>	Serial I/O1 control register (SIO1CON)	003916	Thigh broakdown tollage part control register (1141 c)
001A <sub>16</sub>	Serial I/O automatic transfer control register (SIOAC)	003A <sub>16</sub>	Interrupt edge selection register (INTEDGE)
001B <sub>16</sub>	Serial I/O1 register (SIO1)	003B <sub>16</sub>	CPU mode register (CUPM)
001C <sub>16</sub>	Serial I/O automatic transfer interval register (SIOAI)	003C <sub>16</sub>	Interrupt request register 1 (IREQ1)
001D <sub>16</sub>	Serial I/O2 control register (SIO2CON)	003D <sub>16</sub>	
001E <sub>16</sub>	Solici // SZ Solition register (SISZSON)		Interrupt control register 1 (ICON1)
001E <sub>16</sub>	Serial I/O2 register (SIO2)		Interrupt control register 2 (ICON2)

Fig. 3 Memory map of special function register (SFR)

#### I/O PORTS

#### Direction Registers

The M3817x group microprocessors have 45 programmable I/O pins arranged in six I/O ports (ports P2 and P4 to P8). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input or output.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set for output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

#### • High-Breakdown-Voltage Output Ports

The M3817x group microprocessors have four ports with high-breakdown-voltage pins (ports P0, P1, P3, P8). The high-breakdown-voltage ports have P-channel open drain output with a breakdown voltage of  $V_{\rm CC}-40V$ . Each pin in Ports P0, P1, and P3 has an internal pull-down resistor connected to  $V_{\rm EE}$ . Port P8 has no internal pull-down resistors and external resistors should be used if necessary. At reset, the P-channel output transistor of each port latch is turned off, so it is forced to the level of  $V_{\rm EE}$  by the pull-down resistor.

Writing "1" to bit 0 of the high-breakdown-voltage port control register (address 0038<sub>16</sub>) slows the transition of the output transistors to reduce transient noise. At reset, bit 0 of the high-breakdown-voltage port control register is set to "0" (strong drive).




## M3817x Group

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagran No
P0 <sub>0</sub> /SEG <sub>16</sub> / DIG <sub>0</sub> - P0 <sub>7</sub> /SEG <sub>23</sub> / DIG <sub>7</sub>	Port P0	Output	High-breakdown-voltage P-channel open-drain output with pull-down resistor	FLD automatic display function	FLDC mode register Segment/digit switching register High-breakdown- voltage port control register	(1)
		High-breakdown-		FLDC mode register High-breakdown- voltage port control register	(2)	
P1 <sub>4</sub> /DIG <sub>12</sub> - P1 <sub>7</sub> /DIG <sub>15</sub>	P1 <sub>4</sub> /DIG <sub>12</sub> - with pull-down resistor		open-drain output with pull-down	FLD automatic display function	FLDC mode register Digit/port switching register High-breakdown- voltage port control register	(3)
P2 <sub>0</sub> -P2 <sub>7</sub>	Port P2	Input/output, individual bits	TTL level input CMOS 3-state output			(4)
P3 <sub>0</sub> /SEG <sub>8</sub> - P3 <sub>7</sub> /SEG <sub>15</sub>	Port P3	Output	utput voltage P-channel FLD automatic High-breakdowr		FLDC mode register High-breakdown- voltage port control register	(5)
P4 <sub>0</sub> /INT <sub>0</sub>		Input ,	CMOS level input	External interrupt input	Interrupt edge selection register	(6)
P4 <sub>1</sub> /INT <sub>1</sub> - P4 <sub>4</sub> /INT <sub>4</sub>	IT <sub>4</sub> Port P4		CMCC Invaluant	External interrupt	Interrupt edge selection register	(7)
P4 <sub>5</sub>		Input/output, individual bits	CMOS level input CMOS 3-state output			(4)
P4 <sub>6</sub> /T1 <sub>OUT</sub> , P4 <sub>7</sub> /T3 <sub>OUT</sub>		marviada: bits	Simes o state surpar	Timer output	Timer 12 mode register Timer 34 mode register	(8)
P5 <sub>0</sub> /S <sub>IN1</sub> ,					Serial I/O1 control	(9)
P5 <sub>1</sub> /S <sub>OUT1</sub> , P5 <sub>2</sub> /S <sub>CLK1</sub> ,				Serial I/O1 function	register Serial I/O automatic	(10)
P5 <sub>3</sub> /S <sub>RDY1</sub> / CS/S <sub>CLK12</sub>	Port P5	Input/output,	CMOS level input N-channel		transfer control register	(11)
P5 <sub>4</sub> /S <sub>IN2</sub> , P5 <sub>5</sub> /S <sub>OUT2</sub> ,			open-drain output	Serial I/O2 function	Serial I/O2 control	(9)
P5 <sub>6</sub> /S <sub>CLK2</sub> , P5 <sub>7</sub> /S <sub>RDY2</sub>				1/0	register	(11)
P6 <sub>o</sub> /PWM <sub>o</sub>			14-bit PWM output PWML register		PWM control register PWML register PWMH register	(12)
P6 <sub>1</sub> /PWM <sub>1</sub>	Port P6	Input/output, individual bits	CMOS level input CMOS 3-state output	8-bit PWM output	Timer 56 mode register Timer6 PWM register	(8)
P6 <sub>2</sub> /CNTR <sub>0</sub> , P6 <sub>3</sub> /CNTR <sub>1</sub>				External count input	Interrupt edge selection register	(7)
P6 <sub>4</sub> , P6 <sub>5</sub>						(4)
P7 <sub>0</sub> /AN <sub>0</sub> - P7 <sub>7</sub> /AN <sub>7</sub>	Port P7	Input/output, individual bits	CMOS level input CMOS 3-state output	A-D converter input	A-D control register	(13)
P8 <sub>0</sub> /SEG <sub>0</sub> - P8 <sub>7</sub> /SEG <sub>7</sub> Port P8 Port P8 Port P8 Port P8 Input/output, individual bits CMOS level input High-breakdown- voltage P-channel open-drain output display function without pull-down resistor			FLDC mode register Segment/port switching register High-breakdown- voltage port control registor	(14)		

Note. Make sure that the input level at each pin is either 0V or  $V_{CC}$  during execution of the STP instruction If an input level is at an intermediate potential, a current will flow in the input-stage gate








Fig. 5 Port block diagram (2)

#### **INTERRUPTS**

A total of 18 source can generate interrupts: 5 external, 12 internal, and 1 software.

#### • Interrupt Control

Each interrupt is controlled by its interrupt request bit, its interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt is generated if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software.

The I flag disables all interrupts except for the BRK instruction interrupt.

#### Interrupt Operation

When an interrupt is received, the program counter and processor status register are automatically pushed onto the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

#### Notes on Use

If you will change interrupt edge selection from rising edge to falling edge, interrupt request bit will be set to "1" automatically. Therefore, please make following process;

- (1) Disable INT which is selected.
- (2) Change INT edge selection.
- (3) Clear interrupt request which is selected.
- (4) Enable INT which is selected.

Table 1. Interrupt vector addresses and priorities

Interment Course	Delogitu	Vector Addr	ess (Note 1)	Interrupt Request	Remarks
Interrupt Cause	Priority	High	Low	Generation Conditions	nemarks
Reset (Note 2)	1	FFFD <sub>16</sub>	FFFC <sub>16</sub>	At reset	Non-maskable
INT <sub>0</sub>	2	FFFB <sub>16</sub>	FFFA <sub>16</sub>	At detection of either rising or falling edge of INT <sub>0</sub> input	External interrupt (active edge selectable)
INT <sub>1</sub>	3	FFF9 <sub>16</sub>	FFF8 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>1</sub> input	External interrupt (active edge selectable)
INT <sub>2</sub>	4	FFF7 <sub>16</sub>	FFF6 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>2</sub> input	External interrupt (active edge selectable)
Serial I/O1	5	FFFF	FFFA	At end of data transfer	Valid when serial I/O normal mode is selected
Serial I/O automa- tic transfer	ס	FFF5 <sub>16</sub>	FFF4 <sub>16</sub>	At end of final data transfer	Valid when serial I/O automatic transfer mode is selected
Serial I/O2	6	FFF3 <sub>16</sub>	FFF2 <sub>16</sub>	At end of data transfer	
Timer 1	7	FFF1 <sub>16</sub>	FFF0 <sub>16</sub>	At timer 1 overflow	
Timer 2	8	FFEF <sub>16</sub>	FFEE <sub>16</sub>	At timer 2 overflow	STP release timer overflow
Timer 3	9	FFED <sub>16</sub>	FFEC <sub>16</sub>	At timer 3 overflow	
Timer 4	10	FFEB <sub>16</sub>	FFEA <sub>16</sub>	At timer 4 overflow	
Timer 5	11	FFE9 <sub>16</sub>	FFE8 <sub>16</sub>	At timer 5 overflow	
Timer 6	12	FFE7 <sub>16</sub>	FFE6 <sub>16</sub>	At timer 6 overflow	
INT <sub>3</sub>	13	FFE5 <sub>16</sub>	FFE4 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>3</sub> input	External interrupt (active edge selectable)
INT <sub>4</sub>	14	FFE3 <sub>16</sub>	FFE2 <sub>16</sub>	At detection of either rising or falling edge of INT4 input	External interrupt valid when INT <sub>4</sub> interrupt is selected (active edge selectable)  Valid when A-D interrupt is
A-D converter				At end of A-D conversion	selected
FLD blanking	15	EEE1	EEEO	At fall of final digit	Valid when FLD blanking inter- rupt is selected
FLD digit	15	FFE1 <sub>16</sub>	FFE0 <sub>16</sub>	At rise of each digit	Valid when FLD digit interrupt is selected
BRK instruction	16	FFDD <sub>16</sub>	FFDC <sub>16</sub>	At BRK instruction execution	Non-maskable software interrupt

Note 1. Vector addresses contain interrupt jump destination addresses

2. Reset function in the same way as an interrupt with the highest priority






Fig. 6 Interrupt control




Fig. 7 Structure of interrupt-related registers

#### **TIMERS**

Microcomputers of the M3817x group have six built-in timers. The timers count down. Once a timer reaches 00<sub>16</sub>, the next count pulse loads the contents of the corresponding timer latch into the timer, and sets the corresponding interrupt request bit to 1. Each timer also has a stop bit that stops the count of that timer when it is set to "1".

Note that the system clock  $\phi$  can be set to either high-speed mode or low-speed mode by the CPU mode register.

#### • Timer 1 and Timer 2

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register.

Timer 1 can also output a rectangular waveform from the P4<sub>8</sub>/T1<sub>OUT</sub> pin. The waveform changes polarity each time timer 1 overflows.

The active edge of the external signal CNTR<sub>0</sub> can be set by the interrupt edge selection register.

When the chip is reset or the STP instruction is executed, all bits of the timer 12 mode register are cleared, timer 1 is set to FF<sub>16</sub>, and timer 2 is set to 01<sub>16</sub>.

#### • Timer 3 and Timer 4

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register.

Timer 3 can also output a rectangular waveform from the  $P4_7/T3_{OUT}$  pin. The waveform changes polarity each time timer 3 overflows.

The active edge of the external signal CNTR<sub>1</sub> can be set by the interrupt edge selection register.

#### • Timer 5 and Timer 6

The count sources of timer 5 and timer 6 can be selected by setting the timer 56 mode register.

Timer 6 can also output a rectangular waveform from the P6<sub>1</sub>/PWM<sub>1</sub> pin. The waveform changes polarity each time timer 6 overflows.

#### Timer 6 PWM<sub>1</sub> Mode

Timer 6 can also output a rectangular waveform of n cycles high and m cycles low. The n is the value set in timer latch 6 (address  $0025_{16}$ ) and m is the value in the timer 6 PWM register (address  $0027_{16}$ ). If n is "0", the PWM<sub>1</sub> output is "L", if m is "0" and n is not "0", then the PWM<sub>1</sub> output is "H". In PWM mode, interrupts are generated at the rising edge of the PWM<sub>1</sub> output.






Fig. 8 Timer block diagram






Fig. 9 Structure of timer-related registers




Fig. 10 Timing in timer 6 PWM<sub>1</sub> mode



#### SERIAL I/O

Microcomputers of the M3817x group have two built-in 8-bit clock synchronized serial I/O channels (serial I/O1 and serial I/O2)

Serial I/O1 has a built-in automatic transfer function.Normal serial operation can be set via the serial I/O automatic transfer control register (address 001A<sub>16</sub>).

Serial I/O2 can only be used in normal operation mode. The I/O pins of the serial I/O function also operate as I/O port P5, and their operation is selected by the serial I/O control registers (addresses 0019<sub>16</sub> and 001D<sub>16</sub>).




Fig. 11 Serial I/O block diagram

(Serial I/O Control Registers) SIO1CON, SIO2CON Each of the serial I/O control registers (addresses  $0019_{16}$  and  $001D_{16}$ ) contains seven bits that select various control parameters of the serial I/O function.




Fig. 12 Structure of serial I/O control registers



(1) Operation in Normal Serial I/O Mode

Either an internal clock or an external clock can be selected as the synchronization clock for serial I/O transfer. A dedicated divider is built-in as the internal clock, giving a choice of six clocks.

If internal clock is selected, transfer start is activated by a write signal to a serial I/O register (address  $001B_{16}$  or  $001F_{16}$ ). After eight bits have been transferred, the  $S_{OUT}$  pin goes to high impedance.

If external clock is selected, the clock must be controlled externally because the contents of the serial I/O register continue to shift while the transfer clock is input. In this case, note that the S<sub>OUT</sub> pin does not go to high impedance at the completion of data transfer. The interrupt request bit is set at the end of the transfer of eight bits, regardless of whether the internal or external clock is selected.




Fig. 13 Serial I/O timing in normal mode (for LSB first)

#### (2) Serial I/O Automatic Transfer Mode

The serial I/O1 function has an automatic transfer function. For automatic transfer, switch to the automatic transfer mode by setting the serial I/O automatic transfer control register (address  $001A_{16}$ ).

The following memory spaces are added to the circuits used for the serial I/O1 function in ordinary mode, to enable automatic transfer mode:

- 32 bytes of serial I/O automatic transfer RAM
- A serial I/O automatic transfer control register
- A serial I/O automatic transfer interval register
- · A serial I/O automatic transfer data pointer

When using serial I/O automatic transfer, set the serial I/O control register (address  $0019_{16}$ ) in the same way as for ordinary mode. However, note that if external clock is selected and bit 4 (the  $\overline{S}_{RDY1}$  output selection bit) of the serial I/O1 control register is set to "1", port P5<sub>3</sub> becomes the  $\overline{CS}$  input pin.

## (Serial I/O Automatic Transfer Control Register) SIOAC

The serial I/O automatic transfer control register (address 001A<sub>16</sub>) contains four bits that select various control parameters for automatic transfer.




Fig. 14 Structure of serial I/O automatic transfer control register



#### (Serial I/O Automatic Transfer Data Pointer) SIODP

The serial I/O automatic transfer data pointer (address  $0018_{16}$ ) contains five bits that indicate addresses in serial I/O automatic transfer RAM (each address in memory is actually the value in the serial I/O automatic transfer data pointer plus  $0100_{16}$ ).

Set the serial I/O automatic transfer data pointer to (the number of transfer data—1), to specify the storage position of the start of data.

• Serial I/O Automatic Transfer RAM

The serial I/O automatic transfer RAM is the 32 bytes from address  $0100_{16}$  to address  $011F_{16}$ .




Fig. 15 Bit allocation of serial I/O automatic transfer RAM

# Setting of Serial I/O Automatic Transfer Data When data is stored in the serial I/O automatic transfer RAM, it is stored with the start of the data at the address set by the serial I/O automatic transfer data pointer and the end of the data at address 0100<sub>16</sub>.

### (Serial I/O Automatic Transfer Interval Register)

The serial I/O automatic transfer interval register (address  $001C_{16}$ ) consists of a 5-bit counter that determines the transfer interval Ti during automatic transfer.

If a value n is written to the serial I/O automatic transfer interval register, a value of  $Ti = (n+2) \times Tc$  is generated, where Tc is the length of one bit of the transfer clock. However, note that this transfer interval setting is only valid when internal clock has been selected as the clock source.




Fig. 16 Serial I/O automatic transfer interval timing



#### Setting of Serial I/O Automatic Transfer Timing

Use the serial I/O1 control register (address  $0019_{16}$ ) and the serial I/O automatic transfer interval register (address  $001C_{16}$ ) to set the timing of serial I/O automatic transfer.

The serial I/O1 control register sets the transfer clock speed, and the serial I/O automatic transfer interval register sets the serial I/O automatic transfer interval.

This setting of transfer interval is valid only when internal clock is selected as the clock source.

#### Start of Serial I/O Automatic Transfer

Automatic transfer mode is set by writing "1" to bit 0 of the serial I/O automatic transfer control register (address 001A<sub>16</sub>), then automatic transfer starts when "1" is written to that bit. Bit 1 of the serial I/O automatic transfer control register is always "1" during automatic transfer; writing "0" to it is one way to end automatic transfer.

# Operation in Serial I/O Automatic Transfer Modes There are two modes for serial I/O automatic transfer: full duplex mode and transmit-only mode. Either internal or external clock can be selected for each of these modes.

#### (2.1) Operation in Full Duplex Mode

In full duplex mode, data can be transmitted and received at the same time. Data in the automatic transfer RAM is sent in sequence and simultaneously receive data is written to the automatic transfer RAM, in accordance with the serial I/O automatic transfer data pointer.

The transfer timing of each bit is the same as in ordinary operation mode, and the transfer clock stops at "H" after eight transfer clocks are counted If internal clock is selected, the transfer clock remains at "H" for the time set by the serial I/O automatic transfer interval register, then the data at the next address indicated by the serial I/O automatic transfer data pointer is transferred. If external clock is selected, the setting of the automatic transfer interval register is invalid, so the user must ensure that the transfer clock is controlled externally.

Data transfer ends when the contents of the serial I/O automatic transfer pointer reach "00<sub>16</sub>". At that point, the serial I/O automatic transfer interrupt request bit is set to "1" and bit 1 of the serial I/O automatic transfer control register is cleared to "0" to complete the serial I/O automatic transfer.

#### (2.2) Operation in Transmit-Only Mode

The operation in transmit-only mode is the same as that in full duplex mode, except that data is not transferred from the serial I/O1 register to the serial I/O automatic transfer RAM.




Fig. 17 Serial I/O1 register in full duplex mode



#### (2.3) If Internal Clock is Selected

If internal clock is selected, the P5 $_3/\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$  pin can be used as the  $\overline{S_{RDY1}}$  pin by setting the SC1 $_4$  bit to "1". If internal clock is selected, the P5 $_3$  pin can be used as the synchronization clock output pin  $S_{CLK12}$  by setting the SIOAC $_3$  bit to "1". In this case, the  $S_{CLK11}$  pin is at high impedance.

Select the function of the P5 $_3$ /S<sub>RDY1</sub>/CS/S<sub>CLK12</sub> and P5 $_2$ /S<sub>CLK11</sub> pins by setting bit 3 (SC1 $_3$ ), bit 4 (SC1 $_4$ ), and bit 6 (SC1 $_6$ ) of the serial I/O1 control register (address 0019 $_{16}$ ) and bit 3 (SIOAC $_3$ ) of the serial I/O automatic transfer control register (address 001A $_{16}$ ). (See Table 2.)

If using the  $S_{CLK11}$  and  $S_{CLK12}$  pins for switching, set the  $P5_3/\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$  pin to  $P5_3$  by setting the  $SC1_4$  bit to "0", and set the  $P5_3$  direction register to input mode.

Make sure that the SIOAC<sub>3</sub> bit is switched after automatic transfer is completed, while the transfer clock is still "H".

Table 2. S<sub>CLK11</sub> and S<sub>CLK12</sub> selection

SC1 <sub>6</sub>	SC1₄	SC3 <sub>3</sub>	SIOAC <sub>3</sub>	P5 <sub>2</sub> /S <sub>CLK11</sub>	P5 <sub>3</sub> /S <sub>CLK12</sub>
			0	S <sub>CLK11</sub>	P5 <sub>3</sub>
1	0	1	,	High	
	Ì			ımpedanse	S <sub>CLK12</sub>

Note. SC1<sub>3</sub>: Serial I/O1 port selection bit SC1<sub>4</sub>: S<sub>RDY1</sub> output selection bit

SC16: Synchronization clock selection bit

SIOAC<sub>3</sub>: Synchronization clock output pin selection bit




Fig. 18 Timing during serial I/O automatic transfer (internal clock selected,  $\overline{S_{RDY}}$  used)




Fig. 19 Timing during serial I/O automatic transfer (internal clock selected, S<sub>CLK11</sub> and S<sub>CLK12</sub> used)



#### (2.4) If External Clock is Selected

If an external clock is selected, the internal clock and the transfer interval set by the serial I/O automatic transfer interval register are invalid, but the serial I/O output pin  $S_{\text{OUT}}$  and the internal transfer clock can be controlled from the outside by setting the  $\overline{S_{\text{RDY1}}}$  and  $\overline{CS}$  (input) pins.

When the  $\overline{\text{CS}}$  input is "L", the  $S_{\text{OUT}}$   $\overline{\text{pin}}$  and the internal transfer clock are enabled. When the  $\overline{\text{CS}}$  input is "H", the  $S_{\text{OUT}}$   $\overline{\text{pin}}$  is at high impedance and the internal transfer clock is at "H".

Select the function of the  $P5_3/\overline{S_{RDY1}/CS}/S_{CLK12}$  pin by setting bit 4 (SC1<sub>4</sub>) and bit 6 (SC1<sub>6</sub>) of the serial I/O1 control register (address 0019<sub>16</sub>) and bit 0 (SIOAC<sub>0</sub>) of the serial I/O automatic transfer control register (address 001A<sub>16</sub>).

Make sure that the CS pin switches from "L" to "H" or from "H" to "L" while the transfer clock ( $S_{CLK}$  input) is "H" after one byte of data has been transferred.

If external clock is selected, make sure that the external clock goes "L" after at least nine cycles of the internal system clock  $\phi$  after the start bit is set. Leave at least 11 cycles of the system clock  $\phi$  free for the transfer interval after one byte of data has been transferred.

If  $\overline{CS}$  input is not being used, note that the  $S_{OUT}$  pin will not go high impedance, even after transfer is completed.

If  $\overline{CS}$  input is not being used, or if  $\overline{CS}$  is "L", control the external clock because the data in the serial I/O register will continue to shift while the external clock is input, even after the completion of automatic transfer. (Note that the automatic transfer interrupt request bit is set and bit 1 of the automatic transfer register is cleared at the point at which the specified number of bytes of data have been transferred.)

Table 3. P5<sub>3</sub>/S<sub>RDY1</sub>/CS selection

SC1 <sub>6</sub>	SC1 <sub>4</sub>	SIOAC <sub>0</sub>	P5 <sub>3</sub> /S <sub>RDY1</sub> /CS
	0	×	P5 <sub>3</sub>
0	1	0	S <sub>RDY1</sub>
	1 1	1	CS

Note. SC1<sub>4</sub>: S<sub>RDY1</sub> output selection bit SC1<sub>6</sub>: Synchronization clock selection bit SIOAC<sub>0</sub>: Automatic transfer control bit




Fig. 20 Timing during serial I/O automatic transfer (external clock selected)



### PULSE WIDTH MODULATION (PWM) OUTPUT CIRCUIT

Microcomputers of the M3817x group have a PWM function with a 14-bit resolution. When the oscillation frequency  $X_{\rm IN}$  is 4MHz, the minimum resolution bit width is 500ns and the cycle period is 8192 $\mu$ s. The PWM timing generator supplies a PWM control signal based on a signal that is half the frequency of the  $X_{\rm IN}$  clock.

The explanation in the rest of this data sheet assumes  $X_{\text{IN}}$ = 4MHz.




Fig. 21 PWM block diagram



#### (1) Data Set-up

The PWM output pin also functions as port P6 $_{0}$ . Set port P6 $_{0}$  to be the PWM output pin by setting bit 0 of the PWM mode register (address  $002B_{16}$ ). The upper eight bits of output data are set in the upper PWM register PWMH (address  $002C_{16}$ ) and the lower six bits are set in the lower PWM register PWML (address  $002D_{16}$ ).

#### (2) Transfer From Register to Latch

Data written to the PWML register is transferred to the PWM latch once in each PWM period (every  $8192\mu s$ ), and data written to the PWMH register is transferred to the PWM latch once in each sub-period (every  $128\mu s$ ). When the PWML register is read, the contents of the latch are read. However, bit 7 of the PWML register indicates whether the transfer to the PWM latch is completed; the transfer is completed when bit 7 is "0".

Table 4. Relationship between lower 6 bits of data and period set by the ADD bit

•	•
Lower 6 Bits of Data(PWML)	Sub-periods tm Lengthened (m =0 to 63)
0 0 0 0 0 0 LSB	None
000001	m=32
000010	m=16, 48
000100	m = 8, 24, 40, 56
001000	m=4, 12, 20, 28, 36, 44, 52, 60
010000	m = 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
100000	m=1,3,5,7,

#### (3) PWM Operation

The timing of the 14-bit PWM function is shown in Fig. 24. The 14-bit PWM data is divided into the lower six bits and the upper eight bits in the PWM latch.

The upper eight bits of data determine how long an "H"-level signal is output during each sub-period. There are 64 sub-periods in each period, and each sub-period is  $256 \times \tau$  ( $128 \mu s$ ) long. The signal is "H" for a length equal to N times  $\tau$ , where  $\tau$  is the minimum resolution (500 ns).

The contents of the lower six bits of data enable the lengthening of the high signal by  $\tau$  (500ns). As shown in Fig. 21, the six bits of PWML determine which subcycles are lengthened.

As shown in Fig. 24, the leading edge of the pulse is lengthened. By changing the length of specific subperiods instead of simply changing the "H" duration, an accurate waveform can be duplicated without the use of complex external filters.

For example, if the upper eight bits of the 14-bit data are  $03_{16}$  and the lower six bits are  $05_{16}$ , the length of the "H"-level output in sub-periods  $t_8$ ,  $t_{24}$ ,  $t_{32}$ ,  $t_{40}$ , and  $t_{56}$  is 4  $\tau$ , and its length 3  $\tau$  in all other sub-periods.




Fig. 22 PWM timing




Fig. 23 Structure of PWM mode register




Fig. 24 14-bit PWM timing



#### **A-D CONVERTER**

The functional blocks of the A-D converter are described below.

#### (A-D Conversion Register) AD

The A-D conversion register is a read-only register that contains the result of an A-D conversion. This register should not be read during an A-D conversion.

#### (A-D Control Register) ADCON

The A-D control register controls the A-D conversion process. Bits 0 to 2 of this register select specific analog input pins. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at "0" during an A-D conversion, then changes to "1" when the A-D conversion is completed. Writing "0" to this bit starts the A-D conversion.

#### [Comparison Voltage Generator]

The comparison voltage generator divides the voltage between  $\text{AV}_{\text{SS}}$  and  $\text{V}_{\text{REF}}$  by 256, and outputs the divided voltages.

#### [Channel Selector]

The channel selector selects one of the input ports  $P7_7/AN_7$  to  $P7_0/AN_0$ 

#### (Comparator and Control Circuit)

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores the result in the A-D conversion register. When an A-D conversion is complete, the control circuit sets the A-D conversion completion bit and the A-D interrupt request bit to "1".

Note that the comparator is constructed linked to a capacitor, so set  $f(X_{IN})$  to at least 500kHz during A-D conversion.




Fig. 25 Structure of A-D control register




Fig. 26 A-D converter block diagram

#### **FLD CONTROLLER**

Microcomputers of the M3817x group have fluorescent display (FLD) drive and control circuits.

The FLD controller consists of the following components:

- · 24 pins for segments
- · 16 pins for digits
- FLDC mode register
- · FLD data pointer
- · FLD data pointer reload register

- · Port P0 segment/digit switching register
- · Port P1 digit/port switching register
- Port P8 segment/port switching register
- · Key-scan blanking register
- · 48-byte FLD automatic display RAM

Eight to twenty-four pins can be used as segment pins and four to sixteen pins can be used as digit pins.

Note that only 32 pins (maximum) can be used as segment and digit pins.




Fig. 27 FLD control circuit block diagram



#### FLDC Mode Register (FLDM)

The FLDC mode register (address 0036<sub>16</sub>) is a seven bit control register which is used to control the FLD automatic display.

#### Key-scan Blanking Register (KSCN)

The key-scan blanking register (address  $0035_{16}$ ) is a two bit register which sets the blanking period  $T_{SCAN}$  between the last digit and the first digit of the next cycle.




Fig. 28 Structure of FLDC mode register (FLDM)




Fig. 29 Structure of key-scan blanking register (KSCN)

#### FLD Automatic Display Pins

The FLD automatic display function of Ports P0, P1, P3, and P8 is selected by setting the automatic display control bit of

the FLDC mode register (address 0036<sub>16</sub>) to "1". When using the FLD automatic display mode, set the number of segments and digits for each port.

Table 5. Pins in FLD automatic display mode

Port Name	Automatic Display Pins	Setting Method
	SEG <sub>0</sub> -SEG <sub>7</sub>	The individual bits of the segment/port switching register (address 003416) can be used to set each pin to
P8 <sub>0</sub> -P8 <sub>7</sub>	or	either segment ("1") or normal port input ("0") (Note)
	P8 <sub>0</sub> -P8 <sub>7</sub>	State degricit ( 1 ) of normal port input ( 0 ) (1000)
P3 <sub>0</sub> -P3 <sub>7</sub>	SEG <sub>8</sub> -SEG <sub>15</sub>	None (segment only)
	SEG <sub>16</sub> -SEG <sub>23</sub>	The individual bits of the segment/digit switching register (address 0032 <sub>16</sub> ) can be used to set each pin to
P0 <sub>0</sub> -P0 <sub>7</sub>	or	segment ("1") or digit ("0") (Note)
	DIG <sub>0</sub> -DIG <sub>7</sub>	Segment ( 1 ) of digit ( 0 ) (Note)
P1 <sub>0</sub> -P1 <sub>3</sub>	DIG <sub>8</sub> -DIG <sub>11</sub>	None (digit only)
	DIG <sub>12</sub> -DIG <sub>15</sub>	The individual bits of the digit/part quitabing register (address 0022 ) can be used to set each purity digit
P1 <sub>4</sub> -P1 <sub>7</sub>	or	The individual bits of the digit/port switching register (address 0033 <sub>16</sub> ) can be used to set each pin to digit ("1") or normal port output ("0") (Note)
	P1 <sub>4</sub> -P1 <sub>7</sub>	( 1 ) of Horinal port output ( 0 ) (Hote)

Note. Always set digits in sequence.

Number of segments Number of digits  Port P8 (has segment/port switching register)	16 4 0   P8 <sub>0</sub> 0   P8 <sub>1</sub> 0   P8 <sub>2</sub> 0   P8 <sub>3</sub> 0   P8 <sub>4</sub> 0   P8 <sub>5</sub> 0   P8 <sub>6</sub>	8 12 0   P80 0   P81 0   P82 0   P83 0   P84 0   P85 0   P86	16 10 0   P8 <sub>0</sub> 0   P8 <sub>1</sub> 0   P8 <sub>2</sub> 0   P8 <sub>3</sub> 1   SEG <sub>4</sub> 1   SEG <sub>5</sub> 1   SEG <sub>6</sub>	24 8 1 SEG <sub>0</sub> 1 SEG <sub>1</sub> 1 SEG <sub>2</sub> 1 SEG <sub>3</sub> 1 SEG <sub>4</sub> 1 SEG <sub>5</sub> 1 SEG <sub>6</sub>	16 16 1 SEG <sub>0</sub> 1 SEG <sub>1</sub> 1 SEG <sub>2</sub> 1 SEG <sub>3</sub> 1 SEG <sub>4</sub> 1 SEG <sub>5</sub> 1 SEG <sub>6</sub>
Port P3 (segment only)	SEG <sub>8</sub> SEG <sub>9</sub> SEG <sub>10</sub> SEG <sub>11</sub> SEG <sub>12</sub> SEG <sub>13</sub> SEG <sub>14</sub> SEG <sub>15</sub>	SEG <sub>8</sub> SEG <sub>9</sub> SEG <sub>10</sub> SEG <sub>11</sub> SEG <sub>12</sub> SEG <sub>13</sub> SEG <sub>14</sub> SEG <sub>16</sub>	SEG <sub>8</sub> SEG <sub>9</sub> SEG <sub>10</sub> SEG <sub>11</sub> SEG <sub>12</sub> SEG <sub>13</sub> SEG <sub>14</sub> SEG <sub>15</sub>	SEG <sub>8</sub> SEG <sub>9</sub> SEG <sub>10</sub> SEG <sub>11</sub> SEG <sub>12</sub> SEG <sub>13</sub> SEG <sub>14</sub> SEG <sub>15</sub>	SEG <sub>8</sub> SEG <sub>9</sub> SEG <sub>10</sub> SEG <sub>11</sub> SEG <sub>12</sub> SEG <sub>13</sub> SEG <sub>14</sub> SEG <sub>15</sub>
Port P0 (has segment/digit switching register)	1 SEG <sub>16</sub> 1 SEG <sub>17</sub> 1 SEG <sub>18</sub> 1 SSG <sub>19</sub> 1 SEG <sub>20</sub> 1 SEG <sub>21</sub> 1 SEG <sub>22</sub> 1 SEG <sub>23</sub>	$ \begin{array}{c c} 0 & DIG_0 \rightarrow G12 \\ 0 & DIG_1 \rightarrow G11 \\ 0 & DIG_2 \rightarrow G10 \\ 0 & DIG_3 \rightarrow G9 \\ 0 & DIG_4 \rightarrow G8 \\ 0 & DIG_5 \rightarrow G7 \\ 0 & DIG_6 \rightarrow G6 \\ 0 & DIG_7 \rightarrow G5 \\ \end{array} $	$ \begin{array}{c c} 1 & SEG_{16} \\ 1 & SEG_{17} \\ 1 & SEG_{18} \\ 1 & SEG_{19} \\ 0 & DIG_4 \rightarrow G10 \\ 0 & DIG_5 \rightarrow G9 \\ 0 & DIG_6 \rightarrow G8 \\ 0 & DIG_7 \rightarrow G7 \\ \end{array} $	1 SEG <sub>16</sub> 1 SEG <sub>17</sub> 1 SEG <sub>18</sub> 1 SEG <sub>19</sub> 1 SEG <sub>20</sub> 1 SEG <sub>21</sub> 1 SEG <sub>22</sub> 1 SEG <sub>22</sub> 1 SEG <sub>23</sub>	$ \begin{array}{c c} 0 & DIG_0 \rightarrow G16 \\ 0 & DIG_1 \rightarrow G15 \\ 0 & DIG_2 \rightarrow G14 \\ \hline 0 & DIG_3 \rightarrow G13 \\ 0 & DIG_4 \rightarrow G12 \\ 0 & DIG_5 \rightarrow G11 \\ \hline 0 & DIG_6 \rightarrow G10 \\ \hline 0 & DIG_7 \rightarrow G9 \\ \end{array} $
Port P1 (has digit/port switching register)	$\begin{array}{c} DIG_8 \rightarrow G4 \\ DIG_9 \rightarrow G3 \\ DIG_{10} \rightarrow G2 \\ DIG_{11} \rightarrow G1 \\ 0  PI_4 \\ 0  PI_5 \\ 0  PI_6 \\ 0  PI_7 \end{array}$	$\begin{array}{c} DIG_8 \rightarrow G4 \\ \hline DIG_9 \rightarrow G3 \\ \hline DIG_{10} \rightarrow G2 \\ \hline DIG_{11} \rightarrow G1 \\ \hline 0 & Pl_4 \\ \hline 0 & Pl_5 \\ \hline 0 & Pl_7 \\ \end{array}$	$\begin{array}{c} DIG_8 \rightarrow G6 \\ \hline DIG_9 \rightarrow G5 \\ DIG_{10} \rightarrow G4 \\ \hline DIG_{11} \rightarrow G3 \\ \hline 1  DIG_{12} \rightarrow G2 \\ \hline 1  DIG_{13} \rightarrow G1 \\ \hline 0  P1_6 \\ \hline 0  P1_7 \\ \end{array}$	$\begin{array}{c} DIG_8 \rightarrow G8 \\ \hline DIG_9 \rightarrow G7 \\ \hline DIG_{10} \rightarrow G6 \\ \hline DIG_{11} \rightarrow G5 \\ \hline 1  DIG_{12} \rightarrow G4 \\ \hline 1  DIG_{13} \rightarrow G3 \\ \hline 1  DIG_{14} \rightarrow G2 \\ \hline 1  DIG_{15} \rightarrow G1 \\ \end{array}$	$\begin{array}{c} DIG_8 \rightarrow G8 \\ DIG_9 \rightarrow G7 \\ DIG_{10} \rightarrow G6 \\ DIG_{11} \rightarrow G5 \\ \hline 1  DIG_{12} \rightarrow G4 \\ 1  DIG_{13} \rightarrow G3 \\ \hline 1  DIG_{14} \rightarrow G2 \\ 1  DIG_{15} \rightarrow G1 \\ \end{array}$

Fig. 30 Segment/digit setting example



#### FLD Automatic Display RAM

The FLD automatic display RAM area is the 48 bytes from address  $0040_{16}$  to  $006F_{16}$ . The FLD automatic display RAM area can be used to store 3-byte data items for a maximum of 16 digits. Addresses  $0040_{16}$  to  $004F_{16}$  are used for P8 segment data, addresses  $0050_{16}$  to  $005F_{16}$  are used for P3 segment data, and addresses  $0060_{16}$  to  $006F_{16}$  are used for P0 segment data.

FLD Data Pointer and FLD Data Pointer Reload Register
The FLD data pointer indicates the data address in the
FLD automatic display RAM to be transferred to a segment, and the FLD data pointer reload register indicates
the address of the first digit of segment P3.

Both the FLD data pointer and the FLD data pointer reload register are allocated to address 0037<sub>16</sub> and are 6-bits wide. Data written to this address is written to the FLD data pointer reload register, data read from this address is read from the FLD data pointer

The actual memory address is the value of the data pointer plus  $40_{16},\,50_{16},\,$  or  $60_{16}.$ 

The contents of the FLD data pointer indicate the start address of segment P0 at the start of automatic display. If segment P0 or P3 data is transferred to the segment, the FLD data pointer returns — 16; if segment P8 data is transferred, it returns — 31. After it reaches "00", the value in the FLD data pointer reload register is transferred to the FLD data pointer. In this way, three bytes of data for the P0, P3, and P8 segments of one digit are transferred




Fig. 31 FLD automatic display RAM and bit allocation

MITSUBISHI

2 - 191

#### Data Setup

When data is stored in the FLD automatic display RAM, the end of segment P8 data is stored at address  $0040_{16}$ , the end of segment P3 data is stored at address  $0050_{16}$ , and the end of segment P0 data is stored at address  $0060_{16}$ . The head of each of the segment P8, P3, and P0 data is stored at an address that is the number of digits—1 away from the corresponding address  $0040_{16}$ ,  $0050_{16}$ ,  $0060_{16}$ .

Set the FLD data pointer reload register to the value given by the number of digits—1. "1" is always written to bit 5, and "0" is always written to bit 4. Note that "0" is always read from bit 5 or 4 during a read.

For 17 segments and 15 digits
(FLD data pointer reload register=14)

Bit	7	6	5	4	3	2 ·	1	0
Address			]		3		'	
004016	V//,	777	777	////	7//			777
004116	777,	777	////	////	777	///	///	///
004216	777	1777	1///	///	777	///	777	///
004316	777	777	////	///	777	///	777	///
004416	///	1777	////			///		///
004516	777	1777	1777	///	777	///	///	///
004616	1///	1///	117	///	///	///	111.	///
004716	1///	1///	///	///		777.	777,	177
004816	777	1///	117	///	///	777.	777,	177
004916	1///	///	///	///	///	///	///	177
004A <sub>16</sub>	1///	///	117	177	1//	///	///	777
004B <sub>16</sub>	///	///	1//	117	///	///	///	///
004C <sub>16</sub>	///	///		1//	///	///	///	///
004D <sub>16</sub>	1//	///		V//	///	///	///	///
004E <sub>16</sub>	///	///	///	///	///	///	///	1//
004F <sub>16</sub>	1//			1	1	///	///	///
005016	777	777	777	777	777	777	777	777
0051 <sub>16</sub>	///	1//	V//.	1//	1///	1///	1//	1//
0052 <sub>16</sub>	///	V//	V//.	///	1//	///	1//	(//
0053 <sub>16</sub>	<del>///</del>	V//	V//.	V//	<i>\//</i>	H/H	1	1//
0054 <sub>16</sub>	$\overline{///}$	V//	<del>V//</del> ,	///	<i>\//</i>	H/H	<del>///</del>	1
	///	///	<i>\//</i>	<i>Y//</i>	H/H	///	///	///
0055 <sub>16</sub>	1	V//	<i>Y//</i>	<i>Y//</i>	H//	///	///	///
0056 <sub>16</sub>	V//.	<i>Y//</i>	X//;	///	H//	///	///	1
0057 <sub>16</sub>	V//.	<i>\</i>	X//	<i>\//</i>	<i>\//</i>	///	///	1//
0058 <sub>16</sub>	V//,	<i>Y//</i>	HH	///	<i>{///</i>	///	///	//
0059 <sub>16</sub>	44	<i>\//</i>	<i>\//</i>	///	<i>{///</i>	///	///	///
005A <sub>16</sub>	///	X//,	<i>\//</i>	///	HH		///	///
005B <sub>16</sub>	V//,	///	<i>\</i>	<i>///</i>	1///	///	///	///
005C <sub>16</sub>	V//	<i>Y//</i> -	<i>///</i>	///	<i>///</i>	///	///	V//
005D <sub>16</sub>	V//	<i>Y//</i>	<i>\//</i>	<i>{///</i>	1///		$\mathcal{V}\mathcal{V}$	V//
005E <sub>16</sub>	///	<i>Y                                    </i>		1//	///	///	///	///
005F <sub>16</sub>					<u> </u>		ļ	,,,
006016			-	ļ	ļ		-	<i>V</i> //
0061 <sub>16</sub>	<del> </del>	<u> </u>	<b></b>		ļ			V//
0062 <sub>16</sub>	<b></b>			-	<u> </u>	L		V//
006316	<del> </del>	ļ		ļ				V//
0064 <sub>16</sub>	<b> </b>			-			-	V//
006516								V//
006616			ļ					1//
0067 <sub>16</sub>								Y//
0068 <sub>16</sub>		L						
006916								1//
006A <sub>16</sub>								YZZ
006B <sub>16</sub>								177
006C <sub>16</sub>								177
006D <sub>16</sub>								1//
006E <sub>16</sub>			1					1//.
006F <sub>16</sub>	T		T		1			1

For 24 segments and 8 digits (FLD data pointer reload register=7)

Bit	7	6	5	4	3	2	1	0
Address	777	777	777	777	777	,,,,	777	777
0040 <sub>16</sub>	V//,	///	///	///	///	///	ИД,	444
004116	///	///			///	///	///	///
004216	///	///			///	///	<i>V//,</i>	///
0043 <sub>16</sub>	///	V//				$\mathbb{Z}$	V//,	
0044 <sub>16</sub>	V / L					$\mathbb{Z}\mathbb{Z}$	$V\!L\!L$	
004516	$\mathbb{Z}\mathbb{Z}$					$\mathbb{Z}\mathbb{Z}$	VZZ	
004616	V/L	VZZ	<i>Y//</i>				VZZ	
004716	V/L						VZZ	
004816								
004916								
004A <sub>16</sub>								
004B <sub>16</sub>								
004C <sub>16</sub>								
004D <sub>16</sub>		l						
004E <sub>16</sub>								
004F <sub>16</sub>	t						-	
0050 <sub>16</sub>	177	777	777	177.	777	1777	777	777
005016	<i>{//</i> /	1///	///	V//.	V//,	<i>Y//</i>	<i>\//</i>	///
0051 <sub>16</sub>	<del>{///</del>	<del>///</del>	1//	V//.	V//,	$\forall //$	<i>Y//</i>	///
005216	1//	///	1//	V//.	///	<i>H//</i>	<del>///</del> /	///
0053 <sub>16</sub>	1//	1///	$\mathcal{H}$	V//	///	V//	H/H	
0054 <sub>16</sub>	///	HH	$\mathcal{H}$	///	///	///	H/H	
005516	///	///	1//	1//	///	///	///	///
0056 <sub>16</sub>	///	///	///	///	V//	///	<i>Y//</i>	
005716	YZZ		1///	1///	///	VLL	VZZ.	
0058 <sub>16</sub>								
005916								
005A <sub>16</sub>								
005B <sub>16</sub>								
005C <sub>16</sub>								
005D <sub>16</sub>								
005E <sub>16</sub>								
005F <sub>16</sub>								
006016	V//	777	777,	777	777	777	777	777
0061 <sub>16</sub>	V//	///	///	X///	1//	1///	///	
006216	V//	V//	1//	///	1///	1///	1///	///
006316	V//	1//	1//	X///	1///	1///	1///	///
006416	V//	1//	X//,	1//	1//	1///	1///	V//
006516	V//	///	X//,	X///	1//	1///	1///	V//
0066 <sub>16</sub>	1//	1//	X//,	X//	<i>\//</i>	1//	1//	V//
0067 <sub>16</sub>	$\forall \prime \prime$	V//	¥//,	X///	<i>\//</i>	1//7	1///	V//
0068 <sub>16</sub>	1	1	/-/-/	1	1//	///	1//	1///
0069 <sub>16</sub>	<del> </del>		<del> </del>	+	+	-		
				-	-	-		-
006A <sub>16</sub>	+		<del> </del>					
006B <sub>16</sub>								
006C <sub>16</sub>								
006D <sub>16</sub>					<del></del>		<b> </b>	
006E <sub>16</sub>	-					-		-
006F <sub>16</sub>					<u> </u>	L		

Fig. 32 Example of using the FLD automatic display RAM.

Note. ZZZ Shaded areas are not used



#### Timing Setting

The digit timing ( $T_{disp}$ ) and digit/segment turn-off timing ( $T_{off}$ ) can be set by the FLDC mode register (address  $0036_{16}$ ). The scan timing ( $T_{scan}$ ) can be set by the keyscan blanking register (address  $0035_{16}$ ).

Note that flickering will occur if the repetition frequency  $(1/(T_{disp} \times number of digits + T_{scan}))$  is an integral multiple of the digit timing  $T_{disp}$ .

#### FLD Start

To perform FLD automatic display, you have to use the following registers.

- Port P0 segment/digit switching register
- Port P1 digit/port switching register
- · Port P8 segment/port switching register
- · Key-scan blanking register
- FLDC mode register
- · FLD data pointer

Automatic display mode is activated by writing "1" to bit 0 of the FLDC mode register (address 0036<sub>16</sub>), and the

automatic display is started by writing "1" to bit 1.

During automatic display bit 1 always keeps "1", automatic display can be interrupted by writing "0" to bit 1.

If key-scan is to be performed by segment during the key-scan blanking period  $T_{\mbox{\scriptsize SCan}}$ ,

- Write "0" to bit 0 (automatic display control bit) of FLDC mode register (address 0036<sub>16</sub>).
- 2. Set the port corresponding to the segment to the normal port.
- After the key-scan is performed, write "1" (automatic display mode) to bit 0 of FLDC mode register (address 0036<sub>16</sub>).

Note on performance of key-scan in the above 1 to 3 order.

- Do not write "0" to bit 1 of FLDC mode register (address 0036<sub>16</sub>).
- 2. Do not write "1" to the port corresponding to the digit.




Fig. 33 FLDC timing



#### RESET CIRCUIT

After a reset, the microcomputer will start in high-speed operation start mode or low-speed operation start mode depending on a mask-programmable option.

#### • High-Speed Operation Start Mode

In high-speed operation start mode, reset occurs if the  $\overline{RESET}$  pin is held at an "L" level for at least  $2\mu s$  then is returned to an "H" level (the power supply voltage should be between 4.0V and 5.5V). Both the  $X_{\text{IN}}$  and the  $X_{\text{CIN}}$  clocks begin oscillating. In order to give the  $X_{\text{IN}}$  clock time to stabilize, internal operation does not begin until after 13  $X_{\text{IN}}$  clock cycles are complete. After the reset is completed, the program starts from the address contained in address FFFD16 (upper byte) and address FFFC16 (lower byte).

#### Low-Speed Operation Start Mode

In low-speed operation start mode, reset occurs if the  $\overline{RESET}$  pin is held at a "L" level for at least  $2\mu s$  then is

returned to an "H" level (the power supply voltage should be between 2.8V and 5.5V). The  $X_{\rm IN}$  clock does not begin oscillating. In order to give the  $X_{\rm CIN}$  time to stabilize, timer 1 and timer 2 are connected together and 512 cycles of the  $X_{\rm CIN}/16$  are counted before internal operation begins. After the reset is completed, the program starts from the address contained in address FFFD<sub>16</sub> (upper byte) and address FFFC<sub>16</sub> (lower byte).

If the  $X_{CIN}$  clock is stable, reset will complete after approximately 250ms (assuming  $f(X_{CIN})=32.768 kHz$ ). Immediately after a power-on, the stability of the clock circuit will determine the reset timing and will vary according to the characteristics of the oscillation circuit used.

#### Note on Use

Make sure that the reset input voltage is no more than 0.8V in high-speed operation start mode, or no more than 0.5V in low-speed operation start mode.




Fig. 34 Power-on reset circuit example



## M3817x Group

		Address	Register contents			Address	Register contents
(1)	Port P0 register	(0000 <sub>16</sub> )	, 00 <sub>16</sub>	(26)	Timer 12 mode register	(0028 <sub>16</sub> )	0016
(2)	Port P1 register	(0002 <sub>16</sub> )	0016	(27)	Timer 34 mode register	(0029 <sub>16</sub> )	00 <sub>16</sub>
(3)	Port P2 register	(0004 <sub>16</sub> )	00 <sub>16</sub>	(28)	Timer 56 mode register	(002A <sub>16</sub> )	0016
(4)	Port P2 direction register	(0005 <sub>16</sub> )	00 <sub>16</sub>	(29)	PWM control register	(002B <sub>16</sub> )	00 <sub>16</sub>
(5)	Port P3 register	(0006 <sub>16</sub> )	00 <sub>16</sub>	(30)	A-D control register	(0030 <sub>16</sub> )	08 <sub>16</sub>
(6)	Port P4 register	(0008 <sub>16</sub> )	00 <sub>16</sub>	(31)	Port P0 segment/digit	(0032 <sub>16</sub> )	0016
(7)	Port P4 direction register	(0009 <sub>16</sub> )	00 <sub>16</sub>		switching register		
(8)	Port P5 register	( 0 0 0 A <sub>16</sub> )	00 <sub>16</sub>	(32)	Port P1 digit/port switching register	(0033 <sub>16</sub> )	00 <sub>16</sub>
(9)	Port P5 direction register	(000B <sub>16</sub> )···[	00 <sub>16</sub>	(33)	Port P8 segment/port	(0034 <sub>16</sub> )	0016
(10)	Port P6 register	( 0 0 0 C <sub>16</sub> )···	00 <sub>16</sub>		switching register		
(11)	Port P6 direction register	(000D <sub>16</sub> )	0016	(34)	Key-scan blanking register	(0035 <sub>16</sub> )	0016
(12)	Port P7 register	(000E <sub>16</sub> )	00 <sub>16</sub>	(35)	FLDC mode register	(0036 <sub>16</sub> )	0016
(13)	Port P7 direction register	(000F <sub>16</sub> )···	00 <sub>16</sub>	(36)	High-breakdown-voltage port	(0038 <sub>16</sub> )	00 <sub>16</sub>
(14)	Port P8 register	(0010 <sub>16</sub> )	00 <sub>16</sub>		control register		
(15)	Port P8 direction register	(0011 <sub>16</sub> )	00 <sub>16</sub>	(37)	Interrupt edge selection register	(003A <sub>16</sub> )···[	0016
(16)	Serial I/O1 control register	(0019 <sub>16</sub> )	00 <sub>16</sub>	(38)	CPU mode register	(003B <sub>16</sub> )···[	* * 1 0 0 0 0 0
(17)	Serial I/O automatic transfe	r ( 0 0 1 A <sub>16</sub> )···	0016	(39)	Interrupt request register 1	(003C <sub>16</sub> )···	00 <sub>16</sub>
	control register			(40)	Interrupt request register 2	( 0 0 3 D <sub>16</sub> )···	0016
(18)	Serial I/O automatic transfe	r ( 0 0 1 C <sub>16</sub> )	00 <sub>16</sub>	(41)	Interrupt control register 1	( 0 0 3 E <sub>16</sub> )···	00 <sub>16</sub>
	interval register			(42)	Interrupt control register 2	(003F <sub>16</sub> )···	0016
(19)	Serial I/O2 control register	(001D <sub>16</sub> )····	00 <sub>16</sub>	(43)	Processor status register	(PS)···	$\times \times \times \times \times 1 \times \times 1$
(20)	Timer 1 register	(0020 <sub>16</sub> )	FF <sub>16</sub>	(44)	Program counter	( P C <sub>H</sub> )	Contents of address FFFD
(21)	Timer 2 register	(0021 <sub>16</sub> )	01 <sub>16</sub>	]	i	( P C <sub>L</sub> )····	Contents of address FFFC
(22)	Timer 3 register	(0022 <sub>16</sub> )	FF <sub>16</sub>				
(23)	Timer 4 register	(0023 <sub>16</sub> )	FF <sub>16</sub>				
(24)	Timer 5 register	(0024 <sub>16</sub> ) ··	FF <sub>16</sub>				
(25)	Timer 6 register	(0025 <sub>16</sub> )	FF <sub>16</sub>				

Fig. 35 Internal status at reset




Fig. 36 Reset sequence in high-speed operation mode




Fig. 37 Reset sequence in low-speed operation mode



#### **CLOCK GENERATION CIRCUIT**

When using an external clock signal, input the clock signal to the  $X_{\text{IN}}$  ( $X_{\text{CIN}}$ ) pin and leave the  $X_{\text{OUT}}$  ( $X_{\text{COUT}}$ ) pin open. If the  $X_{\text{CIN}}$  clock is not used, connect the  $X_{\text{CIN}}$  pin to  $V_{\text{SS}}$ , and leave the  $X_{\text{COUT}}$  pin open.

Either high-speed operation start mode or low-speed operation start mode can be selected by using a mask option.

#### · High-Speed Operation Start Mode

After reset has completed, the internal clock  $\phi$  is half the frequency of  $X_{IN}$ . Immediately after power-on, both the  $X_{IN}$  and  $X_{CIN}$  clock start oscillating. To set the internal clock  $\phi$  to low-speed operation mode, set bit 7 of the CPU mode register (address 003B<sub>16</sub>) to "1".

#### · Low-Speed Operation Start Mode

After reset has completed, the internal clock  $\phi$  is half the frequency of  $X_{CIN}.$  Immediately after power-on, only the  $X_{CIN}$  clock starts oscillating. To set the internal clock  $\phi$  to high-speed operation mode, first set bit 6 (CM6) of the CPU mode register (address 003B16) to "0", the set bit 7 (CM7) to "0". Note that the program must allow time for oscillation to stabilize.

#### · Oscillation Control

#### Stop Mode

If the STP instruction is executed, oscillation stops with the internal clock  $\phi$  at an "H" level. Timer 1 is set to "FF<sub>16</sub>" and timer 2 is set to "01<sub>16</sub>".

Either  $X_{\rm IN}$  or  $X_{\rm CIN}$  divided by 16 is input to timer 1, and the output of timer 1 is connected to timer 2. The timer 1 and timer 2 interrupt enable bits must be set to disabled ("0"), so a program must set these bits before executing a STP instruction. Oscillation restarts at reset or when an external interrupt is received, but the internal clock  $\phi$  is not supplied to the CPU until timer 2 overflows. This allows time for the clock circuit oscillation to stabilize.

#### Wait Mode

If the WIT instruction is executed, the internal clock  $\phi$  stops at a "H" level but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

#### Low-Speed Mode

If the internal clock is generated from the sub clock  $(X_{\text{CIN}})$ , a low power consumption operation can be entered by stopping only the main clock  $X_{\text{IN}}$ . To stop the main clock, set bit 6  $(CM_6)$  of the CPU mode register  $(003B_{16})$  to "1". When the main clock  $X_{\text{IN}}$  is restarted, the program must allow enough time to for oscillation to stabilize.

Note that in low-power-consumption mode the  $X_{\text{CIN}}$ - $X_{\text{COUT}}$  drive performance can be reduced, allowing even lower power consumption (20 $\mu$ A with  $X_{\text{CIN}}$ = 32kHz). To reduce the  $X_{\text{CIN}}$ - $X_{\text{COUT}}$  drive performance, clear bit 5 (CM<sub>5</sub>) of the CPU mode register (003B<sub>16</sub>) to "0". At re-

set or when a STP instruction is executed, this bit is set to "1" and strong drive is selected to help the oscillation to start.




Fig. 38 Ceramic resonator circuit




Fig. 39 External clock input circuit






Fig. 40 System clock generation circuit block diagram






Fig. 41 State transitions of system clock

#### NOTES ON PROGRAMMING

#### · Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". Therefore, flags that affect program execution must be initialized after a reset. In particular, it is essential to initialize the T and D flags because of their effect on calculations.

#### Interrupts

The contents of the interrupt request bits do not change immediately after they have been written.

After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction

#### Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute a ADC or SBC instruction. Only the ADC and SBC instruction yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred, but must be initialized before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

#### • Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).

#### • Multiplication and Division Instructions

The MUL and DIV instructions do not affect the T and D flags.

The execution of these instructions does not change the contents of the processor status register.

#### • Ports

The contents of the port direction registers cannot be read. Programs can not use the value of a direction register as an index, or bit-test a direction register (BBC or BBS), or perform a read-modify-write instruction such as ROR, CLB, or SEB. Use instructions such as LDM and STA to set the port direction registers.

#### • Serial I/O

When using an external clock, input "H" to the external clock input pin and clear the serial I/O interrupt request bit before executing a serial I/O transfer.

When using the internal clock, set the synchronization clock to internal clock, then clear the serial I/O interrupt request bit before executing a serial I/O transfer.

#### • Instruction Execution Timing

The instruction execution time is obtained by multiplying the frequency of the internal clock  $\phi$  by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction

is shown in the list of machine instructions.

The frequency of the internal clock  $\phi$  is half of the  $\rm X_{IN}$  or  $\rm X_{CIN}$  frequency.



#### DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mark Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies)

If required, specify the following option on the Mask Confirmation Form:

· Operation start mode switching option

#### **ROM Writing Method**

The built-in PROM of the blank one-time programmable version and built-in EPROM version can be read from and written to with an normal EPROM writer using a special write adapter.

Package	Name of Write Adapter
80P6N	PCA4738F-80
80D0	PCA4738L-80

The PROM of the blank one-time programmable version is not tested or screened after assembly. To ensure proper operation after writing, the procedure shown in Figure 42 is recommended to verify programming.




Fig. 42 Writing and testing of one-time programmable version



# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3 to 7.0	٧
VEE	Pull-down power supply voltage		V <sub>CC</sub> -40 to V <sub>CC</sub> +0.3	. <b>V</b>
V <sub>I</sub>	Input voltage P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,		-0.3 to V <sub>CC</sub> +0.3	V
	P6 <sub>0</sub> -P6 <sub>5</sub> , P7 <sub>0</sub> -P7 <sub>2</sub>	_		
Vı	Input voltage P4 <sub>0</sub>		$-0.3$ to $V_{cc}+0.3$	V
Vi	Input voltage P8 <sub>0</sub> -P8 <sub>7</sub>	All voltages measured based on the V <sub>SS</sub> pin	$V_{CC}$ -40 to $V_{CC}$ +0.3	V
Vı	Input voltage RESET, X <sub>IN</sub>	Output transistors are isolated	$-0.3$ to $V_{CC}+0.3$	V
Vı	Input voltage X <sub>CIN</sub>		$-0.3$ to $V_{CC}+0.3$	٧
V <sub>o</sub>	Output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub>		V <sub>cc</sub> -40 to V <sub>cc</sub> +0.3	٧
Vo	Output voltage P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>5</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , X <sub>OUT</sub> , X <sub>COUT</sub>		-0.3 to V <sub>cc</sub> +0.3	٧
Pd	Power dissipation	T <sub>a</sub> = 25℃	600	mW
Topr	Operating temperature		-10 to 85	°C
Tstg	Storage temperature		-40 to 125	°C

# **RECOMMENDED OPERATING CONDITIONS** ( $v_{cc} = 4.0 \text{ to } 5.5 \text{v}$ , $t_a = -10 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Parameter			Limits			
Symbol			Min	Тур	Max.	Unit	
.,	0	High-speed operation mode	4.0	5.0	5.5	V	
V <sub>CC</sub>	Supply voltage	Low-speed operation mode	2.8	5.0	5. 5	V	
Vss	Supply voltage		-	0		V	
VEE	Pull-down power sup	oply voltage	V <sub>cc</sub> -38		Vcc	٧	
V <sub>REF</sub>	Reference input volt	age	2		Vcc	V	
AV <sub>SS</sub>	Analog power voltag	е		0		V	
VIA	Analog input voltage		0		V <sub>cc</sub>	V	
V <sub>IH</sub>	"H" input voltage P2	<sub>0</sub> -P2 <sub>7</sub>	0.4V <sub>CC</sub>		Vcc	V	
V <sub>IH</sub>	"H" input voltage P4	0	0.75V <sub>CC</sub>		V <sub>cc</sub>	V	
.,	"H" input voltage P4	1-P47, P50-P57, P60-P65,	0.75V <sub>CC</sub>		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V	
V <sub>IH</sub>	P7	<sub>0</sub> -P7 <sub>7</sub>	0. /5V <sub>CC</sub>		V <sub>cc</sub>	V	
V <sub>IH</sub>	"H" input voltage P8	<sub>0</sub> -P8 <sub>7</sub>	0.8V <sub>CC</sub>		V <sub>cc</sub>	V	
VIH	"H" input voltage RE	SET	0.8V <sub>CC</sub>		V <sub>CC</sub>	V	
V <sub>IH</sub>	"H" input voltage X <sub>II</sub>	, X <sub>CIN</sub>	0.8V <sub>CC</sub>		Vcc	V	
V <sub>IL</sub>	"L" input voltage P2	4-P2 <sub>7</sub>	0		0.16V <sub>CC</sub>	٧	
V <sub>IL</sub>	"L" input voltage P4	0	0		0.25V <sub>CC</sub>	V	
	"L" input voltage P4	1-P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>5</sub> ,	0		0.251/	V	
VIL	P7	<sub>0</sub> -P7 <sub>7</sub>			0.25V <sub>CC</sub>	٧	
VIL	"L" input voltage P8	<sub>0</sub> -P8 <sub>7</sub>	0		0.2V <sub>CC</sub>	V	
VIL	"L" input voltage RE	SET	0		0.2V <sub>CC</sub>	٧	
VIL	"L" input voltage XIN	, X <sub>CIN</sub>	0		0.2V <sub>CC</sub>	V	



# **RECOMMENDED OPERATING CONDITIONS** ( $v_{cc}$ =4.0 to 5.5V, $T_a$ =-10 to 85°C, unless otherwise noted)

Cumbal	Symbol Parameter -		Limits		Unit
Symbol			Тур	Max	
ΣΙ <sub>οн(<b>peak</b>)</sub>	"H" total peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> ,  (Note 1) P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,  P8 <sub>0</sub> -P8 <sub>7</sub>			-240	mA
ΣI <sub>oн(peak)</sub>	"H" total peak output current P4 <sub>1</sub> -P4 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>5</sub> , P7 <sub>0</sub> -P7 <sub>7</sub>			-60	mA
Σl <sub>oL</sub> (peak)	"L" total peak output current P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>5</sub> , P7 <sub>0</sub> -P7 <sub>7</sub>			100	mA
$\Sigma I_{OL}(peak)$	"L" total peak output current P60			3.0	mA
ΣI <sub>OH(avg)</sub>	"H" total average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> ,  (Note 1) P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,  P8 <sub>0</sub> -P8 <sub>7</sub>			-120	mA
ΣI <sub>OH</sub> (avg)	"H" total average output current P41-P47, P60-P65			-30	mA
Σl <sub>oL(avg)</sub>	"L" total average output current P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>5</sub> , P7 <sub>0</sub> -P7 <sub>7</sub>			50	mA
ΣI <sub>OL</sub> (avg)	"L" total average output current P60			1.5	mA
I <sub>он(peak)</sub>	"H" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,  (Note 2) P8 <sub>0</sub> -P8 <sub>7</sub>			-40	mA
I <sub>он(peak)</sub>	"H" peak output current P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> ,			-10	mA
I <sub>OL</sub> (peak)	"L" peak output current P2 <sub>0</sub> -P2 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>5</sub> , P7 <sub>0</sub> -P7 <sub>7</sub>			10	mA
I <sub>OL</sub> (peak)	"L" peak output current P41-P47, P50-P57	i <sub>7</sub> 10		mA	
I <sub>OL</sub> (peak)	"L" peak output current P60			3.0	mA
I <sub>он(avg)</sub>	"H" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> ,  (Note 3) P3 <sub>0</sub> -P3 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub>			—18	mA
I <sub>он(avg)</sub>	"H" average output current P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub>			-5.0	mA
I <sub>OL</sub> (avg)	"L" average output current P2 <sub>0</sub> -P2 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>5</sub> , P7 <sub>0</sub> -P7 <sub>7</sub>			5. 0	mA
I <sub>OL</sub> (avg)	"L" average output current P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub>			5.0	mA
I <sub>OL</sub> (avg)	"L" average output current P60			1.5	mA
f(CNTR <sub>0</sub> ) f(CNTR <sub>1</sub> )	Clock input frequency for timers 2 and 4 (duty cycle 50%)			250	kHz
f(X <sub>IN</sub> )	Main clock input oscillation frequency (Note 4)			6.3	MHz
f(X <sub>CIN</sub> )	Sub clock input oscillation frequency (Note 4, 5)		32. 768	50	kHz

Note 1. The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100ms. The total peak current is the peak value of all the currents.

- 2. The peak output current is the peak current flowing in each port
- 3. The average output current in an average value measured over 100ms
- 4. When the oscillation frequency has a duty cycle of 50%
- 5. When using the microcomputer in low-speed operation mode, make sure that the sub clock's input frequency  $f(X_{CIN})$  is less than  $f(X_{IN})/3$

# **ELECTRICAL CHARACTERISTICS** ( $v_{cc} = 4.0 \text{ to } 5.5 \text{V}$ , $\tau_a = -10 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Farameter	rest conditions	Min	Тур	Max	Onit
V <sub>OH</sub>	"H" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub>	I <sub>OH</sub> =-18mA	V <sub>cc</sub> -2.0			V
V <sub>OH</sub>	"H" output voltage P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>5</sub> , P7 <sub>0</sub> -P7 <sub>7</sub>	I <sub>OH</sub> =-10mA	V <sub>cc</sub> -2.0			V
V <sub>OL</sub>	"L" output voltage P2 <sub>4</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>5</sub>	I <sub>OL</sub> =10mA			2.0	٧
VoL	"L" output voltage P6 <sub>0</sub>	I <sub>OL</sub> =1.5mA			0.5	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis INT <sub>0</sub> -INT <sub>4</sub> , S <sub>IN1</sub> , S <sub>IN2</sub> , S <sub>CLK1</sub> , S <sub>CLK2</sub> , CNTR <sub>0</sub> , CNTR <sub>1</sub>	When using a non-port function		0.4		V
$V_{T+}-V_{T-}$	Hysteresis RESET, X <sub>IN</sub>	RESET: V <sub>CC</sub> =2.8V to 5.5V		0.5		V
$V_{T+}-V_{T-}$	Hysteresis X <sub>CIN</sub>			0.5		V
I <sub>IH</sub>	"H" input current P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>5</sub> , P7 <sub>0</sub> -P7 <sub>7</sub>	V <sub>I</sub> =V <sub>CC</sub>			5. 0	μΑ
I <sub>H</sub>	"H" input current P40	V <sub>I</sub> =V <sub>CC</sub>			5.0	μА
I <sub>IH</sub>	"H" input current P8 <sub>0</sub> -P8 <sub>7</sub> (Note 1)	V <sub>I</sub> =V <sub>CC</sub>			5.0	μА
I <sub>IH</sub>	"H" input current RESET, X <sub>CIN</sub>	V <sub>I</sub> =V <sub>CC</sub>			5.0	μА
l <sub>H</sub>	"H" input current X <sub>IN</sub>	V <sub>I</sub> =V <sub>CC</sub>		4		μΑ
I <sub>IL</sub>	"L" input current P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>5</sub> , P7 <sub>0</sub> -P7 <sub>7</sub>	V <sub>I</sub> =V <sub>SS</sub>			-5.0	μΑ
l <sub>IL</sub>	"L" input current P40	V <sub>I</sub> =V <sub>SS</sub>			<b>-5.</b> 0	μA
I <sub>IL</sub>	"L" input current P8 <sub>0</sub> -P8 <sub>7</sub> (Note 1)	V <sub>I</sub> =V <sub>SS</sub>			-5.0	μΑ
l <sub>IL</sub>	"L" input current RESET, X <sub>CIN</sub>	V <sub>I</sub> =V <sub>SS</sub>			<b>-5.</b> 0	μΑ
l <sub>IL</sub>	"L" input current X <sub>IN</sub>	V <sub>I</sub> =V <sub>SS</sub>		-4		μΑ
I <sub>LOAD</sub>	Output load current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub>	V <sub>EE</sub> =V <sub>CC</sub> -36V, V <sub>OL</sub> =V <sub>CC</sub> , With output transistors off	150	500	900	μΑ
I <sub>LEAK</sub>	Output leakage current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub>	V <sub>EE</sub> =V <sub>CC</sub> -38V, V <sub>OL</sub> =V <sub>CC</sub> -38V, With output transistors off (Except for reset)			-10	μΑ
V <sub>RAM</sub>	RAM hold voltage	When clock is stopped	2.0		5.5	V

Note 1. Except when reading ports P8.



# **ELECTRICAL CHARACTERISTICS** ( $V_{\text{CC}} = 4.0 \text{ to } 5.5 \text{V}$ , $T_{a} = -10 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions		Lımits		Unit
Symbol	- arameter	Test conditions	Mın	Тур	Max	Unit
		In high-speed operation mode				
ł		$f(X_{IN})=6.3MHz$				
		f(X <sub>CIN</sub> )=32kHz		7. 5	15	mA
ļ		Output transistors off		ĺ		
		A-D converter operating				
		In high-speed operation mode				
		f(X <sub>IN</sub> )=6.3MHz (in WIT state)				
		f(X <sub>CIN</sub> )=32kHz		1.5		mA
		Output transistors off				
		A-D converter stopped				
		In low-speed operation mode				
Icc	Power supply current	$f(X_{IN}) = \text{stopped}, f(X_{CIN}) = 32kHz$				
I ICC	Fower supply current	Low-power dissipation mode set		60	200	$\mu$ A
		(CM <sub>5</sub> =0)				
		Output transistors off				
		In low-speed operation mode				
		$f(X_{IN}) = stopped$				
	· c	f(X <sub>CIN</sub> )=32kHz (in WIT state)		20	40	
		Low-power dissipation mode set		20	40	$\mu$ A
		(CM <sub>5</sub> =0)		1		
		Output transistors off				
		All oscillation stopped T <sub>a</sub> =25℃		0.1	1.0	
		(in STP state)	<del></del>			$\mu A$
<u></u>		Output transistors off Ta=85°C			10	

# **A-D CONVERTER CHARACTERISTICS**

(V<sub>CC</sub>=4.0 to 5.5V, V<sub>SS</sub>=0V,  $T_a$ =-10 to 85°C, high-speed operation mode, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		
Зуппон	Parameter	rest conditions	Mın	Тур.	Max	Unit
	Resolution				8	Bits
_	Absolute accuracy	V <sub>CC</sub> =V <sub>REF</sub> =5.12V		±1	±2.5	LSB
T <sub>CONV</sub>	Conversion time		49		50	t <sub>C</sub> (φ)
$V_{REF}$	Reference input voltage		2		V <sub>CC</sub>	٧
IVREF	Reference input current	V <sub>REF</sub> =5V	50	150	200	μA
IIA	Analog port input current			0.5	5.0	μА
RLADDER	Ladder resistor			35		kΩ

# **TIMING REQUIREMENTS** ( $V_{CC}$ =4.0 to 5.5V, $V_{SS}$ = 0V, $T_a$ = -10 to 85°C, unless otherwise noted)

0	Parameter	Took and distance	Limits			
Symbol	Parameter	Test conditions	Mın	Тур	Max	Unit
tw(RESET)	Reset input "L" pulse width		2			μs
t <sub>C(XIN)</sub>	Main clock input cycle time (X <sub>IN</sub> input)		158			ns
t <sub>WH(XIN)</sub>	Main clock input "H" pulse width		40			ns
t <sub>WL(XIN)</sub>	Main clock input "L" pulse width		40			ns
t <sub>C(XCIN)</sub>	Sub clock input cycle time (X <sub>CIN</sub> input)		2.0			ms
twH(XCIN)	Sub clock input "H" pulse width		0.5			ms
t <sub>WL(XCIN)</sub>			0.5			ms
t <sub>C(CNTR)</sub>	t <sub>C(CNTR)</sub> CNTR <sub>0</sub> , CNTR <sub>1</sub> input cycle time		4			μs
twh(CNTR)	VH(CNTR) CNTR <sub>0</sub> , CNTR <sub>1</sub> , input "H" pulse width		1.6			μs
twL(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> , input "L" pulse width		1.6			μs
t <sub>WH(INT)</sub>	INT <sub>0</sub> -INT <sub>4</sub> input "H" pulse width		80			ns
t <sub>WL(INT)</sub>	INT <sub>0</sub> -INT <sub>4</sub> input "L" pulse width		80			ns
t <sub>C(SCLK)</sub>	Serial clock input cycle time		1			μs
twh(SCLK)	Serial clock input clock "H" pulse width		400			ns
t <sub>WL(SCLK)</sub>			400		,	ns
tsu(sclk-sin)			200			ns
th(sclk-sin)	Serial input hold time		200			ns

# $\textbf{SWITCHING} \quad \textbf{CHARACTERISTICS} \quad (v_{\text{CC}} = 4.0 \text{ to } 5.5 \text{V}, \ v_{\text{SS}} = 0 \text{V}, \ \tau_{a} = -10 \text{ to } 85 ^{\circ}\text{C}, \ \text{unless otherwise noted})$

		Took and disease		Limits		
Symbol	Parameter	Test conditions	Mın	Тур	Max	Unit
twH(SCLK)	Serial clock output "H" pulse width	$C_L=100pF, R_L=1k\Omega$	t <sub>C</sub> /2-160			ns
t <sub>WL(SCLK)</sub>	Serial clock output "L" pulse width	$C_L=100pF, R_L=1k\Omega$	t <sub>C</sub> /2-160			ns
td(SCLK-SOUT)	Serial output delay time				0.2t <sub>C</sub>	ns
t <sub>V</sub> (SCLK-SOUT)	Serial output hold time		0			ns
t <sub>f(SCLK)</sub>	Serial clock output fall time	$C_L=100pF, R_L=1k\Omega$			40	ns
t <sub>r(Pch-strg)</sub>	P-channel high-breakdown voltage output rise time (Note 1)	C <sub>L</sub> =100pF, V <sub>EE</sub> =V <sub>CC</sub> -36V		55		ns
t <sub>r(Pch-weak)</sub>	P-channel high-breakdown voltage output rise time (Note 2)	C <sub>L</sub> =100pF, V <sub>EE</sub> =V <sub>CC</sub> -36V		1.8		μs

Note 1. When bit 0 of the high-breakdown voltage port control register (address  $0038_{16}$ ) is at "0" 2. When bit 0 of the high-breakdown voltage port control register (address  $0038_{16}$ ) is at "1"







Fig. 43 Output switching characteristics measurement circuit

# **Timing Chart**



# MITSUBISHI MICROCOMPUTERS

PRAMICIONE

# M3818x Group

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **DESCRIPTION**

The M3818x group is made up of 8-bit microcomputers based on the MELPS 740 core.

The M3818x group is designed mainly for VCR timer/function control, and include six 8-bit timers, a fluorescent display automatic display circuit, a PWM function, and an 8-channel A-D converter.

The various microcomputers in the M3818x group include variations of internal memory size and packaging. For details, see the section on part numbering.


#### **FEATURES**


•	Basic machine-language instructions
•	Memory size  ROM
•	Programmable input/output ports 67 High-breakdown-voltage output ports 32 Interrupts 18 sources, 15 vectors

•	Timers 8-bit×6
•	Serial I/O ······Clock-synchronized 8-bit×2
	(Serial I/O1 has an automatic data transfer function)
•	PWM output circuit······14-bit×1
	8-bit×1(also functions as timer 6)
ullet	A-D converter······8-bit×8 channels
•	Fluorescent display function
	Segments 8 to 24
	Digits 4 to 16
•	2 Clock generation circuit
	Clock (X <sub>IN</sub> -X <sub>OUT</sub> ) ······Internal feedback amplifier
	Sub clock $(X_{CIN}-X_{COUT})\cdots$ Internal amplifier without feedback
•	Supply voltage ···········4.0 to 5.5V
•	Low power dissipation
	In high-speed operation ·······38mW
	(at 6.3MHz oscillation frequency)
	In low-speed operation $\cdots 300 \mu W$
	(at 32kHz oscillation frequency)
•	Operating temperature range ····· −10 to 85°C

#### **APPLICATIONS**

VCRs, microwave ovens, domestic appliances, ECRs, etc.







# M3818x Group

# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# PIN DESCRIPTION

Pin	Name	Function	Alternate Function
			Alternate Function
V <sub>CC</sub> , V <sub>SS</sub>	Power supply	Power supply inputs 4 0 to 5 5V to V <sub>CC</sub> , and 0V to V <sub>SS</sub> .	
V <sub>EE</sub>	Pull-down power input	Applies voltage supplied to pull-down resistors of ports P0,	P3 and 8
V <sub>REF</sub>	Analog reference voltage input	Reference voltage input pin for A-D converter	
AV <sub>ss</sub>	Analog power supply	GND input pin for A-D converter Keep at the same potential	al as V <sub>SS</sub>
RESET	Reset input		L" level for more than $2\mu s$ under high-speed operating connot released until the $X_{CIN}$ - $X_{COUT}$ clock has had time to standard
X <sub>IN</sub>	Clock input		circuit. It consist of internal feedback amplifier. Connect a
Хоит	Clock output	used, connect the clock source to the X <sub>IN</sub> pin and leave the	
X <sub>CIN</sub>	Sub clock input	Connect a ceramic resonator or quartz crystal and external	tion circuit. It consist of internal amplifier without feedback feedback resistor between the $X_{\text{CIN}}$ and $X_{\text{COUT}}$ pins. If an ex-
X <sub>COUT</sub>	Sub clock output	ternal clock is used, connect the clock source to the X <sub>CIN</sub> used as the system clock	pin and leave the $X_{\text{COUT}}$ pin open. This clock can also be
P0 <sub>0</sub> /DIG <sub>8</sub> — P0 <sub>7</sub> /DIG <sub>15</sub>	Output port P0	An 8-bit output port The output structure is high-breakdown-voltage P-channel open drain with internal pull-down resistors connected between the output and the $V_{\text{EE}}$ pin Are "L" at reset	FLD automatic display pins
P1 <sub>0</sub> —P1 <sub>7</sub>	I/O port P1	An 8-bit CMOS I/O port An I/O direction register allows each pin to be individually programmed as either input or output At reset this port is set to input mode  The input levels are CMOS compatible	
P2 <sub>0</sub> -P2 <sub>7</sub>	I/O port P2	An 8-bit CMOS I/O port with the same function as port P1	The input levels are TTL compatible
P3 <sub>0</sub> /SEG <sub>16</sub> / DIG <sub>0</sub> —P3 <sub>7</sub> / SEG <sub>23</sub> /DIG <sub>7</sub>	Output port P3	An 8-bit output port with the same function as port P0	FLD automatic display pins
P4 <sub>0</sub> /INT <sub>0</sub>	Input port P4 <sub>0</sub>	A 1-bit CMOS input port	External interrupt input pin
P4 <sub>1</sub> /INT <sub>1</sub> — P4 <sub>4</sub> /INT <sub>4</sub>	I/O port P4	A 7-bit CMOS I/O port with the same function as port P1, with CMOS compatible input levels	External interrupt input pins
P4 <sub>5</sub>			
P4 <sub>6</sub> /T1 <sub>OUT</sub> , P4 <sub>7</sub> /T3 <sub>OUT</sub>			Timer output pin
P5 <sub>0</sub> /S <sub>IN1</sub> , P5 <sub>1</sub> /S <sub>OUT1</sub> ,	I/O port P5	An 8-bit I/O port with the same function as port P1 The output structure of this port is N-channel open drain, and	Serial I/O1 I/O pins
$P5_2/S_{CLK11}$ , $P5_3/\overline{S}_{RDY1}$ / $\overline{CS}/S_{CLK12}$		the input levels are CMOS compatible Keep the input voltage of this port between 0V and $V_{\rm CC}$	
P5 <sub>4</sub> /S <sub>IN2</sub> , P5 <sub>5</sub> /S <sub>OUT2</sub> , P5 <sub>6</sub> /S <sub>CLK2</sub> , P5 <sub>7</sub> /S <sub>RDY2</sub>			Serial I/O2 I/O pins



# M3818x Group


# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# PIN DESCRIPTION

Pın	Name	Function		
i			Alternate Function	
P6 <sub>0</sub> /PWM <sub>0</sub>	I/O port P6	An 8-bit CMOS I/O port with the same function as port P1, with CMOS compatible input levels	14-bit PWM output pin	
P6 <sub>1</sub> /PWM <sub>1</sub>		with Civios companie input levels	8-bit PWM output pin	
P6 <sub>2</sub> /CNTR <sub>0</sub> , P6 <sub>3</sub> /CNTR <sub>1</sub>			Event counter input pins	
P6 <sub>4</sub> P6 <sub>7</sub>				
P7 <sub>0</sub> /AN <sub>0</sub> — P7 <sub>7</sub> /AN <sub>7</sub>	I/O port P7	An 8-bit CMOS I/O port with the same function as port P1, with CMOS compatible input levels	A-D converter input pins	
P8 <sub>0</sub> /SEG <sub>0</sub> — P8 <sub>7</sub> /SEG <sub>7</sub>	I/O port P8	An 8-bit I/O port with the same function as port P1. The output structure of this port is P-channel open drain, and the input levels are CMOS compatible. Please note that this port does not have internal pull-down resistors.	FLD automatic display pins	
P9 <sub>0</sub> /SEG <sub>8</sub> — P9 <sub>3</sub> /SEG <sub>11</sub>	I/O port P9	A 4-bit I/O port with the same function as port P1 The output structure of this port is P-channel open drain, and the input levels are CMOS compatible This port has internal pull-down resistors	FLD automatic display pins	
P9 <sub>4</sub> /SEG <sub>12</sub> — P9 <sub>7</sub> /SEG <sub>15</sub>	Output port P9	A 4-bit output port with the same function as port P0	FLD automatic display pins	
PA <sub>0</sub> -PA <sub>7</sub>	I/O port PA	An 8-bit CMOS I/O port with the same function as port P1, with CMOS compatible input levels		
PB <sub>0</sub> , PB <sub>1</sub>	Input port PB	A 2-bit CMOS input port		



# PART NUMBERING






# **GROUP EXPANSION**

Mitsubishi plans to expand the M3818x group as follows:

- (1) Support for mask ROM, one-time programmable, and EPROM versions
- (2) ROM/PROM size ······· 32K to 40K bytes RAM size ······ 640 bytes
- (3) Packages
  100P6S·····Plastic molded QFP
  100D0····Window type ceramic LCC



The development schedule and other details of products under development may be revised without notice



# **FUNCTIONAL DESCRIPTION CENTRAL PROCESSING UNIT (CPU)**

Microcomputers of the M3818x group use the standard MELPS 740 instruction set. Refer to the table of MELPS 740 addressing modes and machine instructions, or the MELPS 740 Software Manual for details on the instruction set.

Machine-resident MELPS 740 instructions are as follows:

The STP, WIT, MUL and DIV instructions can be used.


The FST and SLW instructions are not available for use.

#### **CPU MODE REGISTER**

The CPU mode register is allocated to address 003B<sub>16</sub>. Bits 0 and 1 of this register are processor mode bits and should always be set to "0".

The CPU mode register contains the stack page selection

For details of the  $X_{COUT}$  drivability selection bit, main clock stop bit, and internal system clock selection bit, see the section on the clock generation circuit.



Structure of CPU mode register



#### **MEMORY**

#### · Special Function Register (SFR) Area

The Special Function Register area contains registers which control functions such as I/O ports and timers, and is located in the zero page area.

#### RAM

RAM is used for data storage as well for stack area.

#### ROM

The first 128 bytes and the last two bytes of ROM are reserved for device testing and the rest is user area for storing programs.

#### Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

#### Zero Page

The 256 bytes from addresses 0000<sub>16</sub> to 00FF<sub>16</sub> are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area. The zero page addressing mode can be used to specify memory and register addresses in the zero page area. This dedicated zero page addressing mode enables access to this area with only 2 bytes.

#### Special Page

The 256 bytes from addresses FF00<sub>16</sub> to FFFF<sub>16</sub> are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. This dedicated special page addressing mode enables access to this area with only 2 bytes.




Fig. 2 Memory map diagram



000016	Port P0 (P0)	002016	Timer 1 (T1)
000116		002116	Timer 2 (T2)
000216	Port P1 (P1)	002216	Timer 3 (T3)
000316	Port P1 direction register (P1D)	002316	Timer 4 (T4)
000416	Port P2 (P2)	002416	Timer 5 (T5)
000516	Port P2 direction register (P2D)	002516	Timer 6 (T6)
000616	Port P3 (P3)	002616	
000716		002716	Timer 6 PWM register (T6PWM)
000816	Port P4 (P4)	0028 <sub>16</sub>	Timer 12 mode register (T12M)
000916	Port P4 direction register (P4D)	002916	Timer 34 mode register (T34M)
000A <sub>16</sub>	Port P5 (P5)	002A <sub>16</sub>	Timer 56 mode register (T56M)
000B <sub>16</sub>	Port P5 direction register (P5D)	002B <sub>16</sub>	PWM control register (PWMCON)
000C <sub>16</sub>	Port P6 (P6)	002C <sub>16</sub>	PWM register (upper)(PWMH)
000D <sub>16</sub>	Port P6 direction register (P6D)	002D <sub>16</sub>	PWM register (lower)(PWML)
000E <sub>16</sub>	Port P7 (P7)	002E <sub>16</sub>	
000F <sub>16</sub>	Port P7 direction register (P7D)	002F <sub>16</sub>	
001016	Port P8 (P8)	003016	A-D control register (ADCON)
001116	Port P8 direction register (P8D)	003116	A-D conversion register (AD)
001216	Port P9 (P9)	003216	Port P3 segment/digit switching register (P3SDR)
001316	Port P9 direction register (P9D)	003316	Port P0 digit/port switching register (P0DPR)
001416	Port PA (PA)	003416	Port P8 segment/port switching register (P8SPR)
001516	Port PA direction register (PAD)	003516	Key-scan blanking register (KSCN)
001616	Port PB (PB)	003616	FLDC mode register (FLDM)
001716		003716	FLD data pointer (FLDDP)
001816	Serial I/O automatic transfer data pointer (SIODP)	003816	High-breakdown-voltage port control register (HVPC)
001916	Serial I/O1 control register (SIO1CON)	003916	
001A <sub>16</sub>	Serial I/O automatic transfer control register (SIOAC)	003A <sub>16</sub>	Interrupt edge selection register (INTEDGE)
001B <sub>16</sub>	Serial I/O1 register (SIO1)	003B <sub>16</sub>	CPU mode register (CUPM)
001C <sub>16</sub>	Serial I/O automatic transfer interval register (SIOAI)	003C <sub>16</sub>	Interrupt request register 1 (IREQ1)
001D <sub>16</sub>	Serial I/O2 control register (SIO2CON)	003D <sub>16</sub>	Interrupt request register 2 (IREQ2)
001E <sub>16</sub>		003E <sub>16</sub>	Interrupt control register 1 (ICON1)
001F <sub>16</sub>	Serial I/O2 register (SIO2)	003F <sub>16</sub>	Interrupt control register 2 (ICON2)

Fig. 3 Memory map of special function register (SFR)

# I/O PORTS

#### Direction Registers

The M3818x group microprocessors have 67 programmable I/O pins arranged in nine I/O ports (ports P1, P2, P4 $_1$ -P4 $_7$ , P5-P8, P9 $_0$ -P9 $_3$  and PA ). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input or output.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set for output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

#### · High-Breakdown-Voltage Output Ports

The M3818x group microprocessors have four ports with high-breakdown-voltage pins (ports P0, P3, P8, P9). The high-breakdown-voltage ports have P-channel open drain output with a breakdown voltage of  $V_{\rm CC}-40V$ . Each pin in Ports P0, P3, and P9 has an internal pull-down resistor connected to  $V_{\rm EE}$ . Port P8 has no internal pull-down resistors and external resistors should be used if necessary. At reset, the P-channel output transistor of each port latch is turned off, so it is forced to the level of  $V_{\rm EE}$  by the pull-down resistor.

Writing "1" to bit 0 of the high-breakdown-voltage port control register (address 0038<sub>16</sub>) slows the transition of the output transistors to reduce transient noise. At reset, bit 0 of the high-breakdown-voltage port control register is set to "0" (strong drive).



Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No.
P0 <sub>0</sub> /SEG <sub>8</sub> — P0 <sub>3</sub> /DIG <sub>11</sub>			High-breakdown-voltage P-channel	FLD automatic	FLDC mode register High-breakdown- voltage port control register	(1)
P0 <sub>4</sub> /SEG <sub>12</sub> — P0 <sub>7</sub> /SEG <sub>15</sub>		Output of w	open-drain output with pull-down resistor	display function	FLDC mode register Digit/port switching register High-breakdown- voltage port control register	(2)
P1 <sub>0</sub> —P1 <sub>7</sub>	Port P1	Input/output, individual bits	CMOS level input CMOS 3-state output			(3)
P2 <sub>0</sub> —P2 <sub>7</sub>	Port P2	Input/output, individual bits	TTL level input CMOS 3-state output			(3)
P3 <sub>0</sub> /SEG <sub>16</sub> / DIG <sub>16</sub> —P3 <sub>7</sub> / SEG <sub>23</sub> /DIG <sub>7</sub>	Port P3	Output	High-breakdown- voltage P-channel open-drain output with pull-down resistor	FLD automatic display function	FLDC mode register Segment/digit switching register High-breakdown- voltage port control register	(4)
P4 <sub>0</sub> /INT <sub>0</sub>		Input	CMOS level input	External interrupt input	Interrupt edge selection register	(5)
P4 <sub>1</sub> /INT <sub>1</sub> — P4 <sub>4</sub> /INT <sub>4</sub>	Port P4	Input/output,	CMOS level input	External interrupt input	Interrupt edge selection register	(6)
P4 <sub>5</sub> P4 <sub>6</sub> /T1 <sub>OUT</sub> , P4 <sub>7</sub> /T3 <sub>OUT</sub>	-	1 ' '	CMOS 3-state output	Timer output	Timer 12 mode register Timer 34 mode register	(3)
P5 <sub>0</sub> /S <sub>IN1</sub> , P5 <sub>1</sub> /S <sub>OUT1</sub> , P5 <sub>2</sub> /S <sub>CLK1</sub> ,	,			Serial I/O1 function	Serial I/O1 control register Serial I/O automatic	(8)
P5 <sub>3</sub> /S <sub>RDY1</sub> / CS/S <sub>CLK12</sub>	Port P5	Input/output,	CMOS level input N-channel	1/0	transfer control register	(10)
P5 <sub>4</sub> /S <sub>IN2</sub> , P5 <sub>5</sub> /S <sub>OUT2</sub> , P5 <sub>6</sub> /S <sub>CLK2</sub> ,		individual bits	open-drain output	Serial I/O2 function I/O	Serial I/O2 control register	(8)
P5 <sub>7</sub> /S <sub>RDY2</sub> P6 <sub>0</sub> /PWM <sub>0</sub>				14-bit PWM output	PWM control register PWML register PWMH register	(11)
P6 <sub>1</sub> /PWM <sub>1</sub>	Port P6	Input/output,	CMOS level input CMOS 3-state output	8-bit PWM output	Timer 56 mode register Timer 6 PWM register	(7)
P6 <sub>2</sub> /CNTR <sub>0</sub> , P6 <sub>3</sub> /CNTR <sub>1</sub>				External count input	Interrupt edge selection register	(6)
P6 <sub>4</sub> — P6 <sub>7</sub> P7 <sub>0</sub> /AN <sub>0</sub> — P7 <sub>7</sub> /AN <sub>7</sub>	Port P7	Input/output,	CMOS level input CMOS 3-state output	A-D converter input	A-D control register	(12)
P8 <sub>0</sub> /SEG <sub>0</sub> — P8 <sub>7</sub> /SEG <sub>7</sub>	Port P8	Input/output, individual bits	CMOS 3-state dutput CMOS level input High-breakdown- voltage P-channel open-drain output without pull-down resistor	FLD automatic display function	FLDC mode register Segment/port switching register High-breakdown- voltage port control registor	(13)

Note. Make sure that the input level at each pin is either 0V or  $V_{\rm CC}$  during execution of the STP instruction If an input level is at an intermediate potential, a current will flow in the input-stage gate



# M3818x Group

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No.
P9 <sub>0</sub> /SEG <sub>8</sub> — P9 <sub>3</sub> /SEG <sub>11</sub>	Port P9	Input/output, individual bits	CMOS level input High-breakdown- voltage P-channel open-drain output with pull-down resistor	FLD automatic	FLDC mode register High-breakdown- voltage port control	(14)
P9 <sub>4</sub> /SEG <sub>12</sub> — P9 <sub>7</sub> /SEG <sub>15</sub>		Output	High-breakdown- voltage P-channel open-drain output with pull-down resistor		registor	(15)
PA <sub>0</sub> —PA <sub>7</sub>	Port PA	Input/output, individual bits	CMOS level input CMOS 3-state output			(3)
PB <sub>0</sub> , PB <sub>1</sub>	Port PB	Input	CMOS level input			(16)






Fig. 4 Port block diagram (1)




Fig. 5 Port block diagram (2)

#### **INTERRUPTS**

A total of 18 source can generate interrupts: 5 external, 12 internal, and 1 software.

#### Interrupt Control

Each interrupt is controlled by its interrupt request bit, its interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt is generated if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software.

The I flag disables all interrupts except for the BRK instruction interrupt.

#### Interrupt Operation

When an interrupt is received, the program counter and processor status register are automatically pushed onto the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

#### · Notes on Use

If you will change interrupt edge selection from rising edge to falling edge, interrupt request bit will be set to "1" automatically. Therefore, please make following process;

- (1) Disable INT which is selected.
- (2) Change INT edge selection.
- (3) Clear interrupt request which is selected.
- (4) Enable INT which is selected.

Table 1. Interrupt vector addresses and priorities

Interrupt Cause	Priority	Vector Addre	ess (Note 1)	Interrupt Request	Remarks	
interrupt Cause	Filonity	High	Low	Generation Conditions	Hemarks	
Reset (Note 2)	1	FFFD <sub>16</sub>	FFFC <sub>16</sub>	At reset	Non-maskable	
INT <sub>o</sub>	2	FFFB <sub>16</sub>	FFFA <sub>16</sub>	At detection of either rising or falling edge of INT <sub>0</sub> input	External interrupt (active edge selectable)	
INT <sub>1</sub>	3	FFF9 <sub>16</sub>	FFF8 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>1</sub> input	External interrupt (active edge selectable)	
INT <sub>2</sub>	4	FFF7 <sub>16</sub>	FFF6 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>2</sub> input	External interrupt (active edge selectable)	
Serial I/O1	_			At end of data transfer	Valid when serial I/O normal mode is selected	
Serial I/O automa- tic transfer	5	FFF5 <sub>16</sub>	FFF4 <sub>16</sub>	At end of final data transfer	Valid when serial I/O automatic transfer mode is selected	
Serial I/O2	6	FFF3 <sub>16</sub>	FFF2 <sub>16</sub>	At end of data transfer		
Timer 1	7	FFF1 <sub>16</sub>	FFF0 <sub>16</sub>	At timer 1 overflow		
Timer 2	8	FFEF <sub>16</sub>	FFEE <sub>16</sub>	At timer 2 overflow	STP release timer overflow	
Timer 3	9	FFED <sub>16</sub>	FFEC <sub>16</sub>	At timer 3 overflow		
Timer 4	10	FFEB <sub>16</sub>	FFEA <sub>16</sub>	At timer 4 overflow		
Timer 5	11	FFE9 <sub>16</sub>	FFE8 <sub>16</sub>	At timer 5 overflow		
Timer 6	12	FFE7 <sub>16</sub>	FFE6 <sub>16</sub>	At timer 6 overflow		
INT <sub>3</sub>	13	FFE5 <sub>16</sub>	FFE4 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>3</sub> input	External interrupt (active edge selectable)	
INT <sub>4</sub>	14	FFE3 <sub>16</sub>	FFE2 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>4</sub> input  At end of A-D conversion	External interrupt valid when INT4 interrupt is selected (active edge selectable)  Valid when A-D interrupt is	
FLD blanking				At fall of final digit	selected  Valid when FLD blanking inter-	
FLD digit	15	FFE1 <sub>16</sub>	FFE0 <sub>16</sub>	At rise of each digit	rupt is selected  Valid when FLD digit interrupt is selected	
BRK instruction	16	FFDD <sub>16</sub>	FFDC <sub>16</sub>	At BRK instruction execution	Non-maskable software interrupt	

Note 1. Vector addresses contain interrupt jump destination addresses



<sup>2.</sup> Reset function in the same way as an interrupt with the highest priority




Fig. 6 Interrupt control




Fig. 7 Structure of interrupt-related registers



#### **TIMERS**

Microcomputers of the M3818x group have six built-in timers. The timers count down. Once a timer reaches  $00_{16}$ , the next count pulse loads the contents of the corresponding timer latch into the timer, and sets the corresponding interrupt request bit to 1. Each timer also has a stop bit that stops the count of that timer when it is set to "1".

Note that the system clock  $\phi$  can be set to either highspeed mode or low-speed mode by the CPU mode register.

#### • Timer 1 and Timer 2

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register.

Timer 1 can also output a rectangular waveform from the  $P4_6/T1_{OUT}$  pin. The waveform changes polarity each time timer 1 overflows.

The active edge of the external signal CNTR<sub>0</sub> can be set by the interrupt edge selection register.

When the chip is reset or the STP instruction is executed, all bits of the timer 12 mode register are cleared, timer 1 is set to FF<sub>16</sub>, and timer 2 is set to 01<sub>16</sub>.

#### • Timer 3 and Timer 4

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register.

Timer 3 can also output a rectangular waveform from the  $P4_7/T3_{OUT}$  pin. The waveform changes polarity each time timer 3 overflows.

The active edge of the external signal CNTR<sub>1</sub> can be set by the interrupt edge selection register.

#### Timer 5 and Timer 6

The count sources of timer 5 and timer 6 can be selected by setting the timer 56 mode register.

Timer 6 can also output a rectangular waveform from the  $P6_1/PWM_1$  pin. The waveform changes polarity each time timer 6 overflows.

# • Timer 6 PWM<sub>1</sub> Mode

Timer 6 can also output a rectangular waveform of n cycles high and m cycles low. The n is the value set in timer latch 6 (address  $0025_{16}$ ) and m is the value in the timer 6 PWM register (address  $0027_{16}$ ). If n is "0", the PWM<sub>1</sub> output is "L", if m is "0" and n is not "0", then the PWM<sub>1</sub> output is "H". In PWM mode, interrupts are generated at the rising edge of the PWM<sub>1</sub> output.






Fig. 8 Timer block diagram




Fig. 9 Structure of timer-related registers




Fig. 10 Timing in timer 6 PWM<sub>1</sub> mode



#### SERIAL I/O

Microcomputers of the M3818x group have two built-in 8-bit clock synchronized serial I/O channels (serial I/O1 and serial I/O2).

Serial I/O1 has a built-in automatic transfer function.Normal serial operation can be set via the serial I/O automatic transfer control register (address 001A<sub>16</sub>).

Serial I/O2 can only be used in normal operation mode. The I/O pins of the serial I/O function also operate as I/O port P5, and their operation is selected by the serial I/O control registers (addresses  $0019_{16}$  and  $001D_{16}$ ).




Fig. 11 Serial I/O block diagram

(**Serial I/O Control Registers**) SIO1CON, SIO2CON Each of the serial I/O control registers (addresses 0019<sub>16</sub> and 001D<sub>16</sub>) contains seven bits that select various control parameters of the serial I/O function.




Fig. 12 Structure of serial I/O control registers



#### (1) Operation in Normal Serial I/O Mode

Either an internal clock or an external clock can be selected as the synchronization clock for serial I/O transfer. A dedicated divider is built-in as the internal clock, giving a choice of six clocks.

If internal clock is selected, transfer start is activated by a write signal to a serial I/O register (address  $001B_{16}$  or  $001F_{16}$ ). After eight bits have been transferred, the  $S_{OUT}$  pin goes to high impedance.

If external clock is selected, the clock must be controlled externally because the contents of the serial I/O register continue to shift while the transfer clock is input. In this case, note that the S<sub>OUT</sub> pin does not go to high impedance at the completion of data transfer. The interrupt request bit is set at the end of the transfer of eight bits, regardless of whether the internal or external clock is selected.




Fig. 13 Serial I/O timing in normal mode (for LSB first)

#### (2) Serial I/O Automatic Transfer Mode

The serial I/O1 function has an automatic transfer function. For automatic transfer, switch to the automatic transfer mode by setting the serial I/O automatic transfer control register (address  $001A_{16}$ ).

The following memory spaces are added to the circuits used for the serial I/O1 function in ordinary mode, to enable automatic transfer mode:

- 32 bytes of serial I/O automatic transfer RAM
- · A serial I/O automatic transfer control register
- A serial I/O automatic transfer interval register
- · A serial I/O automatic transfer data pointer

When using serial I/O automatic transfer, set the serial I/O control register (address  $0019_{16}$ ) in the same way as for ordinary mode. However, note that if external clock is selected and bit 4 (the  $\overline{S}_{RDY1}$  output selection bit) of the serial I/O1 control register is set to "1", port P5<sub>3</sub> becomes the  $\overline{CS}$  input pin.

# (Serial I/O Automatic Transfer Control Register) SIOAC

The serial I/O automatic transfer control register (address 001A<sub>16</sub>) contains four bits that select various control parameters for automatic transfer.




Fig. 14 Structure of serial I/O automatic transfer control register




# (Serial I/O Automatic Transfer Data Pointer) SIODP

The serial I/O automatic transfer data pointer (address  $0018_{16}$ ) contains five bits that indicate addresses in serial I/O automatic transfer RAM (each address in memory is actually the value in the serial I/O automatic transfer data pointer plus  $0100_{16}$ ).

Set the serial I/O automatic transfer data pointer to (the number of transfer data-1), to specify the storage position of the start of data.

Serial I/O Automatic Transfer RAM

The serial I/O automatic transfer RAM is the 32 bytes from address  $0100_{16}$  to address  $011F_{16}$ .



Setting of Serial I/O Automatic Transfer Data
 When data is stored in the serial I/O automatic transfer
 RAM, it is stored with the start of the data at the address
 set by the serial I/O automatic transfer data pointer and
 the end of the data at address 0100<sub>16</sub>.

# (Serial I/O Automatic Transfer Interval Register)

The serial I/O automatic transfer interval register (address 001C<sub>16</sub>) consists of a 5-bit counter that determines the transfer interval Ti during automatic transfer.

If a value n is written to the serial I/O automatic transfer interval register, a value of  $Ti = (n+2) \times Tc$  is generated, where Tc is the length of one bit of the transfer clock. However, note that this transfer interval setting is only valid when internal clock has been selected as the clock source.

Fig. 15 Bit allocation of serial I/O automatic transfer RAM




Fig. 16 Serial I/O automatic transfer interval timing



# Setting of Serial I/O Automatic Transfer Timing

Use the serial I/O1 control register (address  $0019_{16}$ ) and the serial I/O automatic transfer interval register (address  $001C_{16}$ ) to set the timing of serial I/O automatic transfer.

The serial I/O1 control register sets the transfer clock speed, and the serial I/O automatic transfer interval register sets the serial I/O automatic transfer interval.

This setting of transfer interval is valid only when internal clock is selected as the clock source.

#### · Start of Serial I/O Automatic Transfer

Automatic transfer mode is set by writing "1" to bit 0 of the serial I/O automatic transfer control register (address 001A<sub>16</sub>), then automatic transfer starts when "1" is written to that bit. Bit 1 of the serial I/O automatic transfer control register is always "1" during automatic transfer; writing "0" to it is one way to end automatic transfer.

# Operation in Serial I/O Automatic Transfer Modes There are two modes for serial I/O automatic transfer: full duplex mode and transmit-only mode. Either internal or external clock can be selected for each of these modes

#### (2.1) Operation in Full Duplex Mode

In full duplex mode, data can be transmitted and received at the same time. Data in the automatic transfer RAM is sent in sequence and simultaneously receive data is written to the automatic transfer RAM, in accordance with the serial I/O automatic transfer data pointer.

The transfer timing of each bit is the same as in ordinary operation mode, and the transfer clock stops at "H" after eight transfer clocks are counted. If internal clock is selected, the transfer clock remains at "H" for the time set by the serial I/O automatic transfer interval register, then the data at the next address indicated by the serial I/O automatic transfer data pointer is transferred. If external clock is selected, the setting of the automatic transfer interval register is invalid, so the user must ensure that the transfer clock is controlled externally.

Data transfer ends when the contents of the serial I/O automatic transfer pointer reach "00<sub>16</sub>". At that point, the serial I/O automatic transfer interrupt request bit is set to "1" and bit 1 of the serial I/O automatic transfer control register is cleared to "0" to complete the serial I/O automatic transfer.

#### (2.2) Operation in Transmit-Only Mode

The operation in transmit-only mode is the same as that in full duplex mode, except that data is not transferred from the serial I/O1 register to the serial I/O automatic transfer RAM.




Fig. 17 Serial I/O1 register in full duplex mode

#### (2.3) If Internal Clock is Selected

If internal clock is selected, the P5 $_3/\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$  pin can be used as the  $\overline{S_{RDY1}}$  pin by setting the SC1 $_4$  bit to "1". If internal clock is selected, the P5 $_3$  pin can be used as the synchronization clock output pin  $S_{CLK12}$  by setting the SIOAC $_3$  bit to "1". In this case, the  $S_{CLK11}$  pin is at high impedance.

Select the function of the P5 $_3$ / $\overline{S}_{RDYI}$ / $\overline{CS}$ / $S_{CLK12}$  and P5 $_2$ / $S_{CLK11}$  pins by setting bit 3 (SC1 $_3$ ), bit 4 (SC1 $_4$ ), and bit 6 (SC1 $_6$ ) of the serial I/O1 control register (address 0019 $_{16}$ ) and bit 3 (SIOAC $_3$ ) of the serial I/O automatic transfer control register (address 001A $_{16}$ ). (See Table 2.)

If using the  $S_{CLK11}$  and  $S_{CLK12}$  pins for switching, set the  $P5_3/\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$  pin to  $P5_3$  by setting the  $SC1_4$  bit to "0", and set the  $P5_3$  direction register to input mode.

Make sure that the SIOAC<sub>3</sub> bit is switched after automatic transfer is completed, while the transfer clock is still "H".

Table 2. S<sub>CLK11</sub> and S<sub>CLK12</sub> selection

SC1 <sub>6</sub>	SC1₄	SC3 <sub>3</sub>	SIOAC <sub>3</sub>	P5 <sub>2</sub> /S <sub>CLK11</sub>	P5 <sub>3</sub> /S <sub>CLK12</sub>
			. 0	S <sub>CLK11</sub>	P5 <sub>3</sub>
1	0	1	1	Hıgh	
			<b>'</b>	ımpedanse	S <sub>CLK12</sub>

Note.  $SC1_3$ : Serial I/O1 port selection bit  $SC1_4$ :  $\overline{S_{RDY1}}$  output selection bit

SC1<sub>6</sub>: Synchronization clock selection bit

SIOAC<sub>3</sub>: Synchronization clock output pin selection bit




Fig. 18 Timing during serial I/O automatic transfer (internal clock selected,  $\overline{S}_{RDY}$  used)




Fig. 19 Timing during serial I/O automatic transfer (internal clock selected, S<sub>CLK11</sub> and S<sub>CLK12</sub> used)



#### (2.4) If External Clock is Selected

If an external clock is selected, the internal clock and the transfer interval set by the serial I/O automatic transfer interval register are invalid, but the serial I/O output pin  $S_{\text{OUT}}$  and the internal transfer clock can be controlled from the outside by setting the  $\overline{S_{\text{RDY1}}}$  and  $\overline{\text{CS}}$  (input) pins.

When the  $\overline{\text{CS}}$  input is "L", the  $S_{\text{OUT}}$   $\overline{\text{pin}}$  and the internal transfer clock are enabled. When the  $\overline{\text{CS}}$  input is "H", the  $S_{\text{OUT}}$   $\overline{\text{pin}}$  is at high impedance and the internal transfer clock is at "H".

Select the function of the  $P5_3/S_{RDY1}/\overline{CS}/S_{CLK12}$  pin by setting bit 4 (SC1<sub>4</sub>) and bit 6 (SC1<sub>6</sub>) of the serial I/O1 control register (address 0019<sub>16</sub>) and bit 0 (SIOAC<sub>0</sub>) of the serial I/O automatic transfer control register (address 001A<sub>16</sub>).

Make sure that the  $\overline{\text{CS}}$  pin switches from "L" to "H" or from "H" to "L" while the transfer clock ( $S_{\text{CLK}}$  input) is "H" after one byte of data has been transferred

If external clock is selected, make sure that the external clock goes "L" after at least nine cycles of the internal system clock  $\phi$  after the start bit is set. Leave at least 11 cycles of the system clock  $\phi$  free for the transfer interval after one byte of data has been transferred.

If  $\overline{CS}$  input is not being used, note that the  $S_{OUT}$  pin will not go high impedance, even after transfer is completed.

If  $\overline{CS}$  input is not being used, or if  $\overline{CS}$  is "L", control the external clock because the data in the serial I/O register will continue to shift while the external clock is input, even after the completion of automatic transfer. (Note that the automatic transfer interrupt request bit is set and bit 1 of the automatic transfer register is cleared at the point at which the specified number of bytes of data have been transferred.)

Table 3. P5<sub>3</sub>/S<sub>RDY1</sub>/CS selection

SC1 <sub>6</sub>	SC1₄	SIOAC <sub>0</sub>	P5 <sub>3</sub> /S <sub>RDY1</sub> /CS
	0	×	P5 <sub>3</sub>
0	1	0	S <sub>RDY1</sub>
	'	1	CS

Note. SC1<sub>4</sub>: S<sub>RDY1</sub> output selection bit SC1<sub>6</sub>: Synchronization clock selection bit SIOAC<sub>0</sub>: Automatic transfer control bit




Fig. 20 Timing during serial I/O automatic transfer (external clock selected)

# PULSE WIDTH MODULATION (PWM) OUTPUT CIRCUIT

Microcomputers of the M3818x group have a PWM function with a 14-bit resolution. When the oscillation frequency  $X_{\text{IN}}$  is 4MHz, the minimum resolution bit width is 500ns and the cycle period is 8192 $\mu$ s. The PWM timing generator supplies a PWM control signal based on a signal that is half the frequency of the  $X_{\text{IN}}$  clock.

The explanation in the rest of this data sheet assumes  $X_{IN} = 4MHz$ 




Fig. 21 PWM block diagram

#### (1) Data Set-up

The PWM output pin also functions as port P6 $_0$ . Set port P6 $_0$  to be the PWM output pin by setting bit 0 of the PWM mode register (address  $002B_{16}$ ). The upper eight bits of output data are set in the upper PWM register PWMH (address  $002C_{16}$ ) and the lower six bits are set in the lower PWM register PWML (address  $002D_{16}$ ).

#### (2) Transfer From Register to Latch

Data written to the PWML register is transferred to the PWM latch once in each PWM period (every  $8192\mu s$ ), and data written to the PWMH register is transferred to the PWM latch once in each sub-period (every  $128\mu s$ ). When the PWML register is read, the contents of the latch are read. However, bit 7 of the PWML register indicates whether the transfer to the PWM latch is completed; the transfer is completed when bit 7 is "0".

Table 4. Relationship between lower 6 bits of data and period set by the ADD bit

Lower 6 Bits of Data(PWML)	Sub-periods tm Lengthened (m =0 to 63)
0 0 0 0 0 LSB	None
000001	m=32
000010	m=16, 48
000100	m = 8, 24, 40, 56
001000	m=4,12,20,28,36,44,52,60
010000	m= 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
100000	m=1,3,5,7,

#### (3) PWM Operation

The timing of the 14-bit PWM function is shown in Fig. 24. The 14-bit PWM data is divided into the lower six bits and the upper eight bits in the PWM latch.

The upper eight bits of data determine how long an "H"-level signal is output during each sub-period. There are 64 sub-periods in each period, and each sub-period is  $256 \times \tau$  ( $128\mu s$ ) long. The signal is "H" for a length equal to N times  $\tau$ , where  $\tau$  is the minimum resolution (500ns).

The contents of the lower six bits of data enable the lengthening of the high signal by  $\tau$  (500ns). As shown in Fig. 21, the six bits of PWML determine which sub-cycles are lengthened.

As shown in Fig. 24, the leading edge of the pulse is lengthened. By changing the length of specific sub-periods instead of simply changing the "H" duration, an accurate waveform can be duplicated without the use of complex external filters.

For example, if the upper eight bits of the 14-bit data are 03<sub>16</sub> and the lower six bits are 05<sub>16</sub>, the length of the "H"-level output in sub-periods  $t_8$ ,  $t_{24}$ ,  $t_{32}$ ,  $t_{40}$ , and  $t_{56}$  is 4  $\tau$ , and its length 3  $\tau$  in all other sub-periods.




Fig. 22 PWM timing






Fig. 23 Structure of PWM mode register




Fig. 24 14-bit PWM timing



#### **A-D CONVERTER**

The functional blocks of the A-D converter are described below.

# (A-D Conversion Register) AD

The A-D conversion register is a read-only register that contains the result of an A-D conversion. This register should not be read during an A-D conversion.

# (A-D Control Register) ADCON

The A-D control register controls the A-D conversion process. Bits 0 to 2 of this register select specific analog input pins. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at "0" during an A-D conversion, then changes to "1" when the A-D conversion is completed. Writing "0" to this bit starts the A-D conversion.

### [Comparison Voltage Generator]

The comparison voltage generator divides the voltage between  $AV_{\rm SS}$  and  $V_{\rm REF}$  by 256, and outputs the divided voltages.

#### [Channel Selector]

The channel selector selects one of the input ports  $P7_7/AN_7$  to  $P7_0/AN_0$ .

# (Comparator and Control Circuit)

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores the result in the A-D conversion register. When an A-D conversion is complete, the control circuit sets the A-D conversion completion bit and the A-D interrupt request bit to "1".

Note that the comparator is constructed linked to a capacitor, so set  $f(X_{IN})$  to at least 500kHz during A-D conversion.




Fig. 25 Structure of A-D control register




Fig. 26 A-D converter block diagram



#### FLD CONTROLLER

Microcomputers of the M3818x group have fluorescent display (FLD) drive and control circuits.

The FLD controller consists of the following components:

- · 24 pins for segments
- 16 pins for digits
- · FLDC mode register
- · FLD data pointer
- · FLD data pointer reload register

- · Port P3 segment/digit switching register
- Port P0 digit/port switching register
- Port P8 segment/port switching register
- · Key-scan blanking register
- 48-byte FLD automatic display RAM

Eight to twenty-four pins can be used as segment pins and four to sixteen pins can be used as digit pins.

Note that only 32 pins (maximum) can be used as segment and digit pins.




Fig. 27 FLD control circuit block diagram



#### FLDC Mode Register (FLDM)

The FLDC mode register (address 0036<sub>16</sub>) is a seven bit control register which is used to control the FLD automatic display.

#### Key-scan Blanking Register (KSCN)

The key-scan blanking register (address  $0035_{16}$ ) is a two bit register which sets the blanking period  $T_{SCAN}$  between the last digit and the first digit of the next cycle.




Fig. 28 Structure of FLDC mode register (FLDM)




Fig. 29 Structure of key-scan blanking register (KSCN)

#### FLD Automatic Display Pins

The FLD automatic display function of Ports P3, P0, P9, and P8 is selected by setting the automatic display control bit of

the FLDC mode register (address 0036<sub>16</sub>) to "1". When using the FLD automatic display mode, set the number of segments and digits for each port.

Table 5. Pins in FLD automatic display mode

Port Name	Automatic Display Pins	Setting Method
$SEG_0-SEG_7$ $P8_0-P8_7$ or $P8_0-P8_7$		The individual bits of the segment/port switching register (address 0034 <sub>16</sub> ) can be used to set each pin to either segment ("1") or normal port input ("0")
P9 <sub>0</sub> -P9 <sub>7</sub>	SEG <sub>8</sub> -SEG <sub>15</sub>	None (segment only)
P3 <sub>0</sub> -P3 <sub>7</sub>	$SEG_{16} ext{-}SEG_{23}$ or $DIG_0 ext{-}DIG_7$	The individual bits of the segment/digit switching register (address 0032 <sub>16</sub> ) can be used to set each pin to segment ("1") or digit ("0") (Note)
P0 <sub>0</sub> -P0 <sub>3</sub>	DIG <sub>8</sub> -DIG <sub>11</sub>	None (digit only)
P0 <sub>4</sub> -P0 <sub>7</sub>	DIG <sub>12</sub> -DIG <sub>15</sub> or P0 <sub>4</sub> -P0 <sub>7</sub>	The individual bits of the digit/port switching register (address 0033 <sub>16</sub> ) can be used to set each pin to digit ("1") or normal port output ("0") (Note)

Note. Always set digits in sequence

Number of segments	16	8	16	24	16
Number of digits	4	12	10	8	16
	0 P8 <sub>0</sub>	0 P8 <sub>0</sub>	0 P8 <sub>0</sub>	1 SEG <sub>0</sub>	1 SEG <sub>0</sub>
	0 P8 <sub>1</sub>	0 P8 <sub>1</sub>	0 P8 <sub>1</sub>	1 SEG <sub>1</sub>	1 SEG₁
D-# D0	0 P8 <sub>2</sub>	0 P8 <sub>2</sub>	0 P8 <sub>2</sub>	1 SEG <sub>2</sub>	1 SEG <sub>2</sub>
Port P8 (has segment/port	0 P8 <sub>3</sub>	0 P8 <sub>3</sub>	0 P8 <sub>3</sub>	1 SEG <sub>3</sub>	1 SEG <sub>3</sub>
switching register)	0 P8 <sub>4</sub>	0 P8 <sub>4</sub>	1 SEG <sub>4</sub>	1 SEG <sub>4</sub>	1 SEG₄
Switching Toglotory	0 P8 <sub>5</sub>	0 P8 <sub>5</sub>	1 SEG <sub>5</sub>	1 SEG <sub>5</sub>	1 SEG <sub>5</sub>
	0 P8 <sub>6</sub>	0 P8 <sub>6</sub>	1 SEG <sub>6</sub>	1 SEG <sub>6</sub>	1 SEG <sub>6</sub>
	0 P8 <sub>7</sub>	0 P8 <sub>7</sub>	1 SEG <sub>7</sub>	1 SEG <sub>7</sub>	1 SEG <sub>7</sub>
	SEG <sub>8</sub>	SEG <sub>8</sub>	SEG <sub>8</sub>	SEG <sub>8</sub>	SEG <sub>8</sub>
	SEG <sub>10</sub>				
Port P9	SEG <sub>10</sub>	SEG <sub>10</sub>	SEG <sub>10</sub>	SEG <sub>10</sub>	SEG <sub>10</sub> SEG <sub>11</sub>
(segment only)	SEG <sub>12</sub>	SEG <sub>12</sub>	SEG <sub>12</sub>	SEG <sub>12</sub>	SEG <sub>12</sub>
	SEG <sub>13</sub>	SEG <sub>13</sub>	SEG <sub>13</sub>	SEG <sub>13</sub>	SEG <sub>13</sub>
	SEG <sub>14</sub>	SEG <sub>14</sub>	SEG <sub>14</sub>	SEG <sub>14</sub>	SEG <sub>14</sub>
	SEG <sub>15</sub>	SEG <sub>15</sub>	SEG <sub>15</sub>	SEG <sub>15</sub>	SEG <sub>15</sub>
Port P3 (has segment/digit switching register)	1 SEG <sub>16</sub> 1 SEG <sub>17</sub> 1 SEG <sub>18</sub> 1 SSG <sub>19</sub> 1 SEG <sub>20</sub> 1 SEG <sub>21</sub> 1 SEG <sub>22</sub> 1 SEG <sub>23</sub>	$ \begin{array}{c c} 0 & DIG_0 \rightarrow G12 \\ 0 & DIG_1 \rightarrow G11 \\ 0 & DIG_2 \rightarrow G10 \\ 0 & DIG_3 \rightarrow G9 \\ 0 & DIG_4 \rightarrow G8 \\ 0 & DIG_5 \rightarrow G7 \\ 0 & DIG_6 \rightarrow G6 \\ 0 & DIG_7 \rightarrow G5 \\ \end{array} $	$ \begin{array}{c c} 1 & SEG_{16} \\ 1 & SEG_{17} \\ 1 & SEG_{18} \\ 1 & SEG_{19} \\ 0 & DIG_4 \rightarrow G10 \\ 0 & DIG_5 \rightarrow G9 \\ 0 & DIG_6 \rightarrow G8 \\ 0 & DIG_7 \rightarrow G7 \\ \end{array} $	1 SEG <sub>16</sub> 1 SEG <sub>17</sub> 1 SEG <sub>18</sub> 1 SEG <sub>19</sub> 1 SEG <sub>20</sub> 1 SEG <sub>21</sub> 1 SEG <sub>22</sub> 1 SEG <sub>23</sub>	$ \begin{array}{c cccc} 0 & DIG_0 \to G^* \\ 0 & DIG_1 \to G^* \\ 0 & DIG_2 \to G^* \\ 0 & DIG_3 \to G^* \\ 0 & DIG_4 \to G^* \\ 0 & DIG_5 \to G^* \\ 0 & DIG_6 \to G^* \\ 0 & DIG_7 \to G^* \\ \end{array} $
Port P0 (has digit/port switching register)	$\begin{array}{c} DIG_8 \rightarrow G4 \\ DIG_9 \rightarrow G3 \\ DIG_{10} \rightarrow G2 \\ DIG_{11} \rightarrow G1 \\ \hline 0  PO_4 \\ \hline 0  PO_5 \\ \hline 0  PO_6 \\ \hline 0  PO_7 \\ \end{array}$	$\begin{array}{c} DIG_{8} \rightarrow G4 \\ DIG_{9} \rightarrow G3 \\ DIG_{10} \rightarrow G2 \\ DIG_{11} \rightarrow G1 \\ \hline 0  PO_{4} \\ 0  PO_{5} \\ 0  PO_{6} \\ 0  PO_{7} \\ \end{array}$	$\begin{array}{c} \text{DIG}_{8} \rightarrow \text{G6} \\ \text{DIG}_{9} \rightarrow \text{G5} \\ \text{DIG}_{10} \rightarrow \text{G4} \\ \text{DIG}_{11} \rightarrow \text{G3} \\ \hline 1  \text{DIG}_{12} \rightarrow \text{G2} \\ 1  \text{DIG}_{13} \rightarrow \text{G1} \\ 0  \text{PO}_{6} \\ 0  \text{PO}_{7} \\ \end{array}$	$\begin{array}{c} \text{DIG}_{8} \rightarrow \text{G8} \\ \text{DIG}_{9} \rightarrow \text{G7} \\ \text{DIG}_{10} \rightarrow \text{G6} \\ \text{DIG}_{11} \rightarrow \text{G5} \\ \\ \hline 1  \text{DIG}_{12} \rightarrow \text{G4} \\ 1  \text{DIG}_{13} \rightarrow \text{G3} \\ \hline 1  \text{DIG}_{14} \rightarrow \text{G2} \\ \hline 1  \text{DIG}_{15} \rightarrow \text{G1} \\ \end{array}$	$\begin{array}{c} DIG_8 \rightarrow GG\\ DIG_9 \rightarrow G7\\ DIG_{10} \rightarrow G\\ DIG_{11} \rightarrow G\\ \hline 1  DIG_{12} \rightarrow G\\ \hline 1  DIG_{13} \rightarrow G\\ \hline 1  DIG_{14} \rightarrow G\\ \hline 1  DIG_{15} \rightarrow G\\ \hline \end{array}$

Fig. 30 Segment/digit setting example



#### FLD Automatic Display RAM

The FLD automatic display RAM area is the 48 bytes from addresses  $0040_{16}$  to  $006F_{16}$ . The FLD automatic display RAM area can be used to store 3-byte data items for a maximum of 16 digits. Addresses  $0040_{16}$  to  $004F_{16}$  are used for P8 segment data, addresses  $0050_{16}$  to  $005F_{16}$  are used for P9 segment data, and addresses  $0060_{16}$  to  $006F_{16}$  are used for P3 segment data.

FLD Data Pointer and FLD Data Pointer Reload Register
The FLD data pointer indicates the data address in the
FLD automatic display RAM to be transferred to a segment, and the FLD data pointer reload register indicates
the address of the first digit of segment P9.

Both the FLD data pointer and the FLD data pointer reload register are allocated to address 0037<sub>16</sub> and are 6-bits wide. Data written to this address is written to the FLD data pointer reload register, data read from this address is read from the FLD data pointer.

The actual memory address is the value of the data pointer plus  $40_{16}$ ,  $50_{16}$ , or  $60_{16}$ .

The contents of the FLD data pointer indicate the start address of segment P9 at the start of automatic display. If segment P3 or P9 data is transferred to the segment, the FLD data pointer returns — 16; if segment P8 data is transferred, it returns — 31. After it reaches "00", the value in the FLD data pointer reload register is transferred to the FLD data pointer. In this way, three bytes of data for the P3, P9, and P8 segments of one digit are transferred.




Fig. 31 FLD automatic display RAM and bit allocation

MITSUBISHI

2 - 241

#### Data Setup

When data is stored in the FLD automatic display RAM, the end of segment P8 data is stored at address  $0040_{16}$ , the end of segment P9 data is stored at address  $0050_{16}$ , and the end of segment P3 data is stored at address  $0060_{16}$ . The head of each of the segment P8, P9, and P3 data is stored at an address that is the number of digits—1 away from the corresponding address  $0040_{16}$ ,  $0050_{16}$ ,  $0060_{16}$ .

Set the FLD data pointer reload register to the value given by the number of digits—1. "1" is always written to bit 5, and "0" is always written to bit 4. Note that "0" is always read from bit 5 or 4 during a read.

For 17 segments and 15 digits (FLD data pointer reload register=14) 2 0 3 1 Address 004016 004116 004216 004316 004416 004516 004616 004716 004816 004916 004A<sub>16</sub> 004B<sub>16</sub> 004C<sub>16</sub> 004D<sub>16</sub> 004E<sub>16</sub> 004F<sub>16</sub> 0050<sub>16</sub> 005116 005216 005316 005416 005516 005616 005716 005816 005916 005A<sub>16</sub> 005B<sub>16</sub> 005C<sub>16</sub> 005D<sub>16</sub> 005E<sub>16</sub> 005F<sub>16</sub> 006016 006116 006216 006316 006416 006516 006616 006716 006816 006916 006A<sub>16</sub> 006B<sub>16</sub> 006C<sub>16</sub> 006D<sub>16</sub>

For 24 segments and 8 digits (FLD data pointer reload register=7)

D:4	l		Dia la									
Bit	7	6	5	4	3	2	1	0				
Address	1	777	777	///	///	,,,,	777	777				
0040 <sub>16</sub>	Y//,	Y <i>//</i>	///	///	$\mathcal{W}$	///	///,	///				
0041 <sub>16</sub>	V//,	Y <i>//</i> /	///		///	///	///,	HH				
0042 <sub>16</sub>	V//,	///	///	///	///	///	44	44				
0043 <sub>16</sub>	V/L	V/I				$\mathbb{Z}/\mathbb{Z}$	///	$\mathbb{Z}$				
0044 <sub>16</sub>	VZZ											
004516	V/Z											
0046 <sub>16</sub>	V/Z	V//	///	///	1///		///	V//J				
0047 <sub>16</sub>	V//	///		////	///	777	///	777)				
004816												
0049 <sub>16</sub>												
004A <sub>16</sub>												
004B <sub>16</sub>												
004C <sub>16</sub>												
004D <sub>16</sub>	-											
004D <sub>16</sub>	-				-							
004E16												
004F <sub>16</sub>	1777	777	777	///	///		777	777				
0050 <sub>16</sub>	Y//-	<i>///</i>	///	///	V//	V//,	///	///				
0051 <sub>16</sub>	<i>\//</i>	///	///	///	<b>///</b>	///	///	///				
005216	Y//,	<i>///</i>	///	///	$\mathcal{W}$	V//.	V//,	///				
0053 <sub>16</sub>	$\mathbb{Z}$	<i>Y//</i>	///		$\mathcal{V}\mathcal{V}$	V//.	///,	4/4				
0054 <sub>16</sub>	$\mathbb{Z}$	<i>Y//</i>	///		V//	$V\!\!\!/\!\!\!\!/\!$	V./.	V/L				
0055 <sub>16</sub>	$\mathbb{Z}$	$\mathbb{Z}$	///		V//	$\mathbb{Z}$	V././.	$\mathbb{Z}$				
005616	V/L	Y/Z				$\mathbb{Z}$	V/L	$\mathbb{Z}/\mathbb{Z}$				
0057 <sub>16</sub>	VZ	V/Z		1//7	$\mathbb{Z}$	VZZ	UZ	$\mathbb{Z}/\mathbb{Z}$				
005816												
005916												
005A <sub>16</sub>												
005B <sub>16</sub>												
005C <sub>16</sub>												
005D <sub>16</sub>												
005E <sub>16</sub>				<del> </del>								
005F <sub>16</sub>	-											
005F <sub>16</sub>	1777	177	777	///	///	///	777	777				
0060 <sub>16</sub>	1//	1///	V//	V//	V//,	$\forall //$	H/H	<i>///</i>				
	///	1///	$\mathcal{W}$	$\mathcal{W}$	<del>///</del> ,	$\forall ///$	///	////				
0062 <sub>16</sub>	1//	1///	<del>///</del>	$\mathcal{W} / \mathcal{V}$	<i>\//</i> ,	$\forall /\!\!/$	<i>//</i> /	Y///				
0063 <sub>16</sub>	1//	1///	$\mathcal{W}$	V//	<i>\//</i> ,	$\forall //$	///	///				
006416	<i>///</i>	1///	$\mathcal{W}$	$\mathcal{W} / /$	<i>Y//</i> ,	<i>{//</i> /	<i>///</i>	///				
006516	<i>///</i>	1///	$\mathcal{W}$	$\mathcal{W} / \mathcal{V}$	<i>\</i> //,	<i>{//</i> ,	<i>{//</i>	<i>{//A</i>				
0066 <sub>16</sub>	///	1///	$\mathcal{W}$	V//	<i>}///</i>	<i>Y//</i> ,	<i>{///</i>	<i>{///</i>				
0067 <sub>16</sub>	<u> </u>	1///	1///	1///	V/L	VLL	VLL	<i>Y</i>				
006816												
006916	<u> </u>											
006A <sub>16</sub>	<u></u>	<u> </u>										
006B <sub>16</sub>												
006C <sub>16</sub>												
006D <sub>16</sub>												
006E <sub>16</sub>	<b>†</b>	<b>†</b>										
006F <sub>16</sub>					<u> </u>	<b></b>						
3001 16												

Fig. 32 Example of using the FLD automatic display RAM.

Note. 777 Shaded areas are not used



006E<sub>16</sub>

#### • Timing Setting

The digit timing  $(T_{disp})$  and digit/segment turn-off timing  $(T_{off})$  can be set by the FLDC mode register (address  $0036_{16}$ ). The scan timing  $(T_{scan})$  can be set by the keyscan blanking register (address  $0035_{16}$ ).

Note that flickering will occur if the repetition frequency  $(1/(T_{disp} \times number of digits + T_{scan}))$  is an integral multiple of the digit timing  $T_{disp}$ .

#### • FLD Start

To perform FLD automatic display, you have to use the following registers.

- · Port P3 segment/digit switching register
- · Port P0 digit/port switching register
- · Port P8 segment/port switching register
- · Key-scan blanking register
- FLDC mode register
- FLD data pointer

Automatic display mode is activated by writing "1" to bit 0

of the FLDC mode register (address  $0036_{16}$ ), and the automatic display is started by writing "1" to bit 1.

During automatic display bit 1 always keeps "1", automatic display can be interrupted by writing "0" to bit 1.

If key-scan is to be performed by segment during the key-scan blanking period  $T_{\mbox{scan}}$ ,

- Write "0" to bit 0 (automatic display control bit) of FLDC mode register (address 0036<sub>16</sub>).
- Set the port corresponding to the segment to the normal port.
- After the key-scan is performed, write "1" (automatic display mode) to bit 0 of FLDC mode register (address 0036<sub>16</sub>).

Note on performance of key-scan in the above 1 to 3 order.

- Do not write "0" to bit 1 of FLDC mode register (address 0036<sub>16</sub>).
- 2. Do not write "1" to the port corresponding to the digit.




Fig. 33 FLDC timing



# M3818x Group

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### RESET CIRCUIT

After a reset, the microcomputer will start in high-speed operation start mode or low-speed operation start mode depending on a mask-programmable option.

#### · High-Speed Operation Start Mode

In high-speed operation start mode, reset occurs if the  $\overline{RESET}$  pin is held at an "L" level for at least  $2\mu s$  then is returned to an "H" level (the power supply voltage should be between 4.0V and 5.5V). Both the  $X_{\text{IN}}$  and the  $X_{\text{CIN}}$  clocks begin oscillating. In order to give the  $X_{\text{IN}}$  clock time to stabilize, internal operation does not begin until after 13  $X_{\text{IN}}$  clock cycles are complete. After the reset is completed, the program starts from the address contained in address FFFD16 (upper byte) and address FFFC16 (lower byte).

#### · Low-Speed Operation Start Mode

In low-speed operation start mode, reset occurs if the RESET pin is held at an "L" level for at least  $2\mu s$  then is

returned to an "H" level (the power supply voltage should be between 2.8V and 5.5V). The  $X_{\rm IN}$  clock does not begin oscillating. In order to give the  $X_{\rm CIN}$  time to stabilize, timer 1 and timer 2 are connected together and 512 cycles of the  $X_{\rm CIN}/16$  are counted before internal operation begins. After the reset is completed, the program starts from the address contained in address FFFD<sub>16</sub> (upper byte) and address FFFC<sub>16</sub> (lower byte).

If the  $X_{CIN}$  clock is stable, reset will complete after approximately 250ms (assuming  $f(X_{CIN})$ =32.768kHz). Immediately after a power-on, the stability of the clock circuit will determine the reset timing and will vary according to the characteristics of the oscillation circuit used

#### · Note on Use

Make sure that the reset input voltage is no more than 0.8V in high-speed operation start mode, or no more than 0.5V in low-speed operation start mode.




Fig. 34 Power-on reset circuit example



		Address	Register contents	-		Address	Register contents
(1)	Port P0 register	(0000 <sub>16</sub> )	0016	(31)	Timer 12 mode register	(0028 <sub>16</sub> )	0016
(2)	Port P1 register	(0002 <sub>16</sub> )	0016	(32)	Timer 34 mode register	(0029 <sub>16</sub> )	0016
(3)	Port P1 direction register	(0003 <sub>16</sub> )	0016	(33)	Timer 56 mode register	( 0 0 2 A <sub>16</sub> )····	0016
(4)	Port P2 register	(0004 <sub>16</sub> )	0016	(34)	PWM control register	( 0 0 2 B <sub>16</sub> )···	0016
(5)	Port P2 direction register	(0005 <sub>16</sub> )	0016	(35)	A-D control register	(0030 <sub>16</sub> )	0816
(6)	Port P3 register	(0006 <sub>16</sub> )	0016	(36)	Port P3 segment/digit	(0032 <sub>16</sub> )	0016
(7)	Port P4 register	(0008 <sub>16</sub> )	0016		switching register		
8)	Port P4 direction register	(0009 <sub>16</sub> )	00 <sub>16</sub>	(37)	Port P0 digit/port switching register	(0033 <sub>16</sub> )	0016
9)	Port P5 register	( 0 0 0 A <sub>16</sub> )	00 <sub>16</sub>	(38)	Port P8 segment/port	(0034 <sub>16</sub> )	0016
10)	Port P5 direction register	(000B <sub>16</sub> )	00 <sub>16</sub>		switching register		
11)	Port P6 register	( 0 0 0 C <sub>16</sub> )	00 <sub>16</sub>	(39)	Key-scan blanking register	(0035 <sub>16</sub> )	0016
(12)	Port P6 direction register	( 0 0 0 D <sub>16</sub> )	00 <sub>16</sub>	(40)	FLDC mode register	(0036 <sub>16</sub> )	0016
13)	Port P7 register	(000E <sub>16</sub> )	00 <sub>16</sub>	(41)	High-breakdown-voltage port	(0038 <sub>16</sub> )	0016
(14)	Port P7 direction register	(000F <sub>16</sub> )	00 <sub>16</sub>		control register		
(15)	Port P8 register	(0010 <sub>16</sub> )	00 <sub>16</sub>	(42)	Interrupt edge selection register	(003A <sub>16</sub> )	0016
16)	Port P8 direction register	(0011 <sub>16</sub> )	0016	(43)	CPU mode register	(003B <sub>16</sub> )	* * 1 0 0 0 0
17)	Port P9 register	(0012 <sub>16</sub> )	0016	(44)	Interrupt request register 1	(003C <sub>16</sub> )	0016
18)	Port P9 direction register	(0013 <sub>16</sub> )	0016	(45)	Interrupt request register 2	(003D <sub>16</sub> )	00 <sub>16</sub>
19)	Port PA register	(0014 <sub>16</sub> )	0016	(46)	Interrupt control register 1	(003E <sub>16</sub> )	0016
20)	Port PA direction register	(0015 <sub>16</sub> )	00 <sub>16</sub>	(47)	Interrupt control register 2	(003F <sub>16</sub> )	0016
21)	Serial I/O1 control register	(0019 <sub>16</sub> )	0016	(48)	Processor status register	(PS)···	$\times \times \times \times \times 1 \times 2$
22)	Serial I/O automatic transfer	r ( 0 0 1 A <sub>16</sub> )	00 <sub>16</sub>	(49)	Program counter	(PC <sub>H</sub> )	Contents of address FFFD
	control register					(PC <sub>L</sub> )	Contents of address FFFC
23)	Serial I/O automatic transfer	r ( 0 0 1 C <sub>16</sub> )	0016				
	interval register						
24)	Serial I/O2 control register	(001D <sub>16</sub> )	00 <sub>16</sub>				
25)	Timer 1 register	(0020 <sub>16</sub> )	FF <sub>16</sub>				
26)	Timer 2 register	(0021 <sub>16</sub> )	01 <sub>16</sub>				
27)	Timer 3 register	(0022 <sub>16</sub> )	FF <sub>16</sub>				
28)	Timer 4 register	(0023 <sub>16</sub> )	FF <sub>16</sub>				
29)	Timer 5 register	(0024 <sub>16</sub> )	FF <sub>16</sub>				
	Timer 6 register	(0025 <sub>16</sub> )	FF <sub>16</sub>				

Fig. 35 Internal status at reset




Fig. 36 Reset sequence in high-speed operation mode




Fig. 37 Reset sequence in low-speed operation mode



#### **CLOCK GENERATION CIRCUIT**

When using an external clock signal, input the clock signal to the  $X_{\text{IN}}$  ( $X_{\text{CIN}}$ ) pin and leave the  $X_{\text{OUT}}$  ( $X_{\text{COUT}}$ ) pin open. If the  $X_{\text{CIN}}$  clock is not used, connect the  $X_{\text{CIN}}$  pin to  $V_{\text{SS}}$ , and leave the  $X_{\text{COUT}}$  pin open.

Either high-speed operation start mode or low-speed operation start mode can be selected by using a mask option.

#### · High-Speed Operation Start Mode

After reset has completed, the internal clock  $\phi$  is half the frequency of  $X_{IN}$ . Immediately after power-on, both the  $X_{IN}$  and  $X_{CIN}$  clock start oscillating. To set the internal clock  $\phi$  to low-speed operation mode, set bit 7 of the CPU mode register (address 003B<sub>16</sub>) to "1".

#### Low-Speed Operation Start Mode

After reset has completed, the internal clock  $\phi$  is half the frequency of  $X_{CIN}$ . Immediately after power-on, only the  $X_{CIN}$  clock starts oscillating. To set the internal clock  $\phi$  to high-speed operation mode, first set bit 6 (CM<sub>6</sub>) of the CPU mode register (address 003B<sub>16</sub>) to "0", the set bit 7 (CM<sub>7</sub>) to "0". Note that the program must allow time for oscillation to stabilize.

#### Oscillation Control

#### Stop Mode

If the STP instruction is executed, oscillation stops with the internal clock  $\phi$  at an "H" level. Timer 1 is set to "FF<sub>16</sub>" and timer 2 is set to "01<sub>16</sub>".

Either  $X_{\text{IN}}$  or  $X_{\text{CIN}}$  divided by 16 is input to timer 1, and the output of timer 1 is connected to timer 2. The timer 1 and timer 2 interrupt enable bits must be set to disabled ("0"), so a program must set these bits before executing an STP instruction. Oscillation restarts at reset or when an external interrupt is received, but the internal clock  $\phi$  is not supplied to the CPU until timer 2 overflows. This allows time for the clock circuit oscillation to stabilize

#### Wait Mode

If the WIT instruction is executed, the internal clock  $\phi$  stops at an "H" level but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

#### Low-Speed Mode

If the internal clock is generated from the sub clock  $(X_{CIN})$ , a low power consumption operation can be entered by stopping only the main clock  $X_{IN}$ . To stop the main clock, set bit  $6\ (CM_6)$  of the CPU mode register  $(003B_{16})$  to "1". When the main clock  $X_{IN}$  is restarted, the program must allow enough time to for oscillation to stabilize

Note that in low-power-consumption mode the  $X_{CIN}-X_{COUT}$  drive performance can be reduced, allowing even lower power consumption (20 $\mu$ A with  $X_{CIN}=32$ kHz). To reduce the  $X_{CIN}-X_{COUT}$  drive performance, clear bit 5 (CM<sub>5</sub>) of the CPU mode register (003B<sub>16</sub>) to "0". At re-

set or when an STP instruction is executed, this bit is set to "1" and strong drive is selected to help the oscillation to start.




Fig. 38 Ceramic resonator circuit




Fig. 39 External clock input circuit






Fig. 40 System clock generation circuit block diagram




Fig. 41 State transitions of system clock

#### NOTES ON PROGRAMMING

#### · Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". Therefore, flags that affect program execution must be initialized after a reset. In particular, it is essential to initialize the T and D flags because of their effect on calculations.

#### Interrupts

The contents of the interrupt request bits do not change immediately after they have been written.

After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

#### Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute a ADC or SBC instruction. Only the ADC and SBC instruction yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred, but must be initialized before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

#### Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).

#### • Multiplication and Division Instructions

The MUL and DIV instructions do not affect the T and D flags.

The execution of these instructions does not change the contents of the processor status register.

#### Ports

The contents of the port direction registers cannot be read. Programs can not use the value of a direction register as an index, or bit-test a direction register (BBC or BBS), or perform a read-modify-write instruction such as ROR, CLB, or SEB. Use instructions such as LDM and STA to set the port direction registers.

#### • Serial I/O

When using an external clock, input "H" to the external clock input pin and clear the serial I/O interrupt request bit before executing a serial I/O transfer.

When using the internal clock, set the synchronization clock to internal clock, then clear the serial I/O interrupt request bit before executing a serial I/O transfer.

#### Instruction Execution Timing

The instruction execution time is obtained by multiplying the frequency of the internal clock  $\phi$  by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction

is shown in the list of machine instructions.

The frequency of the internal clock  $\phi$  is half of the  $X_{IN}$  or  $X_{CIN}$  frequency.



#### DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mark Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies)

If required, specify the following option on the Mask Confirmation Form:

· Operation start mode switching option

#### **ROM Writing Method**

The built-in PROM of the blank one-time programmable version and built-in EPROM version can be read from and written to with an normal EPROM writer using a special write adapter.

#### In case PROM is 32K bytes or under;

Package	Name of Write Adapter
100P6S	PCA4738F-100
100D0	PCA4738L-100

#### In case PROM is 36K bytes or over;

Package	Name of Write Adapter
100P6S	Under development
100D0	Under development

The PROM of the blank one-time programmable version is not tested or screened after assembly. To ensure proper operation after writing, the procedure shown in Figure 42 is recommended to verify programming.




Fig. 42 Writing and testing of one-time programmable version



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.3 to 7.0	٧
VEE	Pull-down power supply voltage		$V_{CC}$ -40 to $V_{CC}$ +0.3	٧
	Input voltage P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,			
V <sub>i</sub>	P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>2</sub> , P9 <sub>0</sub> -P9 <sub>3</sub> , PA <sub>0</sub> -PA <sub>7</sub>	1	-0.3 to V <sub>CC</sub> +0.3	V
	PB <sub>0</sub> , PB <sub>1</sub>			
Vi	Input voltage P4 <sub>0</sub>	All voltages measured based on the V <sub>SS</sub> pin	$-0.3$ to $V_{CC}+0.3$	٧
Vi	Input voltage P8 <sub>0</sub> -P8 <sub>7</sub>	Output transistors are isolated	V <sub>CC</sub> -40 to V <sub>CC</sub> +0.3	٧
Vı	Input voltage RESET, X <sub>IN</sub>		-0.3 to V <sub>CC</sub> +0.3	٧
Vı	Input voltage X <sub>CIN</sub>		-0.3 to V <sub>CC</sub> +0.3	٧
V <sub>o</sub>	Output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub>		V <sub>CC</sub> -40 to V <sub>CC</sub> +0.3	٧
Vo	Output voltage P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , PA <sub>0</sub> -PA <sub>7</sub> , X <sub>OUT</sub> , X <sub>COUT</sub>		-0.3 to V <sub>cc</sub> +0.3	٧
Pd	Power dissipation	T <sub>a</sub> = 25℃	• 600	mW
Topr	Operating temperature		-10 to 85	°C
Tstg	Storage temperature		-40 to 125	င

### **RECOMMENDED OPERATING CONDITIONS** ( $v_{cc} = 4.0 \text{ to } 5.5 \text{V}$ , $T_a = -10 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Parameter			Limits			
		raidileter	Min	Min Typ		Unit	
Vcc	Supply voltage	High-speed operation mode	4.0	5.0	5. 5	V	
<b>▼</b> CC	Supply Voltage	Low-speed operation mode	2.8	5.0	5. 5	V	
V <sub>SS</sub>	Supply voltage			0		V	
VEE	Pull-down power sup	ply voltage	V <sub>CC</sub> -38		V <sub>cc</sub>	٧	
$V_{REF}$	Reference input volta	ge	2		V <sub>cc</sub>	٧	
AV <sub>SS</sub>	Analog power voltage	)		0		٧	
VIA	Analog input voltage		0		Vcc	V	
	"H" input voltage P10	-P1 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,					
$V_{IH}$	P6 <sub>0</sub>	-P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , PA <sub>0</sub> -PA <sub>7</sub> ,	0.75V <sub>CC</sub>		Vcc	V	
	PBo	o, PB <sub>1</sub>	}		1		
V <sub>IH</sub>	"H" input voltage P20	-P2 <sub>7</sub>	0.4V <sub>CC</sub>		V <sub>CC</sub>	V	
V <sub>IH</sub>	"H" input voltage P40		0.75V <sub>CC</sub>		V <sub>cc</sub>	V	
V <sub>IH</sub>	"H" input voltage P80	-P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>3</sub>	0.8V <sub>CC</sub>		V <sub>cc</sub>	V	
V <sub>IH</sub>	"H" input voltage RES	SET	0.8V <sub>CC</sub>		V <sub>cc</sub>	V	
$V_{IH}$	"H" input voltage XIN,	X <sub>CIN</sub>	0.8V <sub>CC</sub>		V <sub>cc</sub>	V	
VIL	"L" input voltage P10-	-P1 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> ,	0				
VIL.	P7 <sub>0</sub> -	-P7 <sub>7</sub> , PA <sub>0</sub> -PA <sub>7</sub> , PB <sub>0</sub> , PB <sub>1</sub>	"		0.25V <sub>cc</sub>	٧	
V <sub>IL</sub>	"L" input voltage P20-	-P2 <sub>7</sub>	0		0.16V <sub>CC</sub>	V	
V <sub>IL</sub>	"L" input voltage P40		0		0.25V <sub>CC</sub>	V	
V <sub>IL</sub>	"L" input voltage P80-	-P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>3</sub>	0		0.2V <sub>CC</sub>	V	
VIL	"L" input voltage RES	BET	0		0.2V <sub>CC</sub>	V	
V <sub>IL</sub>	"L" input voltage Xin,	X <sub>CIN</sub>	0		0.2V <sub>CC</sub>	V	



#### RECOMMENDED OPERATING CONDITIONS (V<sub>CC</sub>=4.0 to 5.5V, T<sub>a</sub>=-10 to 85°C, unless otherwise noted)

Symbol	Parameter			Unit		
Sylfibol			Тур	Max		
	"H" total peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> ,					
Σ I <sub>OH</sub> (peak)	(Note 1) P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,			-240	mA	
	P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub>					
Σl <sub>oн(peak)</sub>	"H" total peak output current P4 <sub>1</sub> -P4 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>5</sub> ,			-60	mA	
- он (реак)	P7 <sub>0</sub> -P7 <sub>7</sub> , PA <sub>0</sub> -PA <sub>7</sub>					
	"L" total peak output current P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> ,					
$\Sigma I_{OL(peak)}$	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>7</sub> ,			100	mA	
	P7 <sub>0</sub> -P7 <sub>7</sub> , PA <sub>0</sub> -PA <sub>7</sub>					
$\Sigma  I_{OL}(peak)$	"L" total peak output current P6 <sub>0</sub>			3.0	mA	
	"H" total average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> ,					
$\Sigma I_{OH(avg)}$	(Note 1) P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,			-120	mA	
	P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub>					
$\Sigma \text{I}_{\text{OH}}(\text{avg})$	"H" total average output current P4 <sub>1</sub> -P4 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> ,			-30	mA	
	P7 <sub>0</sub> -P7 <sub>7</sub> , PA <sub>0</sub> -PA <sub>7</sub>			_30	IIIA	
	"L" total average output current P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,					
51	P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,			50	mA	
Σ I <sub>OL</sub> (avg)	P6 <sub>1</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> ,			50	mA	
	PA <sub>0</sub> -PA <sub>7</sub>					
$\Sigma  \text{I}_{\text{OL}}(\text{avg})$	"L" total average output current P6 <sub>0</sub>			1.5	mA	
	"H" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> ,			-40	mA	
loн(peak)	P9 <sub>0</sub> -P9 <sub>7</sub> (Note 2)			-40	IIIA	
4	"H" peak output current P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> ,			-10	mA	
loн(peak)	P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , PA <sub>0</sub> -PA <sub>7</sub>			-10	111/4	
Lunnale	"L" peak output current P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> ,			10	mA	
I <sub>OL</sub> (peak)	P6 <sub>1</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , PA <sub>0</sub> -PA <sub>7</sub>			10	mA	
I <sub>OL</sub> (peak)	"L" peak output current P5 <sub>0</sub> -P5 <sub>7</sub>			10	mA	
I <sub>OL</sub> (peak)	"L" peak output current P6 <sub>0</sub>			3.0	mA	
	"H" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,			-18	mA	
loн(avg)	P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub>			-16	IIIA	
	"H" average output current P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> ,			-5.0	4	
I <sub>OH</sub> (avg)	P6 <sub>1</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , PA <sub>0</sub> -PA <sub>7</sub>			-5.0	mA	
	"L" average output current P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,					
I <sub>OL(avg)</sub>	(Note 3) P4 <sub>1</sub> -P4 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> ,			5.0	mA	
	P7 <sub>0</sub> -P7 <sub>7</sub> , PA <sub>0</sub> -PA <sub>7</sub>		1			
I <sub>OL</sub> (avg)	"L" average output current P5 <sub>0</sub> -P5 <sub>7</sub>			5.0	mA	
I <sub>OL</sub> (avg)	"L" average output current P60			1.5	mA	
f(CNTR <sub>0</sub> )	Clock input frequency for timers 2 and 4			250	lel le	
f(CNTR <sub>1</sub> )	(duty cycle 50%)			250	kHz	
f(X <sub>IN</sub> )	Main clock input oscillation frequency (Note 4)			6.3	MHz	
f(X <sub>CIN</sub> )	Sub clock input oscillation frequency (Note 4, Note 5)		32. 768	50	kHz	

Note 1. The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100ms. The total peak current is the peak value of all the currents.

- 2. The peak output current is the peak current flowing in each port
- 3. The average output current in an average value measured over 100ms
- 4. When the oscillation frequency has a duty cycle of 50%
- 5. When using the microcomputer in low-speed operation mode, make sure that the sub clock's input frequency  $f(X_{CIN})$  is less than  $f(X_{IN})/3$

#### **ELECTRICAL** CHARACTERISTICS ( $v_{cc} = 4.0 \text{ to } 5.5 \text{V}$ , $v_{c} = -10 \text{ to } 85 \text{°C}$ , unless otherwise noted)

Cuma la al	Dovernotory	Took and discuss		Limits		11-4
Symbol	Parameter	Test conditions	Min.	Тур	Max	Unit
V <sub>OH</sub>	"H" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub>	·I <sub>OH</sub> =−18mA	V <sub>cc</sub> -2.0			٧
V <sub>он</sub>	"H" output voltage P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , PA <sub>0</sub> -PA <sub>7</sub>	I <sub>OH</sub> =-10mA	V <sub>cc</sub> -2.0			V
V <sub>OL</sub>	"L" output voltage P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , PA <sub>0</sub> -PA <sub>7</sub>	I <sub>OL</sub> =10mA			2.0	٧
VoL	"L" output voltage P6 <sub>0</sub>	I <sub>OL</sub> =1.5mA			0.5	V
$V_{T+}-V_{T-}$	Hysteresis INT <sub>0</sub> —INT <sub>4</sub> , S <sub>IN1</sub> , S <sub>IN2</sub> , S <sub>CLK1</sub> , S <sub>CLK2</sub> , CNTR <sub>0</sub> , CNTR <sub>1</sub>	When using a non-port function		0.4		٧
$V_{T+}-V_{T-}$	Hysteresis RESET, X <sub>IN</sub>	RESET: V <sub>CC</sub> =2.8V to 5.5V		0.5		V
$V_{T+}-V_{T-}$	Hysteresis X <sub>CIN</sub>			0.5		V
l <sub>iH</sub>	"H" input current P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , PA <sub>0</sub> -PA <sub>7</sub> , PB <sub>0</sub> , PB <sub>1</sub>	V <sub>I</sub> =V <sub>CC</sub>			5.0	μΑ
Iн	"H" input current P40	V <sub>I</sub> =V <sub>CC</sub>			5.0	μА
I <sub>IH</sub>	"H" input current P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>3</sub> (Note 1)	V <sub>I</sub> =V <sub>CC</sub>			5. 0	μА
I <sub>IH</sub>	"H" input current RESET, X <sub>CIN</sub>	V <sub>i</sub> =V <sub>CC</sub>			5. 0	μΑ
I <sub>IH</sub>	"H" input current X <sub>IN</sub>	V <sub>I</sub> =V <sub>CC</sub>	1	4.0		μA
I <sub>IL</sub>	"L" input current P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , PA <sub>0</sub> -PA <sub>7</sub> , PB <sub>0</sub> , PB <sub>1</sub>	V <sub>i</sub> =V <sub>SS</sub>			-5.0	μΑ
I <sub>IL</sub>	"L" input current P4 <sub>0</sub>	$V_I = V_{SS}$			-5.0	μΑ
I <sub>IL</sub>	"L" input current P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>3</sub> (Note 1)	V <sub>I</sub> =V <sub>SS</sub>			-5.0	μΑ
I <sub>IL</sub>	"L" input current RESET, X <sub>CIN</sub>	V <sub>I</sub> =V <sub>SS</sub>			-5.0	μА
I <sub>IL</sub>	"L" input current X <sub>IN</sub>	V <sub>I</sub> =V <sub>SS</sub>		-4.0	5.0	μA
I <sub>LOAD</sub>	Output load current P0 <sub>0</sub> -P0 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub>	V <sub>EE</sub> =V <sub>CC</sub> -36V, V <sub>OL</sub> =V <sub>CC</sub> , With output transistors off	150	500	900	μΑ
I <sub>LEAK</sub>	Output leakage current P0 <sub>0</sub> -P0 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub>	V <sub>EE</sub> =V <sub>CC</sub> -38V, V <sub>OL</sub> =V <sub>CC</sub> -38V,			-10	μΑ
\/	RAM hold voltage	With output transistors off (Except for reset)	2.0			V
V <sub>RAM</sub>	That fold voltage	When clock is stopped  In high-speed operation mode  f(X <sub>IN</sub> )=6.3MHz  f(X <sub>CIN</sub> )=32kHz  Output transistors off	2.0	7. 5	5. 5 15	mA
,		A-D converter operating In high-speed operation mode f(X <sub>IN</sub> )=6.3MHz (in WIT state) f(X <sub>CIN</sub> )=32kHz Output transistors off A-D converter stopped		1.0		mA
lcc	Power supply current	In low-speed operation mode $f(X_{IN}) = \text{stopped, } f(X_{CIN}) = 32 \text{kHz}$ Low-power dissipation mode set $(CM_5 = 0)$ Output transistors off		60	200	μΑ
		In low-speed operation mode $f(X_{ N}) = \text{stopped}$ $f(X_{C N}) = 32 \text{kHz (in WIT state)}$ $\text{Low-power dissipation mode set}$ $(CM_5 = 0)$ $\text{Output transistors off}$		20	40	μΑ
		All oscillation stopped (in STP state)		0.1	1.0	

Note 1. Except when reading ports P8 or ports P9<sub>0</sub>-P9<sub>3</sub>



#### **A-D CONVERTER CHARACTERISTICS**

 $(\textit{V}_{\textit{CC}} = 4.0 \text{ to } 5.5 \text{V}, \textit{V}_{\textit{SS}} = 0 \text{V}, \textit{T}_{a} = -10 \text{ to } 85 ^{\circ}\text{C}, \textit{high-speed operation mode, unless otherwise noted})$ 

Symbol	Parameter	Test conditions		Linut		
	Farameter	Test conditions	Mın	Тур	Max	Unit
_	Resolution				8	Bits
	Absolute accuracy	V <sub>CC</sub> =V <sub>REF</sub> =5.12V		±1	±2.5	LSB
T <sub>CONV</sub>	Conversion time		49		50	t <sub>C</sub> (φ)
V <sub>REF</sub>	Reference input voltage		2		Vcc	V
I <sub>VREF</sub>	Reference input current	V <sub>REF</sub> =5V	50	150	200	μA
IIA	Analog port input current			0.5	5.0	μA
R <sub>LADDER</sub>	Ladder resistor			35		kΩ

#### **TIMING REQUIREMENTS** ( $V_{CC} = 4.0 \text{ to } 5.5 \text{V}$ , $V_{SS} = 0 \text{V}$ , $T_a = -10 \text{ to } 85 ^{\circ}\text{C}$ , unless otherwise noted)

Cumbal	Barrandar	Test conditions		114		
Symbol	Parameter	rest conditions	Min	Тур	Max	Unit
tw(RESET)	Reset input "L" pulse width		2.0			μs
t <sub>C(XIN)</sub>	Main clock input cycle time (X <sub>IN</sub> input)		158			ns
t <sub>WH(XIN)</sub>	Main clock input "H" pulse width		40			ns
t <sub>WL(XIN)</sub>	Main clock input "L" pulse width		40			ns
t <sub>C(XCIN)</sub>	Sub clock input cycle time (X <sub>CIN</sub> input)		2.0			ms
t <sub>WH(XCIN)</sub>	Sub clock input "H" pulse width		0.5			ms
twL(XCIN)	Sub clock input "L" pulse width	·	0.5			ms
t <sub>C(CNTR)</sub>	CNTR <sub>0</sub> , CNTR <sub>1</sub> input cycle time		4.0			μs
t <sub>WH(CNTR)</sub>	CNTR <sub>0</sub> , CNTR <sub>1</sub> , input "H" pulse width		1.6			μs
t <sub>WL(CNTR)</sub>	CNTR <sub>0</sub> , CNTR <sub>1</sub> , input "L" pulse width		1.6			μs
t <sub>WH(INT)</sub>	INT <sub>0</sub> -INT <sub>4</sub> input "H" pulse width		80			ns
t <sub>WL(INT)</sub>	INT <sub>0</sub> -INT <sub>4</sub> input "L" pulse width		80			ns
t <sub>C</sub> (S <sub>CLK</sub> )	Serial clock input cycle time		1.0			μS
t <sub>WH</sub> (SCLK)	Serial clock input clock "H" pulse width		400			ns
t <sub>WL(SCLK)</sub>	Serial clock input clock "L" pulse width		400			ns
t <sub>su(sclk</sub> -s <sub>in)</sub>	Serial input setup time		200			ns
th(SCLK-SIN)	Serial input hold time		200			ns

#### $\textbf{SWITCHING} \quad \textbf{CHARACTERISTICS} \quad (v_{cc} = 4.0 \text{ to } 5.5 \text{V}, \ v_{ss} = 0 \text{V}, \ \tau_a = -10 \text{ to } 85 ^{\circ}\text{C}, \ \text{unless otherwise noted})$

0	Day and the	Took and days	Limits				
Symbol	Parameter	Test conditions	Mın	Тур	Max	Unit	
t <sub>wh(sclk)</sub>	Serial clock output "H" pulse width	dth $C_L=100pF, R_L=1k\Omega$				ns	
t <sub>wL(SCLK)</sub>	Serial clock output "L" pulse width	$C_L=100pF, R_L=1k\Omega$	t <sub>C</sub> /2-160			ns	
t <sub>d(SCLK</sub> -S <sub>OUT)</sub> Serial output delay time					0.2t <sub>C</sub>	ns	
t <sub>V(SCLK</sub> -SOUT)	Serial output hold time		0			ns	
t <sub>f(SCLK)</sub>	Serial clock output fall time	$C_L=100pF, R_L=1k\Omega$			40	ns	
tr(Pch-strg) P-channel high-breakdown voltage output rise time (Note 1)		C <sub>L</sub> =100pF, V <sub>EE</sub> =V <sub>CC</sub> -36V		55		ns	
t <sub>r(Pch-weak)</sub>	P-channel high-breakdown voltage output rise time (Note 2)	C <sub>L</sub> =100pF, V <sub>EE</sub> =V <sub>CC</sub> -36V		1.8		μs	

Note 1. When bit 0 of the high-breakdown voltage port control register (address  $0038_{16}$ ) is at "0"



<sup>2.</sup> When bit 0 of the high-breakdown voltage port control register (address 0038<sub>16</sub>) is at "1"





Fig. 43 Output switching characteristics measurement circuit



#### **Timing Chart**









SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### DESCRIPTION

The M37450M2-XXXSP/FP is a single-chip microcomputer designed with CMOS sillicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or an 80-pin plastic molded QFP.

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

It is suited for office automation equipment and control devices. The low power consumption made by the use of a CMOS process makes it especially suitable for battery powered devices requiring low power consumption. It also has a unique feature that enables it to be used as a slave microcomputer.

The differences among M37450M2-XXXSP/FP, M37450M4-XXXSP/FP and M37450M8-XXXSP/FP are as shown below. The descriptions that follow describe the M37450M2-XXXSP/FP (abbreviated as M37450) unless otherwise noted.

Type name	ROM size	RAM size
M37450M2-XXXSP/FP	4096 bytes	128 bytes
M37450M4-XXXSP/FP	8192 bytes	256 bytes
M37450M8-XXXSP/FP	16384 bytes	384 bytes

The number of analog input pins for the 80-pin model (FP version) is different from the 64-pin model (SP version). In addition, the 80-pin model has special pins for  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , RESET<sub>OUT</sub>, DAV<sub>REF</sub>, ADV<sub>REF</sub>, AV<sub>CC</sub> and the 64-pin model has a special V<sub>REF</sub> pin.

#### **FEATURES**

•	Number of basic instructions 71
	69 MELPS 740 basic instructions+2 multiply/divide
	instructions

•	Instruction execution time
	(minimum instructions at 10MHz frequency) ·······0.8μs

•	Single power supply5V±10%
•	Power dissipation normal operation mode

	(at 10MHz frequency)	30mW
_		(1407450140)

•	Subroutine nesting ······· 64 levels max.(M37450M2)	
	OC levels may (NA27450N44 NA27450N49)	

•	Interrupt15 events

_			-	
•	Master CPU bus interface ·····	• • • • •	٠1	byte
_				_


- 8 channels (QFP)

- Input port (Port P4) ...... 3(DIP), 8(QFP)

## Output ports (Ports D-A<sub>1</sub>, D-A<sub>2</sub>) ······ 2

APPLICATION

Slave controller for PPCs, facsimiles, and page printers.



HDD, optical disk, inverter, and industrial motor controllers. Industrial robots and machines.




# M37450M2-XXXSP/FP


SINGLE -CHIP CMOS MICROCOMPUTER

**TI** TI

M37450M2-XXXSP BLOCK DIAGRAM







#### MITSUBISHI MICROCOMPUTERS

# M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### FUNCTIONS OF M37450M2-XXXSP/FP, M37450M4-XXXSP/FP, M37450M8-XXXSP/FP

Parameter			Functions		
Number of basic instructions			71(69 MELPS 740 basic instructions+2)		
Instruction execution time			0 8μs (minimum instructions, at 10MHz frequency)		
Clock frequency			10MHz (max )		
	MOZAFOMO VVVCD/FD	ROM	4096 bytes		
	M37450M2-XXXSP/FP	RAM	128 bytes		
Maman, aiza	M37450M4-XXXSP/FP	ROM	8192 bytes		
Memory size		RAM	256 bytes		
	MOZAFOMO VVVOD/FD	ROM	16384 bytes		
	M37450M8-XXXSP/FP	RAM	384 bytes		
	P0-P3, P5, P6	1/0	8-bit×6		
Input/Output ports	P4	Input	3-bit×1 (8-bit×1 for 80-pin model)		
	D-A	Output	2-bit×1		
Serial I/O			UART or clock synchronous		
T			16-bit timer×3,		
Timers			8-bit timer (serial I/O baud rate generator)×1		
A-D converter			8-bit×3 channels (8 channels for 80-pin model)		
D-A converter			8-bit×2 channels		
Pulse width modulator			8-bit or 16-bit×1		
Data bus buffer			1-byte input and output each		
Cubrouting posting			64-levels (max for M37450M2)		
Subroutine nesting			96-levels (max for M37450M4, M37450M8)		
Interrupt			6 external interrupts, 8 internal interrupts		
mterrupt			1 software interrupt		
Clock generating circuit			Built-in (ceramic or quarts crystal oscillator)		
Supply voltage			5V±10%		
Power dissipation			30mW (at 10MHz frequency)		
Input/Output characters	Input/Output voltage		5V		
mput/Output characters	Output current		±5mA (max.)		
Memory expansion			Possible		
Operating temperature range			—10 to 70°C		
Device structure			CMOS silicon gate		
	M37450M2-XXXSP				
	M37450M4-XXXSP		64-pin shrink plastic molded DIP		
Package	M37450M8-XXXSP				
i acraye	M37450M2-XXXFP		80-pin plastic molded QFP		
	M37450M4-XXXFP				
	M37450M8-XXXFP				



#### MITSUBISHI MICROCOMPUTERS

# M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### PIN DESCRIPTION

Pin	Name	Input/ Output	Functions	
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V±10% to V <sub>CC</sub> , and 0V to V <sub>SS</sub>	
CNVss	CNV <sub>SS</sub>		Controls the processor mode of the chip. Normally connected to V <sub>SS</sub> or V <sub>CC</sub>	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under nimal $V_{CC}$ conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition shown be maintained for the required time	
X <sub>IN</sub>	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or	
X <sub>out</sub>	Clock output	Output	quartz crystal oscillator is connected between the $X_{IN}$ and $X_{OUT}$ pins. If an external clock is used, the clock source should be connected to the $X_{IN}$ pin and the $X_{OUT}$ pin should be left open	
φ	Timing output	Output	Outputs signal consisting of oscillating frequency divided by four	
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs	
R/W	Read/Write status output	Output	This signal determines the direction of the data bus. It is "H" during read and "L" during write	
P0 <sub>0</sub> -P0 <sub>7</sub>	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed a input or output. The output structure is CMOS output. The low-order bits of the address are output except in single-chip mode.	
P1 <sub>0</sub> -P1 <sub>7</sub>	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The high-order bits of the address are output except in single-chip mode.	
P2 <sub>0</sub> -P2 <sub>7</sub>	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. Used as data bus except single-chip mode.	
P3 <sub>0</sub> -P3 <sub>7</sub>	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0 Serial I/O, PWM output, event I/O function can be selected with a program	
P4 <sub>0</sub> -P4 <sub>2</sub> (P4 <sub>0</sub> -P4 <sub>7</sub> )	Input port P4	Input	Analog input pin for the A-D converter The 64-pin model has three pins and the 80-pin model has eight pins. They may also be used as digital input pins.	
P5 <sub>0</sub> -P5 <sub>7</sub>	I/O port P5	1/0	Port P5 is an 8-bit I/O port and has basically the same functions as port P0. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program	
P6 <sub>0</sub> -P6 <sub>7</sub>	I/O port P6	1/0	Port P6 is an 8-bit I/O port and has basically the same function as port P0. Pins P6 <sub>3</sub> -P6 <sub>7</sub> change to a contr bus for the master CPU when slave mode is selected with a program. Pins P6 <sub>0</sub> -P6 <sub>2</sub> may be programmed a external interrupt input pins.	
D-A <sub>1</sub> , D-A <sub>2</sub>	D-A output	Output	Analog signal from D-A converter is output	
V <sub>REF</sub>	Reference voltage input	Input	Reference voltage input pin for A-D and D-A converter. This pin is for 64-pin model only	
ADV <sub>REF</sub>	A-D reference voltage input	Input	Reference voltage input pin for A-D converter. This pin is for 80-pin model only	
DAV <sub>REF</sub>	D-A reference voltage input	Input	Reference voltage input pin for D-A converter. This pin is for 80-pin model only	
AV <sub>SS</sub>	Analog power supply		Ground level input pin for A-D and D-A converter Same voltage as V <sub>SS</sub> is applied	
AV <sub>CC</sub>	Analog power supply		Power supply input pin for A-D converter. This pin is for 80-pin model only. Same voltage as $V_{\rm CC}$ is applied in the case of the 64-pin model, $AV_{\rm CC}$ is connected to $V_{\rm CC}$ internally	
RD	Read signal output	Output	Control signal output as active "L" when valid data is read from data bus. This pin is for 80-pin model only	
WR	Write signal output	Output	Control signal output as active "L" when writing data from data bus to external component. This pin is f 80-pin model only	
RESET <sub>OUT</sub>	Reset output	Output	Control signal output as active "H" during reset it is used as a reset output signal for peripheral comp nents. This pin is for 80-pin model only	



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The M37450 microcomputers use the standard MELPS 740 instruction set. For details of instructions, refer to the MELPS 740 CPU core basic functions, or the MELPS 740 Software Manual.

Machine-resident instructions are as follows:

The FST and SLW instructions are not provided.

The MUL and DIV instructions can be used.

The WIT instruction can be used.

The STP instruction can be used.

#### **MISRG2** Register

The MISRG2 register is allocated to address 00DF<sub>16</sub>. Bits 0 and 1 of this register are processor mode bits. This register also has a stack page selection bit.




Fig. 1 Structure of MISRG2 register

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **MEMORY**

#### · Special Function Register (SFR) Area

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers.

#### • RAM

RAM is used for data storage as well as a stack area.

#### • ROM

ROM is used for storing user programs as well as the interrupt vector area.

#### • Interrupt Vector Area

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated.

#### • Zero Page

Zero page addressing mode is useful because it enables access to this area with fewer instruction cycles.

#### Special Page

Special page addressing mode is useful because it enables access to this area with fewer instruction cycles.




Fig. 2 Memory map



00D0 <sub>16</sub>	P0 register
00D1 <sub>16</sub>	P0 directional register
00D2 <sub>16</sub>	P1 register
00D3 <sub>16</sub>	P1 directional register
00D4 <sub>16</sub>	P2 register
00D5 <sub>16</sub>	P2 directional register
00D6 <sub>16</sub>	P3 register
00D7 <sub>16</sub>	P3 directional register
00D8 <sub>16</sub>	P4 register
00D9 <sub>16</sub>	Reserved
00DA <sub>16</sub>	P5 register
00DB <sub>16</sub>	P5 directional register
00DC <sub>16</sub>	P6 register
00DD <sub>16</sub>	P6 directional register
00DE <sub>16</sub>	MISRG1
00DF <sub>16</sub>	MISRG2
00E0 <sub>16</sub>	D-A1 register
00E1 <sub>16</sub>	D-A2 register
00E2 <sub>16</sub>	A-D register
00E3 <sub>16</sub>	A-D control register
00E4 <sub>16</sub>	Data bus buffer register
00E5 <sub>16</sub>	Data bus buffer status register
00E6 <sub>16</sub>	Receive/Transmit buffer register
00E7 <sub>16</sub>	Serial I/O status register
00E8 <sub>16</sub>	Serial I/O control register
00E9 <sub>16</sub>	UART control register
00EA <sub>16</sub>	Baud rate generator

00EB <sub>16</sub>	PWM register (low-order)
00EC <sub>16</sub>	PWM register (high-order)
00ED <sub>16</sub>	Timer 1 control register
00EE <sub>16</sub>	Timer 2 control register
00EF <sub>16</sub>	Timer 3 control register
00F0 <sub>16</sub>	Timer 1 register (low-order)
00F1 <sub>16</sub>	Timer 1 register (high-order)
00F2 <sub>16</sub>	Timer 1 latch (low-order)
00F3 <sub>16</sub>	Timer 1 latch (high-order)
00F4 <sub>16</sub>	Timer 2 register (low-order)
00F5 <sub>16</sub>	Timer 2 register (high-order)
00F6 <sub>16</sub>	Timer 2 latch (low-order)
00 <b>F</b> 7 <sub>16</sub>	Timer 2 latch (high-order)
00F8 <sub>16</sub>	Timer 3 register (low-order)
00F9 <sub>16</sub>	Timer 3 register (high-order)
00FA <sub>16</sub>	Timer 3 latch (low-order)
00FB <sub>16</sub>	Timer 3 latch (high-order)
00FC <sub>16</sub>	Interrupt request register 1
00FD <sub>16</sub>	Interrupt request register 2
00FE <sub>16</sub>	Interrupt control register 1
00FF <sub>16</sub>	Interrupt control register 2

Fig. 3 SFR (Special Function Register) memory map

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **INTERRUPTS**

Interrupts can be caused by 15 different events consisting of six external, eight internal, and one software events.

Interrupts are vectored interrupts with priorities shown in Table 1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted, the registers are pushed interrupt inhibit flag I is set, and the program jumps to the address specified in the vector table. The interrupt request flag is cleared automatically. The reset and BRK instruction interrupt can never be inhibited. Other interrupts are disabled when the interrupt inhibit flag is set.

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. Figure 4 shows the structure of the interrupt request registers 1 and 2 and interrupt control registers 1 and 2.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1", interrupt request bit is "1", and the interrupt inhibit bit is "0". The interrupt request bit can be reset with a program, but not set. The interrupt enable bit can be set and reset with a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 5 shows interrupts control.

Table 1. Interrupt vector address and priority.

Event	Priority	Vector addresses	Remarks
RESET	1	FFFF <sub>16</sub> , FFFE <sub>16</sub>	Non-maskable
Input buffer full interrupt	2	FFFD <sub>16</sub> , FFFC <sub>16</sub>	Valid only in slave mode
Output buffer empty interrupt	3	FFFB <sub>16</sub> , FFFA <sub>16</sub>	Valid only in slave mode
INT <sub>1</sub> interrupt	4	FFF9 <sub>16</sub> , FFF8 <sub>16</sub>	External interrupt (phase programmable)
INT <sub>2</sub> interrupt	5	FFF7 <sub>16</sub> , FFF6 <sub>16</sub>	External interrupt (phase programmable)
INT <sub>3</sub> interrupt	6	FFF5 <sub>16</sub> , FFF4 <sub>16</sub>	External interrupt (phase programmable)
Timer 1 interrupt	7	FFF3 <sub>16</sub> , FFF2 <sub>16</sub>	
Timer 2 interrupt	8	FFF1 <sub>16</sub> , FFF0 <sub>16</sub>	
Timer 3 interrupt	9	FFEF <sub>16</sub> , FFEE <sub>16</sub>	
EV <sub>1</sub> -interrupt	10	FFED <sub>16</sub> , FFEC <sub>16</sub>	External event interrupt (phase programmable)
EV <sub>2</sub> interrupt	11	FFEB <sub>16</sub> , FFEA <sub>16</sub>	External event interrupt (phase programmable)
EV <sub>3</sub> interrupt	12	FFE9 <sub>16</sub> , FFE8 <sub>16</sub>	External event interrupt (phase programmable)
Serial I/O receive interrupt	13	FFE7 <sub>16</sub> , FFE6 <sub>16</sub>	Valid only when serial I/O is selected
Serial I/O transmit interrupt	14	FFE5 <sub>16</sub> , FFE4 <sub>16</sub>	Valid only when serial I/O is selected
A-D conversion completion flag	15	FFE3 <sub>16</sub> , FFE2 <sub>16</sub>	
BRK instruction interrupt	16	FFE1 <sub>16</sub> , FFE0 <sub>16</sub>	Non-maskable software interrupt






Fig. 4 Structure of registers related to interrupt




Fig. 5 Interrupt control



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### TIMER

The M37450 has three independent 16-bit internal timers as shown in Figure 6.

The timers are controlled by the timer i control register (i= 1, 2, 3) and MISRG1 shown in Figure 7 and 8.

The timer and the timer latch are independent of each other and a value must be written in both when setting a timer.

A write to a timer is performed in the order of  $T_L$  to  $T_H$  after setting the count enable bit to count inhibit "0".

A read from a timer is performed in the order of  $T_H$  to  $T_L$ . The value of  $T_L$  is latched in the read timer latch at the timing when  $T_H$  is read. All timers are decrement counters and are started by setting the timer i count enable bit to "1". When the value of the timer reaches  $0000_{16}$ , and overflow occurs and the timer i interrupt request bit is set to "1" at the next count pulse.

During a reset or an STP instruction execution, the low-order byte of the timer 1 register is set to  $FF_{16}$  and the high-order byte is set to  $03_{16}$  Also, when an STP instruction is executed, a frequency obtained by dividing the oscillating frequency by four becomes the timer 1 input regardless of the timer 1 count source selection bit. This condition is canceled and the original count source is resumed when the timer i interrupt request bit is set to "1" or when a reset occurs. Refer to the section on the clock generator for details concerning the operation of the STP instruction.

The M37450 provides seven timer modes selectable with the timer mode selection bit in the timer i control register.




Fig. 7 Structure of timer i control register




Fig. 8 Structure of MISRG1




Fig. 6 Timer block diagram



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### (1) 16-bit Timer Mode [000]

In this mode, an interrupt request occurs and the value of the timer latch is loaded in the timer each time the timer overflows.

The timer count source is set to  $f(X_{\rm IN})$  divided by four regardless of the count sorce selection bit. Assuming that the timer latch is n, the frequency dividing ratio is 1/(n+1).

Figure 9 shows the timer operation duruing 16-bit timer mode.




Fig. 9 16-bit timer mode operation

#### (2) Event Count Mode [001]

In this mode, the EVi pin input signal are counted in the direction selected by the event input polarity selection bit. The input signal from the EVi pin is used as the count source regardless of the count source selection bit. The operation is the same as with the 16-bit timer mode except for the difference in the count source.

Both the "H" and "L" pulse width of the EVi pin input signal must be not less than  $(4/f(X_{IN}))+100$ ns.

Figure 10 shows the timer operation during event count mode.




Fig. 10 Event counter mode operation

#### (3) Pulse Output Mode [010]

In this mode, a 50% duty pulse is output from the EVi pin. The count source selected with the count source selection bit is counted. When it overflows, the phase of the EVi pin output level is reversed and the value of the timer latch is loaded in the timer.

When this mode is selected, the EVi pin output level is initialized to "L".

Figure 11 shows the timer operation during pulse output mode.




Fig. 11 Square wave output mode

## (4) Pulse Period Measurement Mode [011]

This mode is used to measure the pulse period of the EVi pin input signal.

The timer counts the count source selected by the count source selection bit between the rise-to-rise or fall-to-fall interval (selected with the event input polarity selection bit in the timer i control register) of the EVi pin input signal.

At a valid edge on the EVi pin input, the 1's complement of the timer value is stored in the timer latch and the timer value is set to FFFF<sub>16</sub>.

Figure 12 shows the timer operation during pulse frequency measurement mode.




Fig. 12 Pulse period measurement mode

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### (5) Pulse Width Measurement Mode [100]

This mode measures the pulse width while the EVī pin input signal is "H" or "L".

Whether to measure the "H" or "L" interval is determined by the event input polarity selection bit. If this bit is "0", the count source selected with the count source selection bit is counted while the input pulse is "H". If it is "1", the count source is counted while the input pulse is "L". A 1's complement of the timer value is stored in the timer latch for a valid edge on the EVi pin input. In addition, the timer value is set to FFFF<sub>16</sub> for an edge (both rise and fall) on the EVi pin input. Figure 13 shows the timer operation during pulse width measurement mode.




Fig. 13 Pulse width measurement mode

In pulse period measurement mode [011] and pulse width measurement mode [100], an EVi interrupt request is issued at the valid edge selected by the event phase selection bit. That is, an interrupt occurs at the end of the pulse period measurement or pulse width measurement. Also, when a timer overflow occurs, the count continues from FFFF<sub>16</sub> without the value of the timer latch being loaded in the timer.

Write to timer latch is inhibited in these modes. Furthermore, EVi interrupt is disabled during STP instruction execution.

## (6) Programmable Waveform Generation Mode [101]

In this mode, the level set in the output level latch of the timer i control register is output to the EVi pin every time the timer overflows.

The timer counts the source selected by the count source selection bit and when it overflows, the value in the timer latch is loaded in the timer.

After it overflows, the value of the output level latch and the timer latch can be modified to generate any waveform from the EVi pin.

Figure 14 shows the timer operation during programmable waveform generation mode.




Fig. 14 Programmable waveform generation mode

## (7) Programmable One-shot Generation Mode [110]

This mode uses the INTi pin input signal as a trigger and counts by writing the value of the timer latch in the timer.

The output level of the EVi pin goes "H" when the trigger is issued and goes "L" when the timer overflows.

The EVi pin level is initialized to "L" when this mode is selected.

The timer count source is set to  $f(X_{IN})$  divided by four regardless of the count source selection bit.

A valid edge of the INTi pin input trigger signal is determined by the INTi phase selection bit of MISRG1 ( $00DE_{16}$ ). Figure 15 shows the timer operation during programmable one-shot generation mode.




Fig. 15 Programmable one-shot generation mode

When the INTi pin input signal is selected as the count source for pulse output mode [010], pulse period measurement mode [011], pulse width measurement mode [100], and programmable waveform generation mode [101], the "H" and "L" pulse width of the input signal must not be less than  $(6/f(X_{IN}))+100ns$ .

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### SERIAL I/O

Serial I/O can operate in either clock synchronous or clock asynchronous (UART) mode. An exclusive baud rate gen-

eration timer (baud rate generator) is provided for serial I/O operation. Figure 16 shows the structure of the registers used for serial I/O.




Fig. 16 Structure of registers related to serial I/O



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# (1) Clock Synchronous Serial I/O

Clock synchronous serial I/O is selected by setting the mode selection bit of the serial I/O control register to "1". Figure 17 shows a block diagram of clock synchronous serial I/O and Figure 18 shows its operation.

With clock synchronous serial I/O, the same clock is used as the operating clock between the transmitting and receiving microcomputers. If an internal clock is used for operating clock, transmit/receive is started by writing a signal in the transmit/receive buffer register.




Fig. 17 Clock synchronous serial I/O block diagram




Fig. 18 Clock synchronous serial I/O operation

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# (2) Asynchronous Serial I/O (UART)

UART is selected by setting the mode selection bit of the serial I/O control register to "0". Figure 19 shows a block diagram of UART and Figure 20 shows its operation.

With the M37450, one of eight serial data transmission formats can be selected with the UART control register as shown in Figure 16. The transmission format must be agreed upon between the transmit side and the receive side.

The transmit shift register and the receive shift register has its buffer register respectively to perform serial data transfer (same memory addresses).

Data cannot be written or read directly to/from the shift registers. Therefore, the data to be transmitted is written to a buffer register and the received data is read from a buffer register. The buffer registers can also be used to store data to be transmitted next or to receive 2-byte data consecutively.




Fig. 19 UART serial I/O block diagram




Fig. 20 UART serial I/O operation



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## [Serial I/O control register] SIOCON

The serial I/O control register is an 8-bit register consisting of selection bits for controlling the serial I/O function.

#### · Serial I/O enable bit SIOE

When this bit is set to "1", serial I/O is enabled and pins P3<sub>4</sub>~P3<sub>7</sub> can be used as serial I/O function pins.

#### · Serial I/O mode selection bit SIOM

This bit is used to select the serial I/O operation mode. When this bit is "0", asynchronous serial I/O (UART), which transfers data using start and stop bits, is selected. When it is "1", clock synchronous serial I/O which performs transmission and receive using the same clock is selected.

#### · Receive enable bit RE

Receive operation is enabled when this bit is set to "1" and pin P3<sub>4</sub> becomes a serial data input pin.

#### · Transmission enable bit TE

Transmission operation is enabled when this bit is set to "1". Pin  $P3_5$  becomes a serial data output pin and shift data is output.

#### · Transmission interrupt source selection bit TIC

This bit is used to select events that can cause a transmission interrupt.

## · S<sub>RDY</sub> output enable bit SRDY

If this bit is set to "1" when clock synchronous serial I/O is selected, pin P3<sub>7</sub> becomes an  $\overline{S_{RDY}}$  signal output pin and  $\overline{S_{RDY}}$  signal is output.

When an external clock is used during clock synchronous serial I/O, the  $\overline{S}_{RDY}$  signal is used to notify the clock sender that it can send the serial clock signal. It goes "L" when data is written in the transmit/receive buffer register and goes "H" at the first fall of the receive clock. When using the  $\overline{S}_{RDY}$  signal, the transmission enable bit must be set to "1" even when performing receive only.

# · Serial I/O synchronous clock selection bit SCS

When this bit is "1", pin P3 $_6$  becomes an input pin and the external clock input from the  $S_{CLK}$  pin is selected as the serial I/O synchronous clock. When this bit is "0", the baud rate generator (BRG) overflow signal is selected as the serial I/O synchronous clock. Also, when this bit is "0" during clock synchronous serial I/O, pin P3 $_6$  becomes an output pin and the shift clock is output from the  $S_{CLK}$  pin.

When clock synchronous serial I/O is selected, the baud rate generator (BRG) output signal divided by four or an external clock input is used. When UART is selected, the BRG output signal divided by sixteen or an external clock input signal divided by sixteen is used.

#### · BRG count source selection bit CSS

The baud rate generator is an 8-bit counter with a reload register. By setting a value n in the BRG register (address  $00EA_{16}$ ), the count source selected by the BRG count source selection bit is divided by (n+1).

## [UART control register] UARTCON

The UART control register is a 4-bit register consisting of control bits that are valid when UART is selected. The content of this register is used to set the data format for serial data transmission/receiving.

#### · Character length selection bit CHAS

This bit is used to select the transmission/receiving character length.

#### · Parity enable bit PARE

When this bit is set to "1", a parity bit is added next to the most significant bit (MSB) of the transmission data and parity is checked during receive.

#### · Parity selection bit PARS

This bit is used to specify the type of parity to be generated during transmission and checked when data is received. The number of 1's in the data is set to even or odd according to this bit.

#### · Stop bit length selection STPS

This bit is used to determine the number of stop bits to be used during transmission.

## [Serial I/O status register] SIOSTS

The serial I/O status register is a 7-bit read only register consisting of serial I/O operation status flags and error flags. Bits 4 to 6 are valid only during UART mode.

All bits of this register are initialized to "0" at reset, and when the transmit enable bit in the serial I/O control register is set to "1", bits "0" and "2" change to "1".

### · Transmission buffer empty flag TBE

This bit is cleared to "0" when transmission data is written in the transmission buffer register and set to "1" when that data is transferred to the transmit shift register. It is also cleared when TE=0.

### · Receive buffer full flag RBF

When receiving serial data, data is transferred to the receive buffer register and this bit is set to "1" when the receive shift register completes receiving a data byte. This bit is cleared when the data is read. This bit is also cleared when RE=0.

#### · Transmit shift register shift completion flag TSC

This bit is cleared to "0" when the data in the transmission buffer register is transferred to the transmit shift register and set to "1" when data shift completes. It is also set to "1" when TE=0.

#### · Overrun error flag OE

When continuously receiving serial data, this bit is set when the next data fill the receive shift register before the data in the receive buffer register has been read.

#### · Parity error flag PE

When receiving serial data with parity, this bit is set to "1" if the parity of the received data differs from the specified parity.



# M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## · Framing error flag FE

This bit is set to "1" when there is no stop bit when transferring data from the receive shift register to the receive buffer.

#### · Summing error flag SE

This bit is set when either overrun, a parity, or a framing error occurs.

Tests for these errors are performed as soon as the data is transferred from the receive shift register to the receive buffer register and at the same time the receive buffer full flag is set. The error flags (OE, PE, FE, and SE) are cleared when any data is written in the serial I/O status register. Also, all status flags including error flags are cleared when SIOE=0.



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **BUS INTERFACE**

The M37450 is equipped with a bus interface that is functionally similar to the MELPS 8-41 series. Its operation can be controlled with control signals from the host CPU (slave mode).

The M37450 bus interface can be connected directly to either a R/ $\overline{W}$  type CPU or separate  $\overline{RD}$ ,  $\overline{WR}$  type CPU. Figure 21 shows a block diagram of the bus interface function. Slave mode is selected with MISRG2 (address 00DF<sub>16</sub>) bit 2 and 3 as shown in Figure 22.

An input buffer full interrpt occurs when data is received from the host CPU and an output buffer empty interrupt occurs when data is read by the host CPU.

In slave mode, ports P5<sub>0</sub>-P5<sub>7</sub> become a tri-state data bus used to transfer data, commands, and status to and from the host CPU.

Furthermore, ports  $P6_4$ - $P6_7$  become host CPU control signal input pins and  $P6_3$  becomes a slave status output pin.

# [Data bus buffer status register] DBBSTS

This is an 8-bit register. Bits 0, 1, and 3 are read-only bits indicating the status of the data bus buffer. Bits 2, 4, 5, 6, and 7 are read/write enabled user-definable flags that can be set with a program. The host CPU can only read these flags by setting the A0 pin to "H".




Fig. 22 Structure of bus interface relation registers




Fig. 21 Bus interface circuit diagram

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### · Output buffer full flag OBF

This flag is set when data is written in the output data bus buffer and cleared when the host CPU reads the data in the output data bus buffer. It is initialized to "1" at reset and cleared to "0" when the slave mode is selected with the bus interface enable bit set.

#### · Input buffer full flag IBF

This flag is set when the host CPU writes data in the input data bus buffer and cleared when the slave CPU reads the data in the input data bus buffer. This bit is initialized to "0" at reset.

## A0 Flag

The level of the A0 pin is latched when the host CPU writes data in the input data bus buffer.

# [Input data bus buffer] DBBIN

Data on the data bus is latched in DBBIN when there is a write request from the host CPU. The data in DBBIN can be read from the data bus buffer register (SFR address  $00E4_{16}$ ).

## [Output data bus buffer] DBBOUT

Data is written in DBBOUT by writing data in data bus buffer register (SFR address  $00E4_{16}$ ). The data in DBBOUT is output to the data bus (P5) when the host CPU issues a read request with setting the A0 pin to "L".

Table 2. Control I/O pin functions when bus interface function is selected

Pın	Name	Bus interface mode bit	Input/ Output	Function			
P6 <sub>3</sub>	P <sub>RDY</sub>	_	Output	Status output The NOR of OBF and IBF is output			
P6₄	Α0	_	Input	Address input Used to select between DBBSTS and DBBOUT during host CPU read Also used to identify commands and data during write			
P6 <sub>5</sub>	CS		Input	Chip select input. Used to select the data bus buffer. Select when "L"			
P6 <sub>6</sub>	R	0	Input	Timing signal used by the host CPU to read data from the data bus buffer			
	E	1	Input	Inputs a timing signal E or inverse of φ			
P6 <sub>7</sub>	w	0	Input	Timing signal used by the host CPU to write data to the data bus buffer			
	R/W	1	Input	Input R/W signal used to control the data transfer direction. When this signal is "L", data bus buffer write is synchronized with the E signal. When it is "H", data bus buffer read is synchronized with the E signal.			

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **PWM**

The PWM generator has two program-selectable modes; the high-speed mode (8-bit resolution) and the high-precision mode (16-bit resolution). Figure 23 shows a block diagram.

The register MISRG2 (address  $00DF_{16}$ ) shown in Figure 22 is used to enable/disable the PWM and change its mode. When the PWM enable bit is set, the PWM timer starts from its initial state.

As shown in Figure 24, the output frequency is  $(2X255)/f(X_{IN}) = 51\mu s$  at  $f(X_{IN}) = 10MHz$ 

in high-speed mode and

 $(2X65535)/f(X_{IN})$  13.107ms at  $f(X_{IN})=10MHz$  in high-precision mode.

The "H" width of the output pulse is determined by setting a value only in the  $PWM_L$  register for high-speed mode and in both the  $PWM_H$  and  $PWM_L$  in this order for high-precision mode.

If the value set in the PWM register is m, the "H" width of the output pulse is

(PWM period×m)/255 for high-speed mode and (PWM period×m)/65535 for high-precision mode.




Fig. 24 PWM output




Fig. 23 PWM generator block diagram

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **A-D CONVERTER**

An A-D converter is an 8-bit successive approximation method. Figure 26 shows a block diagram of the A-D converter.

The 64-pin model has three analog voltage input pins, the 80-pin model has eight.

A-D conversion is started by a write operation to the analog input pin selection bit of the A-D control register shown in Figure 25 and by selecting the analog voltage input pin. The A-D interrupt request bit in the interrupt request register 2 is set when A-D conversion completes. The result of A-D conversion is stored in the A-D register.

The contents of the A-D register must not be read during A-D conversion and  $f(X_{\rm IN})$  must be no less than 1 MHz during A-D conversion.




Fig. 25 Structure of A-D control register




Fig. 26 A-D converter block diagram

#### **D-A CONVERTER**

Two 8-bit resolution D-A converter channels are provided. Figure 27 shows a block diagram of the D-A converter.

D-A conversion is performed by setting a value in the D-Ai register (addresses  $00E0_{16}$  and  $00E1_{16}$ ). The result of D-A conversion is output from the D-Ai output pin.

The output analog voltage  $V_{\text{DA}}$  is determined by the value n (decimal) set in the D-Ai register as follows:

 $V_{DA} = DAV_{REF} \times n/256$ 

\*V<sub>REF</sub> for 64-pin model.




Fig. 27 D-A converter block diagram



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### RESET CIRCUIT

The M37450 is reset according to the sequence shown in Figure 30. It starts the program from the address formed by using the content of address FFFF<sub>16</sub> as the high order address and the content of the address FFFE<sub>16</sub> as the low order address, when the  $\overline{\text{RESET}}$  pin is held at "L" level for no less than 8 clock cycles while the power voltage is 5V $\pm$ 

10% and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 28.

An example of the reset circuit is shown in Figure 29. The reset input voltage must be kept below 0.6V until the supply voltage surpasses 4.5V.




Fig. 28 Internal state of microcomputer at reset




Fig. 29 Example of reset circuit



# M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 30 Timing diagram at reset



## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with CMOS output.

As shown in the memory map (Figure 2), port P0 can be accessed at zero page memory address 00D0<sub>16</sub>.

Port P0 has a directional register (address 00D1<sub>16</sub>) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously ouptut value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the floating state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the port latch and the pin still remains in the floating state.

Depending on the contents of the processor status register (bit 0 and bit 1 at address 00DF<sub>16</sub>), three different modes can be selected; single-chip mode, memory expanding mode and microprocessor mode.

In these modes it functions as address  $(A_7-A_0)$  output port (excluding single-chip mode). For more details, see the processor mode information.

(2) Port P1

In single-chip mode, port P1 has the same function as port P0. In other modes, it functions as address  $(A_{15}-A_8)$  output port.

Refer to the section on processor modes for details.

(3) Port P2

In single-chip mode, port P2 has the same function as port P0. In other modes, it functions as data ( $D_0$ - $D_7$ ) input/output port. Refer to the section on processor modes for details.

(4) Port P3

Port P3 is an 8-bit I/O port with function similar to port P0. All pins have program selectable dual functions. When a serial I/O function is selected, the input and output from pins P3<sub>4</sub>-P3<sub>7</sub> are determined by the contents of the serial I/O registers.

This port is unaffected by the processor mode.

(5) Port P4

This is an input-only port and may be used as an analog voltage input port. The number of ports is different for the 64-pin model and 80-pin model. The 64-pin model has three ports and the 80-pin model has eight ports.

(6) Port P5

This is an 8-bit I/O port with function similar to port P0. When slave mode is selected with a program, all ports change to the data bus for the master CPU. In this case, port input/output is unaffected by the directional register.

This port is unaffected by the processor mode register.

(7) Port P6

This is an 8-bit input/output port with function similar to port P0.

When slave mode is selected with a program, ports P6<sub>3</sub>-P6<sub>7</sub> change to the control bus for the bus interface function. In this case, port input/output is unaffected by the directional register.

Ports  $P6_0-P6_2$  are shared with the external interrupt input pins  $(INT_1-INT_3)$ . The INT interrupt constantly monitors the status of this port and generates an interrupt at a valide edge. Therefore, if the INT interrupt is not used, it must be disabled and if it is used, this port must be set to input.

(8) Port D-A

Port D-A consists of two analog voltage output pins. Any analog voltage can be generated by setting a value in the D-A register.

(9) **ø** pin

The internal system clock (1/4 the frequency of the oscillator connected between the  $X_{\rm IN}$  and  $X_{\rm OUT}$  pins) is output from this pin. If an STP or WIT instruction is executed, output stops after going "H".

(10) SYNC pin

This pin outputs a signal that is "H" during one cycle of the  $\phi$  during operation code fetch.

(11) R/W pii

This is a control signal output pin that indicates the local bus direction in memory expanding and microprocessor modes.

(12) RD, WR pins

These are local bus write and read timing signal output pins for memory expanding and microprocessor modes. A signal equivalent to the signal otuput from the  $R/\overline{W}$  separated by the  $\phi$  signal is output.

These pins are used exclusively by the 80-pin model.

(13) RESET<sub>OUT</sub> pin

This pin goes "H" while the microprocessor is being reset. It can be used as a reset signal output pin for peripheral devices.

This pin is used exclusively by the 80-pin model.



## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 31 Ports P0-P6 block diagram (single-chip mode) and output only pin output format (1)



## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 32 Ports P0-P6 block diagram (single-chip mode) and output only pin output format (2)



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 at address 00DF<sub>16</sub>), three different operation modes can be selected; single-chip mode, memory expanding mode, and microprocessor mode

In the memory expanding mode and the microprocessor mode, ports P0-P2 can be used as address, and data input/output pins.

Figure 34 shows the functions of ports P0-P2.

The memory map for the single-chip mode is illustrated in Figure 1 and for other modes, in Figure 33.

By connecting  $CNV_{SS}$  to  $V_{SS}$ , all three modes can be selected through software by changing the processor mode bits. Connecting  $CNV_{SS}$  to  $V_{CC}$  automatically forces the microcomputer into microprocessor mode.

The three different modes are explained as follows:




Fig. 33 External memory area in processor mode (M37450M2)

### (1) Single-chip mode (00)

The microcomputer will automatically be in the single-chip mode when started from reset, if  $\text{CNV}_{SS}$  is connected to  $\text{V}_{SS}$ . Ports P0-P2 will work as original I/O ports

#### (2) Memory expanding mode [01]

The microcomputer will be placed in the memory expanding mode when  $\text{CNV}_{SS}$  is connected to  $\text{V}_{SS}$  and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

In this mode, port P0 and port P1 are as a system address bus and the original I/O pin function is lost. Port P2 becomes the data bus of  $D_7$ - $D_0$  (including instruction code) and loses its normal I/O functions.

### (3) Microprocessor mode [10]

After connecting  $\text{CNV}_{\text{SS}}$  to  $\text{V}_{\text{CC}}$  and initiating a reset or connecting  $\text{CNV}_{\text{SS}}$  to  $\text{V}_{\text{SS}}$  and the processor mode bits are set to "10", the microcomputer will automatically default to this mode. In this mode, the internal ROM is inhibited so the external memory is required Other functions are same as the memory expanding mode. The relationship between the input level of  $\text{CNV}_{\text{SS}}$  and the processor mode is shown in Table 3.



# M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

	CM <sub>1</sub>	0	0	1
	См₀	0	1	0
Por	Mode t	Single-chip mode	Memory expanding mode	Microprocessor mode <sub>.</sub>
Port	P0	Ports P0 <sub>7</sub> -P0 <sub>0</sub> 1/O port	Ports P0 <sub>7</sub> -P0 <sub>0</sub> Address A <sub>7</sub> -A <sub>0</sub>	Same as left
Por	t P1	Ports P1 <sub>7</sub> -P1 <sub>0</sub> 1/O port	Ports P1 <sub>7</sub> -P1 <sub>0</sub> Address A <sub>15</sub> -A <sub>8</sub>	Same as left
Por	t P2	Ports P2 <sub>7</sub> -P2 <sub>0</sub>	$ \phi                                    $	Same as left

Fig. 34 Processor mode and function of port P0-P2

Table 3. Relationship between CNV<sub>SS</sub> pin input level and processor mode

CNV <sub>SS</sub>	Mode	Explanation
V <sub>ss</sub>	Single-chip mode	The single-chip mode is set by the reset
	Memory expanding mode	All modes can be selected by changing the processor mode bit with the program
	Microprocessor mode	
V <sub>CC</sub>	Microprocessor mode	The microprocessor mode is set by the reset

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## **CLOCK GENERATING CIRCUIT**

The built-in clock generating circuits are shown in Figure 37.

When an STP instruction is executed, the internal clock  $\phi$  stops oscillating at "H" level. At the same time, FF $_{16}$  is set in the low-order byte of timer 1, 03 $_{16}$  is set in the high-order byte, and timer 1 count source is forced to  $f(X_{\rm IN})$  divided by four. This connection is cleared when timer 1 overflows or the reset is in, as discussed in the timer section.

The oscillator is restarted when an interrupt is accepted However, the clock  $\phi$  keeps its "H" level until timer 1 over-flows

This is because the oscillator needs a set-up period if a ceramic or a quartz crystal oscillator is used.

When the WIT instruction is executed, the clock  $\phi$  stops in the "H" level but the oscillator continues running. This wait state is cleared when an interrupt is accepted Since the oscillation does not stop, the next instructions are executed at once.

To return from the stop or the wait status, the interrupt enable bit must be set to "1" before executing STP or WIT instruction. Especially, to return from the stop status, the timer 1 count enable bit must be set to "1" and the timer 1 interrupt enable bit must be set to "0" before executing STP instruction

With the M37450, the MISRG2 bit 6 shown in Figure 22 can be used to double the bus cycle. However, the timer, UART, and PWM operations are unafflected. This facilitates

accessing of slow peripheral LSIs when external memory and I/O are extended in memory expanding mode or microprocessor mode. Note that this bit also affects the bus cycle in single-chip mode.

The circuit example using a ceramic oscillator (or a quartz crystal oscillator) is shown in Figure 35.

The constant capacitance will differ depending on which oscillator is used, and should be set to the manufactures suggested value.

The example of external clock usage is shown in Figure 36.  $X_{\rm IN}$  is the input, and  $X_{\rm OUT}$  is open.




Fig. 35 External ceramic resonator circuit




Fig. 36 External clock input circuit




Fig. 37 Block diagram of clock generating circuit



# M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### PROGRAMMING NOTES

- (1) Processor status register
  - Except for the interrupt inhibit flag (I) being set to "1", the content of the processor status register (PS) is unpredictable after a reset. Therefore, flags affecting program execution must be initialized.

The T flag and D flag which affect arithmetic operations, must always be initialized.

- A NOP instruction must be used after the execution of a PLP instruction.
- (2) Interrupts

Even though the BBC and BBS instructions are executed just after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.

- (3) Decimal operations
  - Decimal operations are performed by setting the decimal mode flag (D) and executing the ADC or SBC instruction. In this case, there must be at least one instruction following the ADC or SBC instruction before executing the SEC, CLC, or CLD instruction.
  - The N (Negative), V(Overflow), and Z(Zero) flags are ignored during decimal mode.
- (4) Timers
  - 1. The frequency dividing ratio when n (0 to 65535) is written in the timer latch is 1/(n+1).
  - When directly writing a value in the timer, set the count enable bit to count disable (0) and write in the low-order byte first and then in the high-order byte.
  - The timer value must be read from the high-order byte first.
- (5) Serial I/O

In clock synchronous serial I/O mode, if the receiver is to output an  $\overline{S_{RDY}}$  using an external clock, the receive enable bit,  $\overline{S_{RDY}}$  output enable bit, and transmission enable bit must be set to "1".

(6) A-D conversion

The comparator consists of coupling capacitors that lose their charge when the clock frequency is low. Therefore,  $f(X_{IN})$  must be no less than 1MHz during A-D conversion. (If the bus cycle control bit is "1", the bus cycle is doubled and the A-D conversion time is also doubled, therefore,  $f(X_{IN})$  must not be less than 2MHz.) Also, the STP and WIT instructions must not be executed during A-D conversion.

(7) STP instruciton

The STP instruction must be executed after setting the timer 1 count enable bit (bit 4 at address  $00DE_{16}$ ) to enable ("1").

- (8) Multiply/Divide instructions
  - The MUL and DIV instructions are not affected by the T and D flags.
  - The contents of the processor status register are unaffected by multiply or divide instructions.

#### DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- · mask ROM order confirmation form
- · mark specification form
- · ROM data ······EPROM 3 sets

# M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		Ratings -0.3 to 7 -0.3 to 7 -0.3 to V <sub>CC</sub> +0.3 -0.3 to 13 -0.3 to V <sub>CC</sub> +0.3  1000(Note 1) -10 to 70 -40 to 125	V
Vı	Input voltage X <sub>IN</sub> , RESET		-0.3 to 7	V
Vı	Input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , ADV <sub>REF</sub> , DAV <sub>REF</sub> , V <sub>REF</sub> , AV <sub>CC</sub>	With respect to V <sub>SS</sub> Output transistors are	-0.3 to 7 -0.3 to 7 -0.3 to V <sub>CC</sub> +0.3  -0.3 to 13  -0.3 to V <sub>CC</sub> +0.3  1000(Note 1) -10 to 70	<b>v</b>
Vı	Input voltage CNV <sub>SS</sub>	at "off" state	-0.3 to 13	V
V <sub>o</sub>	Output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , X <sub>OUT</sub> , $\phi$ R/W, RD, WR, SYNC, RESET <sub>OUT</sub>		-0.3 to V <sub>CC</sub> +0.3	v
Pd	Power dissipation	T <sub>a</sub> = 25℃	1000(Note 1)	mW
Topr	Operating temperature		-10 to 70	°C
Tstg	Storage temperature		-40 to 125	°C

Note 1: 500mW in case of the flat package

### RECOMMENDED OPERATING CONDITIONS

( $V_{CC}$ =5 $V\pm10\%$ ,  $T_a$ =-10 to 70°C unless otherwise noted)

Symbol	Parameter	Soly voltage		11-4	
Symbol	Parameter	Mın	Тур	Max	Unit
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	٧
V <sub>ss</sub>	Supply voltage		0		٧
ViH	"H" input voltage RESET, XIN, CNVSS (Note 1)	0.8V <sub>CC</sub>		V <sub>CC</sub>	٧
V <sub>IH</sub>	P6 <sub>0</sub> -P6 <sub>7</sub>	2.0		V <sub>cc</sub>	٧
VIL	"L" input voltage CNV <sub>SS</sub> (Note 1)	0		0. 2V <sub>CC</sub>	٧
VIL	P6 <sub>0</sub> -P6 <sub>7</sub>	0		0.8	٧
VIL	"L" input voltage RESET	0		0.12V <sub>CC</sub>	V
VIL	"L" input voltage X <sub>IN</sub>	0		0.16V <sub>CC</sub>	V
l <sub>oL(peak)</sub>				10	mA
I <sub>OL(avg)</sub>	"L" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note 2)			5	mA
loн(peak)	"H" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			-10	mA
I <sub>он(avg)</sub>	"H" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note 2)			-5	mA
f(X <sub>IN</sub> )	Internal clock oscillating frequency	1		10	MHz

Note 1 : Ports operating as special function pins  $INT_1-INT_3(P6_0-P6_2)$ ,  $EV_1-EV_3(P3_0-P3_2)$ ,  $R_XD(P3_4)$ ,

 $\mathrm{S}_{\mathrm{CLK}}(\,\mathrm{P3}_{6})$ 

2 :  $I_{OL(avg)}$  and  $I_{OH(avg)}$  are the average current in 100ms

3 : The total of IoL of Port P0, P1 and P2 should be 40mA (max.)

The total of  $I_{OL}$  of Port P3, P5, P6, R/W SYNC, RESET<sub>OUT</sub>,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$  and  $\phi$  should be 40mA (max )

The total of IOH of Port P0, P1, and P2 should be 40mA (max)

The total of  $I_{OH}$  of Port P3, P5, P6, R/W, SYNC, RESET<sub>OUT</sub>,  $\overline{RD}$ ,  $\overline{WR}$ , and  $\phi$  should be 40mA (max ).



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# **ELECTRICAL** CHARACTERISTICS ( $V_{CC}=5V\pm10\%$ , $V_{SS}=0$ V, $T_a=-10$ to $70^{\circ}$ C, $f(X_{IN})=10$ MHz)

Symbol	Parameter	Test conditions	Limits			Unit
Syllibol	Farameter		Min	Тур	Max	Unit
V <sub>OH</sub>	"H" output voltage RD, WR, R/W, SYNC, RESET <sub>OUT</sub> , φ	I <sub>OH</sub> =— 2 mA	V <sub>cc</sub> -1			V
V <sub>OH</sub>	"H" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	I <sub>OH</sub> = - 5 mA	V <sub>cc</sub> -1			V
V <sub>OL</sub>	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , RD, WR, R/W, SYNC, RESET <sub>OUT</sub> , \$\phi\$	I <sub>OL</sub> =2 mA			0. 45	٧
V <sub>OL</sub>	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	I <sub>OL</sub> =5 mA			1	V
$V_{T^+} - V_{T^-}$	Hysteresis $INT_1-INT_3(P6_0-P3_2)$ , $EV_1-EV_3(P3_0-P3_2)$ , $R_XD(P3_4)$ , $S_{CLK}(P3_6)$	Function input level	0.3		1	٧
$V_{T+} - V_{T-}$	Hysteresis RESET				0.7	V
$V_{T+} - V_{T-}$	Hysteresis X <sub>IN</sub>		0.1		0.5	٧
I <sub>IL</sub>	"L" input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>	$V_i = V_{SS}$	-5		5	μΑ
I <sub>IH</sub>	"H" input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>	V <sub>i</sub> =V <sub>CC</sub>	-5		5	μΑ
V <sub>RAM</sub>	RAM retention voltage	At stop mode	2			V
Icc	Supply current	f(X <sub>IN</sub> )=10MHz At system operation		· 6	10	mA
'CC	outpry current	At stop mode (Note 1)		1	10	μΑ

Note 1 : The terminals RD, WR, SYNC, R/W, RESET<sub>OUT</sub>, φ, D-A<sub>1</sub> and D-A<sub>2</sub> are all open The other ports, which are in the input mode, are connected to V<sub>SS</sub> A-D converter is in the A-D completion state. The current through ADV<sub>REF</sub> and DAV<sub>REF</sub> is not included. (Fig. 41)

#### **A-D CONVERTER CHARACTERISTICS**

 $(V_{CC}=AV_{CC}=5\,V,\ V_{SS}=AV_{SS}=0\,V,\ T_a=25\,^{\circ}\!\!C,\ f(X_{IN})=10MHz$  unless otherwise noted)

Symbol	Barranatan	Took and drawn		Limits			
Symbol	Parameter	Test conditions	Mın	Тур	Max	Unit	
_	Resolution				8	Bits	
_	Absolute accuracy	V <sub>CC</sub> =AV <sub>CC</sub> =ADV <sub>REF</sub> =5.12V		±1.5	±3	LSB	
t <sub>CONV</sub>	Conversion time				49	t <sub>c(∅)</sub>	
VIA	Analog input voltage		AV <sub>SS</sub>		AV <sub>CC</sub>	V	
VADVREF	Reference input voltage		2		Vcc	V	
RLADDER	Ladder resistance value	ADV <sub>REF</sub> = 5 V	2	7.5	10	kΩ	
IIADVREF	Reference input current	ADV <sub>REF</sub> = 5 V	0.5	0.7	2.5	mA	
V <sub>AVCC</sub>	Analog power supply input voltage			V <sub>CC</sub>		V	
VAVSS	Analog power supply input voltage			0		V	

## D-A CONVERTER CHARACTERISTICS (V<sub>CC</sub>= 5 V, V<sub>SS</sub>=AV<sub>SS</sub>= 0 V, T<sub>a</sub> = 25°C unless otherwise noted)

Ob .d	Parameter	Total and debugan		Unit		
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
-	Resolution				8	Bits
_	Full scale deviation	V <sub>CC</sub> =DAV <sub>REF</sub> =5V			1.0	%
t <sub>su</sub>	Set time				3	μs
Ro	Output resistance		1	2	4	kΩ
V <sub>AVSS</sub>	Analog power supply input voltage			0		٧
V <sub>DAVREF</sub>	Reference input voltage		4		Vcc	٧
IDAVREF	Reference power input current (Each pin)	-	0	2.5	5	mA



# M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# TIMING REQUIREMENTS

Port/single-chip mode ( $v_{cc}=5v\pm10\%$ ,  $v_{ss}=0v$ ,  $v_{a}=-10$  to  $70^{\circ}$ C, unless otherwise noted)

Symbol	Parameter	Test condition		Limits		Unit
Symbol	Faiametei	rest condition	Mın.	Тур	Max	Unit
t <sub>su(POD</sub> −ø)	Port P0 input setup time	,	200			ns
t <sub>su(P1D−ø)</sub>	Port P1 input setup time		200			ns
t <sub>SU(P2D-ø)</sub>	Port P2 input setup time		200			ns
t <sub>su(P3D</sub> ø)	Port P3 input setup time		200			ns
t <sub>SU(P4D</sub> −ø)	Port P4 input setup time		200			ns
t <sub>Su(P5D</sub> −ø)	Port P5 input setup time		200			ns
t <sub>SU(P6D</sub> -ø)	Port P6 input setup time		200			ns
th(∳—POD)	Port P0 input hold time		40			ns
th(∳P1D)	Port P1 'input hold time		40			ns
th(ø-P2D)	Port P2 input hold time	Fig 38	40			ns
th(øP3D)	Port P3 input hold time		40			ns
t <sub>h(∲P4D)</sub>	Port P4 input hold time		40			ns
th(∳—P5D)	Port P5 input hold time		40			ns
th(∳—P6D)	Port P6 input hold time		40			ns
t <sub>C</sub> (X <sub>IN</sub> )	External clock input cycle time		100		1000	ns
$t_W(X_{IN}L)$	External clock input "L" pulse width		30			ns
$t_W(X_{IN}H)$	External clock input "H" pulse width		30			ns
$t_{r}(X_{IN})$	External clock rising edge time				20	ns
$t_f(X_{IN})$	External clock falling edge time				20	ns

# Master CPU bus interface timing $(\overline{R} \text{ and } \overline{W} \text{ separation type mode})$

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-10 \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted})$ 

0	D	T		Limit		
Symbol	Parameter	Test condition	Min	Тур	Max	Unit
t <sub>su(CS-R)</sub>	CS setup time		0			ns
t <sub>su(cs-w)</sub>	CS setup time		0			ns
th(R-CS)	CS hold time		0			ns
th(w-cs)	CS hold time		0			ns
tsu(A-R)	A0 setup time		40			ns
t <sub>SU(AW)</sub>	A0 setup time	Fig 39	40			ns
th(R-A)	A0 hold time		10			ns
th(w-A)	A0 hold time		10			ns
t <sub>W(R)</sub>	Read pulse width		160			ns
t <sub>w(w)</sub>	Write pulse width		160			ns
t <sub>su(D-w)</sub>	Date input setup time before write		100			ns
th(w-D)	Date input hold time after write		10			ns

# Master CPU bus interface timing (R/W type mode)

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-10 \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Complete at	Parameter	Test sendition	Limits			11-4
Symbol	Parameter	lest condition	Min	Тур.	Max.	Unit
t <sub>su(cs-E)</sub>	CS setup time		0			ns
th(E-CS)	CS hold time		0			ns
t <sub>SU(A-E)</sub>	A0 setup time		40			ns
th(E-A)	A0 hold time		10			ns
tsu(RW-E)	R/W setup time	Test condition  Fig 39	40			ns
th(E-RW)	R/W hold time		10	,		ns
t <sub>W(EL)</sub>	Enable clock "L" pulse width		160			ns
t <sub>W(EH)</sub>	Enable clock "H" pulse width		160			ns
t <sub>r(E)</sub>	Enable clock rising edge time				25	ns
t <sub>f(E)</sub>	Enable clock falling edge time				25	ns
t <sub>su(D-E)</sub>	Data input setup time before write		100			ns
th(E-D)	Data input hold time after write	Fig 39	10			ns



# M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# Local bus/memory expansion mode, microprocessor mode

( $V_{CC}$ =5V±10%,  $V_{SS}$ =0V,  $T_a$ =-10 to 70°C, unless otherwise noted)

Symbol	Parameter	Test condition	Limits		Max	Unit
Symbol	Symbol	rest condition	Mın	Тур	Max	Unit
t <sub>su(D−¢)</sub>	Data input setup time		130			ns
t <sub>h(≠D)</sub>	Data input hold time	5 10	0			ns
t <sub>su(D-RD)</sub>	Data input setup time	Fig 40	130			ns
t <sub>h(RD-D)</sub>	Data input hold time		0			ns



# M37450M2-XXXSP/FP,M37450M4-XXXSP/FP M37450M8-XXXSP/FP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## **SWITCHING CHARACTERISTICS**

**Port/single-chip** mode ( $V_{cc}=5V\pm10\%$ ,  $V_{ss}=0V$ ,  $T_a=-10$  to  $70^{\circ}C$ , unless otherwise noted)

Symbol	Parameter	Test condition	Limits			11-14
Symbol	raiametei	rest condition	Min.	Тур	Max	Unit
t <sub>d(≠P0Q)</sub>	Port P0 data output delay time				200	ns
t <sub>d(ø-P1Q)</sub>	Port P1 data output delay time				200	ns
td(ø-P2Q)	Port P2 data output delay time				200	ns
t <sub>d(∲-P3Q)</sub>	Port P3 data output delay time				200	ns
t <sub>d(∳P5Q)</sub>	Port P5 data output delay time				200	ns
t <sub>d(ø-P6Q)</sub>	Port P6 data output delay time	Fig 38			200	ns
t <sub>C(∅)</sub>	Cycle time		400		4000	ns
t <sub>W(∳H)</sub>	φ clock pulse width ("H" level)		190			ns
t <sub>W(øL)</sub>	φ clock pulse width ("L" level)		170			ns
t <sub>r(\$\phi\$)</sub>	$\phi$ clock rising edge time				20	ns
t <sub>f(φ)</sub>	$\phi$ clock falling edge time				20	ns

# Master CPU bus interface ( $\overline{R}$ and $\overline{W}$ separation type mode)

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-10 \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Cumhal	Parameter	Test condition	Limits	Limits		
Symbol	Parameter	rest condition	Mın	Тур	Max	Unit
ta(R-D)	Data output enable time after read				120	ns
t <sub>V(R-D)</sub>	Data output disable time after read	Fig. 30	10		85	ns
t <sub>PLH(R-PR)</sub>	PRDY output transmission time after read	Fig 39			150	ns
t <sub>PLH(W-PR)</sub>	P <sub>RDY</sub> output transmission time after write				150	ns

# Master CPU bus interface (R/W type mode) (V<sub>cc</sub>=5v±10%, V<sub>ss</sub>=0v, T<sub>a</sub>=-10 to 70°C, unless otherwise noted)

0	Parameter	Test condition	Limits			Unit
Symbol	Parameter	Test condition	Mın	Тур	Max	Onit
ta(E-D)	Data output enable time after read				120	ns
t <sub>V(E-D)</sub>	Data output disable time after read	Fig 39	10		85	ns
t <sub>PLH(E-PR)</sub>	P <sub>RDY</sub> output transmission time after E clock				150	ns

# Local bus/memory expansion mode, microprocessor mode

(V<sub>CC</sub>=5V±10%, V<sub>SS</sub>=0V, T<sub>a</sub>=-10 to 70°C, unless otherwise noted)

Symbol		T	Limits			Unit
	Parameter	Test condition	Mın.	Тур.	Max	Onit
t <sub>d(∲-A)</sub>	Address delay time after $\phi$				150	ns
t <sub>∨(φ-A)</sub>	Address effective time after $\phi$		10			ns
t <sub>V(RD-A)</sub>	Address effective time after RD		10			ns
t <sub>V(WR-A)</sub>	Address effective time after WR		10			ns
t <sub>d(∲−D)</sub>	Data output delay time after $\phi$				160	ns
t <sub>d(wn-D)</sub>	Data output delay time after WR	Fig 40			160	ns
t <sub>∨(φ-D)</sub>	Data output effective time after $\phi$	Fig 40	20			ns
t <sub>V(WR-D)</sub>	Data output effective time after WR		20			ns
t <sub>d(≠-RW)</sub>	R/W delay time after ∅				150	ns
td(ø-sync)	SYNC delay time after $\phi$				150	ns
t <sub>W(RD)</sub>	RD pulse width		170			ns
t <sub>W(WR)</sub>	WR pulse width		170			ns



# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## **TEST CONDITION**

Input voltage level: VIH 2.4V

V<sub>IL</sub> 0.45V

Output test level: V<sub>OH</sub> 2.0V

V<sub>OL</sub> 0.8V




Fig. 38 Test circuit in single-chip mode




Fig. 39 Master CPU bus interface test circuit




Fig. 40 Local bus test circuit





Fig. 41  $I_{CC}$  (at stop mode) test condition

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# **TIMING DIAGRAM**


### Port/single-chip mode timing diagram



Note :  $V_{IH}$ =0.8 $V_{CC}$ ,  $V_{IL}$ =0.16 $V_{CC}$  of  $X_{IN}$ 

## Master CPU bus interface/ $\overline{R}$ and $\overline{W}$ separation type timing diagram


#### Read






# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### Write




#### Master CPU interface/ R/W type timing diagram






# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### Local bus timing diagram







# M37450S1SP/FP,M37450S2SP/FP M37450S4SP/FP

8-BIT CMOS MICROCOMPUTER

#### DESCRIPTION

The M37450S1SP/FP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or an 80-pin plastic molded QFP. In addition to its simple instruction sets, the ROM, RAM and I/O addresses are placed on the same memory map to enable easy programming. It is suited for office automation equipment and control devices. The low power consumption made possible by the use of a CMOS process makes it especially suitable for battery powered devices requiring low power consumption. It also has a unique feature that enables it to be used as a slave microcomputer.

M37450S1SP/FP, M37450S2SP/FP and M37450S4SP/FP have basically the same functions as M37450M2-XXXSP/FP except the RAM size and the fact that these three need external ROM area. The differences among M37450S1SP/FP, M37450S2SP/FP and M37450S4SP/FP are as shown below.

Туре	RAM size
M37450S1SP/FP	128 bytes
M37450S2SP/FP	256 bytes
M37450S4SP/FP	448 bytes

Also M37450S1SP has the same function as M37450M2-XXXSP/FP in microprocessor mode and M37450S2SP/FP has the same function as M37450M4-XXXSP/FP in microprocessor mode.

#### **FEATURES**

•	Number of basic instructions 71
	69 MELPS 740 basic instructions + 2 multiply/divide in-
	structions

•	memory size	ROM ·····None
		RAM 128 bytes (M37450S1SP/FP)
		256 bytes (M37450S2SP/FP)
		448 bytes (M37450S4SP/FP)

•	Instruction execution time
	(minimum instructions at 10 MHz frequency) ····· 0.8//s

	(minimum metadadis at 10 min 2 mequency)	0.0μ3
•	Single power supply5V	±10%

•	Power dissi	pation n	ormal ope	ration mode	
	(at 10MH	z freque	ency) ······		····· 30mW

	(at rountie modacito)	0011111
•	Subroutine nesting ···· 64 levels max.	(M37450S1SP/FP)


		 (,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,
•	Interrupt·····	 ····· 15 ev	ents/

•	Master CPU bus interface 1 byt
•	16-bit timer ·····

- 8-bit timer (Serial I/O use) -----1
- Serial I/O (UART or clock synchronous) ......1
   A-D converter (8bit resolution) .......3 channels (DIP)
- 8 channels (QFP)
- PWM output (8-bit or 16-bit) .....1

Programmable I/O


- Output (Port D-A<sub>1</sub>, D-A<sub>2</sub>) ......2




#### **APPICATION**

Slave controller for PPCs, facsimiles and page printers HDD, optical disk, inverter and industrial motor controllers Industrial robots and machines









# M37450S1SP/FP,M37450S2SP/FP M37450S4SP/FP

## 8-BIT CMOS MICROCOMPUTER

# FUNCTIONS OF M37450S1SP/FP, M37450S2SP/FP, M37450S4SP/FP

	Parameter		Function		
Number of basic instructions			71(69 MELPS 740 basic instructions+2)		
Instruction execution time		0.8 \( \mu \) s(minimum instructions, at 10MHz of frequency)			
Clock frequency			10MHz(max)		
	M37450S1SP/FP		128 bytes		
RAM size	M37450S2SP/FP		256 bytes		
	M37450S4SP/FP		448 bytes		
	P3, P5, P6	1/0	8-bit×3		
Input/Output port	P4	Input	3-bit×1(8-bit×1 for 80-pin model)		
	D-A	Output	2-bit×1		
Serial I/O			UART or clock synchronous		
T			16-bit timer×3,		
Timers			8-bit timer(serial I/O baud rate generator)×1		
A-D converter			8-bit×3 channels(8 channels for 80-pin model)		
D-A converter		7	8-bit×2 channels		
Pulse width modulator			8-bit or 16-bit×1		
Data bus buffer			1-byte input and output each		
Cubandan			64-levels(max for M37450S1SP/FP)		
Subroutine nesting			96-levels(max for M37450S2SP/FP, M37450S4SP/FP)		
Interrupt			6 external interrupts, 8 internal interrupts one software interrupt		
Clock generating circuit			Built-in(ceramic or quarts crystal oscillator)		
Supply voltage			5V±10%		
Power dissipation			30mW(at 10MHz frequency)		
Innut/Output abovestors	Input/Output voltage		5V		
Input/Output characters	Output current		±5mA(max)		
Operating temperature range	Э		-10~70℃		
Device structure			CMOS silicon gate		
Deales	M37450S1SP, M37450S2SP, N	137450S4SP	64-pin shrink plastic molded DIP		
Package	M37450S1FP, M37450S2FP, M37450S4FP		80-pin plastic molded QFP		



# M37450S1SP/FP,M37450S2SP/FP M37450S4SP/FP

# 8-BIT CMOS MICROCOMPUTER

# PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V $\pm$ 10% to V <sub>CC</sub> , and 0V to V <sub>SS</sub>
CNV <sub>ss</sub>	CNV <sub>SS</sub>	Input	This is connected to V <sub>CC</sub>
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles(under normal V <sub>CC</sub> conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
XIN	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a
Хоит	Clock output	Output	quartz crystal oscillator is connected between the $X_{IN}$ and $X_{OUT}$ pins if an external clock is used, the clock source should be connected to the $X_{IN}$ pin and the $X_{OUT}$ pin should be left open
φ	Timing output	Output	Outputs signal consisting of oscillating frequency divided by four
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs
R/W	Read/Write status output	Output	This signal determines the direction of the data bus. It is "H" during read and "L" during write
A <sub>0</sub> ~A <sub>15</sub>	Address bus	Output	This is 16-bit address bus
D <sub>0</sub> ~D <sub>7</sub>	Data bus	1/0	This is 8-bit data bus
P3₀~P3 <sub>7</sub>	Input/Output port P3	1/0	Port P3 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programed as input or output. The output structure is CMOS output. Serial I/O, PWM output, or even I/O function can be selected with a program.
P4 <sub>0</sub> ~P4 <sub>2</sub> (P4 <sub>0</sub> ~P4 <sub>7</sub> )	Input port P4	Input	Analog input pin for the A-D converter. The 64-pin model has three pins and the 80-pin model has eight pins. They may also be used as digital input pins.
P5 <sub>0</sub> ∼P5 <sub>7</sub>	Input/Output port P5	1/0	An 8-bit input/output port with the same function as P3. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program.
P6₀~P6 <sub>7</sub>	Input/Output port P6	1/0	An 8-bit input/output port with the same function as P3 Pins P6 <sub>3</sub> ~P6 <sub>7</sub> change to a control bus for the master CPU when slave mode is selected with a program Pins P6 <sub>9</sub> ~P6 <sub>2</sub> may be programmed as external interrupt input pins
D-A <sub>1</sub> , D-A <sub>2</sub>	D-A output	Output	Analog signal from D-A converter is output
V <sub>REF</sub>	Reference voltage input	Input	Reference voltage input pin for A-D and D-A converter. This pin is for 64-pin model only
ADV <sub>REF</sub>	A-D reference voltage input	Input	Reference voltage input pin for A-D converter This pin is for 80-pin model only
DAV <sub>REF</sub>	D-A reference voltage input	Input	Reference voltage input pin for D-A converter This pin is for 80-pin model only
AVss	Analog power supply -		Ground level input pin for A-D and D-A converter Same voltage as V <sub>SS</sub> is applied
AV <sub>cc</sub>	Analog power supply		Power supply input pin for A-D converter This pin is for 80-pin model only. Same voltage as $V_{\rm CC}$ is applied in the case of the 64-pin model AV $_{\rm CC}$ is connected to $V_{\rm CC}$ internally
RD	Read signal output	Output	Control signal output as active "L" when valid data is read from data bus. This pin is for 80-pin model only
WR	Write signal output	Output	Control signal output as active "L" when writing data from data bus to external component. This pin is for 80-pin model only
RESET <sub>OUT</sub>	Reset output	Output	Control signal output as active "H" during reset. It is used as a reset output signal for peripheral components. This pin is for 80-pin model only



# M37450S1SP/FP,M37450S2SP/FP M37450S4SP/FP

#### 8-BIT CMOS MICROCOMPUTER

#### **BASIC FUNCTION BLOCKS**

The differences between M37450M2-XXXSP/FP and M37450S1SP/FP are noted below. Other functions are the same as M37450M2-XXXSP/FP in microprocessor mode.

#### **MEMORY**

#### · Special Function Register (SFR) Area

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers.

#### · RAM

RAM is used for data storage as well as a stack area.

#### · Interrupt Vector Area

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated. This area must be located in ROM area.

#### Zero Page

Zero page addressing mode is useful because it enables access to this area with only 2 bytes.

#### Special Page

Special page addressing mode is useful because it enables access to this area with only 2 bytes




Fig. 1 Memory map



# M37450S1SP/FP,M37450S2SP/FP M37450S4SP/FP

## 8-BIT CMOS MICROCOMPUTER

00D6 <sub>16</sub>	P3 register	00EB <sub>16</sub>	PWM register (low-order)
00D7 <sub>16</sub>	P3 directional register	00EC <sub>16</sub>	PWM register (high-order)
00D8 <sub>16</sub>	P4 register	00ED <sub>16</sub>	Timer 1 control register
00D9 <sub>16</sub>	Reserved	00EE <sub>16</sub>	Timer 2 control register
00DA <sub>16</sub>	P5 register	00EF <sub>16</sub>	Timer 3 control register
00DB <sub>16</sub>	P5 directional register	00F0 <sub>16</sub>	Timer 1 register (low-order)
00DC <sub>16</sub>	P6 register	00F1 <sub>16</sub>	Timer 1 register (high-order)
00DD <sub>16</sub>	P6 directional register	00F2 <sub>16</sub>	Timer 1 latch (low-order)
00DE <sub>16</sub>	MISRG1	00F3 <sub>16</sub>	Timer 1 latch (high-order)
00DF <sub>16</sub>	MISRG2	00F4 <sub>16</sub>	Timer 2 register (low-order)
00E0 <sub>16</sub>	D-A1 register	00F5 <sub>16</sub>	Timer 2 register (high-order)
00E1 <sub>16</sub>	D-A2 register	00F6 <sub>16</sub>	Timer 2 latch (low-order)
00E2 <sub>16</sub>	A-D register	00F7 <sub>16</sub>	Timer 2 latch (high-order)
00E3 <sub>16</sub>	A-D control register	00F8 <sub>16</sub>	Timer 3 register (low-order)
00E4 <sub>16</sub>	Data bus buffer register	00F9 <sub>16</sub>	Timer 3 register (high-order)
00E5 <sub>16</sub>	Data bus buffer status register	00FA <sub>16</sub>	Timer 3 latch (low-order)
00E6 <sub>16</sub>	Receive/transmit buffer register	00FB <sub>16</sub>	Timer 3 latch (high-order)
00E7 <sub>16</sub>	Serial I/O status register	00FC <sub>16</sub>	Interrupt request register 1
00E8 <sub>16</sub>	Serial I/O control register	00FD <sub>16</sub>	Interrupt request register 2
00E9 <sub>16</sub>	UART control register	00FE <sub>16</sub>	Interrupt control register 1
00EA <sub>16</sub>	Baud rate generator	00FF <sub>16</sub>	Interrupt control register 2

Fig. 2 SFR (Special Function Register) memory map

# M37450S1SP/FP,M37450S2SP/FP M37450S4SP/FP

#### 8-BIT CMOS MICROCOMPUTER

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.3~7	V
$V_{i}$	Input voltage RESET, X <sub>IN</sub>			V
	Input voltage D <sub>0</sub> ~D <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> ,			<del>                                     </del>
V,	P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , ADV <sub>REF</sub> ,	With respect to Vss	-0.3- W 10.3	V
	DAV <sub>REF</sub> , V <sub>REF</sub> , AV <sub>CC</sub>	Output transistors are	-0.3~7 -0.3~7 -0.3~7 -0.3~V <sub>cc</sub> +0.3 -0.3~V <sub>cc</sub> +0.3  1000 (Note 1) -10~70	V
Vı	Input voltage CNV <sub>SS</sub>	at "OFF" state	-0.3~7 -0.3~7 -0.3~7 -0.3~V <sub>cc</sub> +0.3 -0.3~V <sub>cc</sub> +0.3  1000 (Note 1) -10~70	V
	Output voltage A <sub>0</sub> ~A <sub>15</sub> , D <sub>0</sub> ~D <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> ,			1
V <sub>O</sub>	P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , X <sub>OUT</sub> ,		-0.3~13	V
	$\phi$ , $\overline{RD}$ , $\overline{WR}$ , $R/\overline{W}$ , $RESET_{OUT}$ , SYNC		-0.3~V <sub>CC</sub> +0.3	\ \ \
Pd	Power dissipation	T <sub>a</sub> = 25℃	1000 (Note 1)	mW
Topr	Operating temperature			°C
Tstg	Storage temperature		<b>−40~125</b>	°C

Note 1: 500mW for QFP type

## RECOMMENDED OPERATING CONDITIONS

 $(V_{CC}=5V\pm10\%, T_a=-10\sim70^{\circ}C \text{ unless otherwise noted})$ 

Committee and	Parameter					
Symbol	raiametei		Nom	Max	Unit	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	٧	
V <sub>ss</sub>	Supply voltage		0		٧	
V <sub>IH</sub>	"H" Input voltage RESET, XIN, CNVSS (Note 1)	0.8V <sub>CC</sub>		V <sub>cc</sub>	٧	
V <sub>IH</sub>	"H" Input voltage $D_0 \sim D_7$ , $P3_0 \sim P3_7$ , $P4_0 \sim P4_7$ , $P5_0 \sim P5_7$ , $P6_0 \sim P6_7$ (except Note 1)	2.0		V <sub>CC</sub>	V	
V <sub>IL</sub>	"L" Input voltage CNV <sub>SS</sub> (Note 1)	0		0.2V <sub>CC</sub>	V	
V <sub>IL</sub>	"L" Input voltage $D_0 \sim D_7$ , $P3_0 \sim P3_7$ , $P4_0 \sim P4_7$ , $P5_0 \sim P5_7$ , $P6_0 \sim P6_7$ (except Note 1)	0		0.8	٧	
VIL	"L" Input voltage RESET	0		0.12V <sub>CC</sub>	V	
VIL	"L" Input voltage X <sub>IN</sub>	0		0.16V <sub>CC</sub>	V	
I <sub>OL</sub> (peak)	"L" peak output current $A_0 \sim A_{15}$ , $D_0 \sim D_7$ , $P3_0 \sim P3_7$ , $P5_0 \sim P5_7$ , $P6_0 \sim P6_7$			10	mA	
l <sub>oL(avg)</sub>	"L" average output current $A_0\sim A_{15},\ D_0\sim D_7,$ $P3_0\sim P3_7,\ P5_0\sim P5_7,$ $P6_0\sim P6_7\ (Note\ 2)$			5	mA	
I <sub>он(peak)</sub>	"H" peak output current $A_0\sim A_{15},\ D_0\sim D_7,$ $P3_0\sim P3_7,\ P5_0\sim P5_7,$ $P6_0\sim P6_7$			-10	mA	
I <sub>он(avg)</sub>	"H" average output current $A_0\sim A_{15},\ D_0\sim D_7,$ $P3_0\sim P3_7,\ P5_0\sim P5_7,$ $P6_0\sim P6_7\ (Note\ 2)$			-5	mA	
f(X <sub>IN</sub> )	Clock oscillating frequency	1		10	МН	

Note 1 : Ports operate as INT<sub>1</sub>~INT<sub>3</sub>(P6<sub>0</sub>~P6<sub>2</sub>), EV<sub>1</sub>~EV<sub>3</sub>(P3<sub>0</sub>~P3<sub>2</sub>), R<sub>X</sub>D(P3<sub>4</sub>) and S<sub>CLK</sub>(P3<sub>6</sub>)
2 : The average output current l<sub>OH</sub>(avg) and l<sub>OL</sub>(avg) are the average value during a 100ms
3 : The total of "L" output current l<sub>OL</sub>(peak) of port P3, P5, P6, R/W, SYNC, RESET<sub>OUT</sub>, RD, WR and

The total of "H" output current  $I_{OH(peak)}$  of port P3, P5, P6, R/ $\overline{W}$ , SYNC, RESET<sub>OUT</sub>,  $\overline{RD}$ ,  $\overline{WR}$  and φ is less than 40mA



# M37450S1SP/FP,M37450S2SP/FP M37450S4SP/FP

## 8-BIT CMOS MICROCOMPUTER

# $\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; (v_{\text{CC}} = 5v \pm 10\%, v_{\text{SS}} = 0v, \tau_{\textbf{a}} = -10 \sim 70^{\circ}\text{C}, \\ \textbf{f}(X_{\text{IN}}) = 10 \text{MHz, unless otherwise noted}) \; \\ \textbf{The tension of the property of the pro$

Symbol	Parameter	Test conditions	Limits			Linit
Symbol	Farameter	Test conditions	Min	Тур	Max	Unit
VoH	"H" output voltage RD, WR, R/W, SYNC, RESETOUT, \$\phi\$	I <sub>OH</sub> =-2mA	V <sub>CC</sub> -1			V
<b>V</b> OH	"H" output voltage A <sub>0</sub> ~A <sub>15</sub> , D <sub>0</sub> ~D <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub>	I <sub>OH</sub> =-5mA	v <sub>cc</sub> -1			٧
V <sub>OL</sub>	"L" output voltage A <sub>0</sub> ~A <sub>15</sub> , D <sub>0</sub> ~D <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , RD, WR, R/W, SYNC, RESET <sub>OUT</sub> , $\phi$	I <sub>OL</sub> =2mA			0. 45	V
V <sub>OL</sub>	"L" output voltage $A_0 \sim A_{15}$ , $D_0 \sim D_7$ , $P3_0 \sim P3_7$ , $P5_0 \sim P5_7$ , $P6_0 \sim P6_7$	I <sub>OL</sub> =5mA			1	٧
V <sub>T+</sub> -V <sub>T-</sub>	Hysterisis $INT_1 \sim INT_3 (P6_0 \sim P6_2)$ , $EV_1 \sim EV_3 (P3_0 \sim P3_2)$ , $R_XD(P3_4)$ , $S_{CLK}(P3_6)$	Function input level	0.3		1	V
$V_{T+}-V_{T-}$	Hysterisis RESET				0.7	V
$V_{T+}-V_{T-}$	Hysterisis X <sub>IN</sub>		0.1		0.5	V
l <sub>IL</sub>	"L" input current $D_0 \sim D_7$ , $P3_0 \sim P3_7$ , $P4_0 \sim P4_7$ , $P5_0 \sim P5_7$ , $P6_0 \sim P6_7$ , $\overline{RESET}$ , $X_{IN}$	V <sub>I</sub> =V <sub>SS</sub>	-5		5	μΑ
l <sub>iH</sub>	"H" input current $D_0 \sim D_7$ , $P3_0 \sim P3_7$ , $P4_0 \sim P4_7$ , $P5_0 \sim P5_7$ , $P6_0 \sim P6_7$ , RESET, $X_{IN}$	V <sub>i</sub> =V <sub>CC</sub>	-5		5	μА
V <sub>RAM</sub>	RAM retention voltage	At stop mode	2			V
Icc	Supply current	At system operation $f(X_{IN})=10MHz$		6	10	mA
		At stop mode (Note 1)		1	10	μA

Note 1: The terminals  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{R/W}}$ , SYNC, RESET<sub>OUT</sub>,  $\phi$ , D-A<sub>1</sub> and D-A<sub>2</sub> are all open. The other ports, which are in the input mode, are connected to V<sub>SS</sub>. A-D converter is in the A-D completion state. The current through ADV<sub>REF</sub> and DAV<sub>REF</sub> is not included(Fig.6)

## **A-D CONVERTER CHARACTERISTICS**

 $(V_{CC} = AV_{CC} = 5V, V_{SS} = AV_{SS} = 0V, T_a = 25^{\circ}C, f(X_{IN}) = 10MHz, unless otherwise noted)$ 

Symbol	Parameter	Took and disease		Limits		
		Test conditions	Min	Тур	Max	Unit
	Resolution				8	Bits
_	Absolute accuracy	V <sub>CC</sub> =AV <sub>CC</sub> =ADV <sub>REF</sub> =5.12V		±1.5	±3	LSB
t <sub>CONV</sub>	Conversion time				49	$t_{C}(\phi)$
VIA	Analog input voltage		AV <sub>SS</sub>		AVcc	V
VADVREF	Reference input voltage		2		V <sub>CC</sub>	V
RLADDER	Ladder resistance value	ADV <sub>REF</sub> =5V	2	7.5	10	kΩ
IADVREF	Reference input current	ADV <sub>REF</sub> =5V	0.5	0.7	2.5	mA
VAVCC	Analog power supply input voltage			Vcc		V
V <sub>AVSS</sub>	Analog power supply input voltage			0		٧

# **D-A CONVERTER CHARACTERISTICS** ( $V_{CC} = 5V$ , $V_{SS} = AV_{SS} = 0V$ , $T_A = 25^{\circ}C$ , unless otherwise noted)

Symbol	Parameter ′	T. d. a. d. d.		Limits		
		Test condition	Mın	Тур	Max	Unit
_	Resolution				8	Bits
_	Absolute accuracy	V <sub>CC</sub> =DAV <sub>REF</sub> =5. 12V			1.0	%
t <sub>su</sub>	Setup time				3	μs
Ro	Output resistance		1	2	4	kΩ
V <sub>AVSS</sub>	Analog power supply input voltage			0		V
VDAVREF	Reference input voltage		4		V <sub>CC</sub>	V
IDAVREF	Reference power input current (Each pin)		0	2.5	5	mA

# M37450S1SP/FP,M37450S2SP/FP M37450S4SP/FP

### 8-BIT CMOS MICROCOMPUTER

### TIMING REQUIREMENTS

 $\textbf{Port/Single-chip} \quad \textbf{mode} \ \, (v_{\text{cc}} = 5V \pm 10\%, \, V_{\text{ss}} = 0V, \, T_{\textbf{a}} = -10 \sim 70\%, \, \text{unless otherwise noted})$ 

0	Parameter	Took and diken		Unit		
Symbol		Test condition	Min	Тур	Max	Unit
t <sub>Su(P3D-ø)</sub>	Port P3 input setup time		200			ns
t <sub>Su(P4Dø)</sub>	Port P4 input setup time		200	,		ns
t <sub>SU(P5D-ø)</sub>	Port P5 input setup time		200			ns
t <sub>SU(P6D-ø)</sub>	Port P6 input setup time		200			ns
th(ø-P3D)	Port P3 input hold time		40			ns
th(ø-P4D)	Port P4 input hold time		40			ns
th(#-P5D)	Port P5 input hold time	Fig 3	40			ns
th(#-P6D)	Port P6 input hold time		40			ns
t <sub>C</sub> (X <sub>IN</sub> )	External clock input cycle time		100		1000	ns
tw(XINL)	External clock input "L" pulse width		30			ns
tw(XINH)	External clock input "H" pulse width		30			ns
t <sub>r</sub> (X <sub>IN</sub> )	External clock rising edge time				20	ns
$t_f(X_{IN})$	External clock falling edge time				20	ns

# Master CPU bus interface timing $(\overline{\mathbf{R}} \text{ and } \overline{\mathbf{W}} \text{ separation type mode})$

 $(V_{cc}=5V\pm10\%, V_{ss}=0V, T_a=-10\sim70\%, unless otherwise noted)$ 

0	Parameter	Test condition		Linus		
Symbol			Mın	Тур	Max	Unit
tsu(CS-R)	CS setup time		0			ns
t <sub>su(cs-w)</sub>	CS setup time		0			ns
th(R-CS)	CS hold time		0			ns
th(w-cs)	CS hold time	•	0			ns
t <sub>SU(A-R)</sub>	A0 setup time		40			ns
t <sub>su(A-w)</sub>	A0 setup time	Fig. 3	40			ns
th(R-A)	A0 hold time		10			ns
th(w-A)	A0 hold time		10			ns
t <sub>w(R)</sub>	Read pulse width		160			ns
t <sub>w(w)</sub>	Write pulse width	,	160			ns
t <sub>su(D-w)</sub>	Date input setup time before write		100			ns
th(w-D)	Date input hold time after write		10		1	ns

# Master CPU bus interface timing (R/W type mode)

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-10\sim70^{\circ}C, unless otherwise noted)$ 

O make at	To the section			Limits	Limits	
Symbol	Parameter	Test condition	Mın	Тур	Max	Unit
t <sub>su(CS-E)</sub>	CS setup time		0			ns
th(E-cs)	CS hold time		0			ns
t <sub>SU(A-E)</sub>	A0 setup time		40			ns
t <sub>h(E-A)</sub>	A0 hold time		10			ns
t <sub>SU(RW-E)</sub>	R/W setup time		40			ns
th(E-RW)	R/W hold time	Fig. 4	10			ns
t <sub>W(EL)</sub>	Enable clock "L" pulse width	Fig 4	160			ns
t <sub>W(EH)</sub>	Enable clock "H" pulse width		160			ns
t <sub>r(E)</sub>	Enable clock rising edge time				25	ns
t <sub>f(E)</sub>	Enable clock falling edge time				25	ns
t <sub>Su(D-E)</sub>	Data input setup time before write		100			ns
t <sub>h(E-D)</sub>	Data input hold time after write		10			ns



# M37450S1SP/FP,M37450S2SP/FP M37450S4SP/FP

### 8-BIT CMOS MICROCOMPUTER

# Local bus/Memory expansion mode, Microprocessor mode

(V<sub>CC</sub>=5V $\pm$ 10%, V<sub>SS</sub>=0V, T<sub>a</sub>=-10 $\sim$ 70°C, unless otherwise noted)

0		Test condition		Unit		
Symbol	Parameter		Mın	Тур.	Max.	Onit
t <sub>su(D−ø)</sub>	Data input setup time		100	-		ns
th(ø-D)	Data input hold time	F 5	0			ns
tsu(D-RD)	Data input setup time	Fig 5	100			ns
th(RD-D)	Data input hold time		0			ns



# M37450S1SP/FP,M37450S2SP/FP M37450S4SP/FP

### 8-BIT CMOS MICROCOMPUTER

### **SWITCHING CHARACTERISTICS**

Port/Single-chip mode ( $V_{\text{cc}}=5V\pm10\%$ ,  $V_{\text{ss}}=0V$ ,  $T_{a}=-10\sim70^{\circ}$ , unless otherwise noted)

Symbol	Parameter	Test condition	Limits -			Unit
Symbol	Parameter	rest condition	Mın	Тур	Max	Unit
td(ø-P3Q)	Port P3 data output delay time				200	ns
t <sub>d(∲-P5Q)</sub>	Port P5 data output delay time				200	ns
td(∳-P6Q)	Port P6 data output delay time				200	ns
t <sub>C(ø)</sub>	Cycle time	5.5.0	400		4000	ns
t <sub>W(øH)</sub>	φ clock pulse width ("H" level)	Fig 3	190			ns
t <sub>W(∳L)</sub>	φ clock pulse width ("L" level)		170			ns
t <sub>r(φ)</sub>	φ clock rising edge time				20	ns
t <sub>f(φ)</sub>	φ clock falling edge time				20	ns

# Master CPU bus interface $(\overline{R} \text{ and } \overline{W} \text{ separation type mode})$

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-10\sim70\%$ , unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
Symbol	Farameter	Test condition	Mın	Тур	Max	Unit
ta(R-D)	Data output enable time after read				120	ns
t <sub>V(R-D)</sub>	Data output disable time after read	Fig. 4	10		85	ns
t <sub>PLH(R-PR)</sub>	PRDY output transmission time after read	Fig 4			150	ns
t <sub>PLH(W-PR)</sub>	P <sub>RDY</sub> output transmission time after write				150	ns

# Master CPU bus interface (R/W type mode) ( $V_{cc}=5V\pm10\%$ , $V_{ss}=0V$ , $T_a=-10\sim70^{\circ}C$ , unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
Symbol	Farameter	rest condition	Mın	Тур	Max	UIIIL
ta(E-D)	Data output enable time after read				120	ns
t <sub>V(E-D)</sub>	Data output disable time after read	Fig 4	10		85	ns
t <sub>PLH(E-PR)</sub>	P <sub>RDY</sub> output transmission time after E clock				150	ns

### Local bus/Memory expansion mode, microprocessor mode

(V<sub>CC</sub>=5V $\pm$ 10%, V<sub>SS</sub>=0V, T<sub>a</sub>=-10 $\sim$ 70°C, unless otherwise noted)

Symbol	Parameter	Total and diame	Limits			11-4
Symbol	Parameter	Test condition	Mın	Тур	Max	Unit
t <sub>d(≠−A)</sub>	address delay time after $\phi$				120	ns
t <sub>V(ø-A)</sub>	address effective time after $\phi$		10			ns
t <sub>V(RD-A)</sub>	address effective time after RD		10			ns
t <sub>V(WR-A)</sub>	address effective time after WR		10			ns
t <sub>d(∲−D)</sub>	data output delay time after $\phi$				140	ns
t <sub>d(wR-D)</sub>	data output delay time after WR	55			140	ns
t <sub>∨(ø-D)</sub>	data output effective time after $\phi$	Fig 5	20			ns
t <sub>V(WR-D)</sub>	data output effective time after WR		20			ns
t <sub>d(∲-RW)</sub>	R/W delay time after ∅				120	ns
td(ø-sync)	SYNC delay time after $\phi$				120	ns
t <sub>W(RD)</sub>	RD pulse width		170			ns
t <sub>W(WR)</sub>	WR pulse width		170			ns



### 8-BIT CMOS MICROCOMPUTER

### **TEST CONDITION**

Input voltage level: VIH 2.4V

V<sub>1L</sub> 0.45V

Output test level: V<sub>OH</sub> 2.0V

V<sub>OL</sub> 0.8V




Fig. 3 Test circuit in single-chip mode




Fig. 4 Master CPU bus interface test circuit




Fig. 5 Local bus test circuit





Fig. 6 I<sub>CC</sub> (at stop mode) test condition

### 8-BIT CMOS MICROCOMPUTER

### TIMING DIAGRAM


### Port/single-chip mode timing diagram



Note :  $V_{IH}$ =0.8 $V_{CC}$ ,  $V_{IL}$ =0.16 $V_{CC}$  of  $X_{IN}$ 

### Master CPU bus interface/ $\overline{R}$ and $\overline{W}$ separation type timing diagram


### Read






### 8-BIT CMOS MICROCOMPUTER

### Write




### Master CPU interface/ R/W type timing diagram






### 8-BIT CMOS MICROCOMPUTER

# Local bus timing diagram









# M37451M4-XXXSP/FP/GP M37451M8-XXXSP/FP/GP M37451MC-XXXSP/FP/GP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### **DESCRIPTION**

The M37451M4-XXXSP/FP/GP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or a 0.8mm-pitch or 0.65mm-pitch 80-pin plastic molded QFP. In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

It is suited for office automation equipment and control devices. The low power consumption made by the use of a CMOS process makes it especially suitable for battery powered devices requiring low power consumption. It also has a unique feature that enables it to be used as a slave microcomputer.

The differences among M37451M4-XXXSP/FP/GP, M37451 M8-XXXSP/FP/GP and M37451MC-XXXSP/FP/GP are as shown below. The descriptions that follow describe the M37451M4-XXXSP/FP/GP (abbreviated as M37451) unless otherwise noted.

Type name	ROM size	RAM size
M37451M4-XXXSP/FP/GP	8192 bytes	256 bytes
M37451M8-XXXSP/FP/GP	16384 bytes	384 bytes
M37451MC-XXXSP/FP/GP	24576 bytes	512 bytes

The number of analog input pins for the 80-pin model (FP, GP version) is different from the 64-pin model (SP version). In addition, the 80-pin model has special pins for  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , RESET<sub>OUT</sub>, DAV<sub>REF</sub>, ADV<sub>REF</sub>, AV<sub>CC</sub> and the 64-pin model has a special V<sub>REF</sub> pin.


### **FEATURES**

•	Number of basic instructions /1
	69 MELPS 740 basic instructions+2 multiply/divide
	instructions
•	Instruction execution time
	(minimum instructions at 12.5MHz frequency) $\cdots$ 0.64 $\mu$ s
•	Single power supply5V±10%
•	Power dissipation normal operation mode
	(at 12.5MHz frequency)······40mW
•	Subroutine nesting ······ 96 levels max.(M37451M4)
	96 levels max.(M37451M8)
	128 levels max.(M37451MC)

ullet	Master CPU bus interface ························ 1 byte
	16-bit timer3
•	8-bit timer (Serial I/O use) ······1
•	Serial I/O (UART or clock synchronous)1
•	A-D converter (8-bit resolution) 3 channels (DIP)

PWM output with 8-bit prescaler

(Either resolution 8 bit or 16 bit is software selectable) ···· 1




Programmable I/O ports
(Ports P0, P1, P2, P3, P5, P6) ······ 48
• Input port (Port P4) 3(DIP), 8(QFP)
• Output ports (Ports D-A <sub>1</sub> , D-A <sub>2</sub> ) 2

### **APPLICATION**

Slave controller for PPCs, facsimiles, and page printers. HDD, optical disk, inverter, and industrial motor controllers. Industrial robots and machines.







# M37451M4-XXXSP/FP/GP

SINGLE-CHIP


8-BIT

CMOS

MICROCOMPUTER

# M37451M4-XXXSP BLOCK DIAGRAM

2: 16384 bytes for M37451M8-XXXSP and 24576 bytes for M37451MC-XXXSP






SINGLE-CHIP

CMOS


MICROCOMPUTER

# M37451M4-XXXFP BLOCK DIAGRAM



2: 16384 bytes for M37451M8-XXXFP and 24576 bytes for M37451MC-XXXFP

MICROCOMPUTERS



# M37451M4-XXXSP/FP/GP,M37451M8-XXXSP/FP/GP M37451MC-XXXSP/FP/GP

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# FUNCTIONS OF M37451M4-XXXSP/FP/GP, M37451M8-XXXSP/FP/GP, M37451MC-XXXSP/FP/GP

	Parameter		Functions	
Number of basic instruction	S		71(69 MELPS 740 basic instructions+2)	
Instruction execution time			0.64µs (minimum instructions, at 12 5MHz frequency)	
Clock frequency			12 5MHz (max )	
	M07451M4 VVV0D/FD/OD	ROM	8192 bytes	
	M37451M4-XXXSP/FP/GP	RAM	256 bytes	
	M37451M8-XXXSP/FP/GP	ROM	16384 bytes	
Memory size		RAM	384 bytes	
	M37451MC-XXXSP/FP/GP	ROM	24576 bytes	
		RAM	512 bytes	
1	P0-P3, P5, P6	1/0	8-bit×6	
Input/Output ports	P4	Input	3-bit×1 (8-bit×1 for 80-pin model)	
	D-A	Output	2-bit×1	
Serial I/O			UART or clock synchronous	
Timers			16-bit timer×3,	
rimers			8-bit timer (serial I/O baud rate generator)×1	
A-D converter			8-bit×3 channels (8 channels for 80-pin model)	
D-A converter			8-bit×2 channels	
Pulse width modulator with	8-bit prescaler		8-bit or 16-bit×1	
Data bus buffer			1-byte input and output each	
Cultura duna mantina			96-levels (max for M37451M4, M37451M8)	
Subroutine nesting			128-levels (max for M37451MC)	
Interrupt			6 external interrupts, 8 internal interrupts	
mterrupt			1 software interrupt	
Clock generating circuit			Built-in (ceramic or quarts crystal oscillator)	
Supply voltage			5V±10%	
Power dissipation			40mW (at 12 5MHz frequency)	
Input/Output characters	Input/Output voltage		5V	
Input Output characters	Output current		±5mA (max )	
Memory expansion			Possible (64K bytes max )	
Operating temperature rang	ge		—20 to 85℃	
Device structure			CMOS silicon gate	
	M37451M4-XXXSP		64-pin shrink plastic molded DIP	
	M37451M8-XXXSP			
	M37451MC-XXXSP			
	M37451M4-XXXFP		80-pin plastic molded QFP	
Package	M37451M8-XXXFP		(0 8mm-pitch)	
	M37451MC-XXXFP			
	M37451M4-XXXGP		80-pin plastic molded QFP	
	M37451M8-XXXGP		(0 65mm-pitch)	
	M37451MC-XXXGP		(o comm-picon)	



# M37451M4-XXXSP/FP/GP,M37451M8-XXXSP/FP/GP M37451MC-XXXSP/FP/GP

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### PIN DESCRIPTION

Pin	Name	Input/ Output	Functions	
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V $\pm 10\%$ to $V_{CC}$ and 0V to $V_{SS}$	
CNVss	CNV <sub>SS</sub>	Input	Controls the processor mode of the chip Normally connected to V <sub>SS</sub> or V <sub>CC</sub>	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal V <sub>CC</sub> conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time	
X <sub>IN</sub>	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic quartz crystal oscillator is connected between the $X_{IN}$ and $X_{OUT}$ pins If an external clock is used, the connected between the $X_{IN}$ pin and the $X_{OUT}$ pin should be left open	
X <sub>OUT</sub>	Clock output	Output		
φ	Timing output	Output	Normally outputs signal consisting of oscillating frequency divided by four	
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs	
R/W	Read/Write status output	Output	This signal determines the direction of the data bus. It is "H" during read and "L" during write	
P0 <sub>0</sub> -P0 <sub>7</sub>	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed a input or output. The output structure is CMOS output. The low-order bits of the address are output exceptin single-chip mode.	
P1 <sub>0</sub> -P1 <sub>7</sub>	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The high-order bits of the address are output except in single-chip mode.	
P2 <sub>0</sub> -P2 <sub>7</sub>	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. Used as data bus except single-chip mode.	
P3 <sub>0</sub> -P3 <sub>7</sub>	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0 Serial I/O, PWM output, of event I/O function can be selected with a program	
P4 <sub>0</sub> -P4 <sub>2</sub> (P4 <sub>0</sub> -P4 <sub>7</sub> )	Input port P4	Input	Analog input pin for the A-D converter. The 64-pin model has three pins and the 80-pin model has eig pins. They may also be used as digital input pins.	
P5 <sub>0</sub> -P5 <sub>7</sub>	I/O port P5	1/0	Port P5 is an 8-bit I/O port and has basically the same functions as port P0. This port functions as an 8-b data bus for the master CPU when slave mode is selected with a program	
P6 <sub>0</sub> -P6 <sub>7</sub>	I/O port P6	1/0	Port P6 is an 8-bit I/O port and has basically the same function as port P0. Pins P6 <sub>3</sub> -P6 <sub>7</sub> change to a control bus for the master CPU when slave mode is selected with a program. Pins P6 <sub>0</sub> -P6 <sub>2</sub> may be programme as external interrupt input pins.	
D-A <sub>1</sub> , D-A <sub>2</sub>	D-A output	Output	Analog signal from D-A converter is output	
V <sub>REF</sub>	Reference voltage input	Input	Reference voltage input pin for A-D and D-A converter. This pin is for 64-pin model only	
ADV <sub>REF</sub>	A-D reference voltage input	Input	Reference voltage input pin for A-D converter This pin is for 80-pin model only	
DAV <sub>REF</sub>	D-A reference voltage input	Input	Reference voltage input pin for D-A converter This pin is for 80-pin model only	
AV <sub>SS</sub>	Analog power supply		Ground level input pin for A-D and D-A converter Same voltage as V <sub>SS</sub> is applied	
AV <sub>CC</sub>	Analog power supply		Power supply input pin for A-D converter. This pin is for 80-pin model only. Same voltage as $V_{CC}$ is applied in the case of the 64-pin model, $AV_{CC}$ is connected to $V_{CC}$ internally	
RD	Read signal output	Output	Control signal output as active "L" when valid data is read from data bus. This pin is for 80-pin model only.	
WR	Write signal output	Output	Control signal output as active "L" when writing data from data bus to external component. This pin is for 80-pin model only	
RESET <sub>OUT</sub>	Reset output	Output	Control signal output as active "H" during reset. It is used as a reset output signal for peripheral components. This pin is for 80-pin model only	



### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The M37451 microcomputers use the standard MELPS 740 instruction set. For details of instructions, refer to the MELPS 740 CPU core basic functions, or the MELPS 740 Software Manual.

Machine-resident instructions are as follows:

The FST and SLW instructions are not provided.

The MUL and DIV instructions can be used.

The WIT instruction can be used.

The STP instruction can be used.

### **MISRG2** Register

The MISRG2 register is allocated to address 00DF<sub>16</sub>. Bits 0 and 1 of this register are processor mode bits. This register also has a stack page selection bit.




Fig. 1 Structure of MISRG 2

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### **MEMORY**

### · Special Function Register (SFR) Area

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers.

### • RAM

RAM is used for data storage as well as a stack area.

### • ROM

ROM is used for storing user programs as well as the interrupt vector area.

### • Interrupt Vector Area

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated.

### Zero Page

Zero page addressing mode is useful because it enables access to this area with only 2 bytes.

### Special Page

Special page addressing mode is useful because it enables access to this area with only 2 bytes.




Fig. 2 Memory map

00D0 <sub>16</sub>	P0 register
00D1 <sub>16</sub>	P0 directional register
00D2 <sub>16</sub>	P1 register
00D3 <sub>16</sub>	P1 directional register
00D4 <sub>16</sub>	P2 register
00D5 <sub>16</sub>	P2 directional register
00D6 <sub>16</sub>	P3 register
00D7 <sub>16</sub>	P3 directional register
00D8 <sub>16</sub>	P4 register/PWM prescaler latch
00D9 <sub>16</sub>	Additional function register
00DA <sub>16</sub>	P5 register
00DB <sub>16</sub>	P5 directional register
00DC <sub>16</sub>	P6 register
00DD <sub>16</sub>	P6 directional register
00DE <sub>16</sub>	MISRG1
00DF <sub>16</sub>	MISRG2
00E0 <sub>16</sub>	D-A1 register
00E1 <sub>16</sub>	D-A2 register
00E2 <sub>16</sub>	A-D register
00E3 <sub>16</sub>	A-D control register
00E4 <sub>16</sub>	Data bus buffer register
00E5 <sub>16</sub>	Data bus buffer status register
00E6 <sub>16</sub>	Receive/Transmit buffer register
00E7 <sub>16</sub>	Serial I/O status register
00E8 <sub>16</sub>	Serial I/O control register
00E9 <sub>16</sub>	UART control register
00EA <sub>16</sub>	Baud rate generator

00EB <sub>16</sub>	PWM register (low-order)
00EC <sub>16</sub>	PWM register (high-order)
00ED <sub>16</sub>	Timer 1 control register
00EE16	Timer 2 control register
00EF <sub>16</sub>	Timer 3 control register
00F0 <sub>16</sub>	Timer 1 register (low-order)
00F1 <sub>16</sub>	Timer 1 register (high-order)
00F2 <sub>16</sub>	Timer 1 latch (low-order)
00F3 <sub>16</sub>	Timer 1 latch (high-order)
00F4 <sub>16</sub>	Timer 2 register (low-order)
00F5 <sub>16</sub>	Timer 2 register (high-order)
00F6 <sub>16</sub>	Timer 2 latch (low-order)
00F7 <sub>16</sub>	Timer 2 latch (high-order)
00F8 <sub>16</sub>	Timer 3 register (low-order)
00F9 <sub>16</sub>	Timer 3 register (high-order)
00FA <sub>16</sub>	Timer 3 latch (low-order)
00FB <sub>16</sub>	Timer 3 latch (high-order)
00FC <sub>16</sub>	Interrupt request register 1
00FD <sub>16</sub>	Interrupt request register 2
00FE <sub>16</sub>	Interrupt control register 1
00FF <sub>16</sub>	Interrupt control register 2

Fig. 3 SFR (Special Function Register) memory map

# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### **INTERRUPTS**

Interrupts can be caused by 15 different events consisting of six external, eight internal, and one software events.

Interrupts are vectored interrupts with priorities shown in Table 1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted, the registers are pushed, interrupt disable flag I is set, and the program jumps to the address specified in the vector table. The interrupt request bit is cleared automatically. The reset and BRK instruction interrupt can never be disabled. Other interrupts are disabled when the interrupt disable flag is set.

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. Figure 4 shows the structure of the interrupt request registers 1 and 2 and interrupt control registers 1 and 2.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1", interrupt request bit is "1", and the interrupt disable flag is "0". The interrupt request bit can be reset with a program, but not set. The interrupt enable bit can be set and reset with a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 5 shows interrupts control.

Table 1. Interrupt vector address and priority.

Event	Priority	Vector addresses	Remarks
RESET	1	FFFF <sub>16</sub> , FFFE <sub>16</sub>	Non-maskable
Input buffer full interrupt	2	FFFD <sub>16</sub> , FFFC <sub>16</sub>	Valid only in slave mode
Output buffer empty interrupt	3	FFFB <sub>16</sub> , FFFA <sub>16</sub>	Valid only in slave mode
INT <sub>1</sub> interrupt	4	FFF9 <sub>16</sub> , FFF8 <sub>16</sub>	External interrupt (phase programmable)
INT <sub>2</sub> interrupt	5	FFF7 <sub>16</sub> , FFF6 <sub>16</sub>	External interrupt (phase programmable)
INT <sub>3</sub> interrupt	6	FFF5 <sub>16</sub> , FFF4 <sub>16</sub>	External interrupt (phase programmable)
Timer 1 interrupt	7	FFF3 <sub>16</sub> , FFF2 <sub>16</sub>	
Timer 2 interrupt	8	FFF1 <sub>16</sub> , FFF0 <sub>16</sub>	
Timer 3 interrupt	9	FFEF <sub>16</sub> , FFEE <sub>16</sub>	
EV₁ interrupt	10	FFED <sub>16</sub> , FFEC <sub>16</sub>	External event interrupt (phase programmable)
EV <sub>2</sub> interrupt	11	FFEB <sub>16</sub> , FFEA <sub>16</sub>	External event interrupt (phase programmable)
EV <sub>3</sub> interrupt	12	FFE9 <sub>16</sub> , FFE8 <sub>16</sub>	External event interrupt (phase programmable)
Serial I/O receive interrupt	13	FFE7 <sub>16</sub> , FFE6 <sub>16</sub>	Valid only when serial I/O is selected
Serial I/O transmit interrupt	14	FFE5 <sub>16</sub> , FFE4 <sub>16</sub>	Valid only when serial I/O is selected
A-D conversion completion flag	15	FFE3 <sub>16</sub> , FFE2 <sub>16</sub>	
BRK instruction interrupt	16	FFE1 <sub>16</sub> , FFE0 <sub>16</sub>	Non-maskable software interrupt




Fig. 4 Structure of registers related to interrupt




Fig. 5 Interrupt control

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### TIMER

The M37451 has three independent 16-bit internal timers as shown in Figure 6.

The timers are controlled by the timer i control register (i= 1, 2, 3) and MISRG1 shown in Figure 7 and 8.

The timer and the timer latch are independent of each other and a value must be written in both when setting a timer

A write to a timer is performed in the order of  $T_L$  to  $T_H$  after setting the count enable bit to count inhibit "0".

A read from a timer is performed in the order of  $T_H$  to  $T_L$ . The value of  $T_L$  is latched in the read timer latch at the timing when  $T_H$  is read. All timers are decrement counters and are started by setting the timer i count enable bit to "1". When the value of the timer reaches  $0000_{16}$ , and overflow occurs and the timer i interrupt request bit is set to "1" at the next count pulse.

During a reset or an STP instruction execution, the low-order byte of the timer 1 register is set to FF<sub>16</sub> and the high-order byte is set to 03<sub>16</sub>. Also, when an STP instruction is executed, a frequency obtained by dividing the oscillating frequency by four becomes the timer 1 input regardless of the timer 1 count source selection bit. This condition is canceled and the original count source is resumed when the timer i interrupt request bit is set to "1" or when a reset occurs. Refer to the section on the clock generator for details concerning the operation of the STP instruction.

The M37451 provides seven timer modes selectable with the timer mode selection bit in the timer i control register.




Fig. 7 Structure of timer i control register




Fig. 8 Structure of MISRG1




Fig. 6 Timer block diagram

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### (1) 16-bit Timer Mode [000]

In this mode, an interrupt request occurs and the value of the timer latch is loaded in the timer each time the timer overflows.

The timer count source is set to  $f(X_{\rm IN})$  divided by four regardless of the count sorce selection bit. Assuming that the timer latch is n, the frequency dividing ratio is 1/(n+1).

Figure 9 shows the timer operation during 16-bit timer mode.




Fig. 9 16-bit timer mode operation

### (2) Event Count Mode [001]

In this mode, the EVi pin input signal are counted in the direction selected by the event input polarity selection bit.

The input signal from the EVi pin is used as the count source regardless of the count source selection bit. The operation is the same as with the 16-bit timer mode except for the difference in the count source.

Both the "H" and "L" pulse width of the EVi pin input signal must be not less than  $(4/f(X_{IN}))+100ns$ .

Figure 10 shows the timer operation during event count mode.




Fig. 10 Event counter mode operation

### (3) Pulse Output Mode [010]

In this mode, a 50% duty pulse is output from the EVi pin. The count source selected with the count source selection bit is counted. When it overflows, the phase of the EVi pin output level is reversed and the value of the timer latch is loaded in the timer.

When this mode is selected, the EVi pin output level is initialized to "L".

Figure 11 shows the timer operation during pulse output mode.




Fig. 11 Pulse output mode

# (4) Pulse Period Measurement Mode [011]

This mode is used to measure the pulse period of the EVi pin input signal.

The timer counts the count source selected by the count source selection bit between the rise-to-rise or fall-to-fall interval (selected with the event input polarity selection bit in the timer i control register) of the EVi pin input signal.

At a valid edge on the EVi pin input, the 1's complement of the timer value is stored in the timer latch and the timer value is set to FFFF<sub>16</sub>.

Figure 12 shows the timer operation during pulse frequency measurement mode.




Fig. 12 Pulse period measurement mode

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### (5) Pulse Width Measurement Mode [100]

This mode measures the pulse width while the EVi pin input signal is "H" or "L".

Whether to measure the "H" or "L" interval is determined by the event input polarity selection bit. If this bit is "0", the count source selected with the count source selection bit is counted while the input pulse is "H". If it is "1", the count source is counted while the input pulse is "L". A 1's complement of the timer value is stored in the timer latch for a valid edge on the EVi pin input. In addition, the timer value is set to FFFF<sub>16</sub> for an edge (both rise and fall) on the EVi pin input. Figure 13 shows the timer operation during pulse width measurement mode.




Fig. 13 Pulse width measurement mode

In pulse period measurement mode [011] and pulse width measurement mode [100], an EVi interrupt request is issued at the valid edge selected by the event phase selection bit. That is, an interrupt occurs at the end of the pulse period measurement or pulse width measurement. Also, when a timer overflow occurs, the count continues from FFFF<sub>16</sub> without the value of the timer latch being loaded in the timer.

Write to timer latch is inhibited in these modes. Furthermore, EVi interrupt is disabled during STP instruction execution.

### (6) Programmable Waveform Generation Mode [101]

In this mode, the level set in the output level latch of the timer i control register is output to the EVi pin every time the timer overflows.

The timer counts the source selected by the count source selection bit and when it overflows, the value in the timer latch is loaded in the timer.

After it overflows, the value of the output level latch and the timer latch can be modified to generate any waveform from the EVi pin.

Figure 14 shows the timer operation during programmable waveform generation mode.




Fig. 14 Programmable waveform generation mode

# (7) Programmable One-shot Generation Mode [110]

This mode uses the INTi pin input signal as a trigger and counts by writing the value of the timer latch in the timer.

The output level of the EVi pin goes "H" when the trigger is issued and goes "L" when the timer overflows.

The EVi pin level is initialized to "L" when this mode is selected.

The timer count source is set to  $f(X_{IN})$  divided by four regardless of the count source selection bit.

A valid edge of the INTi pin input trigger signal is determined by the INTi phase selection bit of MISRG1 ( $00DE_{16}$ ). Figure 15 shows the timer operation during programmable one-shot generation mode.




Fig. 15 Programmable one-shot generation mode

When the INTi pin input signal is selected as the count source for pulse output mode [010], pulse period measurement mode [011], pulse width measurement mode [100], and programmable waveform generation mode [101], the "H" and "L" pulse width of the input signal must not be less than  $(6/f(X_{IN}))+100ns$ .

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### SERIAL I/O

Serial I/O can operate in either clock synchronous or clock asynchronous (UART) mode. An exclusive baud rate gen-

eration timer (baud rate generator) is provided for serial I/O operation. Figure 16 shows the structure of the registers used for serial I/O.




Fig. 16 Structure of registers related to serial I/O

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### (1) Clock Synchronous Serial I/O

Clock synchronous serial I/O is selected by setting the mode selection bit of the serial I/O control register to "1". Figure 17 shows a block diagram of clock synchronous serial I/O and Figure 18 shows its operation.

With clock synchronous serial I/O, the same clock is used as the operating clock between the transmitting and receiving microcomputers. If an internal clock is used for operating clock, transmit/receive is started by writing a signal in the transmit/receive buffer register.




Fig. 17 Clock synchronous serial I/O block diagram




Fig. 18 Clock synchronous serial I/O operation



### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### (2) Clock Asynchronous Serial I/O (UART)

UART is selected by setting the mode selection bit of the serial I/O control register to "0". Figure 19 shows a block diagram of UART and Figure 20 shows its operation.

With the M37451, one of eight serial data transmission formats can be selected with the UART control register as shown in Figure 16. The transmission format must be agreed upon between the transmit side and the receive side.

The transmit shift register and the receive shift register has its buffer register respectively to perform serial data transfer (same memory addresses).

Data cannot be written or read directly to/from the shift registers. Therefore, the data to be transmitted is written to a buffer register and the received data is read from a buffer register. The buffer registers can also be used to store data to be transmitted next or to receive 2-byte data consecutively.




Fig. 19 UART serial I/O block diagram




Fig. 20 UART serial I/O operation



### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### [Serial I/O control register] SIOCON

The serial I/O control register is an 8-bit register consisting of selection bits for controlling the serial I/O function.

### · Serial I/O enable bit SIOE

When this bit is set to "1", serial I/O is enabled and pins P3<sub>4</sub>-P3<sub>7</sub> can be used as serial I/O function pins.

### · Serial I/O mode selection bit SIOM

This bit is used to select the serial I/O operation mode. When this bit is "0", asynchronous serial I/O (UART), which transfers data using start and stop bits, is selected. When it is "1", clock synchronous serial I/O which performs transmission and receive using the same clock is selected.

### · Receive enable bit RE

Receive operation is enabled when this bit is set to "1" and pin P3<sub>4</sub> becomes a serial data input pin.

### · Transmission enable bit TE

Transmission operation is enabled when this bit is set to "1". Pin  $P3_5$  becomes a serial data output pin and shift data is output.

### Transmission interrupt source selection bit TIC

This bit is used to select events that can cause a transmission interrupt.

### · SRDY output enable bit SRDY

If this bit is set to "1" when clock synchronous serial I/O is selected, pin P3 $_7$  becomes an  $\overline{S_{RDY}}$  signal output pin and  $\overline{S_{RDY}}$  signal is output.

When an external clock is used during clock synchronous serial I/O, the  $\overline{S}_{RDY}$  signal is used to notify the clock sender that it can send the serial clock signal. It goes "L" when data is written in the transmit/receive buffer register and goes "H" at the first fall of the receive clock. When using the  $\overline{S}_{RDY}$  signal, the transmission enable bit must be set to "1" even when performing receive only.

### · Serial I/O synchronous clock selection bit SCS

When this bit is "1", pin  $P3_6$  becomes an input pin and the external clock input from the  $S_{CLK}$  pin is selected as the serial I/O synchronous clock. When this bit is "0", the baud rate generator (BRG) overflow signal is selected as the serial I/O synchronous clock. Also, when this bit is "0" during clock synchronous serial I/O, pin  $P3_6$  becomes an output pin and the shift clock is output from the  $S_{CLK}$  pin.

When clock synchronous serial I/O is selected, the baud rate generator (BRG) output signal divided by four or an external clock input is used. When UART is selected, the BRG output signal divided by sixteen or an external clock input signal divided by sixteen is used.

### · BRG count source selection bit CSS

The baud rate generator is an 8-bit counter with a reload register. By setting a value n in the BRG register (address  $00EA_{16}$ ), the count source selected by the BRG count source selection bit is divided by (n+1).

### [UART control register] UARTCON

The UART control regsiter is a 4-bit register consisting of control bits that are valid when UART is selected. The content of this register is used to set the data format for serial data transmission/receiving.

### · Character length selection bit CHAS

This bit is used to select the transmission/receiving character length.

### · Parity enable bit PARE

When this bit is set to "1", a parity bit is added next to the most significant bit (MSB) of the transmission data and parity is checked during receive.

### · Parity selection bit PARS

This bit is used to specify the type of parity to be generated during transmission and checked when data is received. The number of 1's in the data is set to even or odd according to this bit.

### · Stop bit length selection STPS

This bit is used to determine the number of stop bits to be used during transmission.

### [Serial I/O status register] SIOSTS

The serial I/O status register is a 7-bit read only register consisting of serial I/O operation status flags and error flags. Bits 4 to 6 are valid only during UART mode.

All bits of this register are initialized to "0" at reset, and when the transmit enable bit in the serial I/O control register is set to "1", bits "0" and "2" change to "1".

### Transmission buffer empty flag TBE

This bit is cleared to "0" when transmission data is written in the transmission buffer register and set to "1" when that data is transferred to the transmit shift register. It is also cleared when TE=0.

### · Receive buffer full flag RBF

When receiving serial data, data is transferred to the receive buffer register and this bit is set to "1" when the receive shift register completes receiving a data byte. This bit is cleared when the data is read. This bit is also cleared when RE=0.

### · Transmit shift register shift completion flag TSC

This bit is cleared to "0" when the data in the transmission buffer register is transferred to the transmit shift register and set to "1" when data shift completes. It is also set to "1" when TE=0.

### · Overrun error flag OE

When continuously receiving serial data, this bit is set when the next data fill the receive shift register before the data in the receive buffer register has been read

### · Parity error flag PE

When receiving serial data with parity, this bit is set to "1" if the parity of the received data differs from the specified parity.



### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### · Framing error flag FE

This bit is set to "1" when there is no stop bit when transferring data from the receive shift register to the receive buffer

### · Summing error flag SE

This bit is set when either overrun, a parity, or a framing error occurs.

Tests for these errors are performed as soon as the data is transferred from the receive shift register to the receive buffer register and at the same time the receive buffer full flag is set. The error flags (OE, PE, FE, and SE) are cleared when any data is written in the serial I/O status register. Also, all status flags including error flags are cleared when SIOE=0.

### **Usage cautions**

- (1) To reset the serial I/O control register
  - Reset the serial I/O control register after disabling the transmit and receive enable bits that were enabled at that point and resetting the transmit and receive circuits. If the serial I/O control register is reset without resetting the other items, the settings will not operate correctly.
- (2) Transmit and receive interrupt requests when transmit and receive enable bits are set.
  - Setting the transmit and receive enable bits to "1" sets the receive buffer empty flag and the transmit shift register shift completion flag to "1". Therefore, an interrupt request is generated and the transmit interrupt request bit is set, regardless of which timing is selected for the generation of transmit interrupts.
  - If interrupts of this timing are not used, first clear the transmit interrupt enable bit to "0" (disabled status), set the transmit enable bit, then clear the transmit interrupt request bit again after executing one instruction (e. g., the NOP instruction). Finally, set the transmit interrupt enable bit to "1" (enabled status).
- (3) To disable transmission after one byte of data has been transmitted.
  - The method used in the M37451 to post the completion of data transmission is to reference the transmit shift register shift completion flag (TSC flag). The TSC flag is cleared to "0" while data is being transmitted, and it is set to "1" when the data transmission is completed. Therefore, if transmission is disabled after it has been confirmed that the TSC flag has been set, transmission can be forced to end after one byte of data is transmitted.

However, the TSC flag can also be set by enabling serial I/O, but it is not cleared by shift clock generation and transmission start (after data has been transferred from the transmit buffer to the transmit shift register, af-

ter 0.5 to 1.5 cycles of the shift clock), so if the TSC flag is referenced and transmission is disabled at this point, data will not be transmitted. Make sure that the TSC flag is referenced after transmission has started.



### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### **BUS INTERFACE**

The M37451 is equipped with a bus interface that is functionally similar to the MELPS 8-41 series. Its operation can be controlled with control signals from the host CPU (slave mode).

The M37451 bus interface can be connected directly to either a  $R/\overline{W}$  type CPU or separate  $\overline{RD}$ ,  $\overline{WR}$  type CPU. Figure 21 shows a block diagram of the bus interface function. Slave mode is selected with MISRG2 (address  $00DF_{16}$ ) bit 2 and 3 as shown in Figure 22.

An input buffer full interrpt occurs when data is received from the host CPU and an output buffer empty interrupt occurs when data is read by the host CPU.

In slave mode, ports  $P5_0\text{-}P5_7$  become a tri-state data bus used to transfer data, commands, and status to and from the host CPU.

Furthermore, ports P6<sub>4</sub>-P6<sub>7</sub> become host CPU control signal input pins and P6<sub>3</sub> becomes a slave status output pin.




Fig. 21 Bus interface circuit diagram




Fig. 22 Structure of bus interface relation registers

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### [Data bus buffer status register] DBBSTS

This is an 8-bit register. Bits 0, 1, and 3 are read-only bits indicating the status of the data bus buffer. Bits 2, 4, 5, 6, and 7 are read/write enabled user-definable flags that can be set with a program. The host CPU can only read these flags by setting the A0 pin to "H".

### · Output buffer full flag OBF

This flag is set when data is written in the output data bus buffer and cleared when the host CPU reads the data in the output data bus buffer. When the  $\overline{P_{RDY}}$  output mode selection bit is "0", OBF is initialized to "1" only at reset and is cleared to "0" by setting the bus interface enable bit to "1". In this case, OBF is set to "1" when the bus interface enable bit changes from "1" (enable) to "0" (disable). But when the bus interface enable bit is set to "1" again, it is set to the value directly before clearing the bus interface enable bit. When the  $\overline{P_{RDY}}$  output mode selection bit is "1", OBF is initialized to "1" when the bus interface enable bit is cleared to "0" or reset.

In this case, OBF is set to "1" by clearing the bus interface enable bit and it is cleared to "0" by setting the bus interface enable bit.

### · Input buffer full flag IBF

This flag is set when the host CPU writes data in the input

data bus buffer and cleared when the slave CPU reads the data in the input data bus buffer. When the  $\overline{P_{RDY}}$  output mode selection bit is "0", IBF is initialized to "0" only at reset.

When the  $\overline{P_{RDY}}$  output mode selection bit is "1", IBF is initialized to "0" when the bus interface enable bit is cleared to "0" or reset.

### A0 Flag

The level of the A0 pin is latched when the host CPU writes data in the input data bus buffer.

### [Input data bus buffer] DBBIN

Data on the data bus is latched in DBBIN when there is a write request from the host CPU. The data in DBBIN can be read from the data bus buffer register (SFR address  $00E4_{16}$ ).

### [Output data bus buffer] DBBOUT

Data is written in DBBOUT by writing data in data bus buffer register (SFR address  $00E4_{16}$ ). The data in DBBOUT is output to the data bus (P5) when the host CPU issues a read request with setting the A0 pin to "L".

Table 2. Control I/O pin functions when bus interface function is selected

Pın	Name	Bus interface mode bit	P <sub>RDY</sub> output mode slection bit	P6 <sub>3</sub> /P <sub>RDY</sub> pin function selection bit	Input/ Output	Function
P6 <sub>3</sub>	P <sub>RDY</sub>	_	0	0	Output	Status output The NOR of OBF and IBF is output
ĺ				1	1/0	Port P6 <sub>3</sub> function
			1	0	Output	Status output Normally output "0" One shot pulse whose length is half of a period of internal system clock $\phi$ is output, when OBF or $\overline{\text{IBF}}$ changes from "0" to "1" (See Fig 23)
				1	1/0	Port P6 <sub>3</sub> function
P6₄	Á0	_	_	_	Input	Address input Used to select between DBBSTS and DBBOUT during host CPU read Also used to identify commands and data during write
P6 <sub>5</sub>	cs	_	_	_	Input	Chip select input Used to select the data bus buffer Select when "L"
P6 <sub>6</sub>	R	0	_	_	Input	Timing signal used by the host CPU to read data from the data bus buffer
	Е	1		_	Input	Inputs a timing signal E or inverse of $\phi$
P6 <sub>7</sub>	$\overline{w}$	0	_	<u> </u>	Input	Timing signal used by the host CPU to write data to the data bus buffer
	R/W	1	_	_	Input	Input $R/\overline{W}$ signal used to control the data transfer direction. When this signal is "L", data bus buffer write is synchronized with the E signal. When it is "H", data bus buffer read is synchronized with the E signal.




Fig. 23 Output status of PRDY pin

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### **PWM**

The PWM generator has two program-selectable modes; the high-speed mode (8-bit resolution) and the high-precision mode (16-bit resolution).

Also two clocks listed below can be selected as the count clock of each PWM mode.

- Oscillation frequency f(X<sub>IN</sub>) divided by 2
- 8-bit prescaler output (The count source of prescaler is oscillation frequency f(X<sub>IN</sub>) divided by 2)

Figure 26 shows a block diagram of PWM.

The count clock of PWM can be selected by the PWM clock source selection bit of additional function register (address 00D9<sub>16</sub>). And the register MISRG2 (address 00DF<sub>16</sub>) is used to enable/disable the PWM and change its mode. When the PWM enable bit is set, the PWM generator starts from its initial state.

When PWM clock source selection bit is "0", as shown in Figure 24, the output period is fixed.

In high-speed mode

 $(2\times255)/f(X_{IN})$  40.8 $\mu$ s at  $f(X_{IN})=12.5MHz$ In high-precision mode

nign-precision mode  $(2\times65535)/f(X_{IN})$  10.4856ms at  $f(X_{IN})=12.5MHz$ 

When PWM clock source selection bit is "1", as shown in Figure 25, the output period can be changed by setting the value to prescaler latch (address 00D8<sub>16</sub>).(Note)

In high-speed mode

 $\{2(n+1) \times 255\}\ /f(X_{IN})$  40.8  $(n+1)\mu$ s at  $f(X_{IN}) = 12.5 MHz$ 

In high-precision mode

 ${2(n+1) \times 65535}$  /f(X<sub>IN</sub>) 10.4856(n+1)ms at f(X<sub>IN</sub>) =12.5MHz

n : Set value to prescaler latch

The "H" width of the output pulse is determined by setting a value only in the PWM<sub>L</sub> register for high-speed mode and in both the PWM<sub>H</sub> and PWM<sub>L</sub> in this order for high-precision mode.

If the value set in the PWM register is m, the "H" width of the output pulse is

(PWM period×m)/255 for high-speed mode and (PWM period×m)/65535 for high-precision mode.

Note: Address 00D8<sub>16</sub> functions as port P4 register (read only) when read, and functions as PWM prescaler latch (write only) when write. So the value of PWM prescaler can not be read out.




Fig. 24 PWM output (when PWM clock source selection bit is "0")




Fig. 25 PWM output (when PWM clock source selection bit is "1")

### Notes on PWM start

(1) Notes on PWM start

PWM starts after the PWM enable bit is set to enable and "L" level is output from the PWM<sub>OUT</sub> pin. The length of this "L"-level output is as follows:

If the PWM prescaler is not used (PWM clock source selection bit=0): 1/2 clock cycle

If the PWM prescaler is used (PWM clock source selection bit=1): (1+n)/2 clock cycle (where n is the value set in the prescaler)

 Notes on PWM restart (only when PWM clock source selection bit is "1")

If the PWM enable bit is set to enabled, then to disabled, then back to enabled, temporarily clear the PWM clock source selection bit to "0" then reset it to "1" to re-enable PWM.






Fig. 26 PWM generator block diagram

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### A-D CONVERTER

An A-D converter is an 8-bit successive approximation method. Figure 28 shows a block diagram of the A-D converter

The 64-pin model has three analog voltage input pins; the 80-pin model has eight.

A-D conversion is started by a write operation to the analog input pin selection bit of the A-D control register shown in Figure 27 and by selecting the analog voltage input pin. The A-D interrupt request bit in the interrupt request register 2 is set when A-D conversion completes. The result of A-D conversion is stored in the A-D register.

The contents of the A-D register must not be read during A-D conversion and  $f(X_{\rm IN})$  must be no less than 1 MHz during A-D conversion.




Fig. 27 Structure of A-D control register




Fig. 28 A-D converter block diagram

### **D-A CONVERTER**

Two 8-bit resolution D-A converter channels are provided. Figure 29 shows a block diagram of the D-A converter.

D-A conversion is performed by setting a value in the D-Ai register (addresses  $00E0_{16}$  and  $00E1_{16}$ ). The result of D-A conversion is output from the D-Ai output pin.

The output analog voltage  $V_{\text{DA}}$  is determined by the value n (decimal) set in the D-Ai register as follows:

 $V_{DA} = DAV_{REF}^* \times n/256$ 

\*V<sub>REF</sub> for 64-pin model.




Fig. 29 D-A converter block diagram



### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### RESET CIRCUIT

The M37451 is reset according to the sequence shown in Figure 30. It starts the program from the address formed by using the content of address FFFF<sub>16</sub> as the high order address and the content of the address FFFE<sub>16</sub> as the low order address, when the  $\overline{\text{RESET}}$  pin is held at "L" level for no less than 8 clock cycles while the power voltage is 5V $\pm$ 

10% and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 30.

An example of the reset circuit is shown in Figure 31. The reset input voltage must be kept below 0.6V until the supply voltage surpasses 4.5V.




Fig. 30 Internal state of microcomputer at reset




Fig. 31 Example of reset circuit






Fig. 32 Timing diagram at reset

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with CMOS output. As shown in the memory map (Figure 3), port P0 can be accessed at zero page memory address 00D0<sub>16</sub>. Port P0 has a directional register (address 00D1<sub>16</sub>) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the floating state and the signal

Depending on the contents of the processor status register (bit 0 and bit 1 at address 00DF<sub>16</sub>), three different modes can be selected; single-chip mode, memory expansion mode and microprocessor mode.

levels can thus be read. When data is written into the

input port, the data is latched only to the port latch and

the pin still remains in the floating state.

In these modes it functions as address  $(A_7-A_0)$  output port (excluding single-chip mode). For more details, see the processor mode information

(2) Port P1

In single-chip mode, port P1 has the same function as port P0. In other modes, it functions as address ( $A_{15}$ - $A_{8}$ ) output port.

Refer to the section on processor modes for details.

(3) Port P2

In single-chip mode, port P2 has the same function as port P0. In other modes, it functions as data  $(D_0-D_7)$  input/output port. Refer to the section on processor modes for details.

(4) Port P3

Port P3 is an 8-bit I/O port with function similar to port P0. All pins have program selectable dual functions. When a serial I/O function is selected, the input and output from pins P3<sub>4</sub>-P3<sub>7</sub> are determined by the contents of the serial I/O registers.

This port is unaffected by the processor mode.

(5) Port P4

This is an input-only port and may be used as an analog voltage input port. The number of ports is different for the 64-pin model and 80-pin model The 64-pin model has three ports and the 80-pin model has eight ports.

(6) Port P5

This is an 8-bit I/O port with function similar to port P0. When slave mode is selected with a program, all ports change to the data bus for the master CPU. In this case, port input/output is unaffected by the directional register

This port is unaffected by the processor mode register.

(7) Port P6

This is an 8-bit input/output port with function similar to port P0.

When slave mode is selected with a program, ports P6<sub>3</sub>-P6<sub>7</sub> change to the control bus for the bus interface function. In this case, port input/output is unaffected by the directional register.

Ports  $P6_0$ - $P6_2$  are shared with the external interrupt input pins ( $INT_1$ - $INT_3$ ). The INT interrupt constantly monitors the status of this port and generates an interrupt at a valide edge. Therefore, if the INT interrupt is not used, it must be disabled and if it is used, this port must be set to input.

8) Port D-A

Port D-A consists of two analog voltage output pins. Any analog voltage can be generated by setting a value in the D-A register.



### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### (9) $\phi$ pin

The  $\phi$  pin normally outputs the internal system clock (the oscillation frequency of the resonator connected between the  $X_{IN}$  and  $X_{OUT}$  pins, divided by four).

The timing clock output from the  $\phi$  pin is in output mode if the timing output stop bit (bit 0 of address  $00D9_{16}$ ) is set to "0", and in stop mode if that bit is set to "1" and the timing clock output is "H".

If the timing output clock selection bit (bit 1 of address  $00D9_{16}$ ) is set to "0" when the timing output stop bit is "0" (timing output is being output), the internal system clock that is output from the  $\phi$  pin is the oscillation frequency divided by four if the bus cycle control bit is "0", or the oscillation frequency divided by eight if that bit is "1". If the timing output clock selection bit is "1", the bus cycle control bit is ignored—the clock that is output is the oscillation frequency divided by four. (See Fig. 33)

#### (10) SYNC pin

This pin outputs a signal that is "H" during one cycle of the  $\phi$  during operation code fetch.

#### (11) **R/W** pin

This is a control signal output pin that indicates the local bus direction in memory expansion and microprocessor modes.

#### (12) RD, WR pins

These are local bus write and read timing signal output pins for memory expansion and microprocessor modes. A signal equivalent to the signal otuput from the  $R/\overline{W}$  separated by the  $\phi$  signal is output.

These pins are used exclusively by the 80-pin model.

### (13) RESET<sub>OUT</sub> pin

This pin goes "H" while the microprocessor is being reset. It can be used as a reset signal output pin for peripheral devices.

This pin is used exclusively by the 80-pin model.




Fig. 33 Output from  $\phi$  pin

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 34 Ports P0-P6 block diagram (single-chip mode) and output only pin output format (1)



### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 35 Ports P0-P6 block diagram (single-chip mode) and output only pin output format (2)

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### PROCESSOR MODE

By changing the contents of the processor mode bits (bits 0 and 1 at address 00DF<sub>16</sub>), three different operation modes can be selected; single-chip mode, memory expansion mode, and microprocessor mode.

In the memory expansion mode and the microprocessor mode, ports P0-P2 can be used as address, and data input/output pins.

Figure 37 shows the functions of ports P0-P2

The memory map for the single-chip mode is shown in Figure 2 and for other modes, in Figure 36.

By connecting CNV $_{SS}$  to V $_{SS}$ , all three modes can be selected through software by changing the processor mode bits. Connecting CNV $_{SS}$  to V $_{CC}$  automatically forces the microcomputer into microprocessor mode.

The three different modes are explained as follows




Fig. 36 External memory map in processor mode (M37451M4)

(1) Single-chip mode [00]

The microcomputer will automatically be in the single-chip mode when started from reset, if  $\text{CNV}_{SS}$  is connected to  $\text{V}_{SS}$ . Ports P0-P2 will work as original I/O ports.

(2) Memory expansion mode [01]

The microcomputer will be placed in the memory expansion mode when  $\text{CNV}_{\text{SS}}$  is connected to  $\text{V}_{\text{SS}}$  and the processor mode bits are set to "01" This mode is used to add external memory when the internal memory is not sufficient.

In this mode, port P0 and port P1 are as a system address bus and the original I/O pin function is lost. Port P2 becomes the data bus of  $D_7$ - $D_0$  (including instruction code) and loses its normal I/O functions.

(3) Microprocessor mode [10]

After connecting  $\text{CNV}_{\text{SS}}$  to  $\text{V}_{\text{CC}}$  and initiating a reset or connecting  $\text{CNV}_{\text{SS}}$  to  $\text{V}_{\text{SS}}$  and the processor mode bits are set to "10", the microcomputer will automatically default to this mode. In this mode, the internal ROM is disabled so the external memory is required. Other functions are same as the memory expansion mode. The relationship between the input level of  $\text{CNV}_{\text{SS}}$  and the processor mode is shown in Table 3.



# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 37 Processor mode and function of ports P0-P2

Table 3. Relationship between CNV<sub>SS</sub> pin input level and processor mode

CNV <sub>SS</sub>	Mode	Explanation
	Single-chip mode	The single-chip mode is set by the reset
V <sub>SS</sub>	Memory expansion mode	All modes can be selected by changing the processor mode bit with the program
	Microprocessor mode	
V <sub>CC</sub>	Microprocessor mode	The microprocessor mode is set by the reset

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### **CLOCK GENERATING CIRCUIT**

The built-in clock generating circuits are shown in Figure 40.

When an STP instruction is executed, the internal clock  $\phi$  stops oscillating at "H" level. At the same time, FF<sub>16</sub> is set in the low-order byte of timer 1, 03<sub>16</sub> is set in the high-order byte, and timer 1 count source is forced to  $f(X_{IN})$  divided by four. This connection is cleared when timer 1 overflows or the reset is in, as discussed in the timer section.

The oscillator is restarted when an interrupt is accepted. However, the clock  $\phi$  keeps its "H" level until timer 1 overflows.

This is because the oscillator needs a set-up period if a ceramic or a quartz crystal oscillator is used

When the WIT instruction is executed, the clock  $\phi$  stops in the "H" level but the oscillator continues running. This wait state is cleared when an interrupt is accepted. Since the oscillation does not stop, the next instructions are executed at once

To return from the stop or the wait status, the interrupt enable bit must be set to "1" before executing STP or WIT instruction. Especially, to return from the stop status, the timer 1 count enable bit must be set to "1" and the timer 1 interrupt enable bit must be set to "0" before executing STP instruction.

With the M37451, the MISRG2 bit 6 shown in Figure 22 can be used to double the bus cycle. However, the timer, UART, and PWM operations are unaffected. This facilitates

accessing of slow peripheral LSIs when external memory and I/O are extended in memory expansion mode or microprocessor mode. Note that this bit also affects the bus cycle in single-chip mode.

The circuit example using a ceramic oscillator (or a quartz crystal oscillator) is shown in Figure 38.

The constant capacitance will differ depending on which oscillator is used, and should be set to the manufactures suggested value.

The example of external clock usage is shown in Figure 39.  $X_{\text{IN}}$  is the input, and  $X_{\text{OUT}}$  is open.




Fig. 38 External ceramic resonator circuit




Fig. 39 External clock input circuit




Fig. 40 Block diagram of clock generating circuit



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### PROGRAMMING NOTES

- (1) Processor status register
  - Except for the interrupt disable flag. (1) being set to "1", the content of the processor status register (PS) is unpredictable after a reset. Therefore, flags affecting program execution must be initialized.

The T flag and D flag which affect arithmetic operations, must always be initialized.

- An NOP instruction must be used after the execution of a PLP instruction.
- (2) Interrupts

Even though the BBC and BBS instructions are executed just after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as an NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.

- (3) Decimal operations
  - Decimal operations are performed by setting the decimal mode flag (D) and executing the ADC or SBC instruction. In this case, there must be at least one instruction following the ADC or SBC instruction before executing the SEC, CLC, or CLD instruction.
  - The N (Negative), V(Overflow), and Z(Zero) flags are ignored during decimal mode.
- (4) Timers
  - 1. The frequency dividing ratio when n (0 to 65535) is written in the timer latch is 1/(n+1).
  - When directly writing a value in the timer, set the count enable bit to count disable (0) and write in the low-order byte first and then in the high-order byte.
  - The timer value must be read from the high-order byte first.
- (5) Serial I/O

In clock synchronous serial I/O mode, if the receiver is to output an  $\overline{S_{RDY}}$  using an external clock, the receive enable bit,  $\overline{S_{RDY}}$  output enable bit, and transmission enable bit must be set to "1"

(6) A-D conversion

The comparator consists of coupling capacitors that lose their charge when the clock frequency is low. Therefore,  $f(X_{IN})$  must be no less than 1MHz during A-D conversion. (If the bus cycle control bit is "1", the bus cycle is doubled and the A-D conversion time is also doubled, therefore,  $f(X_{IN})$  must not be less than 2MHz.) Also, the STP and WIT instructions must not be executed during A-D conversion

(7) STP instruciton

The STP instruction must be executed after setting the timer 1 count enable bit (bit 4 at address  $00DE_{16}$ ) to enable ("1").

- (8) Multiply/Divide instructions
  - The MUL and DIV instructions are not affected by the T and D flags.
  - The contents of the processor status register are unaffected by multiply or divide instructions.

#### DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- · mask ROM order confirmation form
- · mark specification form
- · ROM data ······EPROM 3 sets

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.3 to 7	V
V <sub>I</sub>	Input voltage X <sub>IN</sub> , RESET		-0.3 to 7	V
Vı	Input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , ADV <sub>REF</sub> , DAV <sub>REF</sub> , V <sub>REF</sub> , AV <sub>CC</sub>	With respect to V <sub>SS</sub> Output transistors are	-0.3 to V <sub>cc</sub> +0.3	v
V <sub>I</sub>	Input voltage CNV <sub>SS</sub>	at "off" state	-0.3 to 13	V
v <sub>o</sub>	Output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , X <sub>OUT</sub> , φ, R/\overline{\pi}, \overline{\text{RD}}, \overline{\text{WR}}, SYNC, RESET <sub>OUT</sub>		-0.3 to V <sub>CC</sub> +0.3	v
Pd	Power dissipation	T <sub>a</sub> = 25℃	1000(Note 1)	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 125	°C

Note 1: 500mW in case of the flat package

### RECOMMENDED OPERATING CONDITIONS

( $V_{CC}=5V\pm10\%$ ,  $T_{a}=-20$  to  $85^{\circ}C$  unless otherwise noted)

0	Parameter		Limits		Unit
Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply voltage	4.5	5	5.5	٧
V <sub>ss</sub>	Supply voltage		0		V
V <sub>IH</sub>	"H" input voltage RESET, XiN, CNVSS (Note 1)	0.8V <sub>CC</sub>		V <sub>cc</sub>	V
V <sub>IH</sub>	"H" input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (expect Note 1)	2. 0		V <sub>cc</sub>	V
V <sub>IL</sub>	"L" input voltage CNV <sub>SS</sub> (Note 1)	0		0. 2V <sub>CC</sub>	V
V <sub>IL</sub>	"L" input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (expect Note 1)	0	,	0.8	٧
V <sub>IL</sub>	"L" input voltage RESET	0		0.12V <sub>CC</sub>	V
V <sub>IL</sub>	"L" input voltage X <sub>IN</sub>	0		0.16V <sub>CC</sub>	V
I <sub>oL(peak)</sub>	"L" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			10	mA
I <sub>OL</sub> (avg)	"L" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note 2)			5	mA
I <sub>он(peak)</sub>	"H" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			-10	mA
I <sub>он(avg)</sub>	"H" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note 2)			-5	mA
f(X <sub>IN</sub> )	Internal clock oscillating frequency	1		12.5	MHz

Note 1 : Ports operating as special function pins INT<sub>1</sub>-INT<sub>3</sub>(P6<sub>0</sub>-P6<sub>2</sub>), EV<sub>1</sub>-EV<sub>3</sub>(P3<sub>0</sub>-P3<sub>2</sub>), R<sub>X</sub>D(P3<sub>4</sub>),

S<sub>CLK</sub>(P3<sub>6</sub>)

2 : I<sub>OL</sub>(avg) and I<sub>OH</sub>(avg) are the average current in 100ms 3 : The total of I<sub>OL</sub> of Port P0, P1, and P2 should be 40mA (max)

The total of I<sub>OL</sub> of Port P3, P5, P6, R/ $\overline{W}$ , SYNC, RESET<sub>OUT</sub>,  $\overline{RD}$ ,  $\overline{WR}$  and  $\phi$  should be 40mA (max )

The total of I<sub>OH</sub> of Port P0, P1, and P2 should be 40mA (max )

The total of  $I_{OH}$  of Port P3, P5, P6, R/W, SYNC, RESET<sub>OUT</sub>,  $\overline{RD}$ ,  $\overline{WR}$ , and  $\phi$  should be 40mA (max )



### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## **ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5V\pm10\%$ , $V_{SS}=0$ V, $T_{a}=-20$ to 85°C, $f(X_{IN})=12.5$ MHz)

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Parameter	Test conditions	Min	Тур	Max	Offic
VoH	"H" output voltage RD, WR, R/W, SYNC, RESET <sub>OUT</sub> , φ	I <sub>OH</sub> = - 2 mA	V <sub>cc</sub> -1			V
V <sub>OH</sub>	"H" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	$I_{OH} = -5 \text{ mA}$	V <sub>cc</sub> -1			٧
V <sub>OL</sub>	"L" output voltage $P0_0-P0_7$ , $P1_0-P1_7$ , $P2_0-P2_7$ , $P3_0-P3_7$ , $P5_0-P5_7$ , $P6_0-P6_7$ , $\overline{RD}$ , $\overline{WR}$ , $R/\overline{W}$ , SYNC, RESET <sub>OUT</sub> , $\phi$	I <sub>OL</sub> =2 mA			0. 45	٧
V <sub>OL</sub>	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	I <sub>OL</sub> =5 mA			1	٧
$V_{T+}-V_{T-}$	Hysteresis INT1-INT3(P6 <sub>0</sub> -P6 <sub>2</sub> ), EV <sub>1</sub> -EV <sub>3</sub> (P3 <sub>0</sub> -P3 <sub>2</sub> ), R <sub>X</sub> D(P3 <sub>4</sub> ), S <sub>CLK</sub> (P3 <sub>6</sub> )	Function input level	0.3		1	٧
$V_{T+} - V_{T-}$	Hysteresis RESET				0.7	٧
$V_{T+} - V_{T-}$	Hysteresis X <sub>IN</sub>		0.1		0.5	V
I <sub>IL</sub>	"L" input current $P0_0-P0_7$ , $P1_0-P1_7$ , $P2_0-P2_7$ , $P3_0-P3_7$ , $P4_0-P4_7$ , $P5_0-P5_7$ , $P6_0-P6_7$ , $\overline{RESET}$ , $X_{IN}$	$V_i = V_{SS}$	-5		5	μΑ
I <sub>IH</sub>	"H" input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>	$V_i = V_{CC}$	-5		5	μΑ
V <sub>RAM</sub>	RAM retention voltage	At stop mode	2			V
	County oursest	f(X <sub>IN</sub> )=12 5MHz At system operation		8	15	mA
lcc	Supply current	At stop mode (Note 1)		1	10	μΑ

Note 1 : The terminals RD, WR, SYNC, R/W, RESET<sub>OUT</sub>, φ, D-A<sub>1</sub> and D-A<sub>2</sub> are all open The other ports, which are in the input mode, are connected to V<sub>SS</sub> A-D converter is in the A-D completion state. The current through ADV<sub>REF</sub> and DAV<sub>REF</sub> is not included. (Fig. 45)

# **A-D CONVERTER CHARACTERISTICS**

 $(\text{V}_{\text{CC}} = \text{AV}_{\text{CC}} = 5\text{V} \pm 10\%, \text{ V}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{ T}_{\text{a}} = -20 \text{ to } 85^{\circ}\text{C}, \text{ f}(\text{X}_{\text{IN}}) = 12.5 \text{MHz unless otherwise noted})$ 

Symbol	Parameter	Test conditions		Limits		
Symbol	Parameter	l'est conditions	Min	Тур	Max	Unit
_	Resolution				8	Bits
_	Absolute accuracy	V <sub>CC</sub> =AV <sub>CC</sub> =ADV <sub>REF</sub> =5V±10%		±1.5	±3	LSB
t <sub>CONV</sub>	Conversion time				49	t <sub>c(φ)</sub>
VIA	Analog input voltage		AV <sub>SS</sub>		AV <sub>CC</sub>	V
V <sub>ADVREF</sub>	Reference input voltage		2		Vcc	V
RLADDER	Ladder resistance value	ADV <sub>REF</sub> = 5 V	20	35	50	kΩ
I <sub>IADVREF</sub>	Reference input current	ADV <sub>REF</sub> = 5 V	0.1	0.14	0. 25	mA
V <sub>AVCC</sub>	Analog power supply input voltage			Vcc		V
V <sub>AVSS</sub>	Analog power supply input voltage			0		V

### D-A CONVERTER CHARACTERISTICS (V<sub>cc</sub>=5V±10%, V<sub>ss</sub>=AV<sub>ss</sub>=0 V, T<sub>a</sub>=-20 to 85°C unless otherwise noted)

0	Doromotor	T		Limits		
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
_	Resolution				8	Bits
	Full scale deviation	V <sub>CC</sub> =DAV <sub>REF</sub> =5V±10%			1.0	%
t <sub>su</sub>	Set time				3	μs
Ro	Output resistance		1	2	4	kΩ
V <sub>AVSS</sub>	Analog power supply input voltage			0		V
V <sub>DAVREF</sub>	Reference input voltage		4		Vcc	V
IDAVREF	Reference power input current		0	5	10	mA

# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# TIMING REQUIREMENTS

**Port/single-chip** mode ( $V_{cc}=5V\pm10\%$ ,  $V_{ss}=0V$ ,  $T_a=-20$  to  $85^{\circ}C$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Farameter	rest conditions	Mın	Тур	Max	Uliit
t <sub>su(P0D</sub> −ø)	Port P0 input setup time		160			ns
t <sub>SU(P1D-ø)</sub>	Port P1 input setup time		160			ns
t <sub>SU(P2D</sub> ø)	Port P2 input setup time		160			ns
t <sub>su(P3D</sub> -ø)	Port P3 input setup time		160			ns
t <sub>SU(P4D-ø)</sub>	Port P4 input setup time		160			ns
t <sub>SU(P5D</sub> ø)	Port P5 input setup time		160			ns
t <sub>SU(P6D</sub> -ø)	Port P6 input setup time		160			ns
th(ø-POD)	Port P0 input hold time		40			ns
th(ø-PID)	Port P1 input hold time		40			ns
th(ø-P2D)	Port P2 input hold time	Fig 41	40			ns
th(ø-P3D)	Port P3 input hold time		40			ns
th(#-P4D)	Port P4 input hold time		40			ns
th(øP5D)	Port P5 input hold time	,	40	(		ns
th(ø-P6D)	Port P6 input hold time		40			ns
$t_{C}(X_{IN})$	External clock input cycle time		80		1000	ns
$t_W(X_{IN}L)$	External clock input "L" pulse width		20			ns
$t_W(X_{IN}H)$	External clock input "H" pulse width		20			ns
tr(XIN)	External clock rising edge time				20	ns
tf(XIN)	External clock falling edge time				20	ns

# Master CPU bus interface timing $(\overline{R} \text{ and } \overline{W} \text{ separation type mode})$

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-20 \text{ to } 85^{\circ}\text{C}, \text{ unless otherwise noted})$ 

0	D	Taskasadikasa	Limits			Unit
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
t <sub>su(cs-R)</sub>	CS setup time		0			ns
t <sub>su(cs-w)</sub>	CS setup time	ı	0			ns
th(R-cs)	CS hold time		0			ns
t <sub>h(w-cs)</sub>	CS hold time		0			ns
t <sub>SU(A-R)</sub>	A0 setup time		10			ns
t <sub>SU(A-W)</sub>	A0 setup time	Fig 42	10			ns
th(R-A)	A0 hold time		0			ns
th(w-A)	A0 hold time		0			ns
t <sub>W(R)</sub>	Read pulse width		120			ns
t <sub>w(w)</sub>	Write pulse width		120			ns
t <sub>su(D-w)</sub>	Date input setup time before write		50			ns
th(w-D)	Date input hold time after write		0			ns

# Master CPU bus interface timing (R/W type mode)

(V<sub>CC</sub>=5V $\pm$ 10%, V<sub>SS</sub>=0V, T<sub>a</sub>=-20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		
Symbol	Parameter		Mın	Тур	Max	Unit
t <sub>su(cs-E)</sub>	CS setup time		0			ns
th(E-CS)	CS hold time		0			ns
t <sub>SU(A-E)</sub>	A0 setup time		10			ns
th(E-A)	A0 hold time		0			ns
t <sub>SU(RW-E)</sub>	R/W setup time		0			ns
th(E-RW)	R/W hold time	540	0			ns
t <sub>W(EL)</sub>	Enable clock "L" pulse width	Fig 42	120			ns
t <sub>W(EH)</sub>	Enable clock "H" pulse width	`	120			ns
t <sub>r(E)</sub>	Enable clock rising edge time				25	ns
t <sub>f(E)</sub>	Enable clock falling edge time				25	ns
t <sub>su(D-E)</sub>	Data input setup time before write		50			ns
th(E-D)	Data input hold time after write		0			ns



### MITSUBISHI MICROCOMPUTERS

# M37451M4-XXXSP/FP/GP,M37451M8-XXXSP/FP/GP M37451MC-XXXSP/FP/GP

# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# Local bus/memory expansion mode, microprocessor mode

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-20 \text{ to } 85^{\circ}C, \text{ unless otherwise noted})$ 

Symbol	Parameter	Test conditions		Unit		
	Parameter		Min	Тур	Max	Unit
t <sub>su(D-ø)</sub>	Data input setup time		60			ns
t <sub>h(∳D)</sub>	Data input hold time	Exa. 42	0			ns
t <sub>su(D-RD)</sub>	Data input setup time	Fig 43	60			ns
th(RD-D)	Data input hold time		0			ns

# Clock synchronous serial I/O $\cdot$ ( $v_{cc}=5v\pm10\%$ , $v_{ss}=0v$ , $v_{a}=-20$ to $85^{\circ}$ C, unless otherwise noted)

Oh al	Parameter	Test conditions		Limits			
Symbol		l est conditions	Mın	Тур	Max	Unit	
tsu(RXD-SCLK)	Serial input setup time		160			ns	
th(SCLK-RXD)	Serial input hold time		80			ns	
t <sub>r(RXD)</sub>	Serial input rising edge time				30	ns	
t <sub>f(RXD)</sub>	Serial input falling edge time				30	ns	
t <sub>r(SCLK)</sub>	Serial input clock rising edge time	Fig. 44			30	ns	
t <sub>f(SCLK)</sub>	Serial input clock falling edge time				30	ns	
t <sub>C</sub> (S <sub>CLK</sub> )	Serial input clock period		640			ns	
tw(SCLKL)	Serial input clock "L" pulse width		290			ns	
tw(SCLKH)	Serial input clock "H" pulse width	]	290			ns	



## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## **SWITCHING CHARACTERISTICS**

Port/single-chip mode (V<sub>CC</sub>=5V±10%, V<sub>SS</sub>=0V, T<sub>a</sub>=-20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
Symbol	raiametei	rest conditions	Min	Тур	Max	Unit
t <sub>d(≠−P0Q)</sub>	Port P0 data output delay time				200	ns
td(ø−P1Q)	Port P1 data output delay time				200	ns
t <sub>d(ø-P2Q)</sub>	Port P2 data output delay time		'		200	ns
t <sub>d(∲-P3Q)</sub>	Port P3 data output delay time	•	l		200	ns
t <sub>d(∲P5Q)</sub>	Port P5 data output delay time		i		200	ns
t <sub>d(∳-P6Q)</sub>	Port P6 data output delay time	Fig 41			200	ns
t <sub>C(\$\phi)</sub>	Cycle time		320		4000	ns
t <sub>W(øH)</sub>			150			ns
t <sub>W(øL)</sub>	φ clock pulse width ("L" level)		130			ns
t <sub>r(ø)</sub>	φ clock rising edge time				20	ns
t <sub>f(φ)</sub>	φ clock falling edge time				20	ns

# Master CPU bus interface ( $\overline{R}$ and $\overline{W}$ separation type mode)

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-20 \text{ to } 85^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Symbol	Parameter	Test condition		Unit		
	Parameter	rest condition	Mın	Тур	Max	Unit
ta(R-D)	Data output enable time after read	Fig 42			80	ns
t <sub>V(R-D)</sub>	Data output disable time after read		0		30	ns
t <sub>PLH(R-PR)</sub>	P <sub>RDY</sub> output transmission time after read				150	ns
t <sub>PLH(W-PR)</sub>	P <sub>RDY</sub> output transmission time after write				150	ns

# Master CPU bus interface (R/ $\overline{W}$ type mode) ( $V_{cc}=5V\pm10\%$ , $V_{ss}=0V$ , $T_a=-20$ to 85°C, unless otherwise noted)

Symbol	Parameter	Test condition		Limits		Unit
- Cymbol	Farameter	rest condition	Mın	Тур	Max	Unit
ta(E-D)	Data output enable time after read				80	ns
t <sub>V(E-D)</sub>	Data output disable time after read	Fig.42	0		30	ns
t <sub>PLH(E-PR)</sub>	P <sub>RDY</sub> output transmission time after E clock				150	ns

### Local bus/memory expansion mode, microprocessor mode

( $V_{CC}$ =5V±10%,  $V_{SS}$ =0V,  $T_a$ =-20 to 85 $^{\circ}$ C, unless otherwise noted)

Cross book	Parameter	Test condition		Limits		Unit
Symbol	Parameter	l est condition	Mın	Тур	Max	Onit
t <sub>d(ø-A)</sub>	Address delay time after $\phi$				80	ns
t <sub>∨(φ-A)</sub>	Address effective time after $\phi$		10			ns
t <sub>V(RD-A)</sub>	Address effective time after RD		10			ns
t <sub>V(WR-A)</sub>	Address effective time after WR		10			ns
.t <sub>d</sub> (ø−D)	Data output delay time after $\phi$				80	ns
td(wR-D)	Data output delay time after WR	Fin 40			80	ns
t <sub>∨(∳D)</sub>	Data output effective time after $\phi$	Fig 43	20			ns
t <sub>V(WR-D)</sub>	Data output effective time after WR		20			ns
t <sub>d(ø-RW)</sub>	R/W delay time after ∮		,		80	ns
td(ø-sync)	SYNC delay time after $\phi$	Fig 43			80	ns
t <sub>W(RD)</sub>	RD pulse width		130			ns
t <sub>W(WR)</sub>	WR pulse width	,	130			ns

# Clock synchronous serial I/O ( $V_{cc}=5V\pm10\%$ , $V_{ss}=0V$ , $T_a=-20$ to 85°C, unless otherwise noted)

Symbol	Parameter	Took conditions		Typ. Max. 100 30 30	Unit	
Symbol	Parameter	Test conditions	Min	Тур.	100	Omi
td(scLK-TXD)	Serial output delay time				100	ns
t <sub>r(SCLK)</sub>	Serial output clock rising edge time				30	ns
t <sub>f(SCLK)</sub>	Serial output clock falling edge time	Fig 44			30	ns
t <sub>C(SCLK)</sub>	Serial output clock period	Fig 44	640			ns
t <sub>w(SCLKL)</sub>	Serial output clock "L" pulse width		290	,		ns
tw(SCLKH)	Serial output clock "H" pulse width	-	290			ns



### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### **TEST CONDITION**

Input voltage level: V<sub>IH</sub> 2.4V

V<sub>11</sub> 0, 45V

Output test level: V<sub>OH</sub> 2.0V

V<sub>OL</sub> 0.8V




Fig. 41 Test circuit in single-chip mode




Fig. 42 Master CPU bus interface test circuit




Fig. 43 Local bus test circuit




Fig. 44 Serial I/O test circuit





Fig. 45 I<sub>CC</sub> (at stop mode) test condition

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### **TIMING DIAGRAM**


### Port/single-chip mode timing diagram



Note :  $V_{IH}$ =0.8 $V_{CC}$ ,  $V_{IL}$ =0.16 $V_{CC}$  of  $X_{IN}$ 


### Master CPU bus interface/ $\overline{R}$ and $\overline{W}$ separation type timing diagram

#### Read




### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Write




# Master CPU interface/ R/W type timing diagram






### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER


### Local bus timing diagram





### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## Serial I/O timing diagram



# 

## MITSUBISHI MICROCOMPUTERS

# M37451SSP/FP/GP

8-BIT CMOS MICROCOMPUTER

#### DESCRIPTION

The M37451SSP/FP/GP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or a 0.8mm pitch or 0.65mm pitch 80-pin plastic molded QFP. In addition to its simple instruction sets, the ROM, RAM and I/O addresses are placed on the same memory map to enable easy programming. It is suited for office automation equipment and control devices. The low power consumption made possible by the use of a CMOS process makes it especially suitable for battery powered devices requiring low power consumption. It also has a unique feature that enables it to be used as a slave microcomputer.

M37451SSP/FP/GP has basically the same functions as M37451M4-XXXSP/FP/GP except the RAM size and the fact that these three need external ROM area.

### **FEATURES**

•	Number of basic instructions 71
	69 MELPS 740 basic instructions + 2 multiply/divide in-
	structions
•	Memory size ROM ······None
	RAM······ 1024 bytes
•	Instruction execution time
	(minimum instructions at 12.5 MHz frequency) $0.64 \mu s$
•	Single power supply5V±10%
•	Power dissipation normal operation mode
	(at 12.5MHz frequency)······40mW
•	Subroutine nesting128 levels max.

•	Master CPU bus interface ······················· 1 byte
•	16-bit timer 3
•	8-bit timer (Serial I/O use) ························1
•	Serial I/O (UART or clock synchronous)1

A-D converter (8-bit resolution) ....... 3 channels (DIP) 8 channels (QFP)

PWM output with 8-bit prescaler (Either resolution 8-bit or 16-bit is software selectable) 1


Programmable I/O

(Ports P3, P5, P6) ...... 24 Input (Port P4) ...... 3 (DIP), 8 (QFP)


• Output (Port D-A<sub>1</sub>, D-A<sub>2</sub>) ······2


#### **APPLICATION**


Slave controller for PPCs, facsimiles and page printers HDD, optical disk, inverter and industrial motor controllers Industrial robots and machines














# M37451SSP/FP/GP

# 8-BIT CMOS MICROCOMPUTER

# FUNCTIONS OF M37451SSP/FP/GP

	Parameter		Functions		
Number of basic instruction	ns		71(69 MELPS 740 basic instructions+2)		
Instruction execution time			0 64µs(minimum instructions, at 12 5MHz frequency)		
Clock frequency	Clock frequency		12 5MHz(max)		
RAM size	M37451SSP/FP/GP		1024 bytes		
	P3, P5, P6	1/0	8-bit×3		
Input/Output port	P4	Input	3-bit×1(8-bit×1 for 80-pin model)		
	D-A	Output	2-bit×1		
Serial I/O			UART or clock synchronous		
<b>T</b>			16-bit timer×3,		
Timers			8-bit timer(serial I/O baud rate generator)×1		
A-D converter			8-bit×3 channels(8 channels for 80-pin model)		
D-A converter			8-bit×2 channels		
Pulse width modulator(with	8-bit prescaler)		8-bit or 16-bit×1		
Data bus buffer			1-byte input and output each		
Subroutine nesting			128-levels (max )		
Interrupt			6 external interrupts, 8 internal interrupts, 1 software interrupt		
Clock generating circuit			Built-in(ceramic or quarts crystal oscillator)		
Supply voltage			5V±10%		
Power dissipation			40mW(at 12 5MHz frequency)		
1	Input/Output voltage		5V		
Input/Output characters	Output current		±5mA(max)		
Operating temperature ran	ge		−20 to 85°C		
Device structure			CMOS silicon gate		
	M37451SSP		64-pin shrink plastic molded DIP		
Package	M37451SFP		80-pin plastic molded QFP(0 8mm pitch)		
	M37451SGP		80-pin plastic molded QFP(0 65mm pitch)		



# M37451SSP/FP/GP

# 8-BIT CMOS MICROCOMPUTER

# PIN DESCRIPTION

Pın	Name	Input/ Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V $\pm$ 10% to V <sub>CC</sub> , and 0V to V <sub>SS</sub>
CNVss	CNV <sub>SS</sub>	Input	This is connected to V <sub>CC</sub>
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles(under nor mal V <sub>CC</sub> conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time
X <sub>IN</sub>	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or quartz crystal oscillator is connected between the $X_{\rm IN}$ and $X_{\rm OUT}$ pins. If an external clock is used, the cloc
Хоит	Clock output	Output	source should be connected to the $X_{\text{IN}}$ pin and the $X_{\text{OUT}}$ pin should be left open
φ	Timing output	Output	Normally outputs signal consisting of oscillating frequency divided by four
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs
R/W	Read/Write status output	Output	This signal determines the direction of the data bus. It is "H" during read and "L" during write
A <sub>0</sub> -A <sub>15</sub>	Address bus	Output	This is 16-bit address bus
D <sub>0</sub> -D <sub>7</sub>	Data bus	1/0	This is 8-bit data bus
P3 <sub>0</sub> -P3 <sub>7</sub>	Input/Output port P3	I/O	Port P3 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programed a input or output. The output structure is CMOS output. Serial I/O, PWM output, or even I/O function can be selected with a program.
P4 <sub>0</sub> -P4 <sub>2</sub> (P4 <sub>0</sub> -P4 <sub>7</sub> )	Input port P4	Input	Analog input pin for the A-D converter The 64-pin model has three pins and the 80-pin model has eight pins. They may also be used as digital input pins.
P5 <sub>0</sub> -P5 <sub>7</sub>	Input/Output port P5	I/O	An 8-bit input/output port with the same function as P3. This port functions as an 8-bit data bus for the mas ter CPU when slave mode is selected with a program.
P6 <sub>0</sub> -P6 <sub>7</sub>	Input/Output port P6	1/0	An 8-bit input/output port with the same function as P3 Pins P6 <sub>3</sub> -P6 <sub>7</sub> change to a control bus for the maste CPU when slave mode is selected with a program Pins P6 <sub>0</sub> -P6 <sub>2</sub> may be programmed as external interruptinput pins
D-A <sub>1</sub> , D-A <sub>2</sub>	D-A output	Output	Analog signal from D-A converter is output
V <sub>REF</sub>	Reference voltage input	Input	Reference voltage input pin for A-D and D-A converter. This pin is for 64-pin model only
ADV <sub>REF</sub>	A-D reference voltage input	Input	Reference voltage input pin for A-D converter. This pin is for 80-pin model only
DAV <sub>REF</sub>	D-A reference voltage input	Input	Reference voltage input pin for D-A converter. This pin is for 80-pin model only
AV <sub>SS</sub>	Analog power supply		Ground level input pin for A-D and D-A converter. Same voltage as V <sub>SS</sub> is applied
AV <sub>CC</sub>	Analog power supply		Power supply input pin for A-D converter. This pin is for 80-pin model only. Same voltage as V <sub>CC</sub> Is applied in the case of the 64-pin model AV <sub>CC</sub> is connected to V <sub>CC</sub> internally.
RD	Read signal output	Output	Control signal output as active "L" when valid data is read from data bus. This pin is for 80-pin model only
WR	Write signal output	Output	Control signal output as active "L" when writing data from data bus to external component. This pin is for 80-pin model only
RESET <sub>OUT</sub>	Reset output	Output	Control signal output as active "H" during reset. It is used as a reset output signal for peripheral components. This pin is for 80-pin model only



### **BASIC FUNCTION BLOCKS**

The differences between M37451M4-XXXSP/FP/GP and M37451SSP/FP/GP are noted below. Other functions are the same as M37451M4-XXXSP/FP/GP in microprocessor mode.

#### **MEMORY**

• Special Function Register (SFR) Area

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers.

• RAM

RAM is used for data storage as well as a stack area.

• Interrupt Vector Area

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated. (This area must be located in ROM area)

Zero Page

Zero page addressing mode is useful because it enables access to this area with only 2 bytes,

• Special Page

Special page addressing mode is useful because it enables access to this area with only 2 bytes.




Fig. 1 Memory map



# M37451SSP/FP/GP

# 8-BIT CMOS MICROCOMPUTER

00D6 <sub>16</sub>	P3 register	00EB <sub>16</sub>	PWM register (low-order)
00D7 <sub>16</sub>	P3 directional register	00EC <sub>16</sub>	PWM register (high-order)
00D8 <sub>16</sub>	P4 register/PWM prescaler latch	00ED <sub>16</sub>	Timer 1 control register
00D9 <sub>16</sub>	Additional function register	00EE <sub>16</sub>	Timer 2 control register
00DA <sub>16</sub>	P5 register	00EF <sub>16</sub>	Timer 3 control register
00DB <sub>16</sub>	P5 directional register	00F0 <sub>16</sub>	Timer 1 register (low-order)
00DC <sub>16</sub>	P6 register	00F1 <sub>16</sub>	Timer 1 register (high-order)
00DD <sub>16</sub>	P6 directional register	00F2 <sub>16</sub>	Timer 1 latch (low-order)
00DE <sub>16</sub>	MISRG1	00F3 <sub>16</sub>	Timer 1 låtch (high-order)
00DF <sub>16</sub>	MISRG2	00F4 <sub>16</sub>	Timer 2 register (low-order)
00E0 <sub>16</sub>	D-A1 register	00F5 <sub>16</sub>	Timer 2 register (high-order)
00E1 <sub>16</sub>	D-A2 register	00F6 <sub>16</sub>	Timer 2 latch (low-order)
00E2 <sub>16</sub>	A-D register	00F7 <sub>16</sub>	Timer 2 latch (high-order)
00E3 <sub>16</sub>	A-D control register	00F8 <sub>16</sub>	Timer 3 register (low-order)
00E4 <sub>16</sub>	Data bus buffer register	00F9 <sub>16</sub>	Timer 3 register (high-order)
00E5 <sub>16</sub>	Data bus buffer status register	00FA <sub>16</sub>	Timer 3 latch (low-order)
00E6 <sub>16</sub>	Receive/transmit buffer register	00FB <sub>16</sub>	Timer 3 latch (high-order)
00E7 <sub>16</sub>	Serial I/O status register	00FC <sub>16</sub>	Interrupt request register 1
00E8 <sub>16</sub>	Serial I/O control register	00FD <sub>16</sub>	Interrupt request register 2
00E9 <sub>16</sub>	UART control register	00FE <sub>16</sub>	Interrupt control register 1
00EA <sub>16</sub>	Baud rate generator	00FF <sub>16</sub>	Interrupt control register 2

Fig. 2 SFR (Special Function Register) memory map

# MITSUBISHI MICROCOMPUTERS M37451SSP/FP/GP

### 8-BIT CMOS MICROCOMPUTER

# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.3 to 7	V
Vı	Input voltage RESET, X <sub>IN</sub>		-0.3 to 7	٧
	Input voltage D <sub>0</sub> -D <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> ,			
V <sub>I</sub>	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , ADV <sub>REF</sub> ,	With respect to V <sub>SS</sub>	$-0.3$ to $V_{cc}+0.3$	V
	DAV <sub>REF</sub> , V <sub>REF</sub> , AV <sub>CC</sub>	Output transistors are	117.12.100.1.11	
Vı	Input voltage CNV <sub>SS</sub>	at "OFF" state	-0.3 to 13	٧
	Output voltage A <sub>0</sub> -A <sub>15</sub> , D <sub>0</sub> -D <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,			
Vo	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , X <sub>OUT</sub> ,		$-0.3$ to $V_{CC}+0.3$	V
•0	$\phi$ , $\overline{\text{RD}}$ , $\overline{\text{WR}}$ , $R/\overline{\text{W}}$ , RESET <sub>OUT</sub> , SYNC		111111111111111111111111111111111111111	
Pd	Power dissipation	T <sub>a</sub> = 25℃	1000 (Note 1)	mW
Topr	Operating temperature		-20 to 85	င
Tstg	Storage temperature		-40 to 125	င

Note 1: 500mW for QFP type

### RECOMMENDED OPERATING CONDITIONS

( $V_{CC}$ =5 $V\pm10\%$ ,  $T_a$ =-20 to 85 $^{\circ}$ C unless otherwise noted)

Symbol	Parameter		Limits		Unit
Symbol	Parameter	Mın	Тур	Max	Unit
Vcc	Supply voltage	4.5	5	5.5	٧
Vss	Supply voltage		0		٧
V <sub>IH</sub>	"H" input voltage RESET, X <sub>IN</sub> , CNV <sub>SS</sub> (Note 1)	0.8V <sub>CC</sub>		Vcc	٧
V <sub>IH</sub>	"H" input voltage D <sub>0</sub> -D <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (except Note 1)	2. 0		V <sub>CC</sub>	٧
VIL	"L" input voltage CNV <sub>SS</sub> (Note 1)	0		0.2V <sub>CC</sub>	V
VIL	"L" input voltage D <sub>0</sub> -D <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (except Note 1)	0.		0.8	٧
V <sub>IL</sub>	"L" input voltage RESET	0		0.12V <sub>CC</sub>	٧
VIL	"L" input voltage X <sub>IN</sub>	0		0.16V <sub>CC</sub>	V
I <sub>oL(peak)</sub>	"L" peak output current A <sub>0</sub> -A <sub>15</sub> , D <sub>0</sub> -D <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			10	mA
I <sub>OL</sub> (avg)	"L" average output current A <sub>0</sub> -A <sub>15</sub> , D <sub>0</sub> -D <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note 2)			5	mA
I <sub>он(peak)</sub>	"H" peak output current $A_0$ - $A_{15}$ , $D_0$ - $D_7$ , $P3_0$ - $P3_7$ , $P5_0$ - $P5_7$ , $P6_0$ - $P6_7$			-10	mA
I <sub>он(avg)</sub>	"H" average output current A <sub>0</sub> -A <sub>15</sub> , D <sub>0</sub> -D <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note 2)			-5	mA
f(X <sub>IN</sub> )	Clock oscillating frequency	1		12.5	MHz

Note 1: Ports operate as INT<sub>1</sub>-INT<sub>3</sub>(P6<sub>0</sub>-P6<sub>2</sub>), EV<sub>1</sub>-EV<sub>3</sub>(P3<sub>0</sub>-P3<sub>2</sub>), R<sub>x</sub>D(P3<sub>4</sub>) and S<sub>CLK</sub>(P3<sub>6</sub>)
2: The average output current I<sub>OH</sub>(avg) and I<sub>OL</sub>(avg) are the average value during a 100ms
3: The total of "L" output current I<sub>OL</sub>(peak) of port P3, P5, P6, R/W, SYNC, RESET<sub>OUT</sub>, RD, WR and φ is less than 40mA

The total of "H" output current  $I_{OH(peak)}$  of port P3, P5, P6, R/W, SYNC, RESET<sub>OUT</sub>,  $\overline{RD}$ ,  $\overline{WR}$  and 



# $\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; (v_{\text{CC}} = 5 \text{V} \pm 10\%, \, v_{\text{SS}} = 0 \text{V}, \, \tau_{\textbf{a}} = -20 \; \text{to } 85 \text{°C}, \, \text{f}(X_{\text{IN}}) = 12.5 \text{MHz}, \, \text{unless otherwise noted})$

Complete	Parameter	T-ot conditions	Limits			Unit
Symbol	Parameter	Test conditions	Min	Тур.	Max	Onit
V <sub>OH</sub>	"H" output voltage RD, WR, R/W, SYNC, RESET <sub>OUT</sub> , φ	I <sub>OH</sub> =-2mA	V <sub>cc</sub> -1			٧
V <sub>OH</sub>	"H" output voltage A <sub>0</sub> -A <sub>15</sub> , D <sub>0</sub> -D <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,	I <sub>OH</sub> =-5mA	V <sub>CC</sub> -1	•		V
	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>		"		0. 45  1  1  0. 7  0. 5  5  15	
	"L" output voltage A <sub>0</sub> -A <sub>15</sub> , D <sub>0</sub> -D <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,					
VoL	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , RD, WR,	I <sub>OL</sub> =2mA			1 1 0.7 0.5 5	V
	R/W, SYNC, RESET <sub>OUT</sub> , ¢					
VoL	"L" output voltage A <sub>0</sub> -A <sub>15</sub> , D <sub>0</sub> -D <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,	I <sub>OI</sub> =5mA			1	٧
- OL	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>					
$V_{T+}-V_{T-}$	Hysterisis $INT_1-INT_3(P6_0-P6_2)$ , $EV_1-EV_3(P3_0-P3_2)$ ,	Function input level	0.3	1	V	
v <sub>T+</sub> -v <sub>T-</sub>	R <sub>X</sub> D(P3 <sub>4</sub> ), S <sub>CLK</sub> (P3 <sub>6</sub> )	Tallotton input level	0.0			······································
$V_{T+}-V_{T-}$	Hysterisis RESET				0.7	V
$V_{T+}-V_{T-}$	Hysterisis X <sub>IN</sub>		0.1		0.5	V
	"L" input current D <sub>0</sub> -D <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> ,	V-V	-5		-	μΑ
I <sub>IL</sub>	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>	V <sub>I</sub> =V <sub>SS</sub>	-5		5	$\mu$ A
	"H" input current D <sub>0</sub> -D <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> ,	W_W	-5		_	
I <sub>IH</sub>	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>	V <sub>i</sub> =V <sub>CC</sub>	-5		5	μΑ
V <sub>RAM</sub>	RAM retention voltage	At stop mode	2			V
		At system operation		0	15	A
Icc	Supply current	f(X <sub>IN</sub> )=12.5MHz		8	15	mA
		At stop mode (Note 1)		1	0. 45  1  1  0. 7  0. 5  5	μΑ

Note 1: The terminals  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $R/\overline{\text{W}}$ , SYNC, RESET<sub>OUT</sub>,  $\phi$ , D-A<sub>1</sub> and D-A<sub>2</sub> are all open. The other ports, which are in the input mode, are connected to V<sub>SS</sub>. A-D converter is in the A-D completion state. The current through ADV<sub>REF</sub> and DAV<sub>REF</sub> is not included(Fig.7)

### **A-D CONVERTER CHARACTERISTICS**

 $(\text{V}_{\text{CC}} = \text{AV}_{\text{CC}} = 5\text{V} \pm 10\%, \text{ V}_{\text{SS}} = \text{AV}_{\text{SS}} = 0\text{V}, \text{ T}_{\text{A}} = -20 \text{ to } 85^{\circ}\text{C}, \text{ f}(\text{X}_{\text{IN}}) = 12.5 \text{MHz}, \text{ unless otherwise noted})$ 

0	Parameter	Test conditions			Unit	
Symbol	Parameter		Mın	Тур	Мах	Unit
	Resolution				8	Bits
	Absolute accuracy	V <sub>CC</sub> =AV <sub>CC</sub> =ADV <sub>REF</sub> =5V±10%		±1.5	±3	LSB
t <sub>CONV</sub>	Conversion time			<b>S</b>	49	$t_{C}(\phi)$
VIA	Analog input voltage		AVss		AVcc	٧
V <sub>ADVREF</sub>	Reference input voltage		2		Vcc	ν
RLADDER	Ladder resistance value	ADV <sub>REF</sub> =5V	20	35	50	kΩ
IIADVREF	Reference input current	ADV <sub>REF</sub> =5V	0.1	0.14	0. 25	mA
V <sub>AVCC</sub>	Analog power supply input voltage			V <sub>CC</sub>		V
V <sub>AVSS</sub>	Analog power supply input voltage			0		٧

# D-A CONVERTER CHARACTERISTICS ( $v_{cc} = 5v \pm 10\%$ , $v_{ss} = Av_{ss} = 0v$ , $T_a = -20$ to $85^\circ C$ , unless otherwise noted)

0		Test condition			Unit	
Symbol	Parameter	l est condition	Min.	Тур	Max	Unit
	Resolution				8	Bits
_	Absolute accuracy	V <sub>CC</sub> =DAV <sub>REF</sub> =5V±10%			1.0	%
t <sub>su</sub>	Setup time				3	μs
Ro	Output resistance		1	2	4	kΩ
VAVSS	Analog power supply input voltage			0		V
VDAVREF	Reference input voltage		4		V <sub>CC</sub>	V
IDAVREF	Reference power input current		0	5	10	mA



# TIMING REQUIREMENTS

**Port** ( $V_{cc}=5V\pm10\%$ ,  $V_{ss}=0V$ ,  $T_a=-20$  to  $85^{\circ}C$ , unless otherwise noted)

		T - 1 41		Limits		Unit
Symbol	Parameter	Test condition	Mın	Тур Мах	Unit	
t <sub>SU(P3D</sub> -ø)	Port P3 input setup time		160			ns
t <sub>SU(P4D</sub> -ø)	Port P4 input setup time		160			ns
t <sub>SU(P5D-ø)</sub>	Port P5 input setup time		160			ns
t <sub>SU(P6D-ø)</sub>	Port P6 input setup time		160			ns
t <sub>h(∳P3D)</sub>	Port P3 input hold time		40			ns
th(ø-P4D)	Port P4 input hold time		40			ns
t <sub>h(∳-P5D)</sub>	Port P5 input hold time	Fig 3	40			ns
th(ø-PED)	Port P6 input hold time		40			ns
t <sub>C</sub> (X <sub>IN</sub> )	External clock input cycle time		80		1000	ns
tw(XINL)	External clock input "L" pulse width		20			ns
t <sub>W</sub> (X <sub>IN</sub> H)	External clock input "H" pulse width		20		i	ns
t <sub>r</sub> (X <sub>IN</sub> )	External clock rising edge time				20	ns
$t_f(X_{IN})$	External clock falling edge time				20	ns

# 

Symbol	Parameter	Test condition		Limits			
Symbol	Parameter	rest condition	Min	Тур	Max	Unit	
t <sub>su(CS-R)</sub>	CS setup time		0			ns	
t <sub>su(cs-w)</sub>	CS setup time		0			ns	
th(R-cs)	CS hold time	- - -	0			ns	
th(w-cs)	CS hold time		0			ns	
tsu(A-R)	A0 setup time		10			ns	
t <sub>su(A-w)</sub>	A0 setup time	Fig 4	10			ns	
th(R-A)	A0 hold time		0			ns	
th(w-A)	A0 hold time		0			ns	
t <sub>w(R)</sub>	Read pulse width		120			ns	
t <sub>W(W)</sub>	Write pulse width		120			ns	
t <sub>su(D-w)</sub>	Date input setup time before write		50			ns	
th(w-p)	Date input hold time after write		. 0			ns	

# Master CPU bus interface timing (R/W type mode)

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-20 \text{ to } 85^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Symbol	Parameter	Test condition		Unit		
Symbol	raialletei	rest condition	Mın	Тур	Max	Unit
t <sub>su(cs-e)</sub>	CS setup time		0			ns
th(E-CS)	CS hold time		0			ns
t <sub>SU(A-E)</sub>	A0 setup time		10			ns
th(E-A)	A0 hold time		0			ns
t <sub>su(RW-E)</sub>	R/W setup time		0			ns
th(E-RW)	R/W hold time	54	0			ns
t <sub>W(EL)</sub>	Enable clock "L" pulse width	Fig 4	120			ns
t <sub>W(EH)</sub>	Enable clock "H" pulse width		120			ns
t <sub>r(E)</sub>	Enable clock rising edge time				25	ns
t <sub>f(E)</sub>	Enable clock falling edge time				25	ns
t <sub>su(D-E)</sub>	Data input setup time before write		50			ns
th(E-D)	Data input nold time after write		0			ns

# Local bus/Memory expansion mode, Microprocessor mode

( $V_{CC}$ =5 $V\pm10\%$ ,  $V_{SS}$ =0V,  $T_{a}$ =-20 to 85 $^{\circ}$ C, unless otherwise noted)

Comphal	Parameter	Test condition	Limits		Limits		Max	l local
Symbol	Parameter	rest condition	Min	Тур	Unit			
t <sub>Su(D-ø)</sub>	Data input setup time		60			ns		
th(ø-D)	Data input hold time	F 5	0			ns		
t <sub>su(D-RD)</sub>	Data input setup time	Fig 5	60			ns		
th(RD-D)	Data input hold time		0			ns		

# $\textbf{Clock synchronous serial I/O} \ (v_{cc} = 5v \pm 10\%, \, v_{ss} = 0v, \, T_{a} = -20 \text{ to } 85\%, \, \text{unless otherwise noted})$

O	Parameter	Test conditions		Unit		
Symbol	Parameter		Mın	Тур	Max	Unit
tsu(RXD-SCLK)	Serial input setup time		160			ns
th(SCLK-RXD)	Serial input hold time		80			ns
t <sub>r(R<sub>X</sub>D)</sub>	Serial input rising edge time				30	ns
t <sub>f(RXD)</sub>	Serial input falling edge time				30	ns
t <sub>r(SCLK)</sub>	Serial input clock rising edge time	Fig 6			30	ns
tf(SCLK)	Serial input clock falling edge time	1			30	ns
t <sub>C(SCLK)</sub>	Serial input clock period	,	640			ns
t <sub>W</sub> (S <sub>CLK</sub> L)	Serial input clock "L" pulse width		290			ns
tw(SCLKH)	Serial input clock "H" pulse width		290			ns

# **SWITCHING CHARACTERISTICS**

**Port** ( $V_{CC}=5V\pm10\%$ ,  $V_{SS}=0V$ ,  $T_a=-20$  to  $85^{\circ}C$ , unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
Symbol	Parameter	rest condition	Min	Тур	Max	Unit
t <sub>d(\$-P3Q)</sub>	Port P3 data output delay time				200	ns
t <sub>d(∳-P5Q)</sub>	Port P5 data output delay time				200	ns
t <sub>d(∲-P6Q)</sub>	Port P6 data output delay time				200	ns
t <sub>C(φ)</sub>	Cycle time		320		4000	ns
t <sub>W(øH)</sub>		Fig 3	150			ns
t <sub>W(øL)</sub>			130			ns
t <sub>r(\$\phi\$)</sub>	φ clock rising edge time				20	ns
<b>t</b> <sub>f(φ)</sub>					20	ns



# MITSUBISHI MICROCOMPUTERS M37451SSP/FP/GP

### 8-BIT CMOS MICROCOMPUTER

# Master CPU bus interface ( $\overline{R}$ and $\overline{W}$ separation type mode)

 $(v_{cc}=5V\pm10\%, v_{ss}=0V, T_a=-20 \text{ to } 85^{\circ}\text{C}, \text{ unless otherwise noted})$ 

	December	Test condition		Unit	
Symbol	Parameter		Min   Typ   Max     80   n	Unit	
t <sub>a(R-D)</sub>	Data output enable time after read	Fig 4		80	ns
t <sub>V(R-D)</sub>	Data output disable time after read		0	30	ns
t <sub>PLH(R-PR)</sub>	P <sub>RDY</sub> output transmission time after read			150	ns
t <sub>PLH(W-PR)</sub>	PRDY output transmission time after write			150	ns

# Master CPU bus interface (R/ $\overline{W}$ type mode) ( $v_{cc}=5v\pm10\%$ , $v_{ss}=0v$ , $T_a=-20$ to $85^{\circ}$ C, unless otherwise noted)

Symbol	Parameter	Test condition		Unit		
Symbol		Test condition	Mın	Тур	Max	Unit
t <sub>a(E-D)</sub>	Data output enable time after read				80	ns
t <sub>V(E-D)</sub>	Data output disable time after read	Fig 4	0		30	ns
t <sub>PLH(E-PR)</sub>	PRDY output transmission time after E clock				150	ns

# Local bus/Memory expansion mode, microprocessor mode

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-20 \text{ to } 85^{\circ}C, \text{ unless otherwise noted})$ 

Symbol	Parameter	Test condition	Limits			Unit
Symbol	Parameter	Test condition	Min	Тур	Max	Unit
t <sub>d(ø-A)</sub>	Address delay time after $\phi$				80	ns
t <sub>∨(φ-A)</sub>	Address effective time after $\phi$		10			ns
t <sub>V(RD-A)</sub>	Address effective time after RD		10			ns
t <sub>V(WR-A)</sub>	Address effective time after WR		10			ns
t <sub>d(ø-D)</sub>	Data output delay time after $\phi$				80	ns
t <sub>d(wr-D)</sub>	Data output delay time after WR	5 5			80	ns
t <sub>∨(φ-D)</sub>	Data output effective time after $\phi$	Fig 5	20			ns
t <sub>V(WR-D)</sub>	Data output effective time after WR		20			ns
t <sub>d(ø-RW)</sub>	R/W delay time after ∅				80	ns
td(ø-sync)	SYNC delay time after $\phi$				80	ns
t <sub>W(RD)</sub>	RD pulse width		130			ns
t <sub>W(WR)</sub>	WR pulse width		130			ns

# Clock synchronous serial I/O ( $v_{cc}=5v\pm10\%$ , $v_{ss}=0v$ , $t_a=-20$ to $85^{\circ}$ C, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
Symbol	Parameter		Mın	Тур	Max	Olin
t <sub>d</sub> (s <sub>CLK</sub> -T <sub>X</sub> D)	Serial output delay time				100	ns
t <sub>r(SCLK)</sub>	Serial output clock rising edge time	Fig 6			30	ns
t <sub>f(SCLK)</sub>	Serial output clock falling edge time				30	ns
t <sub>C(SCLK)</sub>	Serial output clock period		640			ns
t <sub>W(SCLK</sub> L)	Serial output clock "L" pulse width		290			ns
t <sub>W(SCLKH)</sub>	Serial output clock "H" pulse width		290			ns

## **TEST CONDITION**

Input voltage level: VIH 2.4V

V<sub>IL</sub> 0.45V

Output test level: V<sub>OH</sub> 2.0V

V<sub>OL</sub> 0.8V




Fig. 3 Port test circuit




Fig. 4 Master CPU bus interface test circuit




Fig. 5 Local bus test circuit




Fig. 6 Serial I/O test circuit





Fig. 7 I<sub>CC</sub> (at stop mode) test condition

# TIMING DIAGRAM


### Port/single-chip mode timing diagram




Note :  $V_{IH}$ =0.8 $V_{CC}$ ,  $V_{IL}$ =0.16 $V_{CC}$  of  $X_{IN}$ 

### Master CPU bus interface/ $\overline{R}$ and $\overline{W}$ separation type timing diagram


### Read



### Write





# Master CPU interface/ $R/\overline{W}$ type timing diagram





### Local bus timing diagram








#### 8-BIT CMOS MICROCOMPUTER

#### Clock synchronous serial I/O timing diagram



#### M37450M4TXXXSP/J

#### EXTENDED OPERATING TEMPERATURE VERSION of M37450M4-XXXSP

#### **DESCRIPTION**

The M37450M4TXXXSP/J is a single-chip microcomputer designed with CMOS sillicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or an 84-pin plastic molded QFJ (PLCC).

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

It is suited for office automation equipment and control devices. The low power consumption made by the use of a CMOS process makes it especially suitable for battery powered devices requiring low power consumption. It also has a unique feature that enables it to be used as a slave microcomputer.

The differences between the M37450M4TXXXSP/J and the M37450M4-XXXSP/FP are some electrical characteristics, the expansion of operating temperature range, and the package.

The number of analog input pins for the 84-pin PLCC (J version) is different from the 64-pin model (SP version). In addition, the 84-pin model has special pins for  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , RESET<sub>OUT</sub>, DAV<sub>REF</sub>, ADV<sub>REF</sub>, AV<sub>CC</sub> and the 64-pin model has a special V<sub>REF</sub> pin.

#### **FEATURES**

•	Number of basic instructions 71
	69 MELPS 740 basic instructions+2 multiply/divide
	instructions
_	

•	Memory	size ,	
	ROM ·	8192 bytes	
	RAM··	256 bytes	

•	instruction execution time
	(minimum instructions at 10MHz frequency) $\cdots \cdots 0.8 \mu s$
•	Single power supply5V±10%

•	Power dissipation normal operation mode
	(at 10MHz frequency) ······30mW
•	Subroutine nesting 96 levels max

•	Interrupt ······ 15 events
•	Master CPU interface ············1 byte
•	16-bit timer3

•	8-bit timer (Serial I/O use) ······	1
•	Serial I/O (UART or clock synchronous)	)1

•	A-D converter (8-bit resolution	) ········ 3 channels (DIP)
		8 channels (QFJ)

•	D-A converter (8-bit resolution) 2 channels
_	DIAMA


•	PWM output (8 bit or 16 bit)
•	Programmable I/O ports

	(Ports P0,	P1, P2, P3	3, P5, P6	) · · · · · · 48
•	Input port (P	ort P4) ····		3(DIP), 8(QFJ)

#### 


#### **APPLICATION**

Slave controller for PPCs, facsimiles, and page printers. HDD, optical disk, inverter, and industrial motor controllers. Industrial robots and machines.






# M37450M4TXXXJ BLOCK DIAGRAM







#### FUNCTIONS OF M37450M4TXXXSP/J

Parameter			Functions
Number of basic instructions		71(69 MELPS 740 basic instructions+2)	
Instruction execution time 0			0 8μs (minimum instructions, at 10MHz of frequency)
Clock frequency 1		10MHz (max )	
	ROM		8192 bytes
Memory size	RAM		256 bytes
	P0-P3, P5, P6	1/0	8-bit×6
Input/Output ports	P4	Input	3-bit×1 (8-bit×1 for 84-pin model)
	D-A	Output	2-bit×1
Serial I/O			UART or clock synchronous
Time			16-bit timer×3,
Timers			8-bit timer (serial I/O baud rate generator)×1
A-D converter			8-bit×3 channels (8 channels for 84-pin model)
D-A converter			8-bit×2 channels
Pulse width modulator			8-bit or 16-bit×1
Data bus buffer			1-byte input and output each
Subroutine nesting			96-levels (max )
I-A			6 external interrupts, 8 internal interrupts
Interrupt			1 software interrupt
Clock generating circuit			Built-in (ceramic or quarts crystal oscillator)
Supply voltage			5V±10%
Power dissipation			30mW (at 10MHz frequency)
Innut/Output characters	Input/Output voltage		5V
Input/Output characters Output current			±5mA (max.)
Memory expansion			Possible
Operating temperature rang	Operating temperature range		-40 to 85℃
Device structure			CMOS silicon gate
Package	M37450M4TXXXSP		64-pin shrink plastic molded DIP
raunaye	M37450M4TXXXJ		84-pin plastic molded QFJ (PLCC)



#### PIN DESCRIPTION

Pin	Name	Input/ Output	Functions	
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V±10% to V <sub>CC</sub> , and 0V to V <sub>SS</sub>	
CNVss	CNV <sub>SS</sub>		Controls the processor mode of the chip Normally connected to V <sub>SS</sub> or V <sub>CC</sub>	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal $V_{\rm CC}$ conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time	
X <sub>IN</sub>	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or	
X <sub>OUT</sub>	Clock output	Output	quartz crystal oscillator is connected between the $X_{IN}$ and $X_{OUT}$ pins. If an external clock is used, the close source should be connected to the $X_{IN}$ pin and the $X_{OUT}$ pin should be left open.	
φ	Timing output	Output	Outputs signal consisting of oscillating frequency divided by four	
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code-fetch and is used to control single stepping of programs	
R/W	Read/Write status output	Output	This signal determines the direction of the data bus. It is "H" during read and "L" during write	
P0 <sub>0</sub> -P0 <sub>7</sub>	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed input or output. The output structure is CMOS output. The low-order bits of the address are output excellin single-chip mode.	
P1 <sub>0</sub> -P1 <sub>7</sub>	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The high-order bits of the address are output except in single-chip mode.	
P2 <sub>0</sub> -P2 <sub>7</sub>	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. Used as data bus except single-chip mode.	
P3 <sub>0</sub> -P3 <sub>7</sub>	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0 Serial I/O, PWM output, event I/O function can be selected with a program	
P4 <sub>0</sub> -P4 <sub>2</sub> (P4 <sub>0</sub> -P4 <sub>7</sub> )	Input port P4	Input	Analog input pin for the A-D converter. The 64-pin model has three pins and the 84-pin model has eight pins. They may also be used as digital input pins.	
P5 <sub>0</sub> -P5 <sub>7</sub>	I/O port P5	1/0	Port P5 is an 8-bit I/O port and has basically the same functions as port P0. This port functions as an 8-data bus for the master CPU when slave mode is selected with a program	
P6 <sub>0</sub> -P6 <sub>7</sub>	I/O port P6	1/0	Port P6 is an 8-bit I/O port and has basically the same function as port P0. Pins P6 <sub>3</sub> to P6 <sub>7</sub> change to a cc trol bus for the master CPU when slave mode is selected with a program. Pins P6 <sub>0</sub> to P6 <sub>2</sub> may be program med as external interrupt input pins.	
D-A <sub>1</sub> , D-A <sub>2</sub>	D-A output	Output	Analog signal from D-A converter is output	
V <sub>REF</sub>	Reference voltage input	Input	Reference voltage input pin for A-D and D-A converter. This pin is for 64-pin model only	
ADV <sub>REF</sub>	A-D reference voltage input	Input	Reference voltage input pin for A-D converter. This pin is for 84-pin model only	
DAV <sub>REF</sub>	D-A reference voltage input	Input	Reference voltage input pin for D-A converter. This pin is for 84-pin model only	
AV <sub>SS</sub>	Analog power supply		Ground level input pin for A-D and D-A converter Same voltage as V <sub>SS</sub> is applied	
AV <sub>CC</sub>	Analog power supply		Power supply input pin for A-D converter. This pin is for 84-pin model only. Same voltage as $V_{CC}$ is applied in the case of the 64-pin model, $AV_{CC}$ is connected to $V_{CC}$ internally.	
RD	Read signal output	Output	Control signal output as active "L" when valid data is read from data bus. This pin is for 84-pin model only	
WR	Write signal output	Output	Control signal output as active "L" when writing data from data bus to external component This pin is 84-pin model only	
RESETOUT	Reset output	Output	Control signal output as active "H" during reset. It is used as a reset output signal for peripheral complents. This pin is for 84-pin model only	



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.3 to 7	V
Vı	Input voltage X <sub>IN</sub> , RESET		-0.3 to 7	V
	Input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,			
Vı	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , ADV <sub>REF</sub> , DAV <sub>REF</sub> , V <sub>REF</sub> , AV <sub>CC</sub>	With respect to V <sub>SS</sub> Output transistors are	-0.3 to V <sub>CC</sub> +0.3	V
Vı	Input voltage CNV <sub>SS</sub>	at "off" state	-0.3 to 13	V
v <sub>o</sub>	Output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , X <sub>OUT</sub> , Ø R/W, RD, WR, SYNC, RESET <sub>OUT</sub>		-0.3 to V <sub>CC</sub> +0.3	v
Pd	Power dissipation	T <sub>a</sub> = 25℃	1000	mW
Topr	Operating temperature		-40 to 85	°C
Tstg	Storage temperature		-65 to 150	°C

#### RECOMMENDED OPERATING CONDITIONS

(V<sub>CC</sub>=5V±10%, Ta=-40 to 85°C unless otherwise noted)

Cumahal	Davanatav		Limits		114
Symbol	Parameter	Mın	Тур	Max	Unit
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>SS</sub>	Supply voltage		0		٧
V <sub>IH</sub>	"H" input voltage RESET, XIN, CNV <sub>SS</sub> (Note 1)	0.8V <sub>CC</sub>	!	V <sub>CC</sub>	٧
V <sub>IH</sub>	"H" input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (expect Note 1)	2.0		V <sub>cc</sub>	٧
VIL	"L" input voltage CNV <sub>SS</sub> (Note 1)	0		0. 2V <sub>CC</sub>	V
V <sub>IL</sub>	"L" input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (expect Note 1)	0		0.8	V
VIL	"L" input voltage RESET	0		0.12V <sub>CC</sub>	٧
VIL	"L" input voltage X <sub>IN</sub>	0		0.16V <sub>CC</sub>	V
l <sub>oL(peak)</sub>	"L" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			10	mA
I <sub>OL(avg)</sub>	"L" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note 2)			5	mA
I <sub>он(peak)</sub>	"H" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			-10	mA
I <sub>он(avg)</sub>	"H" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note 2)			-5	mA
f(X <sub>IN</sub> )	Internal clock oscillating frequency	1		10	MHz

Note 1 : Ports operating as special function pins  $INT_1-INT_3(P6_0-P6_2)$ ,  $EV_1-EV_3(P3_0-P3_2)$ ,  $R_XD(P3_4)$ , S<sub>CLK</sub>(P3<sub>6</sub>)

2 : I<sub>OL</sub>(avg) and I<sub>OH</sub>(avg) are the average current in 100ms.
3 : The total of I<sub>OL</sub> of Port P0, P1 and P2 should be 40mA (max)

The total of  $I_{OL}$  of Port P3, P5, P6, R/W, SYNC, RESET<sub>OUT</sub>,  $\overline{RD}$ ,  $\overline{WR}$  and  $\phi$  should be 40mA (max )

The total of  $I_{OH}$  of Port P0, P1, and P2 should be 40mA (max )

The total of I<sub>OH</sub> of Port P3, P5, P6, R/ $\overline{W}$ , SYNC, RESET<sub>OUT</sub>,  $\overline{RD}$ ,  $\overline{WR}$ , and  $\phi$  should be 40mA (max )



#### **ELECTRIC** CHARACTERISTICS (V<sub>CC</sub>=5V±10%, V<sub>SS</sub>= 0 V, T<sub>a</sub>=-40 to 85°C, f(X<sub>IN</sub>)=10MHz)

Symbol	Parameter	T4	Limits			
Symbol	Parameter	Test conditions	Mın	Тур.	Max.	Unit
V <sub>OH</sub>	"H" output voltage RD, WR, R/W, SYNC, RESET <sub>OUT</sub> , φ	$I_{OH} = -2 \text{ mA}$	V <sub>cc</sub> -1			٧
V <sub>OH</sub>	"H" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	$I_{OH} = -5 \text{ mA}$	V <sub>CC</sub> -1			٧
V <sub>OL</sub>	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , RD, WR, R/W, SYNC, RESET <sub>OUT</sub> , \$\phi\$	I <sub>OL</sub> =2 mA			0. 45	٧
V <sub>OL</sub>	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	I <sub>OL</sub> =5 mA			1	V
$v_{\tau+}-v_{\tau-}$	$ \begin{array}{c} \text{Hysteresis INT}_1\text{-INT}_3(P6_0\text{-P3}_2),  \text{EV}_1\text{-EV}_3(P3_0\text{-P3}_2), \\ \text{R}_X D(P3_4),  S_{\text{CLK}}(P3_6) \end{array} $	Function input level	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis RESET				0.7	٧
$V_{T+} - V_{T-}$	Hysteresis X <sub>IN</sub>		0.1		0.5	V
I <sub>IL</sub>	"L" input current $P0_0-P0_7$ , $P1_0-P1_7$ , $P2_0-P2_7$ , $P3_0-P3_7$ , $P4_0-P4_7$ , $P5_0-P5_7$ , $P6_0-P6_7$ , $\overline{RESET}$ , $X_{IN}$	$V_i = V_{SS}$	-5		5	μΑ
l <sub>iH</sub>	"H" input current $P0_0$ - $P0_7$ , $P1_0$ - $P1_7$ , $P2_0$ - $P2_7$ , $P3_0$ - $P3_7$ , $P4_0$ - $P4_7$ , $P5_0$ - $P5_7$ , $P6_0$ - $P6_7$ , $\overline{RESET}$ , $X_{IN}$	V <sub>I</sub> =V <sub>CC</sub>	-5		5	μ <b>A</b>
V <sub>RAM</sub>	RAM retention voltage	At stop mode	2			V
1	Supply current	f(X <sub>IN</sub> )=10MHz At system operation		6	15	mA
Icc	uppiy current	At stop mode (Note 1)		1	10	μΑ

Note 1 : The terminals  $\overline{RD}$ ,  $\overline{WR}$ , SYNC,  $R/\overline{W}$ , RESET<sub>OUT</sub>,  $\phi$ , D-A<sub>1</sub> and D-A<sub>2</sub> are all open The other ports, which are in the input mode, are connected to V<sub>SS</sub> A-D converter is in the A-D completion state. The current through ADV<sub>REF</sub> and DAV<sub>REF</sub> is not included. (Fig. 4)

#### **A-D CONVERTER CHARACTERISTICS**

 $(\text{V}_{\text{CC}} = \text{AV}_{\text{CC}} = 5 \text{ V} \pm 10\%, \text{ V}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{ T}_{\text{a}} = -40 \text{ to } 85 ^{\circ}\text{C}, \text{ } \text{f}(\text{X}_{\text{IN}}) = 10 \text{MHz unless otherwise noted})$ 

Cumbal	Parameter	Test conditions		Limits		
Symbol	Parameter	l'est conditions	Min	Тур	Max	Unit
	Resolution				8	Bits
	Absolute accuracy	V <sub>CC</sub> =AV <sub>CC</sub> =ADV <sub>REF</sub> =5V±10%		±1.5	±3	LSB
t <sub>CONV</sub>	Conversion time				49	t <sub>c(ø)</sub>
VIA	Analog input voltage		AV <sub>SS</sub>		AV <sub>CC</sub>	٧
V <sub>ADVREF</sub>	Reference input voltage		2		Vcc	<b>&gt;</b>
RLADDER	Ladder resistance value	ADV <sub>REF</sub> = 5 V	2	7.5	10	kΩ
IIADVREF	Reference input current	ADV <sub>REF</sub> = 5 V	0.5	0.7	2.5	mA
V <sub>AVCC</sub>	Analog power supply input voltage			V <sub>cc</sub>		٧
V <sub>AVSS</sub>	Analog power supply input voltage			0		٧

#### **D-A CONVERTER CHARACTERISTICS** ( $V_{cc} = 5 V \pm 10\%$ , $V_{ss} = AV_{ss} = 0 V$ , $T_a = -40$ to 85°C unless otherwise noted)

O:bI	Parameter	Test conditions		Limits			
Symbol		rest conditions	Mın	Тур	Max	Unit	
	Resolution				8	Bits	
	Full scale deviation	V <sub>CC</sub> =DAV <sub>REF</sub> =5V			1.0	%	
t <sub>su</sub>	Set time				3	μs	
Ro	Output resistance		1	. 2	4	kΩ	
V <sub>AVSS</sub>	Analog power supply input voltage			0	ŧ.	V	
V <sub>DAVREF</sub>	Reference input voltage		4		V <sub>CC</sub>	V	
IDAVREF	Reference power input current (Each pin)		0	2.5	5	mA	



#### TIMING REQUIREMENTS

Port/single-chip mode ( $V_{cc}=5V\pm10\%$ ,  $V_{ss}=0V$ ,  $T_a=-40$  to  $85^{\circ}$ C, unless otherwise noted)

Ob. al	Parameter	Test condition	Limits			Unit
Symbol	Parameter	Test condition	Min.	Тур	Мах.	Unit
t <sub>SU(PODø)</sub>	Port P0 input setup time		200			ns
t <sub>su(P1D</sub> −ø)	Port P1 input setup time	-	200			ns
t <sub>SU(P2D</sub> ø)	Port P2 input setup time		200			ns
t <sub>SU(P3D-ø)</sub>	Port P3 input setup time		200			ns
t <sub>SU(P4D</sub> ø)	Port P4 input setup time		200			ns
t <sub>SU(P5D</sub> -ø)	Port P5 input setup time	,	200			ns
t <sub>su(P6D</sub> −ø)	Port P6 input setup time		200			ns
th(ø—POD)	Port P0 input hold time		40			ns
th(ø-P1D)	Port P1 input hold time		40			ns
t <sub>h(∳P2D)</sub>	Port P2 input hold time	Fig.1	40			ns
th(ø—P3D)	Port P3 input hold time		40			ns
th(øP4D)	Port P4 input hold time		40			ns
th(ø—P5D)	Port P5 input hold time		40			ns
t <sub>h(∲P6D)</sub>	Port P6 input hold time		40			ns
t <sub>C</sub> (X <sub>IN</sub> )	External clock input cycle time		100		1000	ns
$t_W(X_{IN}L)$	External clock input "L" pulse width		30			ns
t <sub>W</sub> (X <sub>IN</sub> H)	External clock input "H" pulse width		30			ns
t <sub>r</sub> (X <sub>IN</sub> )	External clock rising edge time				20	ns
tf(X <sub>IN</sub> )	External clock falling edge time				20	ns

# 

0	Parameter	Took an distan	Limits			Linut
Symbol	raiametei	Test condition	Min.	Тур	Max	Unit
tsu(CS-R)	CS setup time		0			ns
t <sub>su(cs-w)</sub>	CS setup time		0			ns
th(R-cs)	CS hold time		0			ns
th(w-cs)	CS hold time		0			ns
t <sub>SU(A-R)</sub>	A0 setup time		40			ns
t <sub>su(A-w)</sub>	A0 setup time	Fig 2	40			ns
th(R-A)	A0 hold time		10			ns
th(w-A)	A0 hold time		10			ns
t <sub>W(R)</sub>	Read pulse width		160			ns
t <sub>w(w)</sub>	Write pulse width		160			ns
t <sub>su(D-w)</sub>	Date input setup time before write		100			ns
th(w-D)	Date input hold time after write		10			ns

#### Master CPU bus interface timing (R/W type mode)

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-40 \text{ to } 85^{\circ}\text{C}, \text{ unless otherwise noted})$ 

		T1	Limits			Unit
Symbol	Parameter	Test condition	Mın	Тур	Max	Unit
t <sub>su(CS-E)</sub>	CS setup time		0			ns
th(E-cs)	CS hold time		0			ns
t <sub>SU(A-E)</sub>	A0 setup time		40			ns
th(E-A)	A0 hold time		10			ns
t <sub>su(RW-E)</sub>	R/W setup time		· 40			ns
th(E-RW)	R/W hold time	Fig 2	10			ns
t <sub>W(EL)</sub>	Enable clock "L" pulse width	Fig 2	160			ns
t <sub>W(EH)</sub>	Enable clock "H" pulse width		160			ns
t <sub>r(E)</sub>	Enable clock rising edge time				25	ns
t <sub>f(E)</sub>	Enable clock falling edge time				25	ns
t <sub>su(D-E)</sub>	Data input setup time before write		100			ns
th(E-D)	Data input hold time after write		10			ns



# Local bus/memory expansion mode, microprocessor mode (V<sub>CC</sub>=5V±10%, V<sub>SS</sub>=0V, T<sub>a</sub>=-40 to 85°C, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
Symbol			Min	Тур.	Max	Unit
t <sub>Su(D-ø)</sub>	Data input setup time		130			ns
th(ø-D)	Data input hold time	50	0			ns
t <sub>su(D-RD)</sub>	Data input setup time	Fig 3	130			ns
th(RD-D)	Data input hold time		0			ns



#### **SWITCHING CHARACTERISTICS**

Port/single-chip mode ( $V_{cc}=5V\pm10\%$ ,  $V_{ss}=0V$ ,  $T_a=-40$  to 85°C, unless otherwise noted)

0	Description	Test condition	Limits			Unit
Symbol	Parameter	rest condition	Min	Тур	Max	Unit
t <sub>d(∲−P0Q)</sub>	Port P0 data output delay time				200	ns
td(ø-P1Q)	Port P1 data output delay time				200	ns
td(ø-P2Q)	Port P2 data output delay time				200	ns
t <sub>d(ø-P3Q)</sub>	Port P3 data output delay time				200	ns
t <sub>d(ø-P5Q)</sub>	Port P5 data output delay time				200	ns
t <sub>d(ø-P6Q)</sub>	Port P6 data output delay time	Fig.3	,		200	ns
t <sub>C(∅)</sub>	Cycle time		400		4000	ns
t <sub>W(øH)</sub>	ø clock pulse width ("H" level)	,	190			ns
t <sub>W(øL)</sub>	φ clock pulse width ("L" level)		170			ns
t <sub>r(ø)</sub>	φ clock rising edge time				20	ns
t <sub>f(φ)</sub>	φ clock falling edge time				20	ns

#### Master CPU bus interface ( $\overline{R}$ and $\overline{W}$ separation type mode)

 $(V_{CC}=5V\pm10\%, V_{SS}=0V, T_a=-40 \text{ to } 85^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Cumbal	Parameter	Test condition	Limits			Unit
Symbol	raiameter		Mın	Тур	Max	01111
t <sub>a(R-D)</sub>	Data output enable time after read	Fig.4			120	ns
t <sub>V(R-D)</sub>	Data output disable time after read		10		85	ns
t <sub>PLH(R-PR)</sub>	P <sub>RDY</sub> output transmission time after read				150	ns
t <sub>PLH(W-PR)</sub>	P <sub>RDY</sub> output transmission time after write				150	ns

#### $\textbf{Master CPU bus interface (R/\overline{W} type mode)} \ (v_{cc} = 5V \pm 10\%, V_{ss} = 0V, T_a = -40 \text{ to } 85\%, \text{ unless otherwise noted})$

Symbol	Parameter	Test condition	Limits			Unit
Symbol			Mın	Тур	Max	Ollit
t <sub>a(E-D)</sub>	Data output enable time after read	Fig 4			120 .	ns
t <sub>V(E-D)</sub>	Data output disable time after read		10		85	ns
t <sub>PLH(E-PR)</sub>	P <sub>RDY</sub> output transmission time after E clock				150	ns

#### Local bus/memory expansion mode, microprocessor mode

( $V_{CC}$ =5V±10%,  $V_{SS}$ =0V,  $T_a$ =-40 to 85°C, unless otherwise noted)

Cumb at	Parameter	Tost condition		I I mark		
Symbol	Parameter	Test condition	Mın	Тур.	Max	Unit
t <sub>d(ø-A)</sub>	Address delay time after $\phi$				150	ns
t <sub>∨(φ-A)</sub>	Address effective time after $\phi$		10			ns
t <sub>V(RD-A)</sub>	Address effective time after RD		10			ns
t <sub>V(WR-A)</sub>	Address effective time after WR		10			ns
t <sub>d(∲−D)</sub>	Data output delay time after $\phi$				160	ns
t <sub>d(wn-D)</sub>	Data output delay time after WR	F:~ 40			160	ns
t <sub>∨(<i>φ</i>D)</sub>	Data output effective time after $\phi$	Fig.40	20			ns
t <sub>V(WR-D)</sub>	Data output effective time after WR		20			ns
t <sub>d(∲-RW)</sub>	R/W delay time after φ				150	ns
td(ø-sync)	SYNC delay time after $\phi$				150	ns
t <sub>W(RD)</sub>	RD pulse width		170			ns
t <sub>W(WR)</sub>	WR pulse width		170			ns



#### **TEST CONDITION**

Input voltage level: VIH 2.4V

V<sub>IL</sub> 0.45V

Output test level: V<sub>OH</sub> 2.0V

V<sub>OL</sub> 0.8V




Fig. 1 Test circuit in single-chip mode




Fig. 2 Master CPU bus interface test circuit




Fig. 3 Local bus test circuit





Fig. 4 I<sub>CC</sub> (at stop mode) test condition


#### **TIMING DIAGRAM**

Port/single-chip mode timing diagram




Note :  $V_{IH}$ =0.8 $V_{CC}$ ,  $V_{IL}$ =0.16 $V_{CC}$  of  $X_{IN}$ 

# Master CPU bus interface/ $\overline{R}$ and $\overline{W}$ separation type timing diagram Read






#### Write





#### Master CPU interface/ R/W type timing diagram





#### Local bus timing diagram









#### M37451M4DXXXSP/FP M37451M8DXXXSP/FP

EXTENDED OPERATING TEMPERATURE VERSION of M37451M4-XXXSP/FP,M37451M8-XXXSP/FP

#### **DESCRIPTION**

The M37451M4DXXXSP/FP is a single-chip microcomputer designed with CMOS sillicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or an 80-pin plastic molded QFP (0.8mm-pitch).

In addition to its simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

It is suited for office automation equipment and control devices. The low power consumption made by the use of a CMOS process makes it especially suitable for battery powered devices requiring low power consumption. It also has a unique feature that enables it to be used as a slave microcomputer.

Apart from the expansion in operating temperature range and consequent differences in electrical characteristics (Note), functions are the same as those of the M37451M4-XXXSP/FP.

The differences between the M37451M4DXXXSP/FP and M37451M8DXXXSP/FP are as shown below.

Type name	ROM size	RAM size
M37451M4DXXXSP/FP	8192 bytes	256 bytes
M37451M8DXXXSP/FP	16384 bytes	384 bytes

The number of analog input pins for the 80-pin model (FP version) is different from the 64-pin model (SP version) In addition, the 80-pin model has special pins for  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , RESET<sub>OUT</sub>, DAV<sub>REF</sub>, ADV<sub>REF</sub>, AV<sub>CC</sub> and the 64-pin model has a special V<sub>REF</sub> pin.

Note: The maximum value of supply current is 20mA.


All other values are the same as that of M37451M4XXXSP/FP.

#### **FEATURES**

•	Number of basic instructions 71
	69 MELPS 740 basic instructions+2 multiply/divide
	instructions
•	Instruction execution time
	(minimum instructions at 12.5MHz frequency) $\cdots 0.64 \mu s$
•	Single power supply 5V±10%
•	Power dissipation normal operation mode
	(at 12.5MHz frequency)······40mW
•	Subroutine nesting 96 levels max.
•	Interrupt ····· 15 events
•	Master CPU interface ······· 1 byte

- D-A converter (8-bit resolution) ------ 2 channels
- PWM output with 8-bit prescaler

(Either resolution 8 bit or 16 bit is software selectable) ... 1




<ul> <li>Programmable I/O ports</li> </ul>	
(Ports P0, P1, P2, P3, P5, P6) ······	48
• Input port (Port P4)	
• Output ports (Ports D-A <sub>1</sub> , D-A <sub>2</sub> ) ······	2
Operating temperature ······	−40 to 85°C

#### **APPLICATION**

Industrial machinery

#### M37451M4DXXXSP/FP M37451M8DXXXSP/FP

EXTENDED OPERATING TEMPERATURE VERSION of M37451M4-XXXSP/FP,M37451M8-XXXSP/FP



#### MITSUBISHI MICROCOMPUTERS

#### M37450PSS

#### PIGGYBACK for M37450M2-XXXSP,M37450M4-XXXSP,M37450M8-XXXSP

#### **DESCRIPTION**

The M37450PSS is an EPROM mounted-type microcomputer employing a silicon gate CMOS process and was designed for developing programs for single-chip, 8-bit microcomputers M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP. The M37450PSS, being housed in a piggyback-type 64-pin shrink DIP, is compatible with the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP.

There is a 28-pin socket on the upper surface so that the M5M27C256K-12 or the M5M27C256K-15 EPROM may be used

The M37450PSS simplifies the development of programs for the M37450M2-XXXSP, M37450M4-XXXSP and M37450 M8-XXXSP and is excellent for making prototypes.


#### **FEATURES**

- Differences with the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP are:
  - (1) ROMIess, EPROM is attached externally.
  - (2) Suitable EPROM is M5M27C256K-12, M5M27C256K-15.

#### **APPLICATION**

Development of programs for the following systems;

- Slave controller for PPCs, facsimiles, and page printers
- HDD, optical disk, inverter, and industrial motor controllers
- Industrial robots and machines





#### PIN DESCRIPTION

Pın	Name	Input/ Output	Functions	
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V±10% to V <sub>CC</sub> and 0V to V <sub>SS</sub>	
CNV <sub>ss</sub>	CNV <sub>SS</sub>		Controls the processor mode of the chip Normally connected to V <sub>SS</sub> or V <sub>CC</sub>	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under nor mal V <sub>CC</sub> conditions)  If more time is needed for the crystal oscillator to stabillize, this "L" condition should be maintained for the required time	
X <sub>IN</sub>	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, and	
Хоит	Clock output	Output	external ceramic or a quartz crystal oscillator is connected between the X <sub>IN</sub> and X <sub>OUT</sub> pins. If an external clock is used, the clock source should be connected to the X <sub>IN</sub> pin and the X <sub>OUT</sub> pin should be left open	
φ	Timing output	Output	Outputs signal consisting of oscillating frequency divided by four	
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs	
R/W	Read/Write status output	Output	This signal determines the direction of the data bus. It is "H" during read and "L" during write	
P0 <sub>0</sub> -P0 <sub>7</sub>	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programed as input or output. The output structure is CMOS output. The low-order bits of the address are output except in single-chip mode.	
P1 <sub>0</sub> -P1 <sub>7</sub>	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same function as port P0. The high-order bits of the address are output except in single-chip mode.	
P2 <sub>0</sub> -P2 <sub>7</sub>	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same function as P0. Used as data bus except in single chip mode	
P3 <sub>0</sub> -P3 <sub>7</sub>	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same function as P0 Serial I/O, PWM output, or even I/O function can be selected with a program	
P4 <sub>0</sub> -P4 <sub>2</sub>	Input port P4	Input	Analog input pin for the A-D converter They may also be used as digital input pins	
P5 <sub>0</sub> -P5 <sub>7</sub>	I/O port P5	1/0	Port P5 is an 8-bit I/O port and has basically the same function as P0. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program	
P6 <sub>0</sub> -P6 <sub>7</sub>	I/O port P6	1/0	Port P6 is an 8-bit I/O port and has basically the same function as P0. Pins P6 <sub>3</sub> to P6 <sub>7</sub> change to control but for the master CPU when slave mode is selected with a program Pins P6 <sub>0</sub> to P6 <sub>2</sub> may be programed as external interrupt input pins	
D-A <sub>1</sub> , D-A <sub>2</sub>	D-A output	Output	Analog signal from D-A converter is output	
V <sub>REF</sub>	Refference voltage input	Input	Reference voltage input pin for A-D and D-A converter	
AV <sub>SS</sub>	Analog power supply		Ground level input pin for A-D and D-A converter	
A <sub>0</sub> -A <sub>14</sub>	Output port A	Output	Port A outputs the adresses to the EPROM mounted on the top of the package	
D <sub>0</sub> -D <sub>7</sub>	Input port D	Input	Port D takes the input data from the EPROM mounted on the top of the package	



## EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M37450PSS and the M37450M2 -XXXSP, M37450M4-XXXSP and M37450M8-XXXSP are explained below. As all other points are the same, only the differences are explained.

#### **MEMORY**

Instead of an internal ROM, an EPROM is mounted. The addresses of EPROM are  $8000_{16}$  to FFFF<sub>16</sub>, having 32K bytes. Internal RAMs are provided from  $0000_{16}$  to  $00BF_{16}$  (192 bytes) and from  $0100_{16}$  to  $01FF_{16}$  (256 bytes) for a total of 448 bytes. However, the 64-byte area from  $01C0_{16}$  to  $01FF_{16}$  cannot be used when creating masked ROM. The rest of the functions are equivalent to the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP




Fig. 1 Memory map

00D0 <sub>16</sub>	Port P0 register	00E8 <sub>16</sub>	Serial I/O control register
00D1 <sub>16</sub>	Port P0 directional register	00E9 <sub>16</sub>	UART control register
00D2 <sub>16</sub>	Port P1 register	00EA <sub>16</sub>	Baud rate generator
00D3 <sub>16</sub>	Port P1 directional register	00EB <sub>16</sub>	PWM register (lower-byte)
00D4 <sub>16</sub>	Port P2 register	00EC <sub>16</sub>	PWM register (higher-byte)
00D5 <sub>16</sub>	Port P2 directional register	00ED <sub>16</sub>	Timer 1 control register
00D6 <sub>16</sub>	Port P3 register	00EE <sub>16</sub>	Timer 2 control register
00D7 <sub>16</sub>	Port P3 directional register	00EF <sub>16</sub>	Timer 3 control register
00D8 <sub>16</sub>	Port P4	00F0 <sub>16</sub>	Timer 1 register (lower-byte)
00D9 <sub>16</sub>	Reserved	00F1 <sub>16</sub>	Timer 1 register (higher-byte)
00DA <sub>16</sub>	Port P5 register	- 00F2 <sub>16</sub>	Timer 1 latch (lower-byte)
00DB <sub>16</sub>	Port P5 directional register	00F3 <sub>16</sub>	Timer 1 latch (higher-byte)
00DC <sub>16</sub>	Port P6 register	00F4 <sub>16</sub>	Timer 2 register (lower-byte)
00DD <sub>16</sub>	Port P6 directional register	00F5 <sub>16</sub>	Timer 2 register (higher-byte)
00DE <sub>16</sub>	MISRG1	00F6 <sub>16</sub>	Timer 2 latch (lower-byte)
00DF <sub>16</sub>	MISRG2	00F7 <sub>16</sub>	Timer 2 latch (higher-byte)
00E0 <sub>16</sub>	D-A1 register	00F8 <sub>16</sub>	Timer 3 register (lower-byte)
00E1 <sub>16</sub>	D-A2 register	00F9 <sub>16</sub>	Timer 3 register (higher-byte)
00E2 <sub>16</sub>	A-D register	00FA <sub>16</sub>	Timer 3 latch (lower-byte)
00E3 <sub>16</sub>	A-D control register	00FB <sub>16</sub>	Timer 3 latch (higher-byte)
00E4 <sub>16</sub>	Data bus buffer register	00FC <sub>16</sub>	Interrupt request register 1
00E5 <sub>16</sub>	Data bus buffer status register	00FD <sub>16</sub>	Interrupt request register 2
00E6 <sub>16</sub>	Receive/transfer buffer register	00FE <sub>16</sub>	Interrupt control register 1
00E7 <sub>16</sub>	Serial I/O status register	00FF <sub>16</sub>	Interrupt control register 2

Fig. 2 SFR (Special Function Register) memory map



#### PROCESSOR MODE

External memory area differs from the M37450M2-XXXSP, M37450M4-XXXSP and M37450M8-XXXSP.

Figure 3 shows the external memory area when the M37450PSS is in the memory expanding mode and Fig. 4 shows the external memory area when the M37450PSS is in the microprocessor mode.




Fig. 3 Memory map in memory expanding mode




Fig. 4 Memory map in memory expanding mode

#### PRECAUTION FOR USE

#### (1) Program area

When developing programs on the M37450PSS, the ROM and RAM sizes of the M37450M2-XXXSP, M37450M4-XXXSP, and M37450M8-XXXSP must be considered.

For the M37450M2-XXXSP, use the M37450PSS ROM program area from F000<sub>16</sub> to FFFF<sub>16</sub>. (Write the program from 7000<sub>16</sub> to 7FFF<sub>16</sub> on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M2-XXXSP is 128 bytes from  $0000_{16}\ to\ 007F_{16}.$ 

For the M37450M4-XXXSP, use the M37450PSS ROM program area from  $E000_{16}$  to FFFF<sub>16</sub>. (Write the program from  $6000_{16}$  to 7FFF<sub>16</sub> on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M4-XXXSP is 192 bytes from  $0000_{16}$  to  $00BF_{16}$  and 64 bytes from  $0100_{16}$  to  $013F_{16}$  for a total of 256 bytes.

For the M37450M8-XXXSP, use the M37450PSS ROM program area from  $C000_{16}$  to FFFF $_{16}$ . (Write the program from  $4000_{16}$  to 7FFF $_{16}$  on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M8-XXXSP is 192 bytes from  $0000_{16}$  to  $00BF_{16}$  and 192 bytes from  $0100_{16}$  to  $01BF_{16}$  for a total of 384 bytes.

The 64 byte area from 01C0<sub>16</sub> to 01FF<sub>16</sub> can also be used as internal RAM. However, it cannot be used when creating masked ROMs because there is no corresponding device

#### (2) External memory

When developing programs, note that the external memory area of the M37450PSS is as described in the previous section.



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.3 to 7	٧
Vı	Input voltage RESET, X <sub>IN</sub>		-0.3 to 7	V
Vı	Input voltage, P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , V <sub>RFF</sub>	With respect to V <sub>SS</sub>	-0.3 to V <sub>CC</sub> +0.3	<b>V</b> ,
V <sub>i</sub>	Input voltage CNV <sub>SS</sub>	Output transistors are at "OFF" state	-0.3 to 13	٧
Vo ·	Output voltage, P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , X <sub>OUT</sub> , \$\phi\$, R/\widetilde{W}, SYNC		-0.3 to V <sub>cc</sub> +0.3	٧
Pd	Power dissipation	T <sub>a</sub> =25℃	1000	mW
Topr	Operating temperature		-10 to 70	°C
T <sub>stq</sub>	Storage temperature		-40 to 125	°C

#### **RECOMMENDED OPERATING CONDITIONS** $(v_{cc} = 5v \pm 10\%, \tau_a = -10 \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted})$

Symbol	Parameter		Limits			
Symbol	Parameter	Mın	Тур	Max	Unit	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	٧	
V <sub>SS</sub>	Supply voltage		0		٧	
V <sub>IH</sub>	"H" input voltage RESET, XIN, CNVSS (Note1)	0.8V <sub>CC</sub>		Vcc	٧	
	"H" input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,					
VIH	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,	2.0		Vcc	V	
	P6 <sub>0</sub> -P6 <sub>7</sub> (except Note1)					
V <sub>IL</sub>	"L" input voltage CNV <sub>SS</sub> (Note1)			0.2V <sub>CC</sub>	V	
	"L" input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,					
$V_{IL}$	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,	0		0.8	V	
	P6 <sub>0</sub> -P6 <sub>7</sub> (except Note1)					
V <sub>IL</sub>	"L" input voltage RESET	0		0.12V <sub>CC</sub>	V	
V <sub>IL</sub>	"L" input voltage X <sub>IN</sub>	0		0.16V <sub>CC</sub>	V	
	"L" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,			10	A	
oL(peak)	P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			10	mA	
	"L" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> ,					
loc(avg)	P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,			5	mA	
	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note2)					
1 .	"H" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,			-10	mA	
I <sub>он</sub> (peak)	P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			-10	mA	
	"H" average output current P00-P07, P10-P17,					
I <sub>OH</sub> (avg)	P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,			-5	mΑ	
	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note2)					
f(X <sub>IN</sub> )	Clock oscillating frequency	1		10	MHz	

Note 1 : Ports operate as  $INT_1-INT_3(P6_0-P6_2)$ ,  $EV_1-EV_3(P3_0-P3_2)$ ,  $R_XD(P3_4)$  and  $S_{CLK}(P3_6)$ 

Ports operate as IN11-IN13(F06-F02), EY1-EV3(F06-F32), hxpUr93/latid ScLK(F36)

The total of "L" output loL(peak) of port P0, P1 and P2 is 40mA max
The total of "L" output loL(peak) of port P0, P1 and P2 is 40mA max
The total of "L" output loL(peak) of port P0, P1 and P2 is 40mA max
The total of "L" output loL(peak) of port P3, P5, P6, R/W, SYNC and \$\phi\$ is 40mA max

The total of "H" output  $I_{OH(peak)}$  of port P3, P5, P6, R/ $\overline{W}$ , SYNC and  $\phi$  is 40mA max



#### **ELECTRICAL** CHARACTERISTICS ( $V_{CC} = 5v \pm 10\%$ , $V_{SS} = 0V$ , $T_a = -10$ to $70^{\circ}C$ , $f(X_{IN}) = 10$ MHz, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		
Зупроі	Parameter	rest conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	"H" output R/W, SYNC, ∮	I <sub>OH</sub> =-2mA	V <sub>cc</sub> -1			V
V <sub>OH</sub>	"H" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	I <sub>OH</sub> =-5mA	v <sub>cc</sub> -1			V
V <sub>OL</sub>	Plu output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , PV SYNC, Ø  0. 45		0. 45	٧		
V <sub>OL</sub>	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	$I_{\text{ol}} = 5\text{mA}$		1	٧	
V <sub>T+</sub> -V <sub>T-</sub>	$\label{eq:hysterisis} \begin{split} \text{Hysterisis INT}_1\text{-INT}_3(\text{P6}_0\text{-P6}_2), & \text{EV}_1\text{-EV}_3(\text{P3}_0\text{-P3}_2), \\ & \text{R}_{\text{X}}\text{D}(\text{P3}_4), & \text{S}_{\text{CLK}}(\text{P3}_6) \end{split}$	Function input level (0.3)			1	٧
$V_{T+}-V_{T-}$	Hysterisis RESET				0.7	V
$V_{T+}-V_{T-}$	Hysterisis X <sub>IN</sub>		0.1		0.5	V
I <sub>fL</sub>	"L" Input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>	$V_i = V_{SS}$	-5		5	μΑ
I <sub>IH</sub>	"H" Input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>	V <sub>I</sub> =V <sub>CC</sub>	-5		5	μΑ
V <sub>RAM</sub>	RAM retention voltage	At stop mode	2			V
Icc	Supply current	At system operation f(X <sub>IN</sub> )=10MHz(Note 1)		6	10	mA

Note 1: Only for M37450PSS (not contact in EPROM dissipation current)

#### $\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (\textbf{V}_{\text{oc}} = 5\textbf{V}, \, \textbf{V}_{\text{SS}} = \textbf{AV}_{\text{SS}} = 0\textbf{V}, \, \textbf{T}_{\textbf{a}} = 25\textbf{C}, \, \textbf{f}(\textbf{X}_{\text{IN}}) = 10 \text{MHz}, \, \text{unless otherwise noted})$

0	D	Test conditions	Limits			Unit
Symbol	Parameter	lest conditions	Mın	Тур	Max.	Offic
<b>—</b> .	Resolution				8	Bits
_	Absolute accuracy	V <sub>CC</sub> =V <sub>REF</sub> =5.12V		±1.5	±3	LSB
t <sub>CONV</sub>	Conversion time				49	$t_{C}(\phi)$
VIA	Analog input voltage		AVss		AVCC	٧
V <sub>VREF</sub>	Reference analog input voltage		2		V <sub>cc</sub>	V
RLADDER	Ladder resistance value	V <sub>REF</sub> =5V	2	7.5	10	kΩ
I <sub>IVREF</sub>	Reference analog input current	V <sub>REF</sub> =5V	0.5	0.7	2.5	mA
V <sub>AVSS</sub>	Analog power input			0	•	٧

#### **D-A CONVERTER CHARACTERISTICS** $(v_{cc} = 5V, v_{ss} = AV_{ss} = 0V, T_a = 25^{\circ}C, f(X_{IN}) = 10 MHz, unless otherwise noted)$

O. wash at	Description	T	Limits			Unit
Symbol	Parameter	Test conditions	Mın	Тур	Max	Onit
-	Resolution				8	Bits
	Absolute accuracy	V <sub>CC</sub> =V <sub>REF</sub> =5. 12V			1.0	%
t <sub>su</sub>	Setup time				3	μs
Ro	Output resistance		1	2	4	kΩ
V <sub>AVSS</sub>	Analog power input			0		٧
V <sub>VREF</sub>	Analog power input		4		V <sub>cc</sub>	٧
I <sub>VREF</sub>	Reference power input current (Each pin)		0	2.5	5	mA

#### MITSUBISHI MICROCOMPUTERS

#### M37450PFS

PIGGYBACK for M37450M2-XXXFP,M37450M4-XXXFP,M37450M8-XXXFP

#### DESCRIPTION

The M37450PFS is an EPROM mounted-type microcomputer employing a silicon gate CMOS process and was designed for developing programs for single-chip, 8-bit microcomputers M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP. The M37450PFS, being housed in a piggyback-type 80-pin plastic QFP is compatible with the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP.

There is a 32-pin socket on the upper surface so that the outline is LCC-32C-A01 and 27C256 EPROM may be used. The M37450PSS simplifies the development of programs for the M37450M2-XXXFP, M37450M4-XXXFP and M37450 M8-XXXFP and is excellent for making prototypes.


#### **FEATURES**

- Difference with the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP is:
  - (1) ROMless, EPROM is attached externally.
  - (2) Suitable EPROM is that the outline is LCC-32C-A01 and 27C256

#### **APPLICATION**

Development of programs for the following systems:

- Slave controller for PPCs, facsimiles, and page printers
- HDD, optical disk, inverter, and industrial motor controllers
- Industrial robots and machines





#### PIN DESCRIPTION

Pin	Name	Input/ Output	Functions	
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V±10% to V <sub>CC</sub> and 0V to V <sub>SS</sub>	
CNV <sub>ss</sub>	CNV <sub>SS</sub>		Controls the processor mode of the chip Normally connected to V <sub>SS</sub> or V <sub>CC</sub>	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under nor mal $V_{\rm CC}$ conditions) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time	
X <sub>IN</sub>	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, as	
Хоит	Clock output	Output	external ceramic or a quartz crystal oscillator is connected between the X <sub>IN</sub> and X <sub>OUT</sub> pins. If an external clock is used, the clock source should be connected to the X <sub>IN</sub> pin and the X <sub>OUT</sub> pin should be left open	
φ	Timing output	Output	Outputs signal consisting of oscillating frequency divided by four	
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs	
R/W	Read/Write status output	Output	This signal determines the direction of the data bus. It is "H" during read and "L" during write	
P0 <sub>0</sub> -P0 <sub>7</sub>	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programed a input or output. The output structure is CMOS output. The low-order bits of the address are output except in single-chip mode.	
P1 <sub>0</sub> -P1 <sub>7</sub>	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same function as port P0. The high-order bit address are output except in single-chip mode.	
P2 <sub>0</sub> -P2 <sub>7</sub>	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same function as P0. Used as data bus except chip mode	
P3 <sub>0</sub> -P3 <sub>7</sub>	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same function as P0 Serial I/O, PWM output, or even I/O function can be selected with a program	
P4 <sub>0</sub> -P4 <sub>7</sub>	Input port P4	Input	Analog input pin for the A-D converter They may also be used as digital input pins	
P5 <sub>0</sub> -P5 <sub>7</sub>	I/O port P5	1/0	Port P5 is an 8-bit I/O port and has basically the same function as P0. This port functions as an 8-bit dat bus for the master CPU when slave mode is selected with a program	
P6 <sub>0</sub> -P6 <sub>7</sub>	I/O port P6	1/0	Port P6 is an 8-bit I/O port and has basically the same function as P0 Pins P6 <sub>3</sub> to P6 <sub>7</sub> change to control bu for the master CPU when slave mode is selected with a program Pins P6 <sub>0</sub> to P6 <sub>2</sub> may be programed a external interrupt input pins	
D-A <sub>1</sub> , D-A <sub>2</sub>	D-A output	Output	Analog signal from D-A converter is output	
ADV <sub>REF</sub>	A-D refference voltage input	Input	Reference voltage input pin for A-D converter	
DAV <sub>REF</sub>	D-A refference voltage input	Input	Reference voltage input pin for D-A converter	
AV <sub>SS</sub>	Analog power supply		Ground level input pin for A-D and D-A converter	
AV <sub>CC</sub>	Analog power supply		Power supply input pin for A-D converter	
RD	Read signal output	Output	Control signal output as active "L" when vailed data is read from data bus	
WR	Write signal output	Output	Control signal output as active "L" when writing data from data bus to external component	
RESET <sub>OUT</sub>	Reset output	Output	Control signal output as active "H" during reset It is used as a reset output signal for perpheral components	
A <sub>0</sub> -A <sub>14</sub>	Output port A	Output	Port A outputs the adresses to the EPROM mounted on the top of the package	
D <sub>0</sub> -D <sub>7</sub>	Input port D	Input	Port D takes the input data from the EPROM mounted on the top of the package	



### EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M37450PFS and the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP are explained below. As all other points are the same, only the differences are explained.

#### **MEMORY**

Instead of an internal ROM, an EPROM is mounted. The addresses of EPROM are  $8000_{16}$  to FFFF $_{16}$ , having 32K bytes. Internal RAMs are provided from  $0000_{16}$  to  $00BF_{16}$  (192 bytes) and from  $0100_{16}$  to  $01FF_{16}$  (256 bytes) for a total of 448 bytes. However, the 64-byte area from  $01C0_{16}$  to  $01FF_{16}$  cannot be used when creating masked ROM. The rest of the functions are equivalent to the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP.




Fig. 1 Memory map



00D0 <sub>16</sub>	Port P0 register
00D1 <sub>16</sub>	Port P0 directional register
00D2 <sub>16</sub>	Port P1 register
00D3 <sub>16</sub>	Port P1 directional register .
00D4 <sub>16</sub>	Port P2 register
00D5 <sub>16</sub>	Port P2 directional register
00D6 <sub>16</sub>	Port P3 register
00D7 <sub>16</sub>	Port P3 directional register
00D8 <sub>16</sub>	Port P4 register
00D9 <sub>16</sub>	Reserved
00DA <sub>16</sub>	Port P5 register
00DB <sub>16</sub>	Port P5 directional register
00DC <sub>16</sub>	Port P6 register
00DD <sub>16</sub>	Port P6 directional register
00DE <sub>16</sub>	MISRG1
00DF <sub>16</sub>	MISRG2
00E0 <sub>16</sub>	D-A1 register
00E1 <sub>16</sub>	D-A2 register
00E2 <sub>16</sub>	A-D register
00E3 <sub>16</sub>	A-D control register
00E4 <sub>16</sub>	Data bus buffer register
00E5 <sub>16</sub>	Data bus buffer status register
00E6 <sub>16</sub>	Receive/transfer buffer register
00E7 <sub>16</sub>	Serial I/O status register

00E8 <sub>16</sub>	Serial I/O control register
00E9 <sub>16</sub>	UART control register
00EA <sub>16</sub>	Baud rate generator
00EB <sub>16</sub>	PWM register (lower-byte)
00EC <sub>16</sub>	PWM register (higher-byte)
00ED <sub>16</sub>	Timer 1 control register
00EE <sub>16</sub>	Timer 2 control register`
00EF <sub>16</sub>	Timer 3 control register
00F0 <sub>16</sub>	Timer 1 register (lower-byte)
00F1 <sub>16</sub>	Timer 1 register (higher-byte)
00F2 <sub>16</sub>	Timer 1 latch (lower-byte)
00F3 <sub>16</sub>	Timer 1 latch (higher-byte)
00F4 <sub>16</sub>	Timer 2 register (lower-byte)
00F5 <sub>16</sub>	Timer 2 register (higher-byte)
00F6 <sub>16</sub>	Timer 2 latch (lower-byte)
00F7 <sub>16</sub>	Timer 2 latch (higher-byte)
00F8 <sub>16</sub>	Timer 3 register (lower-byte)
00F9 <sub>16</sub>	Timer 3 register (higher-byte)
00FA <sub>16</sub>	Timer 3 latch (lower-byte)
00FB <sub>16</sub>	Timer 3 latch (higher-byte)
00FC <sub>16</sub>	Interrupt request register 1
00FD <sub>16</sub>	Interrupt request register 2
00FE <sub>16</sub>	Interrupt control register 1
00FF <sub>16</sub>	Interrupt control register 2

Fig. 2 SFR (Special Function Register) memory map

#### PROCESSOR MODE

External memory area differs from the M37450M2-XXXFP, M37450M4-XXXFP and M37450M8-XXXFP.

Figure 3 shows the external memory area when the M37450PFS is in the memory expanding mode and Figure 4 shows the external memory area when the M37450PFS is in the microprocessor mode.




Fig. 3 Memory map in memory expanding area




Fig. 4 Memory map in microprocessor mode

#### PRECAUTION FOR USE

#### (1) Program area

When developing programs on the M37450PFS, the ROM and sizes of the M37450M2-XXXFP, M37450M4-XXXFP, and M37450M8-XXXFP must be considered.

For the M37450M2-XXXFP, use the M37450PFS ROM program area from F000 $_{16}$  to FFFF $_{16}$ . (Write the program from 7000 $_{16}$  to 7FFF $_{16}$  on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M2-XXXFP is 128 bytes from  $0000_{16}$  to  $0007F_{16}$ .

For the M37450M4-XXXFP, use the M37450PFS ROM program area from E000 $_{16}$  to FFFF $_{16}$ . (Write the program from 6000 $_{16}$  to 7FFF $_{16}$  on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M4-XXXFP is 192 bytes from  $0000_{16}$  to  $00BF_{16}$  and 64 bytes from  $0100_{16}$  to  $013F_{16}$  for a total of 256 bytes.

For the M37450M8-XXXFP, use the M37450PFS ROM program area from  $C000_{16}$  to  $FFFF_{16}$ . (Write the program from  $4000_{16}$  to  $7FFF_{16}$  on the EPROM.)

Also, when creating masked ROMs, note that the RAM area for the M37450M8-XXXFP is 192 bytes from  $0000_{16}$  to  $00BF_{16}$  and 192 bytes from  $0100_{16}$  to  $01BF_{16}$  for a total of 384 bytes.

The 64 byte area from  $01C0_{16}$  to  $01FF_{16}$  can also be used as internal RAM. However, it cannot be used when creating masked ROMs because there is no corresponding device.

#### (2) External memory

When developing programs, note that the external memory area of the M37450PFS is as described in the previous section.

#### (3) EPROM orientation

Figure 5 shows the orientation when mounting the LCC type EPROM on the M37450PFS. Insert the EPROM firmily until it hits bottom.



#### M37450PFS

#### PIGGYBACK for M37450M2-XXXFP,M37450M4-XXXFP,M37450M8-XXXFP




Fig. 5 EPROM orientation

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.3 to 7	٧
Vı	Input voltage RESET, X <sub>IN</sub>		-0.3 to 7	٧
	Input voltage, P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,			,
$V_1$	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,	18/4b ====== 4 × 1/	$-0.3$ to $V_{cc}+0.3$	ν,
	P6 <sub>0</sub> -P6 <sub>7</sub> , ADV <sub>RFF</sub> , DAV <sub>RFF</sub> , AV <sub>CC</sub>	With respect to V <sub>SS</sub>		
Vı	Input voltage CNV <sub>SS</sub>	Output transistors are at "OFF" state	-0.3 to 13	٧
	Output voltage, P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,			
$V_{O}$	P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> ,		$-0.3$ to $V_{CC}+0.3$	V
	X <sub>OUT</sub> , φ, RD, WR, RESET <sub>OUT</sub> , SYNC			
Pd	Power dissipation	T <sub>a</sub> =25℃	500	mW
Topr	Operating temperature		—10 to 70	°
T <sub>stq</sub>	Stòrage temperature		-40 to 125	°

#### **RECOMMENDED OPERATING CONDITIONS** $(v_{cc} = 5v \pm 10\%, \tau_a = -10 \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted})$

Cumahad	Parameter		Limits		
Symbol			Тур	Max	Unit
V <sub>CC</sub>	Supply voltage	4.5	-5	5.5	V
V <sub>ss</sub>	Supply voltage		0		V
V <sub>IH</sub>	"H" input voltage RESET, XIN, CNVss (Note1)	0.8V <sub>CC</sub>		V <sub>CC</sub>	V
	"H" input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,				
VIH	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,	2.0		Vcc	V
	P6 <sub>0</sub> -P6 <sub>7</sub> (except Note1)				
V <sub>IL</sub>	"L" input voltage CNV <sub>SS</sub> (Note1)	0		0.2V <sub>CC</sub>	V
	"L" input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,				
VIL	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,	0		0.8	V
	P6 <sub>0</sub> -P6 <sub>7</sub> (except Note1)				
VIL	"L" input voltage RESET	0		0.12V <sub>CC</sub>	V
V <sub>IL</sub>	"L" input voltage X <sub>IN</sub>	0		0.16V <sub>CC</sub>	V
	"L" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,			10	4
loL(peak)	P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			10	mA
	"L" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> ,				
I <sub>OL(avg)</sub>	P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,			5	mA
•	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note2)				
	"H" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,			-10	
loн(peak)	P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			-10	mA
I <sub>он(avg)</sub>	"H" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> ,				
	P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,			-5	mA
	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note2)				
f(X <sub>IN</sub> )	Clock oscillating frequency	1		10	MHz

Note 1: Ports operate as INT<sub>1</sub>-INT<sub>3</sub>(P6<sub>0</sub>-P6<sub>2</sub>), EV<sub>1</sub>-EV<sub>3</sub>(P3<sub>0</sub>-P3<sub>2</sub>), R<sub>X</sub>D(P3<sub>4</sub>) and S<sub>CLK</sub>(P3<sub>6</sub>)
2: The average output current I<sub>OH(avg)</sub> and I<sub>OL(avg)</sub> are the average value during a 100ms
3: The total of "L" output I<sub>OL(peak)</sub> of port P0, P1 and P2 is 40mA max
The total of "H" output I<sub>OH(peak)</sub> of port P0, P1 and P2 is 40mA max.

The total of "L" output  $I_{OL(peak)}$  of port P3, P5, P6, R/W, SYNC, RESET<sub>OUT</sub>,  $\overline{RD}$ ,  $\overline{WR}$  and  $\phi$  is

The total of "H" output  $I_{OH(peak)}$  of port P3, P5, P6, R/ $\overline{W}$ , SYNC, RESET<sub>OUT</sub>,  $\overline{RD}$ ,  $\overline{WR}$  and  $\phi$  is 40mA max



#### $\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; (V_{\text{CC}} = 5 \text{V} \pm 10\%, \, V_{\text{SS}} = 0 \text{V}, \, T_{\text{A}} = -10 \text{ to } 70^{\circ}\!\text{C}, \, \textbf{f}(X_{\text{IN}}) = 10 \text{MHz, unless otherwise noted})$

Symbol	Parameter	Test conditions	Limits			Unit
Symbol			Mın	Тур	Max	Onn
V <sub>OH</sub>	"H" output RD, WR, SYNC, RESET <sub>OUT</sub> , φ	I <sub>OH</sub> =-2mA	V <sub>cc</sub> -1			٧
	"H" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,	I <sub>OH</sub> =-5mA	1			V
V <sub>OH</sub>	P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	IOH——SILIA	V <sub>cc</sub> -1			٧
	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,					
$V_{OL}$	P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> ,	I <sub>OL</sub> =2mA			0.45	V
	R/W, RD, WR, SYNC, RESETOUT, Ø					
.,	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,	L			1	V
Vol	P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	I <sub>OL</sub> =5mA			'	V
V -V	Hysterisis INT <sub>1</sub> -INT <sub>3</sub> (P6 <sub>0</sub> -P6 <sub>2</sub> ), EV <sub>1</sub> -EV <sub>3</sub> (P3 <sub>0</sub> -P3 <sub>2</sub> ),	Function input level	0.3		1	V
$V_{T^+}-V_{T^-}$	R <sub>X</sub> D(P3 <sub>4</sub> ), S <sub>CLK</sub> (P3 <sub>6</sub> )	runction input level	0.3		<u> </u>	V
$V_{T+}-V_{T-}$	Hysterisis RESET				0.7	V
$V_{T+}-V_{T-}$	Hysterisis X <sub>IN</sub>		0.1		0.5	V
	"L" Input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,					
IIL	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,	V <sub>I</sub> =V <sub>SS</sub>	-5		5	$\mu A$
	P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>					
	"H" Input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,					
I <sub>IH</sub>	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,	V <sub>I</sub> =V <sub>CC</sub>	-5		5	$\mu$ A
	P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>					
V <sub>RAM</sub>	RAM retention voltage	At stop mode	2			V
	Supply surrent	At system operation		6	10	mA
Icc	Supply current	f(X <sub>IN</sub> )=10MHz(Note 1)		٥	10	MA

Note 1: Only for M37450PFS (not contact in EPROM dissipation current)

#### $\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (V_{CC} = AV_{CC} = 5V, \; V_{SS} = AV_{SS} = 0V, \; T_{\textbf{a}} = 25^{\circ}\text{C}, \; f(X_{IN}) = 10 \text{MHz}, \; \text{unless otherwise noted})$

Symbol	Parameter	Test conditions		Limits .		
Symbol		rest conditions	Mın	Тур	Max	Unit
_	Resolution				8	Bits
_	Absolute accuracy	V <sub>CC</sub> =AV <sub>CC</sub> =ADV <sub>REF</sub> =5.12V		±1.5	±3	LSB
t <sub>CONV</sub>	Conversion time				49	$t_{C}(\phi)$
VIA .	Analog input voltage		AV <sub>ss</sub>		AV <sub>CC</sub>	٧
$V_{ADVREF}$	Reference analog input voltage		2		Vcc	V
R <sub>LADDER</sub>	Ladder resistance value	ADV <sub>REF</sub> =5V	2	7.5	10	kΩ
IIADVREF	Reference analog input current	ADV <sub>REF</sub> =5V	0.5	0.7	2.5	mA
V <sub>AVCC</sub>	Analog power input			Vcc		٧
V <sub>AVSS</sub>	Analog power input			0		٧

#### **D-A CONVERTER CHARACTERISTICS** ( $v_{cc} = 5v$ , $v_{ss} = Av_{ss} = 0v$ , $t_a = 25$ °C, unless otherwise noted)

Symbol	Parameter	Took and drama		Limits		
	Parameter	Test conditions	Min	Тур	Max	Unit
_	Resolution				8	Bits
	Absolute accuracy	V <sub>CC</sub> =DAV <sub>REF</sub> =5.12V	1		1.0	%
t <sub>su</sub>	Setup time				3	μs
Ro	Output resistance		1	2	4	kΩ
VAVSS	Analog power input			0		V
VDAVREF	Analog power input		4		V <sub>CC</sub>	V
IDAVREF	Reference power input current (Each pin)		0	2.5	5	mA



#### M37450E4-XXXSP/FP M37450E4SS/FS

PROM VERSION of M37450M4-XXXSP/FP

#### DESCRIPITION

The M37450E4-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP. The features of this chip are similar to those of the M37450M4-XXXSP except that this chip has a 8192-byte PROM built-in. This single-chip microcomputer is useful for office automation appliances and consumer appliance controllers.

In addition to its simple instruction sets, the PROM, RAM and I/O addresses are placed on the same memory map to enable easy programming. Since general purpose PROM writes can be used for small quantity production runs. It also has a unique feature that enables it to be used as a slave microcomputer.

The M37450E4SS and the M37450E4FS are the window type. The differences between the M37450E4-XXXSP and the M37450E4-XXXFP, and between the M37450E4SS and the M37450E4FS are the package outline and the power dissipation ability (absolute maximum ratings).

Number of basic instructions ----- 71

#### **FEATURES**

	69 MELPS instructions	740 basic instructions + 2 multiply/divide
•	Memory size	PROM 8192 bytes
		RAM····· 256 bytes
•	Instruction exe	ecution time
	(minimum i	nstructions at 10 MHz frequency) ····· 0.8 µs
•	Single power	supply5V±5%
•	Power dissipa	tion normal operation mode
	(at 10 MHz	frequency) ······30mW

•	Subroutine nesting 96 levels max.
•	Interrupt······15 events
•	Master CPU bus interface ·······1 byte
	16-bit timer 3
•	8-bit timer (Serial I/O use) ······1
•	Serial I/O (UART or clock synchronous)1
_	A.D (O. bit blotion)

•	A-D converter (8-bit resolution) 3 channels (DIP)
	8 channels (QFP)
•	D-A converter (8-bit resolution) 2 channels

•	Programmable I/O ports	
	(Ports P0, P1, P2, P3, P5, P6) ······ 48	3


PWM output (8-bit or 16-bit) ......1

•	Input port (Port P4) 3 (DIP), 8 (QFP)
•	Output ports (Ports D-A <sub>1</sub> , D-A <sub>2</sub> ) ······· 2


PROM (equivalent to the M5L2764)
program voltage 21V

#### **APPLICATION**

Slave controller for PPCs, facsimiles, and page printers HDD, optical disk, inverter, and industrial motor controllers Industrial robots and machines







# PROM VERSION of M37450M4-XXXSP/FP

#### MITSUBISHI MICROCOMPUIEKS

#### M37450E4-XXXSP/FP M37450E4SS/FS

#### PROM VERSION of M37450M4-XXXSP/FP

#### FUNCTIONS OF M37450E4-XXXSP/FP, M37450E4SS/FS

Parameter			Functions
Number of basic instructions			71(69 MELPS 740 basic instructions+2)
Instruction execution time			0.8 µs (minimum instructions, at 10MHz frequency)
Clock frequency			10MHz (max )
Memory size	PROM		8192 bytes
	RAM		256 bytes
Input/Output port	P0-P3, P5, P6	1/0	8-bit×6
	P4	Input	3-bit×1 (8-bit×1 for 80-pin model)
	D-A	Output	2-bit×1
Serial I/O			UART or clock synchronous
Timers			16-bit timer×3,
			8-bit timer (Serial I/O baud rate generator)×1
A-D converter			8-bit×3 channels (8 channels for 80-pin model)
D-A converter			8-bit×2 channels
Pulse width modulator			8-bit or 16-bit×1
Data bus buffer			1-byte input and output each
Subroutine nesting			96-levels
Interrupt			6 external interrupts, 8 internal interrupts
			One software interrupt
Clock generating circuit			Built-in (ceramic or quarts crystal oscillator)
Supply voltage			5V±5%
Power dissipation			30mW (at 10MHz frequency)
Input/Output characters	Input/Output voltage		5V
	Output current		±5mA (max.)
Memory expansion			Possible
Operating temperature range			—10 to 70℃
Device structure			CMOS silicon gate
Package	M37450E4-XXXSP		64-pin shrink plastic molded DIP
	M37450E4-XXXFP		80-pin plastic molded QFP
	M37450E4SS		64-pin shrink ceramic DIP
	M37450E4FS		80-pin ceramic QFP



## M37450E4-XXXSP/FP M37450E4SS/FS

## PROM VERSION of M37450M4-XXXSP/FP

## PIN DESCRIPTION (normal mode)

Pın	Name	Input/ Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V $\pm$ 5% to V <sub>CC</sub> , and 0V to V <sub>SS</sub>
CNV <sub>SS</sub> /V <sub>PP</sub>	CNV <sub>SS</sub>		Controls the processor mode of the chip Normally connected to V <sub>SS</sub> or V <sub>CC</sub>
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under no mal V <sub>CC</sub> conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
XIN	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or quartz crystal oscillator is connected between the X <sub>IN</sub> and X <sub>OUT</sub> pins. If an external clock is used, the cloc
X <sub>OUT</sub>	Clock output	Output	source should be connected to the $X_{IN}$ pin and the $X_{OUT}$ pin should be left open
φ	Timing output	Output	Outputs signal consisting of oscillating frequency divided by four
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs
R/W	Read/Write status output	Output	This signal determines the direction of the data bus. It is "H" during read and "L" during write
P0 <sub>0</sub> -P0 <sub>7</sub>	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed a input or output. The output structure is CMOS output. The low-order bits of the address are output except in single-chip mode.
P1 <sub>0</sub> -P1 <sub>7</sub>	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The high-order bits of the address are output except in single-chip mode.
P2 <sub>0</sub> -P2 <sub>7</sub>	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. Used as data bus except single-chip mode
P3 <sub>0</sub> -P3 <sub>7</sub>	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0 Serial I/O, PWM output, event I/O function can be selected with a program
P4 <sub>0</sub> -P4 <sub>2</sub> (P4 <sub>0</sub> -P4 <sub>7</sub> )	Input port P4	Input	Analog input pin for the A-D converter. The 64-pin model has three pins and the 80-pin model has eight pins. They may also be used as digital input pins.
P5 <sub>0</sub> -P5 <sub>7</sub>	I/O port P5	1/0	Port P5 is an 8-bit I/O port and has basically the same functions as port P0. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program
P6 <sub>0</sub> -P6 <sub>7</sub>	I/O port P6	1/0	Port P6 is an 8-bit I/O port and has basically the same function as port P0. Pins P63 to P6, change to a co trol bus for the master CPU when slave mode is selected with a program. Pins P60 to P62 may be program med as external interrupt input pins.
D-A <sub>1</sub> , D-A <sub>2</sub>	D-A output	Output	Analog signal from D-A converter is output
V <sub>REF</sub>	Reference voltage input	Input	Reference voltage input pin for A-D and D-A converter. This pin is for 64-pin model only
ADV <sub>REF</sub>	A-D reference voltage input	Input	Reference voltage input pin for A-D converter This pin is for 80-pin model only
DAV <sub>REF</sub>	D-A reference voltage input	Input	Reference voltage input pin for D-A converter. This pin is for 80-pin model only
AV <sub>SS</sub>	Analog power supply		Ground level input pin for A-D and D-A converter. Same voltage as V <sub>SS</sub> is applied
AV <sub>CC</sub>	Analog power supply		Power supply input pin for A-D converter. This pin is for 80-pin model only. Same voltage as $V_{CC}$ is applied in the case of the 64-pin model, $AV_{CC}$ is connected to $V_{CC}$ internally.
RD	Read signal output	Output	Control signal output as active "L" when valid data is read from data bus. This pin is for 80-pin model only
WR	Write signal output	Output	Control signal output as active "L" when writing data from data bus to external component. This pin is 80-pin model only
RESET <sub>OUT</sub>	Reset output	Output	Control signal output as active "H" during reset It is used as a reset output signal for peripheral complinents. This pin is for 80-pin model only



## M37450E4-XXXSP/FP M37450E4SS/FS

## PROM VERSION of M37450M4-XXXSP/FP

## PIN DESCRIPTION (EPROM mode)

Pin	Name	Input/ Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V±5% to V <sub>CC</sub> , and 0V to V <sub>SS</sub>
CNV <sub>SS</sub> /V <sub>PP</sub>	V <sub>PP</sub>	Input	Connect to V <sub>PP</sub> when programming or verifing.
RESET	Reset input	Input	Connect to V <sub>SS</sub>
XIN	Clock input	Input	Connect a ceramic or a quartz crystal oscillator between $X_{\text{IN}}$ and $X_{\text{OUT}}$ for clock oscillation.
Хоит	Clock output	Output	
φ	Timing output	Output	For timing output
SYNC	Synchronous signal output	Output	Kept to open ("L" signal is output)
R/W	Read/Write status output	Output	Kept to open ("H" signal is output)
P0 <sub>0</sub> -P0 <sub>7</sub>	I/O port P0	Input	P0 works as the lower 8-bit address input
P1 <sub>0</sub> -P1 <sub>7</sub>	I/O port P1	Input	P1 works as the higher 8-bit address input
P2 <sub>0</sub> -P2 <sub>7</sub>	I/O port P2	1/0	P2 works as an 8-bit data bus
P3 <sub>0</sub> -P3 <sub>7</sub>	I/O port P3	Input	Connect to V <sub>SS</sub>
P4 <sub>0</sub> -P4 <sub>2</sub> (P4 <sub>0</sub> -P4 <sub>7</sub> )	Input port P4	Input	Connect to V <sub>ss</sub> (The 80-pin model has eight pins P4 <sub>0</sub> to P4 <sub>7</sub> )
P5 <sub>0</sub> -P5 <sub>7</sub>	I/O port P5	Input	P5 <sub>0</sub> , P5 <sub>1</sub> , P5 <sub>2</sub> works as $\overline{PGM}$ , $\overline{OE}$ , and $\overline{CE}$ inputs respectively Connect P5 <sub>3</sub> and P5 <sub>4</sub> to V <sub>CC</sub> and P5 <sub>5</sub> to P5 <sub>7</sub> to V <sub>SS</sub>
P6 <sub>0</sub> -P6 <sub>7</sub>	I/O port P6	Input	Connect to V <sub>SS</sub>
D-A <sub>1</sub> , D-A <sub>2</sub>	D-A output	Output	Kept to open
V <sub>REF</sub>	Reference voltage input	Input	Connect to V <sub>SS</sub>
ADV <sub>REF</sub>	A-D reference voltage input	Input	Connect to V <sub>SS</sub> .
DAV <sub>REF</sub>	D-A reference voltage input	Input	Connect to V <sub>SS</sub> .
AV <sub>ss</sub>	Analog power	Input	Connect to V <sub>SS</sub>
AV <sub>CC</sub>	Analog power	Input	Connect to V <sub>CC</sub> or V <sub>SS</sub> .
RD	Read signal output	Output	Kept to open ("H" signal is output)
WR	Write signal output	Output	Kept to open (*H" signal is output).
RESETOUT	Reset output	Output	Kept to open ("H" signal is output)



## PROM VERSION of M37450M4-XXXSP/FP

#### **EPROM MODE**

The M37450E4-XXXSP/FP, M37450E4SS/FS features an EPROM mode in addition to its normal modes. When the RESET signal level is low ("L") and  $\text{CNV}_{SS}/\text{V}_{PP}$  signal level is high ("H"), the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1 and Figure 2 give the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P1, P2, P50 to P52 and  $\text{CNV}_{SS}$  are used for the PROM (equivalent to the M5L2764). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5L2764. The oscillator should be connected to the  $X_{\text{IN}}$  and  $X_{\text{OUT}}$  pins, or external clock should be connected to the  $X_{\text{IN}}$  pin.

Table 1. Pin function in EPROM mode

	M37450E4-XXXSP/FP, M37450E4SS/FS	M5L2764
V <sub>CC</sub>	V <sub>cc</sub>	V <sub>CC</sub>
V <sub>PP</sub>	CNV <sub>SS</sub> /V <sub>PP</sub>	$V_{PP}$
V <sub>SS</sub>	V <sub>SS</sub>	V <sub>ss</sub>
Address input	Ports P0, P1 <sub>0</sub> -P1 <sub>4</sub>	A <sub>0</sub> -A <sub>12</sub>
Data I/O	Port P2	D <sub>0</sub> -D <sub>7</sub>
CE	P5 <sub>2</sub> /DB <sub>2</sub> /CE	CE
ŌĒ	P5 <sub>1</sub> /DB <sub>1</sub> /OE	ŌĒ
PGM	P5 <sub>0</sub> /DB <sub>0</sub> /PGM	PGM




Fig. 1 Pin connection in EPROM mode (64-pin model)

PROM VERSION of M37450M4-XXXSP/FP




Fig. 2 Pin connection in EPROM mode (80-pin model)

#### PROM VERSION of M37450M4-XXXSP/FP

# PROM READING, WRITING AND ERASING Reading

To read the PROM, set the  $\overline{CE}$  and  $\overline{OE}$  pins to a "L" level, and supply 0V to the  $\overline{RESET}$  pin, and 5V to the  $V_{CC}$  and the  $CNV_{SS}$  ( $V_{PP}$ ) pins. Input the address of the data ( $A_0$  to  $A_{12}$ ) to be read and the data will be output to the I/O pins  $D_0$  to  $D_7$ . The data I/O pins will be floating when either the  $\overline{CE}$  or  $\overline{OE}$  pins are in the "H" state.

#### Writing

To write to the PROM, set the  $\overline{\text{CE}}$  pin to a "L" level and the  $\overline{\text{OE}}$  pin to a "H" level, and supply 0V to the  $\overline{\text{RESET}}$  pin, 6V to the  $V_{CC}$  pin and 21V to the  $V_{PP}$  pin. The CPU will enter the program mode when  $V_{PP}$  is applied to the  $V_{PP}$  pin. The address to be written to is selected with pins  $A_0$  to  $A_{12}$ , and the data to be written is input to pins  $D_0$  to  $D_7$ . Set the  $\overline{\text{PGM}}$  pin to a "L" level to begin writing.


## **Erasing**

Data can only erased on the M37450E4SS/FS ceramic package, which includes a window. To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is 15W·s/cm².

#### NOTES ON HANDLING

(1) Sunlight and fluorescent light contain wave lengths capable of erasing data. For ceramic package types, cover the transparent window with a seal (provided) when this chip is in use. However, this seal must not contact the lead pins.

- (2) Before erasing, the glass should be cleaned and stains such as finger prints should be removed thoroughly. If these stains are not removed, complete erasure of the data could be prevented.
- (3) Since a high voltage (21V) is used to write data, care should be taken when turning on the PROM writer's power.
- (4) For the programmable microcomputer (shipped in blank or OTP type), Mitsubishi does not perform PROM write test and screening in the assembly process and following process. To improve reliability after write, performing write and test according to the flow below before use is recommended.



Note: Since the screening temperature is higher than storage temperature, never expose to 150°C exceeding 100 hours.

Table 2. I/O signal in each mode

Pin	CE	ŌĒ	PGM	$V_{PP}$	V <sub>cc</sub>	Port P2
· Read-out	VIL	V <sub>IL</sub>	V <sub>IH</sub>	5 <b>V</b>	5 <b>V</b>	Output
Programming	VIL	V <sub>IH</sub>	V <sub>IL</sub>	21 <b>V</b>	6V	Input
Programming verify	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	21 <b>V</b>	6V	Output
Program disable	V <sub>IH</sub>	X	X	21 <b>V</b>	6V	Floating

Note 1: VIL and VIH indicate a "L" and "H" input voltage, respectively

2: An X indicates either V<sub>IL</sub> or V<sub>IH</sub>.



## M37450E4-XXXSP/FP M37450E4SS/FS

## PROM VERSION of M37450M4-XXXSP/FP

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3 to 7	V
Vı	Input voltage RESET, X <sub>IN</sub>		-0.3 to 7	V
	Input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,			
V	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,		-0.3 to 7	
Vı	P6 <sub>0</sub> -P6 <sub>7</sub> , ADV <sub>REF</sub> , DAV <sub>REF</sub> ,	With respect to V <sub>SS</sub>	$-0.3$ to $V_{CC}+0.3$	V
	V <sub>REF</sub> , AV <sub>CC</sub>	Output transistors are		1
Vi	Input voltage CNV <sub>SS</sub>	at "OFF" state	-0.3 to 13 (Note 1)	V
	Output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,			
V	P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> ,			
Vo	$X_{OUT}$ , $\phi$ , $\overline{RD}$ , $\overline{WR}$ , $R/\overline{W}$ ,		$-0.3$ to $V_{CC}+0.3$	V
	RESET <sub>OUT</sub> , SYNC		<u> </u>	
Pd	Power dissipation	T <sub>a</sub> = 25℃	1000 (Note 2)	mW
Topr	Operating temperature		—10 to 70	°C
Tstg	Storage temperature		-40 to 125	°C

Note 1: In PROM programming mode, CNV<sub>SS</sub> is 22.0V

2: 500mW for QFP type

## RECOMMENDED OPERATING CONDITIONS

(V<sub>CC</sub>=5V $\pm$ 5%, Ta=-10 to 70°C unless otherwise noted)

0	Description		Limits		Unit
Symbol Vcc Vss ViH ViH ViL ViL IoL(peak) IoH(peak)	Parameter	Min	Тур	Max.	Unit
V <sub>CC</sub>	Supply voltage	4. 75	5	5. 25	V
V <sub>SS</sub>	Supply voltage		0		٧
V <sub>IH</sub>	"H" Input voltage RESET, XIN, CNVSS (Note 1)	0.8V <sub>CC</sub>		V <sub>cc</sub>	٧
V <sub>IH</sub>	"H" input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (except Note 1)	2.0		V <sub>cc</sub>	٧
V <sub>IL</sub>	"L" Input voltage CNV <sub>SS</sub> (Note 1)	0		0. 2V <sub>CC</sub>	V
	"L" input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (except Note 1)	0		0.8	V
ViL	"L" Input voltage RESET	0		0.12V <sub>CC</sub>	V
VIL	"L" Input voltage X <sub>IN</sub>	0		0.16V <sub>CC</sub>	V
l <sub>oL(peak)</sub>	"L" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			10	mA
I <sub>OL</sub> (avg)	"L" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note 2)			5	mA
I <sub>он(peak)</sub>	"H" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			-10	mA
l <sub>он(avg)</sub>	"H" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note 2)			-5	mA
f(X <sub>IN</sub> )	Clock oscillating frequency	1		10	MHz

Note 1: Ports operate as  $INT_1-INT_3(P6_0-P6_2)$ ,  $EV_1-EV_3(P3_0-P3_2)$ ,  $R_XD(P3_4)$  and  $S_{CLK}(P3_6)$ 

2 : The average output current lo<sub>H</sub>(avg) and lo<sub>L</sub>(avg) are the average value during a 100ms 3 : The total of "L" output current lo<sub>L</sub>(peak) of port P0, P1 and P2 is less than 40mA

The total of "H" output current loh(peak) of port P0, P1 and P2 is less than 40mA

The total of "L" output current  $I_{OL(peak)}$  of port P3, P5, P6, R/W, SYNC, RESET<sub>OUT</sub>,  $\overline{RD}$ ,  $\overline{WR}$  and 

The total of "H" output current  $I_{OH(peak)}$  of port P3, P5, P6, R/ $\overline{W}$ , SYNC, RESET<sub>OUT</sub>,  $\overline{RD}$ ,  $\overline{WR}$  and φ is less than 40mA



## M37450E4-XXXSP/FP M37450E4SS/FS

## PROM VERSION of M37450M4-XXXSP/FP

## $\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 5v \pm 5\%, \, V_{ss} = 0v, \, T_{\textbf{a}} = -10 \; \text{to} \; 70 \, ^{\circ} \text{C}, \, f(X_{IN}) = 10 \, \text{MHz}, \, \text{unless otherwise noted})$

Complete	Povemeter	Test conditions	Limits		0.45 1 1 0.7 0.5 5	Unit
Symbol	Parameter	l est conditions	Mın.	Тур	Max	Unit
V <sub>OH</sub>	"H" output voltage RD, WR, R/W, SYNC, RESET <sub>OUT</sub> , φ	I <sub>OH</sub> =-2mA	V <sub>cc</sub> -1			٧
V <sub>OH</sub>	"H" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	I <sub>OH</sub> =-5mA	V <sub>CC</sub> -1			V
V <sub>OL</sub>	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , RD, WR, R/W, SYNC, RESET <sub>OUT</sub> , \$\phi\$	I <sub>OL</sub> =2mA			0. 45	V
V <sub>OL</sub>	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	I <sub>OL</sub> =5mA			1	٧
V <sub>T+</sub> -V <sub>T-</sub>	Hysterisis $INT_1-INT_3(P6_0-P6_2)$ , $EV_1-EV_3(P3_0-P3_2)$ , $R_XD(P3_4)$ , $S_{CLK}(P3_6)$	Function input level	0.3		1	٧
V <sub>T+</sub> -V <sub>T-</sub>	Hysterisis RESET				0.7	V
$V_{T+}-V_{T-}$	Hysterisis X <sub>IN</sub>		0.1		0.5	٧
l <sub>IL</sub>	"L" input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>	$V_i = V_{SS}$	-5		5	μΑ
l <sub>iH</sub> `	"H" input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>	V <sub>i</sub> =V <sub>CC</sub>	<b>—</b> 5		5	μ <b>Α</b>
V <sub>RAM</sub>	RAM retention voltage	At stop mode	2			V
Icc	Supply current	At system operation f(X <sub>IN</sub> )=10MHz		6	10	mA
		At stop mode (Note 1)		1	10	μА

Note 1: The terminals  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{R/W}}$ , SYNC, RESET<sub>OUT</sub>,  $\phi$ , D-A<sub>1</sub> and D-A<sub>2</sub> are all open. The other ports, which are in the input mode, are connected to V<sub>SS</sub> A-D converter is in the A-D completion state. The current through ADV<sub>REF</sub> and DAV<sub>REF</sub> is not included(Fig.6)

#### **A-D CONVERTER CHARACTERISTICS**

 $(V_{CC} = AV_{CC} = 5V, V_{SS} = AV_{SS} = 0V, T_A = 25^{\circ}C, f(X_{IN}) = 10MHz, unless otherwise noted)$ 

Symbol	Parameter	T-A-A-A-A-A-A-A-A-A-A-A-A-A-A-A-A-A-A-A		Unit		
Symbol		Test conditions	Min	Тур	Max	Onit
	Resolution				8	Bits
_	Absolute accuracy	V <sub>CC</sub> =AV <sub>CC</sub> =ADV <sub>REF</sub> =5.12V		±1.5	±3	LSB
t <sub>CONV</sub>	Conversion time				49	$t_{C}(\phi)$
VIA	Analog input voltage		AVss		AVcc	٧
V <sub>ADVREF</sub>	Reference input voltage		2		Vcc	V
R <sub>LADDER</sub>	Ladder resistance value	ADV <sub>REF</sub> =5V	2	7.5	10	kΩ
IIADVREF	Reference input current	ADV <sub>REF</sub> =5V	0.5	0.7	2.5	mA
VAVCC	Analog power supply input voltage			V <sub>CC</sub>		V
VAVSS	Analog power supply input voltage			0		V

## D-A CONVERTER CHARACTERISTICS ( $V_{CC} = 5V$ , $V_{SS} = AV_{SS} = 0V$ , $T_a = 25^{\circ}C$ , unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
Syllibol	Farameter	Test conditions	Mın	Тур	Max	Unit
_	Resolution				8	Bits
_	Abusolute accuracy	V <sub>CC</sub> =DAV <sub>REF</sub> =5.12V			1.0	%
t <sub>su</sub>	Setup time				3	μs
R <sub>o</sub> '	Output resistance		1	2	4	kΩ
VAVSS	Analog power supply input voltage			0		V
$V_{DAVREF}$	Reference input voltage		4		V <sub>CC</sub>	V
IDAVREF	Reference power input current (Each pin)		0	2.5	5	mA



## PROM VERSION of M37450M4-XXXSP/FP

## TIMING REQUIREMENTS

 $\textbf{Port/single-chip} \quad \textbf{mode} \ \, (v_{cc} = 5v \pm 5\%, \, v_{ss} = 0v, \, \tau_a = -10 \, \, \text{to} \, \, 70\%, \, \text{unless otherwise noted})$ 

Symbol	Parameter	Test condition		Limits	1000	Unit
Symbol	Farameter	l est condition	Mın	Тур.	Max	Onit
t <sub>su(POD-ø)</sub>	Port P0 input setup time		200			ns
tsu(P1D-ø)	Port P1 input setup time		200			ns
t <sub>su(P2D-ø)</sub>	Port P2 input setup time		200			ns
t <sub>su(P3D</sub> -ø)	Port P3 input setup time		200			ns
t <sub>SU(P4D-ø)</sub>	Port P4 input setup time		200			ns
tsu(P5D-ø)	Port P5 input setup time		200			ns
t <sub>su(P6D-ø)</sub>	Port P6 input setup time		200			ns
th(ø-POD)	Port P0 input hold time		40			ns
t <sub>h(≠-P1D)</sub>	Port P1 input hold time		40			ns
th(ø-P2D)	Port P2 input hold time	Fig 3	40			ns
th(øP3D)	Port P3 input hold time		40			ns
th(ø-P4D)	Port P4 input hold time		40			ns
th(≠P5D)	Port P5 input hold time		40			ns
th(ø-P6D)	Port P6 input hold time		40			ns
$t_{C}(X_{IN})$	External clock input cycle time		100		1000	ns
t <sub>W</sub> (X <sub>IN</sub> L)	External clock input "L" pulse width		30			ns
t <sub>W</sub> (X <sub>IN</sub> H)	External clock input "H" pulse width		30			ns
t <sub>r</sub> (X <sub>IN</sub> )	External clock rising edge time				20	ns
$t_f(X_{IN})$	External clock falling edge time				20	ns

## Master CPU bus interface timing $(\overline{R} \text{ and } \overline{W} \text{ separation type mode})$

 $(V_{CC}=5V\pm5\%, V_{SS}=0V, T_a=-10 \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Symbol	Parameter	Task assidition		Limits		
Oymboi	Farameter	Test condition	Min	Тур	Max	Unit
t <sub>su(CS-R)</sub>	CS setup time		0			ns
t <sub>su(cs-w)</sub>	CS setup time		0			ns
th(R-CS)	CS hold time		0			ns
th(w-cs)	CS hold time		0			ns
t <sub>SU(A-R)</sub>	A0 setup time		40			ns
t <sub>su(A-w)</sub>	A0 setup time	Fig 3	40			ns
th(R-A)	A0 hold time	1	10			ns
th(w-A)	A0 hold time	1	10			ns
t <sub>W(R)</sub>	Read pulse width		160			ns
t <sub>W(W)</sub>	Write pulse width		160			ns
t <sub>su(D-w)</sub>	Date input setup time before write		100			ns
th(w-p)	Date input hold time after write	1	10			ns

## Master CPU bus interface timing (R/W type mode)

( $V_{CC}$ =5V±5%,  $V_{SS}$ =0V,  $T_a$ =-10 to 70°C, unless otherwise noted)

Symbol	Parameter	Took and dates		11-4		
Symbol		Test condition	Mın	Тур	Max 25 25 25	Unit
t <sub>su(cs-E)</sub>	CS setup time		0			ns
th(E-cs)	CS hold time	Test condition	0			ns
t <sub>SU(A-E)</sub>	A0 setup time		40			ns
th(E-A)	A0 hold time		10			ns
t <sub>SU(RW-E)</sub>	R/W setup time		40			ns
th(E-RW)	R/W hold time		10			ns
t <sub>W(EL)</sub>	Enable clock "L" pulse width		160			ns
t <sub>W(EH)</sub>	Enable clock "H" pulse width		160			ns
t <sub>r(E)</sub> ,	Enable clock rising edge time				25	ns
t <sub>f(E)</sub>	Enable clock falling edge time		,		25	ns
t <sub>su(D-E)</sub>	Data input setup time before write		100			ns
th(E-D)	Data input hold time after write		10			ns



## M37450E4-XXXSP/FP M37450E4SS/FS

## PROM VERSION of M37450M4-XXXSP/FP

## Local bus/memory expansion mode, microprocessor mode

0	Parameter	Test condition				
Symbol	Parameter	l est condition	Mın	Тур	Max	Unit
t <sub>su(D-ø)</sub>	Data input setup time		130			ns
th(ø-D)	Data input hold time	5.5.5	0			ns
t <sub>su(D-RD)</sub>	Data input setup time	Fig 5	130			ns
th(RD-D)	Data input hold time		0			ns

## M37450E4-XXXSP/FP M37450E4SS/FS

## PROM VERSION of M37450M4-XXXSP/FP

## **SWITCHING CHARACTERISTICS**

Port/single-chip mode (V<sub>cc</sub>=5V±5%, V<sub>ss</sub>=0V, T<sub>a</sub>=-10 to 70°C, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			11-4
	Falametei	Test condition	Mın	Тур	Max	Unit
t <sub>d(≠-P0Q)</sub>	Port P0 data output delay time				200	ns
td(ø-P1Q)	Port P1 data output delay time				200	ns
t <sub>d(≠-P2Q)</sub>	Port P2 data output delay time				200	ns
t <sub>d(#-P3Q)</sub>	Port P3 data output delay time				200	ns
t <sub>d(≠-P5Q)</sub>	Port P5 data output delay time	·			200	ns
<b>t</b> d(ø—P6Q)	Port P6 data output delay time	Fig 3			200	ns
<b>t</b> <sub>C(∅)</sub>	Cycle time		400		4000	ns
$\mathbf{t}_{\mathbf{W}(\phi\mathbf{H})}$	φ clock pulse width ("H" level)		190			ns
t <sub>W(∳L)</sub>	φ clock pulse width ("L" level)		170			ns
t <sub>r(ø)</sub>	$\phi$ clock rising edge time				20	ns
<b>t</b> f(φ)					20	ns

## Master CPU bus interface ( $\overline{R}$ and $\overline{W}$ separation type mode)

 $(V_{CC}=5V\pm5\%, V_{SS}=0V, T_a=-10 \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Symbol Parameter		Test condition		11		
Symbol	Parameter	Test condition	Mın	Тур	Max	Unit
ta(R-D)	Data output enable time after read				120	ns
t <sub>V(R-D)</sub>	Data output disable time after read	F:- 4	10		85	ns
t <sub>PLH(R-PR)</sub>	P <sub>RDY</sub> output transmission time after read	Fig 4			150	ns
t <sub>PLH(W-PR)</sub>	P <sub>RDY</sub> output transmission time after write				150	ns

## Master CPU bus interface (R/W type mode) ( $V_{cc}=5V\pm5\%$ , $V_{ss}=0V$ , $T_a=-10$ to $70^{\circ}C$ , unless otherwise noted)

Symbol	Parameter	Test condition		Umik		
Syllibol	Farameter	rest condition	Mın	Тур	Max	Unit
t <sub>a(E-D)</sub>	Data output enable time after read				120	ns
t <sub>V(E-D)</sub>	Data output disable time after read	Fig 4	10		85	ns
t <sub>PLH(E-PR)</sub>	P <sub>RDY</sub> output transmission time after E clock				150	ns

## Local bus/memory expansion mode, microprocessor mode

(V<sub>CC</sub>=5V $\pm$ 5%, V<sub>ss</sub>=0V, T<sub>a</sub>=-10 to 70°C, unless otherwise noted)

Ohl	B	T		Limits		Unit
Symbol	Parameter	Test condition	Min	Тур	Max	
t <sub>d(ø-A)</sub>	address delay time after $\phi$				150	ns
t <sub>∨(φ-A)</sub>	address effective time after $\phi$		10			ns
t <sub>V(RD-A)</sub>	address effective time after RD		10			ns
t <sub>V(WR-A)</sub>	address effective time after WR		10			ns
t <sub>d(∳-D)</sub>	data output delay time after $\phi$				160	ns
t <sub>d(wr-D)</sub>	data output delay time after WR	Fig 5			160	ns
t <sub>∨(∳D)</sub>	data output effective time after $\phi$	Fig 5	20			ns
t <sub>V(WR-D)</sub>	data output effective time after WR		20			ns
t <sub>d(∲-RW)</sub>	R/W delay time after ∮				150	ns
td(ø-sync)	SYNC delay time after $\phi$	,			150	ns
t <sub>W(RD)</sub>	RD pulse width		170			ns
t <sub>W(WR)</sub>	WR pulse width		170			ns

## **TEST CONDITION**

Input voltage level: VIH 2.4V

V<sub>IL</sub> 0.45V

Output test level: V<sub>OH</sub> 2.0V

V<sub>OL</sub> 0.8V




Fig. 3 Test circuit in single-chip mode




Fig. 4 Master CPU bus interface test circuit




Fig. 5 Local bus test circuit





Fig. 6 I<sub>CC</sub> (at STOP mode) test condition


## TIMING DIAGRAM

## Port/single-chip mode timing diagram



#### Master CPU bus interface/ $\overline{R}$ and $\overline{W}$ separation type timing diagram


#### Read






## PROM VERSION of M37450M4-XXXSP/FP

Write




## Master CPU interface/ R/W type timing diagram






## PROM VERSION of M37450M4-XXXSP/FP

#### Local bus timing diagram







PROM VERSION of M37450M8-XXXSP/FP

#### DESCRIPITION

The M37450E8-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP. The features of this chip are similar to those of the M37450M8-XXXSP except that this chip has a 16384-byte PROM built-in. This single-chip microcomputer is useful for office automation appliances and consumer appliance controllers.

In addition to its simple instruction sets, the PROM, RAM and I/O addresses are placed on the same memory map to enable easy programming. Since general purpose PROM writes can be used for small quantity production runs. It also has a unique feature that enables it to be used as a slave microcomputer.

The M37450E8SS and the M37450E8FS are the window type (M37450E8FS is housed in a 80-pin ceramic QFN package). The differences between the M37450E8-XXXSP and the M37450E8-XXXFP, and between the M37450E8SS and the M37450E8FS are the package outline and the power dissipation ability (absolute maximum ratings).

Number of basic instructions ----- 71

69 MELPS 740 basic instructions + 2 multiply/divide

#### **FEATURES**

	instructions		
•	Memory size	EPROM16	3384 bytes
		RAM·····	384 bytes
•	Instruction exe	ecution time	
	(minimum ii	nstructions at 10 MHz frequency	) ·····0.8µs
•	Single power	supply	··· 5∨±5%
•		ition normal operation mode	
	(at 10 MHz	frequency) ······	····· 30mW
•	Subroutine ne	sting ····· 96 I	evels max.
•	Interrupt ······		· 15 events
•	Master CPU b	ous interface ·····	·····1 byte
•			
•	8-bit timer (S	erial I/O use) ······	1


•	D-A converter (8-bit resolution) 2 channels
•	PWM output (8-bit or 16-bit) ······1
_	

8 channels (QFP)

■ EPROM (equivalent to the M5L27256) program voltage······12.5V


#### **APPLICATION**

Slave controller for PPCs, facsimiles, and page printers HDD, optical disk, inverter, and industrial motor controllers Industrial robots and machines









PCH(8)

M37450E8-XXXFP, M37450E8FS BLOCK DIAGRAM

RAM

384

bytes

Clock Clock Timing

input output output

Xout

Clock generating

circuit

I/O port P6

Reset

input

RESET

Reset

output

RESETOUT

WR RD R/W SYNC

Data bus

ADV<sub>REF</sub> Input port P4 D-A<sub>2</sub> I/O port P3

PROM

16384

bytes

 $V_{SS}$ 

Timer 1 latch

Fimer 2 latch (16)

I/O port P2

Instruction decoder

Control signal

P1(8)

I/O port P1

P0(8)

I/O port P0

CNVss

 $V_{CC}$ 

(16)

M37450E8-XXXSP/FP M37450E8SS/FS PROM VERSION of M37450M8-XXXSP/FP

MITSUBISHI MICROCOMPUTERS

## M37450E8-XXXSP/FP M37450E8SS/FS

## PROM VERSION of M37450M8-XXXSP/FP

## FUNCTIONS OF M37450E8-XXXSP/FP, M37450E8SS/FS

	Parameter	7	Functions	
Number of basic instruction	ns		71(69 MELPS 740 basic instructions+2)	
Instruction execution time			0.8µs (minimum instructions, at 10MHz frequency)	
Clock frequency			10MHz (max )	
PROM			16384 bytes	
Memory size	RAM		384 bytes	
	P0-P3, P5, P6	1/0	8-bit×6	
Input/Output port	P4	Input	3-bit×1 (8-bit×1 for 80-pin model)	
	D-A	Output	2-bit×1	
Serial I/O			UART or clock synchronous	
T			16-bit timer×3,	
Timers			8-bit timer (Serial I/O baud rate generator)×1	
A-D converter			8-bit×3 channels (8 channels for 80-pin model)	
D-A converter			8-bit×2 channels	
Pulse width modulator			8-bit or 16-bit×1	
Data bus buffer			1-byte input and output each	
Subroutine nesting			96-levels	
I-4			6 external interrupts, 8 internal interrupts	
Interrupt			One software interrupt	
Clock generating circuit			Built-in (ceramic or quarts crystal oscillator)	
Supply voltage			5V±5%	
Power dissipation			30mW (at 10MHz frequency)	
14/O-44 -b4	Input/Output voltage		5V	
Input/Output characters	Output current		±5mA (max.)	
Memory expansion			Possible	
Operating temperature ran	ige		—10 to 70℃	
Device structure			CMOS silicon gate	
M37450E8-XXXSP			64-pin shrink plastic molded DIP	
Dankan	M37450E8-XXXFP		80-pin plastic molded QFP	
Package	M37450E8SS		64-pın shrınk ceramic DIP	
	M37450E8FS		80-pin ceramic QFN	



## M37450E8-XXXSP/FP M37450E8SS/FS

## PROM VERSION of M37450M8-XXXSP/FP

## PIN DESCRIPTION (normal mode)

Pın	Name	Input/ Output	Functions		
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V $\pm$ 5% to V <sub>CC</sub> , and 0V to V <sub>SS</sub>		
CNV <sub>SS</sub> /V <sub>PP</sub>	CNV <sub>SS</sub>		Controls the processor mode of the chip Normally connected to V <sub>SS</sub> or V <sub>CC</sub> .		
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under nor mal V <sub>CC</sub> conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time		
X <sub>IN</sub>	Clock input	Input	is chip has an internal clock generating circuit. To control generating frequency, an external ceramic artz crystal oscillator is connected between the X <sub>IN</sub> and X <sub>OUT</sub> pins. If an external clock is used, the		
X <sub>OUT</sub>	Clock output	Output	artz crystal oscillator is connected between the $X_{IN}$ and $X_{OUT}$ pins If an external clock is used, the urce should be connected to the $X_{IN}$ pin and the $X_{OUT}$ pin should be left open.		
ø	Timing output	Output	Outputs signal consisting of oscillating frequency divided by four		
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs.		
R/W	Read/Write status output	Output	This signal determines the direction of the data bus It is "H" during read and "L" during write		
P0 <sub>0</sub> -P0 <sub>7</sub>	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. The output structure is CMOS output. The low-order bits of the address are output except in single-chip mode.		
P1 <sub>0</sub> -P1 <sub>7</sub>	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The high-order bits of the address are output except in single-chip mode.		
P2 <sub>0</sub> -P2 <sub>7</sub>	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. Used as data bus exce single-chip mode.		
P3 <sub>0</sub> -P3 <sub>7</sub>	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0 Serial I/O, PWM output, of event I/O function can be selected with a program.		
P4 <sub>0</sub> -P4 <sub>2</sub> (P4 <sub>0</sub> -P4 <sub>7</sub> )	Input port P4	· Input	Analog input pin for the A-D converter The 64-pin model has three pins and the 80-pin model has eigh pins. They may also be used as digital input pins		
P5 <sub>0</sub> -P5 <sub>7</sub>	I/O port P5	1/0	Port P5 is an 8-bit I/O port and has basically the same functions as port P0. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program.		
P6 <sub>0</sub> -P6 <sub>7</sub>	I/O port P6	1/0	Port P6 is an 8-bit I/O port and has basically the same function as port P0 Pins P6 <sub>3</sub> to P6 <sub>7</sub> change to a con trol bus for the master CPU when slave mode is selected with a program Pins P6 <sub>0</sub> to P6 <sub>2</sub> may be program med as external interrupt input pins		
D-A <sub>1</sub> , D-A <sub>2</sub>	D-A output	Output	Analog signal from D-A converter is output		
V <sub>REF</sub>	Reference voltage input	Input	Reference voltage input pin for A-D and D-A converter This pin is for 64-pin model only		
ADV <sub>REF</sub>	A-D reference voltage input	Input	Reference voltage input pin for A-D converter This pin is for 80-pin model only		
DAV <sub>REF</sub>	D-A reference voltage input	Input	Reference voltage input pin for D-A converter This pin is for 80-pin model only		
AV <sub>SS</sub>	Analog power supply		Ground level input pin for A-D and D-A converter Same voltage as V <sub>SS</sub> is applied.		
AV <sub>CC</sub>	Analog power supply		Power supply input pin for A-D converter. This pin is for 80-pin model only. Same voltage as $V_{\rm CC}$ is applied in the case of the 64-pin model, $AV_{\rm CC}$ is connected to $V_{\rm CC}$ internally.		
RD	Read signal output	Output	Control signal output as active "L" when valid data is read from data bus. This pin is for 80-pin model only.		
WR	Write signal output	Output	Control signal output as active "L" when writing data from data bus to external component. This pin is for 80-pin model only		
RESETOUT	Reset output	Output	Control signal output as active "H" during reset. It is used as a reset output signal for peripheral components. This pin is for 80-pin model only		



## PROM VERSION of M37450M8-XXXSP/FP

## PIN DESCRIPTION (EPROM mode)

		TION	<u></u>
Pin	Name	Input/ Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V or 6V to V <sub>CC</sub> , and 0V to V <sub>SS</sub>
CNV <sub>SS</sub> /V <sub>PP</sub>	V <sub>PP</sub>	Input	Connect to V <sub>PP</sub> when programming or verifing
RESET	Reset input	Input	Connect to V <sub>SS</sub> .
X <sub>IN</sub>	Clock input	Input	Connect a ceramic or a quartz crystal oscillator between X <sub>IN</sub> and X <sub>OUT</sub> for clock oscillation
Хоит	Clock output	Output	
φ	Timing output	Output	For timing output
SYNC	Synchronous signal output	Output	Kept to open ("L" signal is output)
R/W	Read/Write status output	Output	Kept to open ("H" signal is output).
P0 <sub>0</sub> -P0 <sub>7</sub>	I/O port P0	Input	P0 works as the lower 8-bit address input
P1 <sub>0</sub> -P1 <sub>7</sub>	I/O port P1	Input	P1 <sub>0</sub> to P1 <sub>5</sub> works as the higher 6-bit address input. P1 <sub>6</sub> and P1 <sub>7</sub> connect to V <sub>CC</sub> or V <sub>SS</sub>
P2 <sub>0</sub> -P2 <sub>7</sub>	Í/O port P2	1/0	P2 works as an 8-bit data bus.
P3 <sub>0</sub> -P3 <sub>7</sub>	I/O port P3	Input	Connect to V <sub>SS</sub> .
P4 <sub>0</sub> -P4 <sub>2</sub> (P4 <sub>0</sub> -P4 <sub>7</sub> )	Input port P4	Input	Connect to V <sub>SS</sub> (The 80-pin model has eight pins P4 <sub>0</sub> to P4 <sub>7</sub> ).
P5 <sub>0</sub> -P5 <sub>7</sub>	I/O port P5	Input	P5 <sub>0</sub> , P5 <sub>1</sub> and P5 <sub>2</sub> work as A <sub>14</sub> , $\overline{OE}$ , and $\overline{CE}$ inputs respectively. Connect P5 <sub>3</sub> and P5 <sub>4</sub> to V <sub>CC</sub> and P5 <sub>5</sub> to P5 <sub>7</sub> to V <sub>SS</sub> .
P6 <sub>0</sub> -P6 <sub>7</sub>	I/O port P6	Input	Connect to V <sub>SS</sub>
D-A <sub>1</sub> , D-A <sub>2</sub>	D-A output	Output	Kept to open.
V <sub>REF</sub>	Reference voltage input	Input	Connect to V <sub>SS</sub>
ADV <sub>REF</sub>	A-D reference voltage input	Input	Connect to V <sub>SS</sub>
DAV <sub>REF</sub>	D-A reference voltage input	Input	Connect to V <sub>SS</sub> .
AV <sub>ss</sub>	Analog power	Input	Connect to Vss.
AV <sub>CC</sub>	Analog power	Input	Connect to V <sub>CC</sub> or V <sub>SS</sub>
RD	Read signal output	Output	Kept to open ("H" signal is output)
WR	Write signal output	Output	Kept to open ("H" signal is output)
RESET <sub>OUT</sub>	Reset output	Output	Kept to open ("H" signal is output)



#### PROM VERSION of M37450M8-XXXSP/FP

#### **EPROM MODE**

The M37450E8-XXXSP/FP, M37450E8SS/FS features an EPROM mode in addition to its normal modes. When the RESET signal level is low ("L") and  $\text{CNV}_{\text{SS}}/\text{V}_{PP}$  signal level is high ("H"), the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1 and Figure 2 give the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P1, P2, P50 to P52 and  $\text{CNV}_{\text{SS}}$  are used for the PROM (equivalent to the M5L27256) . When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5L27256. The oscillator should be connected to the  $X_{\text{IN}}$  and  $X_{\text{OUT}}$  pins, or external clock should be connected to the  $X_{\text{IN}}$  pin.

Table 1. Pin function in EPROM mode

	M37450E8-XXXSP/FP, M37450E8SS/FS	M5L27256
V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>
$V_{PP}$	CNV <sub>SS</sub> /V <sub>PP</sub>	$V_{PP}$
V <sub>SS</sub>	V <sub>ss</sub>	V <sub>SS</sub>
Address input	Ports P0, P1 <sub>0</sub> -P1 <sub>5</sub> , P5 <sub>0</sub>	A <sub>0</sub> -A <sub>14</sub>
Data I/O	Port P2	$D_0$ - $D_7$
CE	P5 <sub>2</sub> /DB <sub>2</sub> /CE	CE
ŌĒ	P5 <sub>1</sub> /DB <sub>1</sub> /OE	ŌĒ




Fig. 1 Pin connection in EPROM mode (64-pin model)



PROM VERSION of M37450M8-XXXSP/FP




Fig. 2 Pin connection in EPROM mode (80-pin model)

#### PROM VERSION of M37450M8-XXXSP/FP

# PROM READING, WRITING AND ERASING Reading

To read the PROM, set the  $\overline{CE}$  and  $\overline{OE}$  pins to a "L" level, and supply 0V to the  $\overline{RESET}$  pin, 5V to the  $V_{CC}$  pin and the  $CNV_{SS}$  ( $V_{PP}$ ) pin. Input the address of the data ( $A_0$  to  $A_{14}$ ) to be read and the data will be output to the I/O pins  $D_0$  to  $D_7$ . The data I/O pins will be floating when the  $\overline{OE}$  pin is in the "H" state.

#### Writing


To write to the PROM, set the  $\overline{OE}$  pin to a "H" level, and supply 0V to the  $\overline{RESET}$  pin, 6V to the  $V_{CC}$  pin and 12.5V to the  $V_{PP}$  pin. The CPU will enter the program mode when  $V_{PP}$  is applied to the  $V_{PP}$  pin. The address to be written to is selected with pins  $A_0$  to  $A_{14}$ , and the data to be written is input to pins  $D_0$  to  $D_7$ . Set the  $\overline{CE}$  pin to a "L" level to begin writing.

#### **Erasing**

Data can only erased on the M37450E8SS/FS ceramic package, which includes a window. To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is 15W·s/cm².

#### NOTES ON HANDLING

- (1) Sunlight and fluorescent light contain wave lengths capable of erasing data. For ceramic package types, cover the transparent window with a seal (provided) when this chip is in use. However, this seal must not contact the lead pins.
- (2) Before erasing, the glass should be cleaned and stains such as finger prints should be removed thoroughly. If these stains are not removed, complete erasure of the data could be prevented.
- (3) Since a high voltage is used to write data, care should be taken when turning on the PROM writer's power.
- (4) For the programmable microcomputer (shipped in blank or OTP type), Mitsubishi does not perform PROM write test and screening in the assembly process and following process. To improve reliability after write, performing write and test according to the flow below before use is recommended.
- In EPROM mode, address A<sub>15</sub> is set to "H" automatically.



Note : Since the screening temperature is higher than storage temperature, never expose to 150℃ exceeding 100 hours.

Table 2. I/O signal in each mode

Pin	CE	ŌĒ	V <sub>PP</sub>	V <sub>cc</sub>	Port P2
Read-out	V <sub>IL</sub>	V <sub>IL</sub>	5V	5V	Output
Output disable	V <sub>IL</sub>	V <sub>IH</sub>	5V	5V	Floating
Programming	V <sub>IL</sub>	V <sub>IH</sub>	12.5V	6V	Input
Programming verify	V <sub>IH</sub>	V <sub>IL</sub>	12.5V	6V	Output
Program disable	V <sub>IH</sub>	V <sub>IH</sub>	12.5V	6 <b>V</b>	Floating

Note 1 :  $V_{\text{IL}}$  and  $V_{\text{IH}}$  indicate a "L" and "H" input voltage, respectively.

2: An X indicates either VIL or VIH.



## M37450E8-XXXSP/FP M37450E8SS/FS

## PROM VERSION of M37450M8-XXXSP/FP

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.3 to 7	V
Vi	Input voltage RESET, X <sub>IN</sub>		-0.3 to 7	٧
Vı	Input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , ADV <sub>REF</sub> , DAV <sub>REF</sub> , V <sub>REF</sub> , AV <sub>CC</sub>	With respect to V <sub>SS</sub> Output transistors are	-0.3 to V <sub>cc</sub> +0.3	v
Vı	Input voltage CNV <sub>SS</sub>	at "OFF" state	-0.3 to 13 (Note 1)	V
Vo	Output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , X <sub>OUT</sub> , \$\phi\$, \$\overline{\text{RD}}\$, \$\overline{\text{WR}}\$, \$\overline{\text{RV}}\$, RESET <sub>OUT</sub> , SYNC		-0.3 to V <sub>CC</sub> +0.3	v
Pd	Power dissipation	T <sub>a</sub> = 25℃	1000 (Note 2)	mW
Topr	Operating temperature		—10 to 70	°C
Tstg	Storage temperature		-40 to 125	င

Note 1: In EPROM programming mode, CNV<sub>SS</sub> is 13.5V.

2: 500mW for QFP type

## RECOMMENDED OPERATING CONDITIONS

( $V_{CC}$ =5 $V\pm5\%$ ,  $T_a$ =-10 to 70°C unless otherwise noted)

Symbol	Parameter		Limits				
Syllibol	Parameter	Min	Тур	Max	Unit		
V <sub>cc</sub>	Supply voltage	4. 75	5	5. 25	٧		
Vss	Supply voltage	1.	0		٧		
V <sub>IH</sub>	"H" Input voltage RESET, XIN, CNVSS (Note 1)	0.8V <sub>CC</sub>		Vcc	V		
V <sub>IH</sub>	"H" input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (except Note 1)	2.0		V <sub>cc</sub>	٧		
VIL	"L" Input voltage CNV <sub>SS</sub> (Note 1)	0		0.2V <sub>CC</sub>	V		
V <sub>IL</sub>	"L" Input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (except Note 1)	0		0.8	V		
VIL	"L" Input voltage RESET	0		0.12V <sub>CC</sub>	V		
VIL	"L" Input voltage X <sub>IN</sub>	0		0.16V <sub>CC</sub>	V		
I <sub>oL(peak)</sub>	"L" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			10	mA		
I <sub>OL(avg)</sub>	"L" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , $ P2_0-P2_7,  P3_0-P3_7, \\ P5_0-P5_7,  P6_0-P6_7  (\text{Note 2}) $			5	mA		
I <sub>он(peak)</sub>	"H" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			-10	mA		
I <sub>он(avg)</sub>	"H" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note 2)			<b>—</b> 5	mA		
f(X <sub>IN</sub> )	Clock oscillating frequency	1		10	MHz		

Note 1: Ports operate as  $INT_1-INT_3(P6_0-P6_2)$ ,  $EV_1-EV_3(P3_0-P3_2)$ ,  $R_XD(P3_4)$  and  $S_{CLK}(P3_6)$ 

The average output current I<sub>OH(avg)</sub> and I<sub>OL(avg)</sub> are the average value during a 100ms
 The total of "L" output current I<sub>OL(peak)</sub> of port P0, P1 and P2 is less than 40mA

The total of "H" output current I<sub>OH(peak)</sub> of port P0, P1 and P2 is less than 40mA.

The total of "L" output current  $I_{OL(peak)}$  of port P3, P5, P6, R/W, SYNC, RESET<sub>OUT</sub>,  $\overline{RD}$ ,  $\overline{WR}$  and φ is less than 40mA

The total of "H" output current  $I_{OH(peak)}$  of port P3, P5, P6, R/ $\overline{W}$ , SYNC, RESET<sub>OUT</sub>,  $\overline{RD}$ ,  $\overline{WR}$  and φ is less than 40mA



# MITSUBISHI MICROCOMPUTERS M37/50FQ\_YYYSD/FD

## M37450E8-XXXSP/FP M37450E8SS/FS

## PROM VERSION of M37450M8-XXXSP/FP

## $\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 5 \text{V} \pm 5 \text{\%}, \; v_{ss} = 0 \text{V}, \; \tau_{a} = -10 \; \text{to} \; 70 \text{'C}, \; f(\textbf{X}_{\text{IN}}) = 10 \text{MHz}, \; \text{unless otherwise noted})$

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Parameter	rest conditions	Mın.	Тур.	Max.	Olik
V <sub>OH</sub>	"H" output voltage RD, WR, R/W, SYNC, RESET <sub>OUT</sub> , $\phi$	I <sub>OH</sub> =-2mA	V <sub>cc</sub> -1			٧
V <sub>OH</sub>	"H" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,	1 — EA	V _1			V
	P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	I <sub>OH</sub> =-5mA	V <sub>cc</sub> -1			v
	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,					
VoL	P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> ,	I <sub>OL</sub> =2mA			0.45	V
	RD, WR, R/W, SYNC, RESET <sub>OUT</sub> , Ø					
Vol	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,	lot=5mA			1	V
VOL	P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	IOL—SMA			'	v
V _V	Hysterisis INT <sub>1</sub> -INT <sub>3</sub> (P6 <sub>0</sub> -P6 <sub>2</sub> ), EV <sub>1</sub> -EV <sub>3</sub> (P3 <sub>0</sub> -P3 <sub>2</sub> ),	Function input level	0.3		,	V
V <sub>T+</sub> -V <sub>T-</sub>	R <sub>X</sub> D(P3 <sub>4</sub> ), S <sub>CLK</sub> (P3 <sub>6</sub> )	Function input level	0.3		'	V
$V_{T+}-V_{T-}$	Hysterisis RESET				0.7	V
$V_{T+}-V_{T-}$	Hysterisis X <sub>IN</sub>		0.1		0.5	V
	"L" input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,					
I <sub>IL</sub>	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,	V <sub>I</sub> =V <sub>SS</sub>	-5		5	$\mu$ A
	P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>					
	"H" input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,					
l <sub>iH</sub>	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,	V <sub>I</sub> =V <sub>CC</sub>	5		5	$\mu A$
	P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>					
V <sub>RAM</sub>	RAM retention voltage	At stop mode	2			V
		At system operation		6	10	mA
Icc	Supply current	f(X <sub>IN</sub> )=10MHz		U	10	IIIA
		At stop mode (Note 1)		1	10	μΑ

Note 1: The terminals  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{R/W}}$ , SYNC, RESET<sub>OUT</sub>,  $\phi$ , D-A<sub>1</sub> and D-A<sub>2</sub> are all open. The other ports, which are in the input mode, are connected to V<sub>SS</sub>. A-D converter is in the A-D completion state. The current through ADV<sub>REF</sub> and DAV<sub>REF</sub> is not included (Fig. 6)

## **A-D CONVERTER CHARACTERISTICS**

 $(\rm V_{\rm CC} = \rm AV_{\rm CC} = 5V, \ V_{\rm SS} = \rm AV_{\rm SS} = 0V, \ T_a = 25^{\circ}C, \ f(\rm X_{\rm IN}) = 10MHz, \ unless \ otherwise \ noted)$ 

Symbol	Parameter	T+		Limits		
Symbol		Test conditions	Mın	Тур	Max	Unit
_	Resolution				8	Bits
_	Absolute accuracy	V <sub>CC</sub> =AV <sub>CC</sub> =ADV <sub>REF</sub> =5.12V		±1.5	±3	LSB
t <sub>CONV</sub>	Conversion time				49	$t_{C}(\phi)$
VIA	Analog input voltage		AVss		AV <sub>CC</sub>	٧
V <sub>ADVREF</sub>	Reference input voltage		2		V <sub>cc</sub>	V
RLADDER	Ladder resistance value	ADV <sub>REF</sub> =5V	20	35	50	kΩ
IIADVREF	Reference input current	ADV <sub>REF</sub> =5V	0.1	0.14	0.25	mA
VAVCC	Analog power supply input voltage			V <sub>cc</sub>		V
V <sub>AVSS</sub>	Analog power supply input voltage			0		V

## D-A CONVERTER CHARACTERISTICS ( $V_{cc} = 5V$ , $V_{ss} = AV_{ss} = 0V$ , $T_a = 25^{\circ}C$ , unless otherwise noted)

Comple at	Parameter	Took assubbase	Limits			Unit
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
_	Resolution				8	Bits
	Absolute accuracy	V <sub>CC</sub> =DAV <sub>REF</sub> =5.12V			1.0	% .
t <sub>su</sub>	Setup time				3	μs
Ro	Output resistance		1	2	4	kΩ
V <sub>AVSS</sub>	Analog power supply input voltage			0		V
VDAVREF	Reference input voltage		4		V <sub>CC</sub>	V
IDAVREF	Reference power input current (Each pin)		0	2.5	5	mA



## M37450E8-XXXSP/FP M37450E8SS/FS

## PROM VERSION of M37450M8-XXXSP/FP

## TIMING REQUIREMENTS

Port/single-chip mode (V<sub>cc</sub>=5V±5%, V<sub>ss</sub>=0V, T<sub>a</sub>=-10 to 70°C, unless otherwise noted)

Complete	Parameter	Test condition	Limits			Unit
Symbol	Parameter	rest condition	Min.	Тур	Max	Unit
tsu(POD-≠)	Port P0 input setup time		200			ns
tsu(P1D-#)	Port P1 input setup time		200			ns
t <sub>su(P2D</sub> -ø)	Port P2 input setup time		200			ns
t <sub>SU(P3D-ø)</sub>	Port P3 input setup time		200			ns
t <sub>SU(P4D-ø)</sub>	Port P4 input setup time		200			ns
t <sub>su(P5D</sub> ø)	Port P5 input setup time		200			ns
t <sub>SU(P6D</sub> -ø)	Port P6 input setup time		200			ns
th(ø-POD)	Port P0 input hold time		40			ns
th(ø-P1D)	Port P1 input hold time		40			ns
th(ø-P2D)	Port P2 input hold time	Fig 3	40			ns
th(ø-P3D)	Port P3 input hold time		40			ns
th(ø-P4D)	Port P4 input hold time		40			ns
th(ø-P5D)	Port P5 input hold time		40			ns
th(ø-P6D)	Port P6 input hold time		40			ns
t <sub>C</sub> (X <sub>IN</sub> )	External clock input cycle time		100		1000	ns
tw(XINL)	External clock input "L" pulse width		30			ns
tw(XINH)	External clock input "H" pulse width		30			ns
t <sub>r</sub> (X <sub>IN</sub> )	External clock rising edge time				20	ns
tf(XIN)	External clock falling edge time				20	ns

## Master CPU bus interface timing $(\overline{R} \text{ and } \overline{W} \text{ separation type mode})$

 $(V_{cc}=5V\pm5\%, V_{ss}=0V, T_a=-10 \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted})$ 

0	Parameter	Ttdition	Limits			Unit
Symbol	Parameter	Test condition	Mın.	Тур	Max	Unit
t <sub>su(cs-R)</sub>	CS setup time		0			ns
t <sub>su(cs-w)</sub>	CS setup time		0			ns
th(R-cs)	CS hold time		0			ns
th(w-cs)	CS hold time		0			ns
t <sub>SU(A-R)</sub>	A0 setup time		40			ns
t <sub>su(A-w)</sub>	A0 setup time	Fig 3	40			ns
th(R-A)	A0 hold time		10			ns
th(w-A)	A0 hold time		10			ns
t <sub>W(R)</sub>	Read pulse width		160			ns
t <sub>w(w)</sub>	Write pulse width		160			ns
t <sub>su(D-w)</sub>	Date input setup time before write		100			ns
th(w-D)	Date input hold time after write		10			ns

## Master CPU bus interface timing (R/W type mode)

Symbol	Parameter	Test condition	Limits			Unit
Symbol	Parameter		Mın	Тур	Max	Unit
t <sub>su(CS-E)</sub>	CS setup time		0			ns
t <sub>h(E-cs)</sub>	CS hold time		0			ns
t <sub>SU(A-E)</sub>	A0 setup time		40			ns
th(E-A)	A0 hold time		10			ns
t <sub>su(RW-E)</sub>	R/W setup time		40			ns
th(E-RW)	R/W hold time	F	10			ns
t <sub>W(EL)</sub>	Enable clock "L" pulse width	Fig. 4	160			ns
t <sub>W(EH)</sub>	Enable clock "H" pulse width		160			ns
t <sub>r(E)</sub>	Enable clock rising edge time				25	ns
t <sub>f(E)</sub>	Enable clock falling edge time				25	ns
t <sub>SU(D-E)</sub>	Data input setup time before write		100			ns
th(E-D)	Data input hold time after write		10			ns

## M37450E8-XXXSP/FP M37450E8SS/FS

## PROM VERSION of M37450M8-XXXSP/FP

## Local bus/memory expansion mode, microprocessor mode

Symbol	Parameter	Test condition		Unit		
			Min.	Тур.	Max.	Unit
t <sub>su(D−ø)</sub>	Data input setup time		130			ns ,
t <sub>h(∳D)</sub>	Data input hold time	F.o. F	0			ns
t <sub>su(D-RD)</sub>	Data input setup time	Fig. 5	130			ns
th(RD-D)	Data input hold time		0			ns



## M37450E8-XXXSP/FP M37450E8SS/FS

## PROM VERSION of M37450M8-XXXSP/FP

## **SWITCHING CHARACTERISTICS**

Port/single-chip mode ( $V_{cc}=5V\pm5\%$ ,  $V_{ss}=0V$ ,  $T_a=-10$  to  $70^{\circ}C$ , unless otherwise noted)

0	Parameter	Test condition	Limits			Unit
Symbol	Parameter	rest condition	Min	Тур.	Max.	Onn
td(ø-PoQ)	Port P0 data output delay time				200	ns
td(ø-P1Q)	Port P1 data output delay time				200	ns
td(#-P2Q)	Port P2 data output delay time				200	ns
td(#-P3Q)	Port P3 data output delay time				200	ns
t <sub>d(ø−P5Q)</sub>	Port P5 data output delay time				200	ns
td(ø-P6Q)	Port P6 data output delay time	Fig 3			200	ns
<b>t</b> <sub>C(∅)</sub>	Cycle time		400		4000	ns
t <sub>W(∲H)</sub>	φ clock pulse width ("H" level)		190			ns
t <sub>W(øL)</sub>	φ clock pulse width ("L" level)		170	l		ns
t <sub>r(ø)</sub>	$\phi$ clock rising edge time				20	ns
<b>t</b> <sub>f(φ)</sub>	$\phi$ clock falling edge time				20	ns

## Master CPU bus interface ( $\overline{R}$ and $\overline{W}$ separation type mode)

 $(V_{CC}=5V\pm5\%, V_{SS}=0V, T_a=-10 \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Symbol	Parameter	Test condition	Limits			Unit
Symbol			Min	Тур	Max	Unit
ta(R-D)	Data output enable time after read				120	ns
t <sub>V(R-D)</sub>	Data output disable time after read	F 4	10		85	ns
t <sub>PLH(R-PR)</sub>	P <sub>RDY</sub> output transmission time after read	Fig 4			150	ns
t <sub>PLH(W-PR)</sub>	P <sub>RDY</sub> output transmission time after write				150	ns

## Master CPU bus interface ( $R/\overline{W}$ type mode) ( $V_{cc}=5V\pm5\%$ , $V_{ss}=0V$ , $T_a=-10$ to 70°C, unless otherwise noted)

Symbol	Parameter	Test condition			Unit	
			Mın.	Тур.	Max.	Unit
t <sub>a(E-D)</sub>	Data output enable time after read				120	ns
t <sub>V(E-D)</sub>	Data output disable time after read	Fig 4	10		85	ns
t <sub>PLH(E-PR)</sub>	P <sub>RDY</sub> output transmission time after E clock				150	ns

## Local bus/memory expansion mode, microprocessor mode

Symbol	Parameter	Test condition	Limits			
			Mın	Тур	Max	Unit
t <sub>d(ø-A)</sub>	address delay time after $\phi$				150	ns
t <sub>∨(∳A)</sub>	address effective time after $\phi$		10			ns
$t_{V(RD-A)}$	address effective time after RD		10			ns
t <sub>V(WR-A)</sub>	address effective time after WR		10			, ns
t <sub>d(∳-D)</sub>	data output delay time after $\phi$				160	ns
td(wR-D)	data output delay time after WR				160	ns
t <sub>∨(∳—D)</sub>	data output effective time after $\phi$	Fig 5	20			ns
t <sub>V(WR-D)</sub>	data output effective time after WR		20			ns
t <sub>d(ø-RW)</sub>	R/W delay time after φ				150	ns
td(ø-sync)	SYNC delay time after φ				150	ns
t <sub>w(RD)</sub>	RD pulse width		170			ns
t <sub>w(wR)</sub>	WR pulse width		170			ns

## PROM VERSION of M37450M8-XXXSP/FP

## **TEST CONDITION**

Input voltage level: VIH 2.4V

V<sub>IL</sub> 0.45V

Output test level: V<sub>OH</sub> 2.0V

V<sub>OL</sub> 0.8V




Fig. 3 Test circuit in single-chip mode




Fig. 4 Master CPU bus interface test circuit




Fig. 5 Local bus test circuit





Fig. 6 I<sub>CC</sub> (at STOP mode) test condition

#### TIMING DIAGRAM


#### Port/single-chip mode timing diagram



Note :  $V_{IH}$ =0.8 $V_{CC}$ ,  $V_{IL}$ =0.16 $V_{CC}$  of  $X_{IN}$ 

## Master CPU bus interface/ $\overline{R}$ and $\overline{W}$ separation type timing diagram


#### Read






## PROM VERSION of M37450M8-XXXSP/FP

#### Write





## Master CPU interface/ R/W type timing diagram



## PROM VERSION of M37450M8-XXXSP/FP

#### Local bus timing diagram





## M37450E4TXXXSP/J

PROM VERSION of M37450M4TXXXSP/J

#### **DESCRIPITION**

The M37450E4TXXXSP/J is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or 84-pin plastic molded QFJ (PLCC). The features of this chip are similar to those of the M37450M4-XXXSP except that this chip has a 8192 bytes PROM built-in. This single-chip microcomputer is useful for office automation appliances and consumer appliance controllers.

In addition to its simple instruction sets, the PROM, RAM and I/O addresses are placed on the same memory map to enable easy programming. It also has a unique feature that enables it to be used as a slave microcomputer.

The difference between the M37450E4TXXXSP and the M37450E4TXXXJ is the package outline.


#### **FEATURES**

•	Number of basic instructions					
	instructions					
•	Memory size PROM ······ 8192 bytes					
	RAM······ 256 bytes					
•	Instruction execution time					
	(minimum instructions at 10 MHz frequency) ····· 0.8 µs					
•	Single power supply 5V±5%					
•	Power dissipation normal operation mode					
	(at 10 MHz frequency) ·······30mW					
•	Subroutine nesting 96 levels max.					
•	Interrupt 15 events					
ullet	Master CPU bus interface ······· 1 byte					
•	16-bit timer 3					
ullet	8-bit timer (Serial I/O use) ·······1					
•	Serial I/O (UART or clock synchronous)1					
ullet	A-D converter (8-bit resolution) ········ 3 channels (DIP)					
	8 channels (QFJ)					
•	D-A converter (8-bit resolution) 2 channels					
•	PWM output (8-bit or 16-bit)1					
•	Programmable I/O ports					
	(Ports P0, P1, P2, P3, P5, P6) 48					
•	Input port (Port P4) 3 (DIP), 8 (QFJ)					
•	Output ports (Ports D-A <sub>1</sub> , D-A <sub>2</sub> ) ······ 2					
•	PROM (equivalent to the M5L2764)					

## APPLICATION

Slave controller for PPCs, facsimiles, and page printers HDD, optical disk, inverter, and industrial motor controllers Industrial robots and machines

program voltage ······ 21V





PROM

**VERSION** 

M37450M4TXXXSP/J

 $v_{ss}$ 

 $V_{CC}$ 



M37450E4TXXXJ BLOCK DIAGRAM

Clock Clock Timing

X<sub>OUT</sub>

output output

input

XIN

Reset input

RESET


Reset

output

RESETout

WR RD R/W SYNC





# M37450E4TXXXSP/J

## PROM VERSION of M37450M4TXXXSP/J

## FUNCTIONS OF M37450E4TXXXSP/J

Parameter			Functions		
Number of basic instructions			71(69 MELPS 740 basic instructions+2)		
Instruction execution time			0.8 µs (minimum instructions, at 10MHz frequency)		
Clock frequency			10MHz (max.)		
Memory size	PROM		8192 bytes		
Memory size	RAM		256 bytes		
	P0-P3, P5, P6	1/0	8-bit×6		
Input/Output port	P4	Input	3-bit×1 (8-bit×1 for 84-pin model)		
	D-A	Output	2-bit×1		
Serial I/O			UART or clock synchronous		
Timers			16-bit timer×3,		
			8-bit timer (Serial I/O baud rate generator)×1		
A-D converter			8-bit×3 channels (8 channels for 84-pin model)		
D-A converter			8-bit×2 channels		
Pulse width modulator			8-bit or 16-bit×1		
Data bus buffer			1-byte input and output each		
Subroutine nesting			96-levels		
Interrupt			6 external interrupts, 8 internal interrupts		
interrupt			One software interrupt		
Clock generating circuit			Built-in (ceramic or quarts crystal oscillator)		
Supply voltage			5V±5%		
Power dissipation			30mW (at 10MHz frequency)		
Innut/Output abarrators	Input/Output voltage		5V		
Input/Output characters	Output current		±5mA (max.)		
Memory expansion			Possible		
Operating temperature range	е		-40 to 85℃		
Device structure			CMOS silicon gate		
Bookeas	M37450E4TXXXSP		64-pin shrink plastic molded DIP		
Package	M37450E4TXXXJ		84-pin plastic molded QFJ (PLCC)		



## PIN DESCRIPTION (normal mode)

Pin	Name	Input/ Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V±5% to V <sub>CC</sub> , and 0V to V <sub>SS</sub>
CNV <sub>SS</sub> /V <sub>PP</sub>	CNV <sub>SS</sub>		Controls the processor mode of the chip. Normally connected to V <sub>SS</sub> or V <sub>CC</sub> .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under nor mal V <sub>CC</sub> conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time
X <sub>IN</sub>	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or
X <sub>OUT</sub>	Clock output	Output	quartz crystal oscillator is connected between the $X_{IN}$ and $X_{OUT}$ pins. If an external clock is used, the cloc source should be connected to the $X_{IN}$ pin and the $X_{OUT}$ pin should be left open.
φ	Timing output	Output	Outputs signal consisting of oscillating frequency divided by four
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs.
R/W	Read/Write status output	Output	This signal determines the direction of the data bus. It is "H" during read and "L" during write
P0 <sub>0</sub> -P0 <sub>7</sub>	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed a input or output. The output structure is CMOS output. The low-order bits of the address are output excep in single-chip mode.
P1 <sub>0</sub> -P1 <sub>7</sub>	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The high-order bits of the address are output except in single-chip mode.
P2 <sub>0</sub> -P2 <sub>7</sub>	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. Used as data bus except single-chip mode.
P3 <sub>0</sub> -P3 <sub>7</sub>	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0 Serial I/O, PWM output, event I/O function can be selected with a program.
P4 <sub>0</sub> -P4 <sub>2</sub> (P4 <sub>0</sub> -P4 <sub>7</sub> )	Input port P4	Input	Analog input pin for the A-D converter The 64-pin model has three pins and the 84-pin model has eight pins. They may also be used as digital input pins
P5 <sub>0</sub> -P5 <sub>7</sub>	I/O port P5	1/0	Port P5 is an 8-bit I/O port and has basically the same functions as port P0. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program.
P6 <sub>0</sub> -P6 <sub>7</sub>	I/O port P6	1/0	Port P6 is an 8-bit I/O port and has basically the same function as port P0 Pins P6 <sub>3</sub> to P6 <sub>7</sub> change to a cort rol bus for the master CPU when slave mode is selected with a program. Pins P6 <sub>0</sub> to P6 <sub>2</sub> may be program med as external interrupt input pins
D-A <sub>1</sub> , D-A <sub>2</sub>	D-A output	Output	Analog signal from D-A converter is output.
V <sub>REF</sub>	Reference voltage input	Input	Reference voltage input pin for A-D and D-A converter This pin is for 64-pin model only
ADV <sub>REF</sub>	A-D reference voltage input	Input	Reference voltage input pin for A-D converter This pin is for 84-pin model only
DAV <sub>REF</sub>	D-A reference voltage input	Input	Reference voltage input pin for D-A converter This pin is for 84-pin model only.
AV <sub>SS</sub>	Analog power supply		Ground level input pin for A-D and D-A converter. Same voltage as V <sub>SS</sub> is applied.
AV <sub>CC</sub>	Analog power supply		Power supply input pin for A-D converter. This pin is for 84-pin model only. Same voltage as $V_{CC}$ is applied in the case of the 64-pin model, $AV_{CC}$ is connected to $V_{CC}$ internally
RD	Read signal output	Output	Control signal output as active "L" when valid data is read from data bus. This pin is for 84-pin model only
WR	Write signal output	Output	Control signal output as active "L" when writing data from data bus to external component. This pin is to 84-pin model only.
RESET <sub>OUT</sub>	Reset output	Output	Control signal output as active "H" during reset It is used as a reset output signal for peripheral comp nents. This pin is for 84-pin model only.



## PIN DESCRIPTION (EPROM mode)

	CHIFTION (L		
Pın	Name	Input/ Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V±5% to V <sub>CC</sub> , and 0V to V <sub>SS</sub>
CNV <sub>SS</sub> /V <sub>PP</sub>	V <sub>PP</sub>	Input	Connect to V <sub>PP</sub> when programming or verifing.
RESET	Reset input	Input	Connect to V <sub>SS</sub>
X <sub>IN</sub>	Clock input	Input	Connect a ceramic or a quartz crystal oscillator between X <sub>IN</sub> and X <sub>OUT</sub> for clock oscillation
Хоит	Clock output	Output	
φ	Timing output	Output	For timing output
SYNC	Synchronous signal output	Output	Kept to open ("L" signal is output)
R/W	Read/Write status output	Output	Kept to open ("H" signal is output).
P0 <sub>0</sub> -P0 <sub>7</sub>	I/O port P0	Input	P0 works as the lower 8-bit address input
P1 <sub>0</sub> -P1 <sub>7</sub>	I/O port P1	Input	P1 works as the higher 8-bit address input.
P2 <sub>0</sub> -P2 <sub>7</sub>	1/O port P2	1/0	P2 works as an 8-bit data bus
P3 <sub>0</sub> -P3 <sub>7</sub>	I/O port P3	Input	Connect to V <sub>SS</sub>
P4 <sub>0</sub> -P4 <sub>2</sub> (P4 <sub>0</sub> -P4 <sub>7</sub> )	Input port P4	Input	Connect to $V_{SS}$ (The 80-pin model has eight pins $P4_0$ to $P4_7$ ).
P5 <sub>0</sub> -P5 <sub>7</sub>	I/O port P5	Input	P5 <sub>0</sub> , P5 <sub>1</sub> , P5 <sub>2</sub> works as $\overline{PGM}$ , $\overline{OE}$ , and $\overline{CE}$ inputs respectively Connect P5 <sub>3</sub> and P5 <sub>4</sub> to V <sub>CC</sub> and P5 <sub>5</sub> to P5 <sub>7</sub> to V <sub>SS</sub>
P6 <sub>0</sub> -P6 <sub>7</sub>	I/O port P6	Input	Connect to V <sub>SS</sub> .
D-A <sub>1</sub> , D-A <sub>2</sub>	D-A output	Output	Kept to open
V <sub>REF</sub>	Reference voltage input	Input	Connect to V <sub>SS</sub> .
ADV <sub>REF</sub>	A-D reference voltage input	Input	Connect to V <sub>SS</sub>
DAV <sub>REF</sub>	D-A reference voltage input	Input	Connect to V <sub>SS</sub> .
AV <sub>SS</sub>	Analog power	Input	Connect to V <sub>SS</sub>
AV <sub>CC</sub>	Analog power	Input	Connect to V <sub>SS</sub>
RD	Read signal output	Output	Kept to open ("H" signal is output)
WR	Write signal output	Output	Kept to open ("H" signal is output).
RESET <sub>OUT</sub>	Reset output	Output	Kept to open ("H" signal is output)



#### **EPROM MODE**

The M37450E4TXXXSP/J features an EPROM mode in addition to its normal modes. When the  $\overline{RESET}$  signal level is low ("L") and  $CNV_{SS}/V_{PP}$  signal level is high ("H"), the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1 and Figure 2 give the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P1, P2, P5 $_0$  to P5 $_2$  and CNV $_{SS}$  are used for the PROM (equivalent to the M5L2764). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5L2764. The oscillator should be connected to the  $X_{\rm IN}$  and  $X_{\rm OUT}$  pins, or external clock should be connected to the  $X_{\rm IN}$  pin.

Table 1. Pin function in EPROM mode

	M37450E4TXXXSP/J	M5L2764
V <sub>CC</sub>	V <sub>cc</sub>	V <sub>cc</sub>
$V_{PP}$	CNV <sub>SS</sub> /V <sub>PP</sub>	$V_{PP}$
V <sub>SS</sub>	V <sub>SS</sub>	V <sub>ss</sub>
Address input	Ports P0, P1 <sub>0</sub> -P1 <sub>4</sub>	A <sub>0</sub> -A <sub>12</sub>
Data I/O	Port P2	D <sub>0</sub> -D <sub>7</sub>
CE	P5 <sub>2</sub> /DB <sub>2</sub> /CE	CE
ŌĒ	P5 <sub>1</sub> /DB <sub>1</sub> /OE	ŌĒ
PGM	P5 <sub>0</sub> /DB <sub>0</sub> /PGM	PGM




Fig. 1 Pin connection in EPROM mode (64-pin model)






Fig. 2 Pin connection in EPROM mode (84-pin model)

# PROM READING AND WRITING Reading

To read the PROM, set the  $\overline{CE}$  and  $\overline{OE}$  pins to a "L" level, and the  $\overline{PGM}$  pin to a "H" level. Input the address (A<sub>0</sub> to A<sub>12</sub>) to be read and the data will be output to the I/O pins D<sub>0</sub> to D<sub>7</sub>. The data I/O pins will be floating when either the  $\overline{CE}$  or  $\overline{OE}$  pins are in the "H" state.

## Writing

The PROM is programmed at the factory already and do not use the writing mode.

#### NOTES ON HANDLING

 Since a high voltage (21V) is used to write data, care should be taken when turning on the PROM writer's power.

Table 2. I/O signal in each mode

Pin	CE	ŌĒ	PGM	V <sub>PP</sub>	V <sub>cc</sub>	Port P2
Read-out	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Vcc	V <sub>cc</sub>	Output
Programming	V <sub>IL</sub>	V <sub>IH</sub>	Pulse(V <sub>IH</sub> →V <sub>IL</sub> )	$V_{PP}$	V <sub>cc</sub>	Input
Programming verify	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PP</sub>	V <sub>cc</sub>	Output
Program disable	V <sub>IH</sub>	х	X	V <sub>PP</sub>	V <sub>cc</sub>	Floating

Note 1: V<sub>IL</sub> and V<sub>IH</sub> indicate a "L" and "H" input voltage, respectively.

2: An X indicates either V<sub>IL</sub> or V<sub>IH</sub>.

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.3 to 7	V
Vi	Input voltage RESET, XIN		-0.3 to 7	٧
	Input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,			
\ ,,	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,		-0.3 to 7	v
V <sub>I</sub>	P6 <sub>0</sub> -P6 <sub>7</sub> , ADV <sub>REF</sub> , DAV <sub>REF</sub> ,	With respect to V <sub>SS</sub>	-0.3 to V <sub>CC</sub> -0.3	•
	V <sub>REF</sub> , AV <sub>CC</sub>	Output transistors are		
Vi	Input voltage CNV <sub>SS</sub>	at "OFF" state.	-0.3 to 13(Note 1)	V
	Output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,			
V <sub>o</sub>	P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> ,		-0.3 to 7 -0.3 to 7 -0.3 to 7 -0.3 to V <sub>CC</sub> +0.3  -0.3 to 13(Note 1)  -0.3 to V <sub>CC</sub> +0.3	v
V <sub>O</sub>	$X_{OUT}, \phi, \overline{RD}, \overline{WR}, R/\overline{W},$		-0.3 to V <sub>CC</sub> -0.3	
	RESET <sub>OUT</sub> , SYNC			
Pd	Power dissipation	T <sub>a</sub> = 25°C	1000	mW
Topr	Operating temperature		-40 to 85	င
Tstg	Storage temperature ,		-65 to 150	င

Note 1: In PROM programming mode, CNV<sub>SS</sub> is 22.0V.

## RECOMMENDED OPERATING CONDITIONS

( $V_{CC}$ =5 $V\pm5\%$ ,  $T_a$ =-40 to 85°C unless otherwise noted)

			Lımits		Unit
Symbol	Parameter	Min	Тур	Max.	Offic
V <sub>cc</sub>	Supply voltage	4. 75	5	5. 25	V
V <sub>SS</sub>	Supply voltage		0		V
V <sub>IH</sub>	"H" Input voltage RESET, X <sub>IN</sub> , CNV <sub>SS</sub> (Note 1)	0.8V <sub>CC</sub>		Vcc	V
	"H" Input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,				
V <sub>IH</sub>	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,	2.0		Vcc	V
	P6 <sub>0</sub> -P6 <sub>7</sub> (except Note 1)				
VIL	"L" Input voltage CNV <sub>SS</sub> (Note 1)	0		0.2V <sub>CC</sub>	V
	"L" Input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,				
$V_{1L}$	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,	0		0.8	V
	P6 <sub>0</sub> -P6 <sub>7</sub> (except Note 1)				
V <sub>IL</sub>	"L" Input voltage RESET	0		0.12V <sub>CC</sub>	V
	"L" Input voltage X <sub>IN</sub>	0		0.16V <sub>CC</sub>	V
	"L" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> ,				
V <sub>IL</sub> V <sub>IL</sub> I <sub>OL(peak)</sub>	P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,			10	mA
	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>				
	"L" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> ,				
loL(peak)	P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,			5	mΑ
	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note 2)				
	"H" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> ,				
I <sub>он(peak)</sub>	P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,			-10	mA
	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			4	
	"H" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> ,				
I <sub>он(avg)</sub>	P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> ,			<b>—</b> 5	mA
	P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note 2)	-			
f(X <sub>IN</sub> )	Clock oscillating frequency	1		10	MHz

Note 1 : Ports operate as  $INT_1-INT_3(P6_0-P6_2)$ ,  $EV_1-EV_3(P3_0-P3_2)$ ,  $R_XD(P3_4)$  and  $S_{CLK}(P3_6)$ 

2 : The average output current loH(avg) and loL(avg) are the average value during a 100ms

3: The total of "L" output current loL(peak) of port P0, P1 and P2 is less than 40mA.

The total of "H" output current l<sub>OH</sub>(peak) of port PO, P1 and P2 is less than 40mA.

The total of "L" output current l<sub>OL</sub>(peak) of port P3, P5, P6, R/W, SYNC, RESET<sub>OUT</sub>, RD, WR and \$\phi\$ is less than 40mA.

The total of "H" output current  $I_{OH(peak)}$  of port P3, P5, P6, R/ $\overline{W}$ , SYNC, RESET<sub>OUT</sub>,  $\overline{RD}$ ,  $\overline{WR}$  and  $\phi$  is less than 40mA.



## **ELECTRICAL** CHARACTERISTICS ( $V_{CC} = 5V \pm 5\%$ , $V_{SS} = 0V$ , $T_a = -40$ to 85°C, $f(X_{IN}) = 10$ MHz, unless otherwise noted)

Symbol	Parameter	ameter Test conditions		0.45 1 0.7 0.5	Unit	
Syllibol	Farameter	Test conditions	Min	Тур.	Max.	Unit
V <sub>OH</sub>	"H" output voltage RD, WR, R/W, SYNC, RESET <sub>OUT</sub> ,	I <sub>OH</sub> =-2mA	V <sub>cc</sub> -1			٧
V	"H" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,	I <sub>OH</sub> =-5mA	v 1			V
V <sub>OH</sub>	P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	I <sub>OH</sub> =-SMA	V <sub>cc</sub> -1			V
	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,					
VoL	P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> ,	I <sub>OL</sub> =2mA			0.45	V
	RD, WR, R/W, SYNC, RESET <sub>OUT</sub> , ∮					
· V	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,	Ioi =5mA				V
V <sub>OL</sub>	P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	IOL—SIIIA			'	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysterisis INT <sub>1</sub> -INT <sub>3</sub> (P6 <sub>0</sub> -P6 <sub>2</sub> ), EV <sub>1</sub> -EV <sub>3</sub> (P3 <sub>0</sub> -P3 <sub>2</sub> ),	Function input level	0.3		1	v
v <sub>T+</sub> v <sub>T-</sub>	R <sub>X</sub> D(P3 <sub>4</sub> ), S <sub>CLK</sub> (P3 <sub>6</sub> )	Function input level	0.3		'	V
$V_{T+}-V_{T-}$	Hysterisis RESET				0.7	٧
$V_{T+}-V_{T-}$	Hysterisis X <sub>IN</sub>		0.1		0.5	V
	"L" input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,					
I <sub>IL</sub>	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,	V <sub>I</sub> =V <sub>SS</sub>	-5		5	μA
	P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>					
	"H" input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> ,					
l <sub>IH</sub>	P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> ,	V <sub>I</sub> =V <sub>CC</sub>	<b>-</b> 5		5	μA
	P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>					
V <sub>RAM</sub>	RAM retention voltage	At stop mode	2			٧
		At system operation		6	15	mA
loc'	Supply current	$f(X_{IN})=10MHz$		Ü	15	mA
		At stop mode (Note 1)		1	10	μΑ

Note 1: The terminals  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{R/W}}$ , SYNC, RESET<sub>OUT</sub>,  $\phi$ , D-A<sub>1</sub> and D-A<sub>2</sub> are all open. The other ports, which are in the input mode, are connected to V<sub>SS</sub> A-D converter is in the A-D completion state. The current through ADV<sub>REF</sub> and DAV<sub>REF</sub> is not included(Fig.6)

## **A-D CONVERTER CHARACTERISTICS**

 $(\rm V_{CC} = AV_{CC} = 5V \pm 5\%, \ V_{SS} = AV_{SS} = 0V, \ T_{a} = -40 \ to \ 85 °C, \ f(\rm X_{IN}) = 10 MHz, \ unless \ otherwise \ noted)$ 

Symbol	Parameter	Test conditions		Unit		
		rest conditions	Mın.	Тур.	Max	Unit
_	Resolution				8	Bits
	Absolute accuracy	V <sub>CC</sub> =AV <sub>CC</sub> =ADV <sub>REF</sub> =5V±5%		±1.5	±3	LSB
t <sub>CONV</sub>	Conversion time				49	$t_{C}(\phi)$
VIA	Analog input voltage		AVss		AV <sub>CC</sub>	٧
VADVREF	Reference input voltage		2		V <sub>cc</sub>	V
RLADDER	Ladder resistance value	ADV <sub>REF</sub> =5V	2	7.5	10	kΩ
IIADVREF	Reference input current	ADV <sub>REF</sub> =5V	0.5	0.7	2.5	mA
VAVCC	Analog power supply input voltage			Vcc		٧
V <sub>AVSS</sub>	Analog power supply input voltage			0		V

## **D-A CONVERTER CHARACTERISTICS** ( $V_{cc} = 5V \pm 5\%$ , $V_{ss} = AV_{ss} = 0V$ , $T_a = -40$ to 85%, unless otherwise noted)

				Unit		
Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
_	Resolution				8	Bits
-	Absolute accuracy	V <sub>CC</sub> =DAV <sub>REF</sub> =5.12V			1.0	%
t <sub>su</sub>	Setup time				3	μs
Ro	Output resistance		1	2	4	kΩ
V <sub>AVSS</sub>	Analog power supply input voltage			0		V .
V <sub>DAVREF</sub>	Reference input voltage		4		Vcc	V
IDAVREF	Reference power input current (Each pin)		0	2.5	5	mA



## TIMING REQUIREMENTS

Port/single-chip mode (V<sub>cc</sub>=5V±5%, V<sub>ss</sub>=0V, T<sub>a</sub>=-40 to 85°C, unless otherwise noted)

Symbol	Parameter	Test condition		Limits		Unit
Symbol	Farameter	rest condition	Min	Тур	Max.	Unit
t <sub>SU(POD</sub> ø)	Port P0 input setup time		200			ns
tsu(P1D-#)	Port P1 input setup time		200			ns
t <sub>su(P2D</sub> -ø)	Port P2 input setup time		200			ns
t <sub>su(P3D</sub> -ø)	Port P3 input setup time		200			ns
t <sub>SU(P4D</sub> -ø)	Port P4 input setup time		200			ns
t <sub>su(P5D</sub> -ø)	Port P5 input setup time		200			ns
t <sub>Su(P6D</sub> ø)	Port P6 input setup time		200			ns
th(ø—POD)	Port P0 input hold time		40			ns
th(ø-P1D)	Port P1 input hold time		40			ns
th(ø—P2D)	Port P2 input hold time	Fig 3	40			ns
th(ø-P3D)	Port P3 input hold time		40			ns
th(ø-P4D)	Port P4 input hold time		40			ns
th(ø—P5D)	Port P5 input hold time		40			ns
th(ø—P6D)	Port P6 input hold time		40			ns
t <sub>C</sub> (X <sub>IN</sub> )	External clock input cycle time		100		1000	ns
t <sub>W</sub> (X <sub>IN</sub> L)	External clock input "L" pulse width		30			ns
t <sub>W</sub> (X <sub>IN</sub> H)	External clock input "H" pulse width		30			ns
t <sub>r</sub> (X <sub>IN</sub> )	External clock rising edge time				20	ns
tf(XIN)	External clock falling edge time				20	ns

## Master CPU bus interface timing $(\overline{\mathbf{R}} \text{ and } \overline{\mathbf{W}} \text{ separation type mode})$

 $(V_{cc}=5V\pm5\%, V_{ss}=0V, T_a=-40 \text{ to } 85^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Cumbal	I(CS-W) CS setup time		Limits			
Symbol	Parameter	l est condition	Min	Min Typ Max  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Unit	
t <sub>su(cs-R)</sub>	CS setup time		0			ns
t <sub>su(cs-w)</sub>	CS setup time	Test condition  Fig 3	0			ns
th(R-cs)	CS hold time		0			ns
th(w-cs)	CS hold time		0			ns
t <sub>SU(A-R)</sub>	A0 setup time		40			ns
t <sub>su(A-w)</sub>	A0 setup time	Fig 3	40			ns
th(R-A)	A0 hold time		10			ns
th(w-A)	A0 hold time		10			ns
t <sub>W(R)</sub>	Read pulse width		160			ns
t <sub>w(w)</sub>	Write pulse width		160			ns
tsu(D-W)	Date input setup time before write		100			ns
th(w-p)	Date input hold time after write		10			ns

## Master CPU bus interface timing (R/W type mode)

( $V_{cc}$ =5V±5%,  $V_{ss}$ =0V,  $T_a$ =-40 to 85°C, unless otherwise noted)

Symbol	Parameter	Test condition		Limits		
	Farameter	rest condition	Mın.	Тур.	Max	Unit
t <sub>su(CS-E)</sub>	CS setup time		0			ns
th(E-cs)	CS hold time		0			ns
t <sub>SU(A-E)</sub>	A0 setup time		40			ns
t <sub>h(E-A)</sub>	A0 hold time		10			ns
t <sub>su(RW-E)</sub>	R/W setup time		40		`	ns
th(E-RW)	R/W hold time	Fig. 4	10			ns
t <sub>W(EL)</sub>	Enable clock "L" pulse width	Fig 4	160			ns
t <sub>W(EH)</sub>	Enable clock "H" pulse width		160			ns
t <sub>r(E)</sub>	Enable clock rising edge time				25	ns
t <sub>f(E)</sub>	Enable clock falling edge time				25	ns
t <sub>su(D-E)</sub>	Data input setup time before write		100			ns
th(E-D)	Data input hold time after write		10			ns



# MITSUBISHI MICROCOMPUTERS M37450E4TXXXSP/J

## PROM VERSION of M37450M4TXXXSP/J

## Local bus/memory expansion mode, microprocessor mode

(V<sub>CC</sub>=5V $\pm$ 5%, V<sub>SS</sub>=0V, T<sub>a</sub>=-40 to 85°C, unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
Symbol	Parameter	rest condition	Min.	Тур	Max	Unit
t <sub>su(D-ø)</sub>	Data input setup time		130			ns
t <sub>h(∳D)</sub>	Data input hold time	F'- 5	0			ns
tsu(D-RD)	Data input setup time	Fig 5	130			ns
th(RD-D)	Data input hold time		0			ns



## **SWITCHING CHARACTERISTICS**

Port/single-chip mode (V<sub>CC</sub>=5V±5%, V<sub>SS</sub>=0V, T<sub>a</sub>=-40 to 85°C, unless otherwise noted)

Symbol	Develope	Tank and distan	Limits			
	Parameter	Test condition	Min.	Тур	Max.	Unit
td(ø-PoQ)	Port P0 data output delay time				200	ns
<b>t</b> d(ø—P1Q)	Port P1 data output delay time				200	ns
t <sub>d(#-P2Q)</sub>	Port P2 data output delay time				200	ns
<b>t</b> d(ø—P3Q)	Port P3 data output delay time				200	ns
td(#-P5Q)	Port P5 data output delay time				200	ns
td(ø-PGQ)	Port P6 data output delay time	Fig 3			200	ns
t <sub>C(∅)</sub>	Cycle time		400		4000	ns
t <sub>w(øH)</sub>	$\phi$ clock pulse width ("H" level)		190			ns
t <sub>W(øL)</sub>	φ clock pulse width ("L" level)		170			ns
t <sub>r(\$\phi\$)</sub>	φ clock rising edge time				20	ns
t <sub>f(≠)</sub>	φ clock falling edge time				20	ns

## Master CPU bus interface ( $\overline{R}$ and $\overline{W}$ separation type mode)

 $(V_{cc}=5V\pm5\%, V_{ss}=0V, T_a=-40 \text{ to } 85^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Comb of Boson about		Test condition	Limits			l land
Symbol	Parameter	l est condition	Min	Тур	Max	Unit
t <sub>a(R-D)</sub>	Data output enable time after read				120	ns
t <sub>V(R-D)</sub>	Data output disable time after read	5:- 4	10		85	ns
t <sub>PLH(R-PR)</sub>	P <sub>RDY</sub> output transmission time after read	Fig 4			150	ns
t <sub>PLH(W-PR)</sub>	PRDY output transmission time after write				150	ns

## Master CPU bus interface ( $R/\overline{W}$ type mode) ( $V_{cc}=5V\pm5\%$ , $V_{ss}=0V$ , $T_a=-40$ to 85°C, unless otherwise noted)

O mark at	December	Test condition	Limits			Unit
Symbol	Parameter	Test condition	Min	Тур.	Max.	Unit
t <sub>a(E-D)</sub>	Data output enable time after read				120	ns
t <sub>V(E-D)</sub>	Data output disable time after read	Fig 4	10		85	ns
t <sub>PLH(E-PR)</sub>	PRDY output transmission time after E clock				150	ns

## Local bus/memory expansion mode, microprocessor mode

( $v_{cc}$ =5V±5%,  $v_{ss}$ =0V,  $t_a$ =-40 to 85°C, unless otherwise noted)

Comple el	Parameter	Test condition	Limits			Unit
Symbol	Parameter	rest condition	Mın	Тур	Max	Unit
t <sub>d(∲—A)</sub>	address delay time after $\phi$				150	ns
t <sub>∨(φ-A)</sub>	address effective time after $\phi$		10			ns
t <sub>V(RD-A)</sub>	address effective time after RD					ns
t <sub>V(WR-A)</sub>	address effective time after WR		10			ns
t <sub>d(∳-D)</sub>	data output delay time after $\phi$				160	ns
td(wn-D)	data output delay time after WR	Fig. 5			160	ns
t <sub>∨(∳-D)</sub>	data output effective time after $\phi$	Fig 5	20			ns
t <sub>V(WR-D)</sub>	data output effective time after WR		20			ns
t <sub>d(∲−RW)</sub>	R/W delay time after ∮				150	ns
td(ø-sync)	SYNC delay time after $\phi$				150	ns
t <sub>W(RD)</sub>	RD pulse width		170			ns
t <sub>W(WR)</sub>	WR pulse width		170			ns

## **TEST CONDITION**

Input voltage level: VIH 2.4V

V<sub>IL</sub> 0.45V

Output test level :  $V_{OH}$  2.0V

Vol 0.8V




Fig. 3 Test circuit in single-chip mode




Fig. 4 Master CPU bus interface test circuit




Fig. 5 Local bus test circuit





Fig. 6 I<sub>CC</sub> (at STOP mode) test condition

## TIMING DIAGRAM


## Port/single-chip mode timing diagram




Note :  $V_{IH}$ =0.8 $V_{CC}$ ,  $V_{IL}$ =0.16 $V_{CC}$  of  $X_{IN}$ 

## Master CPU bus interface/ $\overline{R}$ and $\overline{W}$ separation type timing diagram


#### Read



#### Write





## Master CPU interface/ R/W type timing diagram





## Local bus timing diagram





## MITSUBISHI MICROCOMPUTERS

## M37451E4-XXXSP/FP/GP,M37451E4SS/FS M37451E8-XXXSP/FP/GP,M37451E8SS/FS M37451EC-XXXSP/FP/GP,M37451ECSS/FS

PROM Version of M37451 Group

#### DESCRIPTION

The M37451E4-XXXSP/FP/GP is a single-chip micro-computer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or a 0.8mm-pitch or 0.65mm-pitch 80-pin plastic molded QFP.

The features of this chip are similar to those of the M37451M4-XXXSP/FP/GP except that this chip has a 8192 bytes PROM built in.

In addition to its simple instruction sets, the PROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

It is suited for office automation equipment and control devices. The low power consumption made by the use of a CMOS process makes it especially suitable for battery powered devices requiring low power consumption. It also has a unique feature that enables it to be used as a slave microcomputer.

Since general purpose PROM writers can be used for the built-in PROM, this chip is suitable for small quantity production runs.

The differences among M37451E4-XXXSP/FP/GP, M37451E8-XXXSP/FP/GP and M37451EC-XXXSP/FP/GP are as shown below. The M37451E4SS/FS, M37451E8SS/FS and M37451ECSS/FS are the window type. The descriptions that follow describe the M37451E4-XXXSP/FP/GP unless otherwise noted.


Type name	ROM size	RAM size	Built-in PROM	
M37451E4SS/FS	0400 5.4	050 5.4	EPROM (Window type)	
M37451E4-XXXSP/FP/GP	8192 bytes	256 bytes	One-time programmable	
M37451E8SS/FS	10001	0041	EPROM (Window type)	
M37451E8-XXXSP/FP/GP	16384 bytes	384 bytes	One-time programmable	
M37451ECSS/FS	0.4570	540 b	EPROM (Window type)	
M37451EC-XXXSP/FP/GP	24576 bytes	512 bytes	One-time programmable	

The number of analog input pins for the 80-pin model (FP, GP version) is different from the 64-pin model (SP version). In addition, the 80-pin model has special pins for  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , RESET<sub>OUT</sub>, DAV<sub>REF</sub>, ADV<sub>REF</sub>, AV<sub>CC</sub> and the 64-pin model has a special V<sub>RFF</sub> pin.

#### **FEATURES**

- Instruction execution time (minimum instructions at 12.5MHz frequency) ···· 0.64μs
- Single power supply 5V±10%
   Power dissipation normal operation mode
- 128 levels max.(M37451EC)

  Interrupt .......15 events




•	Master CPU bus interface ·······1 byte
•	16-bit timer3
•	8-bit timer (Serial I/O use) ······1
•	Serial I/O (UART or clock synchronous) ······1
•	A-D converter (8-bit resolution) ······· 3 channels (DIP)
	8 channels (QFP, QFN)
•	D-A converter (8-bit resolution) ······ 2 channels
•	PWM output with 8-bit prescaler
	(Either resolution 8 bit or 16 bit is software selectable) ··· 1
•	Programmable I/O ports
	(Ports P0, P1, P2, P3, P5, P6) · · · · · 48
•	Input port (Port P4) ·······3(DIP), 8(QFP, QFN)
•	Output ports (Ports D-A <sub>1</sub> , D-A <sub>2</sub> ) ·······2
•	PROM (equivalent to the M5L27256)
	Program voltage······12.5V

#### **APPLICATION**

Slave controller for PPCs, facsimiles, and page printers. HDD, optical disk, inverter, and industrial motor controllers. Industrial robots and machines.



PROM Version of M37451 Group





37

ППП

400

#### M37451E4-XXXSP/M37451E4SS BLOCK DIAGRAM Clock Timing Reset Clock output output input input $V_{CC}$ Xout RESET R/W SYNC Data bus Note 1 Note 2 Clock generating Timer 1 imer 1 latch (16)~ (16) circuit PROM RAM Program counter counter 8192 256 Timer 2 Timer 2 latch PC<sub>H</sub>(8) PC<sub>1</sub> (8) (16)(16)byte Instruction byte Timer 3 Timer 3 latch (16)(16)EV3 Control signal 8-bit Pulse width Arithmetic Stack modulator Multiplie status lator register register pointer logic un /divider A(8) PS(8) X(8) Y(8) S(8) Interrupt AD INT<sub>1</sub> control COMP INT<sub>2</sub> INT<sub>3</sub> D-A A-D Serial I/O Bus interface converter converter P2(8) P1(8) P0(8) P6(8) P5(8) P4(3) P3(8) AVss D-A<sub>1</sub> . CNVSS/VPP Input port P4 I/O port P3 I/O port P2 I/O port P1 I/O port P0 I/O port P6 I/O port P5 D-A<sub>2</sub> Note 1: 384 bytes for M37451E8-XXXSP/M37451E8SS and 512 bytes for M37451EC-XXXSP/M37451ECSS. 2: 16384 bytes for M37451E8-XXXSP/M37451E8SS and 24576 bytes for M37451EC-XXXSP/M37451ECSS

RESET


ппп

490

ппп


ខាត





ĭĭi

#### M37451E4-XXXGP BLOCK DIAGRAM Clock Clock Timing Reset Reset input output output input output RESETOUT WR RD R/W SYNC $V_{CC}$ $X_{OUT}$ RESET $V_{SS}$ Data bus Note 2 Note 1 Clock generating Timer 1 Timer 1 latch (16)(16) circuit RAM PROM counter counter 8192 256 Timer 2 imer 2 latch PC<sub>H</sub>(8) PC<sub>L</sub>(8) (16) (16)byte byte Timer 3 latch Timer 3 (16) (16) EV3 T3 8-bit Pulse width Arithmetic Stack modulator Index Index Accumu



Note 1: 384 bytes for M37451E8-XXXGP and 512 bytes for M37451EC-XXXGP

2: 16384 bytes for M37451E8-XXXGP and 24576 bytes for M37451EC-XXXGP.

M37451E4-XXXSP/FP/GP,M37451E4SS/FS M37451E8-XXXSP/FP/GP,M37451E8SS/FS M37451EC-XXXSP/FP/GP,M37451ECSS/FS

PROM Version of M37451 Group

# FUNCTIONS OF M37451E4-XXXSP/FP/GP, M37451E8-XXXSP/FP/GP, M37451EC-XXXSP/FP/GP, M37451E4SS/FS, M37451E6SS/FS, M37451E6SS/FS

	Parameter		Functions		
Number of basic instruction	ns		71(69 MELPS 740 basic instructions+2)		
Instruction execution time			0.64µs (minimum instructions, at 12 5MHz frequency)		
Clock frequency			12 5MHz (max )		
	M37451E4-XXXSP/FP/GP	PROM	8192 bytes		
	M37451E4SS/FS	RAM	256 bytes		
	M37451E8-XXXSP/FP/GP	PROM	16384 bytes		
Memory size	M37451E8SS/FS	RAM	384 bytes		
	M37451EC-XXXSP/FP/GP	PROM	24576 bytes		
	M37451ECSS/FS	RAM	512 bytes		
	P0 to P3, P5, P6	1/0	8-bit×6		
Input/Output port	P4	Input	3-bit×1 (8-bit×1 for 80-pin model)		
	D-A	Output	2-bit×1		
Serial I/O			UART or clock synchronous		
			16-bit timer×3,		
Timers			8-bit timer (Serial I/O baud rate generator) ×1		
A-D converter			8-bit×3 channels (8 channels for 80-pin model)		
D-A converter			8-bit×2 channels		
Pulse width modulator		•	8-bit or 16-bit×1		
Data bus buffer			1-byte input and output each		
Data bar baner			96-levels max (M37451E4, M37451E8)		
Subroutine nesting			128-levels max (M37451EC)		
1			6 external interrupts, 8 internal interrupts		
Interrupt			1 software interrupt		
Clock generating circuit			Built-in (ceramic or quarts crystal oscillator)		
Supply voltage			5V±10%		
Power dissipation			40mW (at 12 5MHz frequency)		
Input/Output characters	Input/Output voltage		5V		
Input/Output characters	Output current		±5mA (max )		
Memory expansion			Possible (64K bytes max )		
Operating temperature range	ge		−20 to 85°C		
Device structure			CMOS silicon gate		
	M37451E4-XXXSP				
	M37451E8-XXXSP		64-pin shrink plastic molded DIP		
	M37451EC-XXXSP				
	M37451E4-XXXFP		00		
	M37451E8-XXXFP		80-pin plastic molded QFP		
	M37451EC-XXXFP		(0 8mm-pitch)		
	M37451E4-XXXGP		00		
Package	M37451E8-XXXGP		80-pin plastic molded QFP		
	M37451EC-XXXGP		(0.65mm-pitch)		
M37451E4SS M37451E8SS					
			64-pin shrink ceramic DIP		
	M37451ECSS				
	M37451E4FS				
	M37451E8FS		80-pin ceramic QFN (LCC)		
M37451E8FS M37451ECFS					



## M37451E4-XXXSP/FP/GP,M37451E4SS/FS M37451E8-XXXSP/FP/GP,M37451E8SS/FS M37451EC-XXXSP/FP/GP,M37451ECSS/FS

PROM Version of M37451 Group

## PIN DESCRIPTION (normal mode)

Pin	Name	Input/ Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V $\pm$ 10% to V <sub>CC</sub> , and 0V to V <sub>SS</sub>
CNV <sub>SS</sub> /V <sub>PP</sub>	CNVss	Input	Controls the processor mode of the chip Normally connected to V <sub>SS</sub> or V <sub>CC</sub> .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal V <sub>CC</sub> conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time
X <sub>IN</sub>	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X <sub>IN</sub> and X <sub>OUT</sub> pins. If an external clock is used, the clock
Хоит	Clock output	Output	source should be connected to the $X_{IN}$ pin and the $X_{OUT}$ pin should be left open
φ	Timing output	Output	Normally outputs signal consisting of oscillating frequency divided by four
SYNC	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs
R/W	Read/Write status output	Output	This signal determines the direction of the data bus. It is "H" during read and "L" during write
P0 <sub>0</sub> P0 <sub>7</sub>	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. The output structure is CMOS output. The low-order bits of the address are output except in single-chip mode.
P1 <sub>0</sub> —P1 <sub>7</sub>	I/O port P1	1/0	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The high-order bits of the address are output except in single-chip mode
P2 <sub>0</sub> —P2 <sub>7</sub>	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. Used as data bus except in single-chip mode.
P3 <sub>0</sub> -P3 <sub>7</sub>	I/O port P3	1/0	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. Serial I/O, PWM output, or event I/O function can be selected with a program
P4 <sub>0</sub> -P4 <sub>2</sub> (P4 <sub>0</sub> -P4 <sub>7</sub> )	Input port P4	Input	Analog input pin for the A-D converter. The 64-pin model has three pins and the 80-pin model has eight pins. They may also be used as digital input pins.
P5 <sub>0</sub> —P5 <sub>7</sub>	I/O port P5	1/0	Port P5 is an 8-bit I/O port and has basically the same functions as port P0. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program.
P6 <sub>0</sub> -P6 <sub>7</sub>	I/O port P6	1/0	Port P6 is an 8-bit I/O port and has basically the same function as port P0. Pins P6 <sub>3</sub> —P6 <sub>7</sub> change to a control bus for the master CPU when slave mode is selected with a program. Pins P6 <sub>0</sub> —P6 <sub>2</sub> may be programmed as external interrupt input pins.
D-A <sub>1</sub> , D-A <sub>2</sub>	D-A output	Output	Analog signal from D-A converter is output
V <sub>REF</sub>	Reference voltage input	Input	Reference voltage input pin for A-D and D-A converter. This pin is for 64-pin model only
ADV <sub>REF</sub>	A-D reference voltage input	Input	Reference voltage input pin for A-D converter. This pin is for 80-pin model only
DAV <sub>REF</sub>	D-A reference voltage input	Input	Reference voltage input pin for D-A converter. This pin is for 80-pin model only
AV <sub>SS</sub>	Analog power supply		Ground level input pin for A-D and D-A converter Same voltage as V <sub>SS</sub> is applied
AV <sub>CC</sub>	Analog power supply		Power supply input pin for A-D converter. This pin is for 80-pin model only. Same voltage as $V_{CC}$ is applied in the case of the 64-pin model, $AV_{CC}$ is connected to $V_{CC}$ internally
RD	Read signal output	Output	Control signal output as active "L" when valid data is read from data bus. This pin is for 80-pin model only
WR	Write signal output	Output	Control signal output as active "L" when writing data from data bus to external component. This pin is fo 80-pin model only
RESET <sub>OUT</sub>	Reset output	Output	Control signal output as active "H" during reset. It is used as a reset output signal for peripheral components. This pin is for 80-pin model only



PROM Version of M37451 Group

## PIN DESCRIPTION (EPROM mode)

Pin	Name	Input/ Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V $\pm$ 10% to V <sub>CC</sub> , and 0V to V <sub>SS</sub>
CNV <sub>SS</sub> /V <sub>PP</sub>	V <sub>PP</sub>	Input	Connect to V <sub>PP</sub> when programming or verifing
RESET	Reset input	Input	Connect to V <sub>SS</sub>
XIN	Clock input	Input	Connect a ceramic or a quartz crystal oscillator between X <sub>IN</sub> and X <sub>OUT</sub> for clock oscillation
X <sub>OUT</sub>	Clock output	Output	
φ	Timing output	Output	For timing output
SYNC	Synchronous signal output	Output	Kept to open ("L" signal is output)
R/W	Read/Write status output	Output	Kept to open ("H" signal is output).
P0 <sub>0</sub> P0 <sub>7</sub>	I/O port P0	Input	P0 works as the lower 8-bit address input
P1 <sub>0</sub> —P1 <sub>7</sub>	I/O port P1	Input	P1 <sub>0</sub> -P1 <sub>5</sub> work as the higher 6-bit address input P1 <sub>6</sub> and P1 <sub>7</sub> connect to V <sub>CC</sub>
P2 <sub>0</sub> P2 <sub>7</sub>	I/O port P2	1/0	P2 works as an 8-bit data bus
P3 <sub>0</sub> P3 <sub>7</sub>	I/O port P3	Input	Connect to V <sub>SS</sub>
P4 <sub>0</sub> -P4 <sub>7</sub> (P4 <sub>0</sub> -P4 <sub>2</sub> )	Input port P4	Input	Connect to V <sub>SS</sub> The 64-pin model has only three pins P4 <sub>0</sub> —P4 <sub>2</sub>
P5 <sub>0</sub> —P5 <sub>7</sub>	I/O port P5	Input	P5 <sub>0</sub> , P5 <sub>1</sub> , P5 <sub>2</sub> works as A <sub>14</sub> , $\overline{OE}$ , and $\overline{CE}$ inputs respectively Connect P5 <sub>3</sub> and P5 <sub>4</sub> to V <sub>CC</sub> and P5 <sub>5</sub> -P5 <sub>7</sub> to V <sub>SS</sub>
P6 <sub>0</sub> P6 <sub>7</sub>	I/O port P6	Input	Connect to V <sub>SS</sub>
D-A <sub>1</sub> , D-A <sub>2</sub>	D-A output	Output	Kept to open
V <sub>REF</sub>	Reference voltage input	Input	Connect to V <sub>SS</sub> . This pın ıs for 64-pın model only
ADV <sub>REF</sub>	A-D reference voltage input	Input	Connect to V <sub>SS</sub> This pin is for 80-pin model only
DAV <sub>REF</sub>	D-A reference voltage input	Input	Connect to V <sub>SS</sub> This pin is for 80-pin model only
AV <sub>SS</sub>	Analog power	Input	Connect to V <sub>SS</sub>
AV <sub>CC</sub>	Analog power	Input	Connect to V <sub>CC</sub> or V <sub>SS</sub> This pin is for 80-pin model only
RD	Read signal output	Output	Kept to open ("H" signal is output) This pin is for 80-pin model only
WR	Write signal output	Output	Kept to open ("H" signal is output) This pin is for 80-pin model only
RESET <sub>OUT</sub>	Reset output	Output	Kept to open ("H" signal is output) This pin is for 80-pin model only



PROM Version of M37451 Group

#### **EPROM MODE**

The M37451E4-XXXSP/FP/GP, M37451E4SS/FS features an EPROM mode in addition to its normal modes. When the RESET signal level is low ("L") and  $\text{CNV}_{SS}/\text{V}_{PP}$  signal level is high ("H"), the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1, 2 and 3 give the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P10-P15, P2, P50-P52 and  $\text{CNV}_{SS}$  are used for the PROM (equivalent to the M5L27256). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5L27256. The oscillator should be connected to the  $X_{\text{IN}}$  and  $X_{\text{OUT}}$  pins, or external clock should be connected to the  $X_{\text{IN}}$  pin.

Table 1. Pin function in EPROM mode

	M37451E4-XXXSP/FP/GP, M37451E4SS/FS	M5L27256
V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>
V <sub>PP</sub>	CNV <sub>SS</sub> /V <sub>PP</sub>	$V_{PP}$
V <sub>SS</sub>	V <sub>ss</sub>	V <sub>SS</sub>
Address input	Ports P0, P1 <sub>0</sub> -P1 <sub>5</sub> , P5 <sub>0</sub>	A <sub>0</sub> A <sub>14</sub>
Data I/O	Port P2	$D_0-D_7$
CE	P5 <sub>2</sub> /DB <sub>2</sub> /CE	CE
OE	P5 <sub>1</sub> /DB <sub>1</sub> /OE	ŌE '




Fig. 1 Pin connection in EPROM mode (64-pin model)



M37451E4-XXXSP/FP/GP,M37451E4SS/FS M37451E8-XXXSP/FP/GP,M37451E8SS/FS M37451EC-XXXSP/FP/GP.M37451ECSS/FS

PROM Version of M37451 Group




Fig. 2 Pin connection in EPROM mode (0.8mm pitch 80-pin model)

## M37451E4-XXXSP/FP/GP,M37451E4SS/FS M37451E8-XXXSP/FP/GP,M37451E8SS/FS M37451EC-XXXSP/FP/GP,M37451ECSS/FS

PROM Version of M37451 Group




Fig. 3 Pin connection in EPROM mode (0.65mm pitch 80-pin model)

M37451E4-XXXSP/FP/GP,M37451E4SS/FS M37451E8-XXXSP/FP/GP,M37451E8SS/FS M37451EC-XXXSP/FP/GP.M37451ECSS/FS

PROM Version of M37451 Group

# PROM READING, WRITING AND ERASING Reading

To read the PROM, set the  $\overline{CE}$  and  $\overline{OE}$  pins to a "L" level, and supply 0V to the  $\overline{RESET}$  pin, 5V to the  $V_{CC}$  pin and the  $CNV_{SS}$  ( $V_{PP}$ ) pin. Input the address of the data ( $A_0-A_{14}$ ) to be read and the data will be output to the I/O pins  $D_0-D_7$ . The data I/O pins will be floating when either the  $\overline{CE}$  or  $\overline{OE}$  pins are in the "H" state.

## Writing


To write to the PROM, set the  $\overline{OE}$  pin to an "H" level, and supply 0V to the  $\overline{RESET}$  pin, 6V to the  $V_{CC}$  pin and 12.5V to the  $V_{PP}$  pin. The CPU will enter the program mode when  $V_{PP}$  is applied to the  $V_{PP}$  pin. The address to be written to is selected with pins  $A_0-A_{14}$ , and the data to be written is input to pins  $D_0-D_7$ . Set the  $\overline{CE}$  pin to a "L" level to begin writing.

#### **Erasing**

Data can only erased on the M37451E4SS/FS, M37451E8SS/FS and M37451ECSS/FS ceramic package, which includes a window. To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is 15W\*s/cm².

#### NOTES ON HANDLING

- (1) Sunlight and fluorescent light contain wave lengths capable of erasing data. For ceramic package types, cover the transparent window with a seal (provided) when this chip is in use. However, this seal must not contact the lead pins.
- (2) Before erasing, the glass should be cleaned and stains such as finger prints should be removed thoroughly. If these stains are not removed, complete erasure of the data could be prevented.
- (3) Since a high voltage is used to write data, care should be taken when turning on the PROM writer's power.
- (4) For the programmable microcomputer (shipped in blank or OTP type), Mitsubishi does not perform PROM write test and screening in the assembly process and following process. To improve reliability after write, performing write and test according to the flow below before use is recommended.
- In EPROM mode, address A<sub>15</sub> is set to "H" automatically.



Note: Since the screening temperature is higher than storage temperature, never expose to 150℃ exceeding 100 hours.

Table 2. I/O signal in each mode

Pin Mode	CE	ŌĒ	V <sub>PP</sub>	Vcc	Port P2
Read-out	V <sub>IL</sub>	V <sub>IL</sub>	5 <b>V</b>	5 <b>V</b>	Output
Programming	V <sub>IL</sub>	V <sub>IH</sub>	12.5V	6V	Input
Programming verify	V <sub>IH</sub>	V <sub>IL</sub>	12.5V	6V	Output
Program disable	V <sub>IH</sub>	V <sub>IH</sub>	12.5V	6 <b>V</b>	Floating

Note 1:  $V_{IL}$  and  $V_{IH}$  indicate a "L" and "H" input voltage, respectively

 $2\ :\ \mbox{ An X indicates either $V_{IL}$ or $V_{IH}$}$ 



#### MITSUBISHI MICROCOMPUTERS

## M37451E4DXXXSP/FP M37451E8DXXXSP/FP

PROM VERSION of

M37451M4DXXXSP/FP, M37451M8DXXXSP/FP

#### DESCRIPITION

The M37451E4DXXXSP/FP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP or an 80-pin plastic molded QFP (0.8mm pitch). The features of this chip are similar to those of the M37451M4DXXXSP/FP except that this chip has a 8192 bytes PROM built-in. This single-chip microcomputer is useful for office automation appliances and consumer appliance controllers.

In addition to its simple instruction sets, the PROM, RAM and I/O addresses are placed on the same memory map to enable easy programming. It also has a unique feature that enables it to be used as a slave microcomputer.

Apart from the expansion in operating temperature range and consequent differences in electrical characteristics (Note), functions are the same as those of the M37451E4-XXXSP/FP.

The differences between the M37451E4DXXXSP/FP and M37451E8DXXXSP/FP are as shown below.

Type name	ROM size	RAM size
M37451E4DXXXSP/FP	8192 bytes	256 bytes
M37451E8DXXXSP/FP	16384 bytes	384 bytes

The number of analog input pins for the 80-pin model (FP version) is different from the 64-pin model (SP version). In addition, the 80-pin model has special pins for  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , RESET<sub>OUT</sub>, DAV<sub>REF</sub>, ADV<sub>REF</sub>, AV<sub>CC</sub>, and the 64-pin model has a special V<sub>REF</sub> pin.

Note: The maximum value of supply current is 20mA.

All other values are the same as that of M37451E4XXXSP/FP.

#### **FEATURES**

Instruction execution time


ullet	Number of basic instructions······ 71
	69 MELPS 740 basic instructions + 2 multiply/divide
	instructions

	(minimum instructions at 12.5 MHz frequency) $\cdots$ 0.64 $\mu$ s
•	Single power supply 5V±5%

	3 1	
•	Power dissipation normal operation mode	
	(at 12.5 MHz frequency)·····	····· 40mW
•	Subroutine nesting ·····	96 levels max.
•	Interrupt ······	15 events

•	Master CPU bus interface ······1 byte
ullet	16-bit timer 3
ullet	8-bit timer (Serial I/O use) ···················1

- A-D converter (8-bit resolution) ------ 3 channels (DIP)
- D-A converter (8-bit resolution) ...... 2 channels
- (Either resolution 8-bit or 16-bit is software selectable) ··· 1



•	Input port (Port P4) 3 (DIP), 8 (QFP)
•	Output ports (Ports D-A <sub>1</sub> , D-A <sub>2</sub> ) ······ 2
•	PROM (equivalent to the M5L27256)
	program voltage·····12.5V
•	Operating temperature ··········· −40 to 85°C

#### **APPLICATION**

Industrial machinery




8 channels (QFP)

## M37451E4DXXXSP/FP M37451E8DXXXSP/FP

PROM VERSION of

M37451M4DXXXSP/FP, M37451M8DXXXSP/FP





# **SERIES 7470**



## M37470M2-XXXSP,M37470M4-XXXSP M37470M8-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **DESCRIPTION**

The M37470M2-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 32-pin shrink plastic molded DIP. This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction set, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The differences among M37470M2-XXXSP, M37470M4-XXXSP and M37470M8-XXXSP are noted below. The following explanations apply to the M37470M2-XXXSP. Specificalton variations for other chips are noted accordingly.


Type name	ROM size	RAM size	
M37470M2-XXXSP	4096 bytes	128 bytes	
M37470M4-XXXSP	8192 bytes	192 bytes	
M37470M8-XXXSP	16384 bytes	384 bytes	


#### **FEATURES**

•	Number of basic instructions 69
•	Memory size
	ROM ······ 4096 bytes (M37470M2)
	RAM128 bytes (M37470M2)
•	Instruction execution time
	······· 1μs (minimum instructions at 4MHz frequency)
•	Single power supply 2 7~5.5V
•	Power dissipation normal operation mode
	······17.5mW (at 4MHz frequency)
•	Subroutine nesting ······· 64 levels max. (M37470M2)
•	Interrupt 12types, 10vectors
•	8-bit timer · · · · · 4
•	Programmable I/O ports
	(Ports P0, P1, P2, P4)22
•	Input port (Port P3)4
•	Serial I/O (8-bit)1
•	A-D converter ·······8-bit, 4channel

#### **APPLICATION**

Audio-visual equipment, VCR, Tuner Office automation equipment





# M37470M2-XXXSP MITSUBISHI MICROCOMPUTERS

## MITSUBISHI MICROCOMPUTERS

## M37470M2-XXXSP,M37470M4-XXXSP M37470M8-XXXSP

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## FUNCTIONS OF M37470M2-XXXSP, M37470M4-XXXSP, M37470M8-XXXSP

Parameter			Functions
Number of basic instructions			69
Instruction execution time			1μs (minimum instructions, at 4MHz frequency)
Clock frequency			4MHz (max.)
	M37470M2-XXXSP	ROM	4096 bytes
		RAM	128 bytes
Mamanuaina		ROM	8192 bytes
Memory size	M37470M4-XXXSP	RAM	192 bytes
	M37470M8-XXXSP	ROM	16384 bytes
	M3/4/UMO-XXXSP	RAM	384 bytes
	P0, P1	1/0	8-bit×2
Industrial Control of the	P2	1/0	4-bit×1
Input/Output port	P3	Input	4-bit×1 ·
	P4	1/0	2-bit×1
Serial I/O			8-bit×1
Timers			8-bit timer×4
A-D converter			8-bit×1 (4 channels)
M37470M2-XXXSP			64 levels (max )
Subroutine nesting	M37470M4-XXXSP		96 levels (max )
	M37470M8-XXXSP		192 levels (max )
Interrupt			5 external interrupts, 6 internal interrupts
interrupt			1 software interrupt
Clock generating circuit			Built-in with internal feedback resistor (ceramic or quarts crystal oscillator)
Supply voltage			2 7~5 5V
Power dissipation			17 5mW (at 4MHz frequency)
Input/Output characters	Input/Output voltage		5V `
input/Output characters	Output current		-5~10mA(P0, P1, P2, P4 : CMOS tri-states)
Operating temperature range			−20~85°C
Device structure			CMOS silicon gate
Package			32-pin shrink plastic molded DIP



## MITSUBISHI MICROCOMPUTERS

## M37470M2-XXXSP,M37470M4-XXXSP M37470M8-XXXSP

## SINGLE-CHIP &-BIT CMOS MICROCOMPUTER

## PIN DESCRIPTION

Pin	Name	Input/ Output	Functions	
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 2. 7~5. 5V to $V_{\text{CC}}$ , and 0V to $V_{\text{SS}}$ .	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal $V_{CC}$ conditions).	
X <sub>IN</sub>	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an	
Хоит	Clock output	Output	external ceramic or a quartz crystal oscillator is connected between the $X_{IN}$ and $X_{OUT}$ pins. If an external clock is used, the clock source should be connected the $X_{IN}$ pin and the $X_{OUT}$ pin should be left open. Feedback resistor is connected between $X_{IN}$ and $X_{OUT}$ .	
V <sub>REF</sub>	Reference voltage input	Input	This is reference voltage input pin for the A-D converters.	
P0 <sub>0</sub> ~P0 <sub>7</sub>	I/O port P0	1/0	Port P0 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 1-bit and a key on wake up function is provided.	
P1 <sub>0</sub> ~P1 <sub>7</sub>	I/O port P1	1/0	Port P1 is an 8-bit I/O port. The output structure is CMOS output.  When this port is selected for input, pull-up transistor can be connected in units of 4-bit. P1 <sub>2</sub> , P1 <sub>3</sub> are in common with timer output pins T <sub>0</sub> , T <sub>1</sub> , P1 <sub>4</sub> , P1 <sub>5</sub> , P1 <sub>6</sub> , P1 <sub>7</sub> are in common with serial I/O pins S <sub>IN</sub> , S <sub>OUT</sub> , CLK, S <sub>RDY</sub> , respectively. The output structure of S <sub>OUT</sub> and S <sub>RDY</sub> can be changed to N-channel open drain output	
P2 <sub>0</sub> ~P2 <sub>3</sub>	I/O port P2	1/0	Port P2 is an 4-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. This port is in common with analog input pins IN <sub>0</sub> ~IN <sub>3</sub> .	
P3 <sub>0</sub> ~P3 <sub>3</sub>	Input port P3	Input	Port P3 is an 4-bit input port. P3 <sub>0</sub> , P3 <sub>1</sub> are in common with external interrupt input pins INT <sub>0</sub> , INT <sub>1</sub> and P3 <sub>2</sub> , P3 <sub>3</sub> are in common with timer input pins CNTR <sub>0</sub> , CNTR <sub>1</sub> .	
P4 <sub>0</sub> , P4 <sub>1</sub>	I/O port P4	1/0	Port P4 is an 2-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 2-bit.	



## M37470M2-XXXSP,M37470M4-XXXSP M37470M8-XXXSP

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The M37470 microcomputers use the standard MELPS 740 instruction set. For details of instructions, refer to the MELPS 740 CPU core basic functions, or the MELPS 740 Software Manual.

Machine-resident instructions are as follows:

The FST and SLW instructions are not provided.

The MUL and DIV instructions are not provided.

The WIT instruction can be used.

The STP instruction can be used.

## **CPU Mode Register**

The CPU mode register is allocated to address 00FB<sub>16</sub>. This register has a stack page selection bit.




Fig. 1 Structure of CPU mode register

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **MEMORY**

#### · Special Function Register (SFR) Area

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers.

#### • RAM

RAM is used for data storage as well as a stack area.

#### • ROM

ROM is used for storing user programs as well as the interrupt vector area.

#### • Interrupt Vector Area

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated.

#### Zero Page

Zero page addressing mode is useful because it enables access to this area with fewer instruction cycles.

#### Special Page

Special page addressing mode is useful because it enables access to this area with fewer instruction cycles.




Fig. 2 Memory map



00C0 <sub>16</sub>	Port P0		00E0 <sub>16</sub>		
	Port P0 directional re	gister	00E1 <sub>16</sub>	***************************************	
	Port P1	<u> </u>	00E2 <sub>16</sub>		
00C3 <sub>16</sub>		gister	00E3 <sub>16</sub>		
	Port P2		00E4 <sub>16</sub>		
00C5 <sub>16</sub>	Port P2 directional re	gister	00E5 <sub>16</sub>		
00C6 <sub>16</sub>	Port P3		00E6 <sub>16</sub>		
00C7 <sub>16</sub>			00E7 <sub>16</sub>		
00C8 <sub>16</sub>	Port P4		00E8 <sub>16</sub>		
00C9 <sub>16</sub>	Port P4 directional re	gister	00E9 <sub>16</sub>		
00CA <sub>16</sub>			00EA <sub>16</sub>		
00CB <sub>16</sub>			00EB <sub>16</sub>		
00CC <sub>16</sub>			00EC <sub>16</sub>		
00CD <sub>16</sub>			00ED <sub>16</sub>		
00CE <sub>16</sub>			00EE <sub>16</sub>		
00CF <sub>16</sub>			00EF <sub>16</sub>		
00D0 <sub>16</sub>	P0 pull-up control reg	jister	00F0 <sub>16</sub>	Timer 1	
00D1 <sub>16</sub>	P1~P4 pull-up contro	ol register	00F1 <sub>16</sub>	Timer 2	
00D2 <sub>16</sub>			00F2 <sub>16</sub>	Timer 3	
00D3 <sub>16</sub>			00F3 <sub>16</sub>	Timer 4	
00D4 <sub>16</sub>	Edge polarity selection	on register	00F4 <sub>16</sub>		
00D5 <sub>16</sub>			00F5 <sub>16</sub>		
00D6 <sub>16</sub>	Input latch register		00F6 <sub>16</sub>		
00D7 <sub>16</sub>			00F7 <sub>16</sub>		
00D8 <sub>16</sub>				Timer 12 mode register	
	A-D control register		00F9 <sub>16</sub>	Timer 34 mode register	
	A-D conversion regis	ter	00FA <sub>16</sub>		
00DB <sub>16</sub>			00FB <sub>16</sub>		
	Serial I/O mode regis	ster	00FC <sub>16</sub>		
	Serial I/O register	· · · · · · · · · · · · · · · · · · ·	00FD <sub>16</sub>		
	Serial I/O counter	Byte counter	00FE <sub>16</sub>		
00DF <sub>16</sub>			00FF <sub>16</sub>	Interrupt control register 2	

Fig. 3 SFR (Special Function Register) memory map

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### INTERRUPTS

Interrupts can be caused by 12 different events consisting of five external, six internal, and one software events.

Interrupts are vectored interrupts with priorities shown in Table 1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted, the registers are pushed, interrupt disable flag I is set, and the program jumps to the address specified in the vector table. The interrupt request flag is cleared automatically. The reset and BRK instruction interrupt can never be inhibited. Other interrupts are disabled when the interrupt inhibit flag is set.

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. External interrupts  $\rm INT_0$  and  $\rm INT_1$  can be asserted on either the falling or rising edge as set in the edge polarity selection register. When "0" is set to this register, the interrupt is activated on the falling edge; when "1" is set to the register, the interrupt is activated on the rising edge.

When the device is put into power-down state by the STP instruction or the WIT instruction, if bit 5 in the edge polarity selection register is "1", the INT<sub>1</sub> interrupt becomes a key on wake up interrupt. When a key on wake up interrupt is valid, an interrupt request is generated by applying the "L" level to any pin in port P0. In this case, the port used for interrupt must have been set for the input mode.

If bit 5 in the edge polarity selection register is "0" when the device is in power-down state, the INT<sub>1</sub> interrupt is selected. Also, if bit 5 in the edge polarity selection register is set to "1" when the device is not in a power-down state, neither key on wake up interrupt request nor INT<sub>1</sub> interrupt request are generated.

The  ${\sf CNTR_0/CNTR_1}$  interrupts function in the same as  ${\sf INT_0}$  and  ${\sf INT_1}$ . The interrupt input pin can be specified for either  ${\sf CNTR_0}$  or  ${\sf CNTR_1}$  pin by setting bit 4 in the edge polarity selection register.

Figure 4 shows the structure of the edge polarity selection register, interrupt request registers 1 and 2, and interrupt control registers 1 and 2.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1", interrupt request bit is "1", and the interrupt disable flag is "0". The interrupt request bit can be reset with a program, but not set. The interrupt enable bit can be set and reset with a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 5 shows interrupts control.

Table 1. Interrupt vector address and priority

Event	Priority	Vector addresses	Remarks
RESET	1	FFFF <sub>16</sub> , FFFE <sub>16</sub>	Non-maskable
INT <sub>o</sub> interrupt	2	FFFD <sub>16</sub> , FFFC <sub>16</sub>	External interrupt (phase programmable)
INT₁ interrupt or key on wake up interrupt	3	FFFB <sub>16</sub> , FFFA <sub>16</sub>	External interrupt (INT <sub>1</sub> is phase programmable)
CNTR <sub>0</sub> interrupt or CNTR <sub>1</sub> interrupt	4	FFF9 <sub>16</sub> , FFF8 <sub>16</sub>	External interrupt (phase programmable)
Timer 1 interrupt	5	FFF7 <sub>16</sub> , FFF6 <sub>16</sub>	
Timer 2 interrupt	6	FFF5 <sub>16</sub> , FFF4 <sub>16</sub>	
Timer 3 interrupt	7	FFF3 <sub>16</sub> , FFF2 <sub>16</sub>	
Timer 4 interrupt	8	FFF1 <sub>16</sub> , FFF0 <sub>16</sub>	
Serial I/O interrupt	9	FFEF <sub>16</sub> , FFEE <sub>16</sub>	
A-D conversion completion interrupt	10	FFED <sub>16</sub> , FFEC <sub>16</sub>	
BRK instruction interrupt	11	FFEB <sub>16</sub> , FFEA <sub>16</sub>	Non-maskable software interrupt




Fig. 4 Structure of registers related to interrupt




Fig. 5 Interrupt control



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### TIMER

The M37470M2-XXXSP has four timers; timer 1, timer 2, timer 3 and timer 4.

A block diagram of timer 1 through 4 is shown in Figure 6. Timer 1 can be operated in the timer mode, event count mode, or pulse output mode. Timer 1 starts counting when bit 0 in the timer 12 mode register (address 00F8<sub>16</sub>) is set to "0".

The count source can be selected from the  $f(X_{\text{IN}})$  divided by 16 or event input from  $P3_2/CNTR_0$  pin. When bit 1 in the timer 12 mode register is "0",  $f(X_{\text{IN}})$  divided by 16 is selected. When bit 1 in the timer 12 mode register is "1", an event input from the  $CNTR_0$  pin is selected. Event inputs are selected depending on bit 2 in the edge polarity selection register (address  $00D4_{16}$ ). When this bit is "0", the inverted value of  $CNTR_0$  input is selected; when the bit is "1",  $CNTR_0$  input is selected.

When bit 3 in the timer 12 mode register is set to "1", the  $P1_2$  pin becomes timer output  $T_0$ . When the direction register of  $P1_2$  is set for the output mode at this time, the timer 1 overflow divided by 2 is output from  $T_0$ . The initial output value can be set by writing the value to bit 0 in the timer FF register (address  $00F7_{16}$ ) after setting "1" to bit 0 in timer mode register 2.

Timer 2 can only be operated in the timer mode. Timer 2 starts counting when bit 4 in the timer 12 mode register is set to "0".

The count source can be selected from the divide by 16, divide by 64, divide by 128, or divide by 256 frequency of  $f(X_{\text{IN}})$ , and timer 1 overflow. When bit 5 in the timer 12 mode register is "0", any of the divide by 16, divide by 64, divide by 128, or divide by 256 frequency of  $f(X_{\text{IN}})$  is selected. The divide ratio is selected according to bit 6 and bit 7 in the timer 12 mode register. When bit 5 in the timer 12 mode register is "1", timer 1 overflow is selected as the count source.

Timer 3 can be operated in the timer mode, event count mode, or PWM mode. Timer 3 starts counting when bit 0 in the timer 34 mode register (address 00F9<sub>18</sub>) is set to "0".

The count source can be selected from the  $f(X_{\rm IN})$  divided by 16, timer 1 or timer 2 overflow, or an event input from P3<sub>3</sub>/CNTR<sub>1</sub> pins according to the statuses of bit 1 and bit 2 in the timer 34 mode register, bit 6 in the timer mode register 2 (address 00FA<sub>16</sub>). Note, however, that if timer 1 overflow or timer 2 overflow is selected for the count source of timer 3 when timer 1 overflow is selected for the count source of timer 2, timer 1 overflow is always selected regardless of the status of bit 6 in the timer mode register 2. Event inputs are selected depending on bit 3 in the edge polarity selection register. When this bit is "0", the inverted value of CNTR<sub>1</sub> input is selected; when the bit is "1", CNTR<sub>1</sub> input is selected.

Timer 4 can be operated in the timer mode, event count

mode, pulse output mode, pulse width measuring mode, or PWM mode. Timer 4 starts counting when bit 3 in the timer 34 mode register is set to "0" when bit 6 in this register is "0". When bit 6 is "1", the pulse width measuring mode is selected. The count source can be selected from timer 3 overflow, the  $f(X_{IN})$  divided by 16, timer 1 or timer 2 overflow, or an event input from P3<sub>3</sub>/CNTR<sub>1</sub> pins according to the statuses of bit 4 and bit 5 in the timer 34 mode register, bit 6 in the timer mode register 2. Note, however, that if timer 1 overflow or timer 2 overflow is selected for the count source of timer 4 when timer 1 overflow is selected for the count source of timer 2, timer 1 overflow is always selected regardless of the status of bit 6 in the timer mode register 2. Event inputs are selected depending on bit 3 in the edge polarity selection register. When this bit is "0", the inverted value of CNTR1 input is selected; when the bit is "1", CNTR<sub>1</sub> input is selected.

When bit 7 in the timer 34 mode register is set to "1", the  $P1_3$  pin becomes timer output  $T_1$ . When the direction register of  $P1_3$  is set for the output mode at this time, the timer 4 overflow divided by 2 is output from  $T_1$  when bit 7 in the timer mode register 2 is "0". The initial output value can be set by writing the value to bit 1 in the timer FF register after setting "1" to bit 1 in timer mode register 2.

#### (1) Timer mode

Timer perform down count operations with the dividing ratio being 1/(n+1). Writing a value to the timer latch sets a value to the timer. When the value to be set to the timer latch is  $nn_{16}$ , the value to be set to a timer is  $nn_{16}$ , which is down counted at the falling edge of the count source from  $nn_{16}$  to  $(nn_{16}-1)$  to  $(nn_{16}-2)$  to...01<sub>16</sub> to  $00_{16}$  to  $FF_{16}$ . At the falling edge of the count source immediately after timer value has reached  $FF_{16}$ , value  $(nn_{16}-1)$  obtained by subtracting one from the timer latch value is set (reloaded) to the timer to continue counting. At the rising edge of the count source immediately after the timer value has reached  $FF_{16}$ , an overflow occurs, an interrupt request.

#### (2) Event count mode

Timer operates in the same way as in the timer mode except that it counts input from the CNTR<sub>0</sub> or CNTR<sub>1</sub> pin.

#### (3) Pulse output mode

In this mode, duty 50% pulses are output from the  $T_0$  or  $T_1$  pin. When the timer overflows, the polarity of the  $T_0$  or  $T_1$  pin output pin level is inverted.

#### (4) Pulse width measuring mode

The M37470 can measure the "H" or "L" width of the  $CNTR_0$  or  $CNTR_1$  input waveform by using the pulse width measuring mode of timer 4. The pulse width measuring mode is selected by writing "1" to bit 6 in the timer 34 mode register. In the pulse width measuring mode, the timer counts the count source while the  $CNTR_0$  or  $CNTR_1$  input is "H" or "L". Whether the  $CNTR_0$  input or  $CNTR_1$  input be measured can be specified by the status of bit 4 in the



# M37470M2-XXXSP,M37470M4-XXXSP M37470M8-XXXSP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

edge polarity selection register; whether the "H" width or "L" width be measured can be specified by the status of bit  $2 \, (\text{CNTR}_0)$  and bit  $3 \, (\text{CNTR}_1)$  in the edge polarity selection register.

#### (5) PWM mode

The PWM mode can be entered for timer 3 and timer 4 by setting bit 7 in the timer mode register 2 to "1". In the PWM mode, the  $P1_3$  pin is set for timer output  $T_1$  to output PWM waveforms by setting bit 7 in the timer 34 mode register to "1". The directional register of  $P1_3$  must be set for the output mode before this can be done.

In the PWM mode, timer 3 is counting and timer 4 is idle while the PWM waveform is "L". When timer 3 overflows, the PWM waveform goes "H". At this time, timer 3 stops counting simultaneously and timer 4 starts counting. When timer 4 overflows, the PWM waveform goes "L", and timer 4 stops and timer 3 starts counting again. Consequently, the "L" duration of the PWM waveform is determined by the value of timer 3; the "H" duration of the PWM waveform is determined by the value of timer 4.

When a value is written to the timer in operation during the PWM mode, the value is only written to the timer latch, and not written to the timer. In this case, if the timer overflows, a value one less the value in the timer latch is written to the timer. When any value is written to an idle timer, the value is written to both the timer latch and the timer.

In this mode, do not select timer 3 overflow as the count source for timer 4.

#### INPUT LATCH FUNCTION

The M37470 can latch the P3<sub>0</sub>/INT<sub>0</sub>, P3<sub>1</sub>/INT<sub>1</sub>, P3<sub>2</sub>/CNTR<sub>0</sub>, and P3<sub>3</sub>/CNTR<sub>1</sub> pin level into the input latch register (address 00D6<sub>16</sub>) when timer 4 overflows. The polarity of each pin latched to the input latch register can be selected by using the edge polarity selection register. When bit 0 in the edge polarity selection register is "0", the inverted value of the P3<sub>0</sub>/INT<sub>0</sub> pin level is latched; when the bit is "1", the P3<sub>0</sub>/INT<sub>0</sub> pin level is latched as is. When bit 1 in the edge polarity selection register is "0", the inverted value of the P3<sub>1</sub>/INT<sub>1</sub> pin level is latched; when the bit is "1", the P3<sub>1</sub>/INT<sub>1</sub> pin level is latched as is. When bit 2 in the edge polarity selection register is "0", the inverted value of the P32/CNTR0 pin level is latched; when the bit is "1", the P32/CNTR0 pin level is latched as is. When bit 3 in the edge polarity selection register is "0", the inverted value of the P3<sub>3</sub>/CNTR<sub>1</sub> pin level is latched; when the bit is "1", the P33/CNTR1 pin level is latched as is.






Fig. 6 Block diagram of timer 1 through 4




Fig. 7 Structure of timer mode registers

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### SERIAL I/O

The block diagram of serial I/O is shown in Figure 8. In the serial I/O mode, the receive ready signal  $\overline{(S_{RDY})}$  synchronous input/output clock (CLK), and the serial I/O  $(S_{OUT}, S_{IN})$  pins are used as P1<sub>7</sub>, P1<sub>6</sub>, P1<sub>5</sub>, and P1<sub>4</sub>, respectively. The serial I/O mode register (address 00DC<sub>16</sub>) is an 8-bit register. Bit 2 of this register is used to select a synchronous clock source. When this bit is "0", an external clock from P1<sub>6</sub> is selected. When this bit is "1" an internal clock is selected.

The internal clock can be selected from among the divide by 8, divide by 16, divide by 32, divide by 512 frequency of the oscillator frequency  $f(X_{\rm IN})$ . The divide ratio is selected according to bit 0 and bit 1 in the serial I/O mode register. Bits 3 and 4 decide whether parts of P1 will be used as a serial I/O or not. When bit 3 is "1", P1<sub>6</sub> becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P1<sub>6</sub>. If the external synchronous clock is selected, the clock is input to P1<sub>6</sub>. And P1<sub>5</sub> will be a serial output. To use P1<sub>4</sub> as a serial input, set the directional register bit which corresponds to P1<sub>4</sub>, to "0". For more information on the directional register, refer to the I/O pin section.




Fig. 8 Block diagram of serial I/O



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Bit 4 determines if P1<sub>7</sub> is used as an output pin for the receive ready signal (bit 4="1",  $\overline{S_{RDY}}$ ) or used as a normal I/O pin (bit 4="0").

When the P1<sub>7</sub> pin is used as the  $\overline{S}_{RDY}$  output pin, output signal can be selected between  $\overline{S}_{RDY}$  signal and  $SA_{RDY}$  signal by using bit 5 in the serial I/O mode register. The  $\overline{S}_{RDY}$  signal is driven "L" by a signal written into the serial I/O register to inform that the device is ready to receive. Then, the  $\overline{S}_{RDY}$  signal is driven "H" on the first falling edge of the transfer clock.

The  $SA_{RDY}$  signal is driven "H" by a signal written into the serial I/O register, and driven "L" on the last rising edge of the transfer clock.

The function of serial I/O differs depending on the clock source; external clock or internal clock.

Internal Clock-The serial I/O counter is set to 7 when data

is stored in the serial I/O register. At each falling edge of the transfer clock, serial data is output to P1<sub>5</sub>. During the rising edge of this clock, data can be input from P1<sub>4</sub> and the data in the serial I/O register will be shifted 1 bit. Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interrupt request bit will be set.

External Clock—If an external clock is used, the interrupt request bit will be set after the transfer clock has counted 8 times but the transfer clock will not stop. Due to this reason, the external clock must be controlled from the outside.

Timing diagrams are shown in Figure 9.




Fig. 9 Serial I/O timing

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 10 Structure of serial I/O mode register

#### BYTE SPECIFY MODE

The serial I/O has a byte specify mode that allows one specific byte data to be selected for transmission or reception when serial I/O circuits of two or more microcomputers are connected to send or receive data through one bus. The data to be sent or received can be specified by writing a value into the byte counter. The value written in the byte counter is decremented by one each time eight cycles of transfer clock are input. When the value in the byte counter becomes "0", serial transmission/reception is done by the next eight cycles of transfer clock. When the value in the byte counter is not "0", the output on the S<sub>OUT</sub> pin is driven "H" by the falling edge of the first transfer clock pulse to inhibit transmission/reception.

Serial I/O interrupt requests are generated only when serial transmission/reception is done after the value in the byte counter is decremented to "0". When the  $SA_{RDY}$  signal output is selected, the  $SA_{RDY}$  signal is driven "L" by the last rising edge of the transfer clock after the value in the byte counter is decremented to "0".

Note that in the byte mode, an external clock must be used as the sync. clock for the purpose of the mode.



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **A-D CONVERTER**

The A-D conversion uses an 8-bit successive comparison method. Figure 11 shows a block diagram of the A-D conversion circuit. Conversion is automatically carried out once started by the program.

There are four analog input pins which are shared with P2<sub>0</sub> to P2<sub>3</sub> of port P2. Which analog inputs are to be A-D converted is specified by using bit 2 to bit 0 in the A-D control register (address 00D9<sub>16</sub>). Pins for inputs to be A-D converted must be set for input by setting the directional register bit to "0". Bit 3 in the A-D control register is a A-D conversion end bit. This is "0" during A-D conversion; it is set to "1" when the conversion is terminated. Therefore, it is possible to know whether A-D conversion is terminated by checking this bit. Bit 4 in the A-D control register is a  $V_{\text{REF}}$ connection selection bit. During A-D conversion, this bit must be set "1" for the ladder resistor and  $V_{\text{REF}}$  pin to be connected; after the A-D conversion is terminated, this bit can be reset to "0" to separate the ladder resistor from the V<sub>REF</sub> pin. In this way, power consumption in the ladder resistor can be suppressed while no A-D conversion is performed. Figure 13 shows the relationship between the contents of A-D control register and the selected input pins.

The A-D conversion register (address 00DA<sub>16</sub>) contains information on the results of conversion, so that it is possible to know the results of conversion by reading the contents of this register.

The following explains the procedure to execute A-D conversion. First, set values to bit 2 to bit 0 in the A-D control

register to select the pins that you want to execute A-D conversion. Next, clear the A-D conversion terminate bit to "0". When the above is done, A-D conversion is initiated. The A-D conversion is completed after an elapse of 50 machine cycles ( $25\mu s$  when  $f(X_{IN}) = 4MHz$ ), the A-D conversion end bit is set to "1", and the interrupt request bit is set to "1". The results of conversion are contained in the A-D conversion register.




Fig. 12 Structure of A-D control register




Fig. 11 A-D converter circuit



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### KEY ON WAKE UP

"Key on wake up" is one way of returning from a power down state caused by the STP or WIT instruction. If any terminal of port P0 has a "L" level applied, after bit 5 of the edge polarity selection register ( $EG_5$ ) is set to "1", an interrupt is generated and the microcomputer is returned to the normal operating state. A key matrix can be connected to port P0 and the microcomputer can be returned to a normal state by pushing any key.

The key on wake up interrupt is common with the  $\overline{INT_1}$  interrupt. When EG<sub>5</sub> is set to "1", the key on wake up function is selected. However, key on wake up cannot be used in the normal operating state. When the microcomputer is in the normal operating state, both key on wake up and  $\overline{INT_1}$  are invalid.




Fig. 13 Block diagram of interrupt input and key on wake up circuit



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### RESET CIRCUIT

The M37470M2-XXXSP is reset according to the sequence shown in Figure 15. It starts the program from the address formed by using the content of address FFFF<sub>16</sub> as the high order address and the content of the address FFFE<sub>16</sub> as the low order address, when the  $\overline{\text{RESET}}$  pin is held at "L" level for no less than  $2\mu s$  while the power voltage is in the recommended operating condition and then returned to "H" level.

The internal initializations following reset are shown in Figure 14.

Immediately after reset, timer 3 and timer 4 are connected, and  $f(X_{\rm IN})$  divided by 16 are counted. At this time, FF<sub>16</sub> is set to timer 3, and 07<sub>16</sub> is set to timer 4. The reset is cleared when timer 4 overflows.




Fig. 14 Internal state of microcomputer at reset




Fig. 15 Timing diagram at reset

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with CMOS outputs. As shown in Figure 2, P0 can be accessed as memory through zero page address 00C016. Port P0's directional register allows each bit to be programmed individually as input or output. The directional register (zero page address 00C1<sub>16</sub>) can be programmed as input with "0", or as output with "1". When in the output mode, the data to be output is latched to the port latch and output. When data is read from the output port, the output pin level is not read, only the latched data of the port latch is read. Therefore, a previously output value can be read correctly even though the output voltage level has been shifted up or down. Port pins set as input are in the high impedance state so the signal level can be read. When data is written into the input port, the data is latched only to the output latch and the pin still remains in the high impedance state. Following the execution of STP or WIT instruction, key matrix with port P0 can be used to generate the interrupt to bring the microcomputer back in its normal state. When this port is selected for input, pull-up transistor can be connected in units of 1-bit.

- (2) Port P1
  - Port P1 has the same function as port P0. P1 $_2 \sim$  P1 $_7$  serve dual functions, and the desired function can be selected by the program. When this port is selected for input, pull-up transistor can be connected in units of 4-hit
- (3) Port P2
  - Port P2 is an 4-bit I/O port and has basically the same functions as port P0. This port can also be used as an analog voltage input pin. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.
- (4) Port P3
  Port P3 is an 4-bit input port.

- (5) Port P4
  - Port P4 is an 2-bit I/O port and has basically the same functions as port P0. When this port is selected for input, pull-up transistor can be connected in units of 2-bit.
- (6) INT<sub>0</sub> pin (P3<sub>0</sub>/INT<sub>0</sub> pin) This is an interrupt input pin, and is shared with port P3<sub>0</sub>. When a "H" to "L" or a "L" to "H" transition input is applied to this pin, the INT<sub>0</sub> interrupt request bit (bit 0 of address 00FD<sub>16</sub>) is set to "1".
- (7) INT<sub>1</sub> pin (P3<sub>1</sub>/INT<sub>1</sub> pin) This is an interrupt input pin, and is shared with port P3<sub>1</sub>. When a "H" to "L" or a "L" to "H" transition input is applied to this pin, the INT<sub>1</sub> interrupt request bit (bit 1 of address 00FD<sub>16</sub>) is set to "1".
- 8) Counter input CNTR<sub>0</sub> pin (P3<sub>2</sub>/CNTR<sub>0</sub> pin)
  This is a timer input pin, and is shared with port P3<sub>2</sub>.
  When this pin is selected to CNTR<sub>0</sub> or CNTR<sub>1</sub> interrupt input pin and a "H" to "L" or a "L" to "H" transition input is applied to this pin, the CNTR<sub>0</sub> or CNTR<sub>1</sub> interrupt request bit (bit 2 of address 00FD<sub>16</sub>) is set to "1".
- (9) Counter input CNTR<sub>1</sub> pin (P3<sub>3</sub>/CNTR<sub>1</sub> pin) This is a timer input pin, and is shared with port P3<sub>3</sub>. When this pin is selected to CNTR<sub>0</sub> or CNTR<sub>1</sub> interrupt input pin and a "H" to "L" or a "L" to "H" transition input is applied to this pin, the CNTR<sub>0</sub> or CNTR<sub>1</sub> interrupt request bit (bit 2 of address 00FD<sub>16</sub>) is set to "1".






Fig. 16 Block diagram of ports P0~P1




Fig. 17 Block diagram of port P1




Fig. 18 Block diagram of ports P2~P4

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **CLOCK GENERATING CIRCUIT**

The built-in clock generating circuits are shown in Figure 21.

When an STP instruction is executed, the internal clock  $\phi$  stops oscillating at "H" level. At the same time, FF<sub>16</sub> is set in the timer 3, 07<sub>16</sub> is set in the timer 4.

The oscillator is restarted when an interrupt is accepted. However, the clock  $\phi$  keeps its "H" level until timer 4 overflows.

This is because the oscillator needs a set-up period if a ceramic or a quartz crystal oscillator is used.

When the WIT instruction is executed, the clock  $\phi$  stops in the "H" level but the oscillator continues running. This wait state is cleared when an interrupt is accepted. Since the oscillation does not stop, the next instructions are executed at once.

To return from the stop or the wait status, the interrupt enable bit must be set to "1" before executing STP or WIT instruction. Especially, to return from the stop status, the timer 3, timer 4 count stop bit must be set to "0" before executing STP instruction.

The circuit example using a ceramic oscillator (or a quartz crystal oscillator) is shown in Figure 19.

The constant capacitance will differ depending on which oscillator is used, and should be set to the manufactures suggested value.

The example of external clock usage is shown in Figure 20  $X_{\text{IN}}$  is the input, and  $X_{\text{OUT}}$  is open.




Fig. 19 Example of ceramic resonator circuit




Fig. 20 External clock input circuit




Fig. 21 Block diagram of clock generating circuit



# M37470M2-XXXSP,M37470M4-XXXSP M37470M8-XXXSP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### PROGRAMMING NOTES

- (1) The frequency ratio of the timer is 1/(n+1).
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (4) A NOP instruction must be used after the execution of a PLP instruction.
- (5) During A-D conversion, don't use STP instruction.

#### DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mask specification form
- (3) ROM data ····· EPROM 3 sets



# M37470M2-XXXSP,M37470M4-XXXSP M37470M8-XXXSP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.3~7	V
Vı	Input voltage X <sub>IN</sub>	1	$-0.3 \sim V_{cc} + 0.3$	V
Vi	Input voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>3</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>1</sub> , V <sub>REF</sub> , RESET	With respect to V <sub>SS</sub> Output transistors are	-0.3~V <sub>cc</sub> +0.3	V
Vo	Output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>1</sub> , X <sub>OUT</sub>	at "OFF" state	-0.3~V <sub>cc</sub> +0.3	V
Pd	Power dissipation	T <sub>a</sub> = 25℃	1000	mW
Topr	Operating temperature		-20~85	င
Tstg	Storage temperature		<b>−40~150</b>	°C

#### RECOMMENDED OPERATING CONDITIONS

(V<sub>CC</sub>=2.7~5.5V, V<sub>SS</sub>=0V,  $T_a$ =-20~85°C unless otherwise noted)

0	B		Limits		Unit
Symbol	Parameter	Min	Тур	Max	Unit
V <sub>cc</sub>	Supply voltage	2.7	5	5.5	٧
V <sub>ss</sub>	Supply voltage		0		٧
V <sub>IH</sub>	"H" Input voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , RESET, X <sub>IN</sub>	0.8V <sub>CC</sub>		V <sub>cc</sub>	V
V <sub>IH</sub>	"H" Input voltage P2 <sub>0</sub> ~P2 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>1</sub>	0.7V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IL</sub>	"L" Input voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub>	0		0.2V <sub>CC</sub>	<b>V</b>
V <sub>IL</sub>	"L" Input voltage P2 <sub>0</sub> ~P2 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>1</sub>	0		0.25V <sub>CC</sub>	٧
V <sub>IL</sub>	"L" Input voltage RESET	0		0.12V <sub>CC</sub>	V
V <sub>IL</sub>	"L" Input voltage X <sub>IN</sub>	0		0.16V <sub>CC</sub>	V
I <sub>он(sum)</sub>	"H" sum output current P0 <sub>0</sub> ~P0 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>1</sub>			-30	mA
I <sub>OH</sub> (sum)	"H" sum output current P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>3</sub>			-30	mA
loL(sum)	"L" sum output current P0 <sub>0</sub> ~P0 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>1</sub>			60	mA
I <sub>OL(sum)</sub>	"L" sum output current P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>3</sub>			60	mA
l <sub>oL(peak)</sub>	"L" peak output current $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P2_0 \sim P2_3$ , $P4_0 \sim P4_1$			20	mA
lo <sub>L</sub> (avg)	"L" average output current $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P2_0 \sim P2_3$ , $P4_0 \sim P4_1$ (Note 2)			10	mA
I <sub>он(peak)</sub>	"H" peak output current $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P2_0 \sim P2_3$ , $P4_0 \sim P4_1$			-10	mA
I <sub>он(avg)</sub>	"H" average output current $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P2_0 \sim P2_3$ , $P4_0 \sim P4_1$ (Note 2)			-5	mA
f <sub>(CNTR)</sub>	Timer input frequency CNTR <sub>0</sub> (P3 <sub>2</sub> ), CNTR <sub>1</sub> (P3 <sub>3</sub> ) (Note 1)			1	MHz
f <sub>(CLK)</sub>	Serial I/O clock input frequency CLK (P1 <sub>6</sub> ) (Note 1)			1	MHz
f(X <sub>IN</sub> )	Clock oscillating frequency (Note 1)			4	MHz

Note 1: Oscillation frequency is at 50% duty cycle.
2: The average output current I<sub>OH</sub> (avg) and I<sub>OL</sub> (avg) are the average value during a 100ms.



# M37470M2-XXXSP,M37470M4-XXXSP M37470M8-XXXSP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## $\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \quad (v_{cc} = 2.7 \sim 5.5 \text{V}, \quad v_{ss} = 0 \text{ V}, \quad T_{\textbf{a}} = -20 \sim 85 ^{\circ}\text{C}, \quad \text{unless otherwise noted})$

0	Danier et al.	To at Conditions			Limits		Unit	
Symbol	Parameter	Test Conditions	4	Min	Тур.	Мах.	Unit	
.,	"H" output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> ,	V <sub>CC</sub> =5V, I <sub>QH</sub> =-5mA		3			V	
V <sub>OH</sub>	P2 <sub>0</sub> ~P2 <sub>3</sub> , P4 <sub>0</sub> , P4 <sub>1</sub>	V <sub>CC</sub> =3V, I <sub>OH</sub> =-1.5mA		2			v	
V	"L" output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> ,	V <sub>CC</sub> =5V, I <sub>OL</sub> =10mA				2	V	
V <sub>OL</sub>	P2 <sub>0</sub> ~P2 <sub>3</sub> , P4 <sub>0</sub> , P4 <sub>1</sub>	V <sub>CC</sub> =3V, I <sub>OL</sub> =3mA				1	v	
$V_{T+}-V_{T-}$	Hysteresis P0 <sub>0</sub> ~P0 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub>	V <sub>cc</sub> =5V			0.5		v	
V <sub>T+</sub> V <sub>T-</sub>	nysteresis Fug-Fug, Fug-Fug	V <sub>cc</sub> =3V			0.3		· ·	
VV	Hysteresis RESET	V <sub>cc</sub> =5V			0.5		V	
V <sub>T+</sub> V <sub>T-</sub>	nysteresis neder	V <sub>CC</sub> =3V			0.3		· ·	
VV	Hysteresis P1 <sub>6</sub> /CLK	use as CLK input	V <sub>cc</sub> =5V		0.5		v	
v <sub>T+</sub> v <sub>T-</sub> -	Hysteresis F16/OLK	use as CER IIIput	V <sub>cc</sub> =3V		0.3		· ·	
		V₁=0V,	V <sub>CC</sub> =5V			<b>-</b> 5		
	"L" input current $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P3_0 \sim P3_2$ ,	not use pull-up transistor	V <sub>cc</sub> =3V			-3	μA	
l <sub>IL</sub>	P4 <sub>0</sub> , P4 <sub>1</sub>	V <sub>i</sub> =0V,	V <sub>CC</sub> =5V	-0.25	-0.5	-1.0		
		use pull-up transistor	V <sub>cc</sub> =3V	-0.08	-0.18	<b>-0.35</b>	mA	
	(1.7)	V <sub>1</sub> =0V	V <sub>cc</sub> =5V			<b>-</b> 5		
l <sub>IL</sub>	"L" input current P3 <sub>3</sub>	V <sub>1</sub> —0V	V <sub>CC</sub> =3V			-3	μA	
		V <sub>I</sub> =0V, not use as analog input,	V <sub>CC</sub> =5V			-5		
	"L" input current P2 <sub>0</sub> ~P2 <sub>3</sub>	not use pull-up transistor	V <sub>CC</sub> =3V			-3	μΑ	
l <sub>IL</sub>		V <sub>I</sub> =0V, not use as analog input,	V <sub>cc</sub> =5V	-0.25	-0.5	-1.0	mA	
		use pull-up transistor	V <sub>CC</sub> =3V	-0.08	-0.18	-0.35	IIIA	
	HIR Issued - DECET V	V <sub>I</sub> =0V	V <sub>cc</sub> =5V			-5		
l <sub>IL</sub>	"L" input current RESET, X <sub>IN</sub>	(X <sub>IN</sub> is at stop mode)	V <sub>cc</sub> =3V			-3	μΑ	
	"H" input current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>2</sub> ,	V <sub>i</sub> =V <sub>CC</sub> ,	V <sub>cc</sub> =5V			5		
lін	P4 <sub>0</sub> , P4 <sub>1</sub>	not use pull-up transistor	V <sub>cc</sub> =3V			3	$\mu A$	
			V <sub>CC</sub> =5V			5		
l <sub>IH</sub>	"H" input current P3 <sub>3</sub>	$V_i = V_{CC}$ $V_{CC} = V_{CC}$				3	$\mu$ A	
	**************************************	V <sub>i</sub> =V <sub>CC</sub> , not use as analog input,	V <sub>CC</sub> =5V			5		
I <sub>IH</sub>	"H" input current P2 <sub>0</sub> ~P2 <sub>3</sub>	not use pull-up transistor	V <sub>cc</sub> =3V			3	$\mu$ A	
	MIN TO A DECET V	V <sub>I</sub> =V <sub>CC</sub> ,	V <sub>CC</sub> =5V			5		
I <sub>IH</sub>	"H" input current RESET, X <sub>IN</sub>	(X <sub>IN</sub> is at stop mode)	V <sub>CC</sub> =3V			3	$\mu A$	
		At normal operation,	V <sub>CC</sub> =5V		3.5	7		
		A-D conversion is not executed  X <sub>IN</sub> =4MHz	V <sub>CC</sub> =3V		1.8 3.6			
		At normal operation,	V <sub>cc</sub> =5V		4	8	mA	
Icc	Supply current	A-D conversion is executed  X <sub>IN</sub> =4MHz	V <sub>CC</sub> =3V		2	4		
		At wait mode,	V <sub>CC</sub> =5V		1	2		
	•	X <sub>IN</sub> =4MHz	V <sub>CC</sub> =3V		0.5	1		
		Stop all oscillation	Ta=25℃		0. 1	1		
		V <sub>cc</sub> =5V	T <sub>a</sub> =85℃		1	10	$\mu \mathbf{A}$	
V <sub>RAM</sub>	RAM retention voltage	Stop all oscillation		2			V	

#### $\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (v_{oc} = 2.7 \sim 5.5 \text{V}, v_{ss} = 0 \text{V}, \tau_{a} = -20 \sim 85 ^{\circ} \text{C}, \; \text{f}(X_{\text{IN}}) = 4 \text{MHz}, \; \text{unless otherwise noted})$

0	Parameter	T+ 0		Limits		Unit	
Symbol	Parameter	Test Conditions	Min.	Тур	Мах.	Unit	
	Resolution				8	bits	
_	Non-linearity error				±2	LSB	
_	Differential non-linearity error				±0.9	LSB	
.,	Zero transition error	V <sub>CC</sub> =V <sub>REF</sub> =5. 12V, I <sub>OL(sum)</sub> =0mA			2	LSB	
V <sub>OT</sub>		V <sub>CC</sub> =V <sub>REF</sub> =3. 072V, I <sub>OL(sum)</sub> =0mA			3		
V	Full-scale transition error	V <sub>CC</sub> =V <sub>REF</sub> =5.12V			4	LSB	
V <sub>FST</sub>	Full-scale transition error	V <sub>CC</sub> =V <sub>REF</sub> =3.072V			7	LOD	
t <sub>CONV</sub>	Conversion time				25	μs	
V <sub>VREF</sub>	Reference input voltage		0.5V <sub>CC</sub>		Vcc	٧	
RLADDER	Ladder resistance value		2	5	10	kΩ	
VIA	Analog input voltage		0		V <sub>REF</sub>	V	

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### DISCRIPTION

The M37471M2-XXXSP/FP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 42-pin shrink plastic molded DIP or a 56-pin plastic molded QFP. This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction set, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The differences among M37471M2-XXXSP/FP, M37471M4-XXXSP/FP and M37471M8-XXXSP/FP are noted below. The following explanations apply to the M37471M2-XXXSP/FP. Specificaiton variations for other chips are noted accordingly.

Type name	ROM size	RAM size
M37471M2-XXXSP/FP	4096 bytes	128 bytes
M37471M4-XXXSP/FP	8192 bytes	192 bytes
M37471M8-XXXSP/FP	16384 bytes	384 bytes


The differences between the M37471M2-XXXSP and the M37471M2-XXXFP are the package outline and the power dissipation ability (absolute maximum ratings).

#### **FEATURES**


	LATORES
•	Number of basic instructions 69
•	Memory size
	ROM4096 bytes (M37471M2)
	RAM128 bytes (M37471M2)
•	Instruction execution time
	······· 1μs (minimum instructions at 4MHz frequency)
•	Single power supply 2.7~5.5V
•	Power dissipation normal operation mode
	······17.5mW (at 4MHz frequency)
•	Subroutine nesting ······· 64 levels max. (M37471M2)
•	Interrupt 12types, 10vectors
•	8-bit timer 4
•	Programmable I/O ports
	(Ports P0, P1, P2, P4)28
•	Input ports (Ports P3, P5)8
•	Serial I/O (8-bit)1
•	A-D converter8-bit, 8channel

#### **APPLICATION**

Audio-visual equipment, VCR, Tuner Office automation equipment







# P 11 11


SINGLE-CHIP

8-BIT

CMOS

MICROCOMPUTER

M37471M2-XXXFP BLOCK DIAGRAM



Note 1:8192 bytes for M37471M4-XXXFP and 16384 bytes for M37471M8-XXXFP 2:192 bytes for M37471M4-XXXFP and 384 bytes for M37471M8-XXXFP



# M37471M2-XXXSP/FP,M37471M4-XXXSP/FP M37471M8-XXXSP/FP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## FUNCTIONS OF M37471M2-XXXSP/FP, M37471M4-XXXSP/FP, M37471M8-XXXSP/FP

	Parameter		Functions	
Number of basic instruction	ns		69	
Instruction execution time			1μs (minimum instructions, at 4MHz frequency)	
Clock frequency			4MHz (max )	
	M37471M2-XXXSP/FP	ROM	4096 bytes	
	WISTAT TWIZ-XXXSF/FF	RAM	128 bytes	
M	M37471M4-XXXSP/FP	ROM	8192 bytes	
Memory size	WISTAT TIVIA-AAASP/FP	RAM	192 bytes	
	1407474140 VVVCD/FD	ROM	16384 bytes	
	M37471M8-XXXSP/FP	RAM	384 bytes	
	P0, P1, P2		8-bit×3	
Input/Output port P3, P5		Input	4-bit×2	
P4		1/0	4-bit×1	
Serial I/O			8-bit×1	
Timers			8-bit timer×4	
A-D converter			8-bit×1 (8 channels)	
	M37471M2-XXXSP/FP		64 (max )	
Subroutine nesting	M37471M4-XXXSP/FP		96 (max )	
	M37471M8-XXXSP/FP		192 (max )	
Interrupt			5 external interrupts, 6 internal interrupts, 1 software interrupt	
Clock generating circuit			Two built-in circuit with internal feedback resistor (ceramic or quartz crystal oscillator )	
Supply voltage			2.7~5.5V	
Power dissipation			17.5mW (at 4MHz frequency)	
	Input/Output voltage		5V	
Input/Output characters Output current			-5~10mA (P0, P1, P2, P4 : CMOS tri-states)	
Operating temperature range			-20~85°C	
Device structure			CMOS silicon gate	
Deskara	M37471M2/M4/M8-XXXS	SP .	42-pin shrink plastic molded DIP	
Package	M37471M2/M4/M8-XXXF	P	56-pin plastic molded QFP	



# M37471M2-XXXSP/FP,M37471M4-XXXSP/FP M37471M8-XXXSP/FP

# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### PIN DESCRIPTION

Pin	Name	Input/ Output	Functions	
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 2.7~5.5V to $V_{\text{CC}}$ , and 0V to $V_{\text{SS}}$	
AV <sub>SS</sub>	Analog power supply		Ground level input pin for A-D converter Same voltage as V <sub>SS</sub> is applied. This pin is for 56-pin type only.	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under norm conditions).	
X <sub>IN</sub>	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X <sub>IN</sub> and X <sub>OUT</sub> pins. If an external	
Хоит	Clock output	Output	clock is used, the clock source should be connected the $X_{\text{IN}}$ pin and the $X_{\text{OUT}}$ pin should be Feedback resistor is connected between $X_{\text{IN}}$ and $X_{\text{OUT}}$	
V <sub>REF</sub>	Reference voltage input	Input	This is reference voltage input pin for the A-D converters	
P0 <sub>0</sub> ~P0 <sub>7</sub>	I/O port P0	1/0	Port P0 is an 8-bit I/O port. The output structure is CMOS output.  When this port is selected for input, pull-up transistor can be connected in units of 1-bit and a key on wake up function is provided.	
P1 <sub>0</sub> ∼P1 <sub>7</sub>	I/O port P1	1/0	Port P1 is an 8-bit I/O port The output structure is CMOS output When this port is selected for input, pull-up transistor can be connected in units of 4-bit P1 <sub>2</sub> , P1 <sub>3</sub> are in common with timer output pins T <sub>0</sub> , T <sub>1</sub> P1 <sub>4</sub> , P1 <sub>5</sub> , P1 <sub>6</sub> , P1 <sub>7</sub> are in common with serial I/O pins S <sub>IN</sub> , S <sub>OUT</sub> , CLK, $\overline{S_{RDY}}$ , respectively The output structure of S <sub>OUT</sub> and $\overline{S_{RDY}}$ can be changed to N-channel open drain output	
P2 <sub>0</sub> ~P2 <sub>7</sub>	I/O port P2	1/0	Port P2 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. This port is in common with analog input pins $IN_0 \sim IN_7$	
P3 <sub>0</sub> ~P3 <sub>3</sub>	Input port P3	Input	Port P3 is an 4-bit input port P3 <sub>0</sub> , P3 <sub>1</sub> are in common with external interrupt input pins INT <sub>0</sub> , INT <sub>1</sub> and P3 <sub>2</sub> , P3 <sub>3</sub> are in common with timer input pins CNTR <sub>0</sub> , CNTR <sub>1</sub>	
P4 <sub>0</sub> ~P4 <sub>3</sub>	I/O port P4	1/0	Port P4 is an 4-bit I/O port The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.	
P5 <sub>0</sub> ∼P5 <sub>3</sub>	Input port P5	Input	Port P5 is an 4-bit input port and pull-up transistor can be connected in units of 4-bit P5 <sub>0</sub> , P5 <sub>1</sub> are in common with input/output pins of clock for clock function X <sub>CIN</sub> , X <sub>COUT</sub> . When P5 <sub>0</sub> , P5 <sub>1</sub> are used as X <sub>CIN</sub> , X <sub>COUT</sub> , connect a ceramic or a quartz crystal oscillator between X <sub>CIN</sub> and X <sub>COUT</sub> If an external clock input is used, connect the clock input to the X <sub>CIN</sub> pin and open the X <sub>COUT</sub> pin Feedback resistor is connected between X <sub>CIN</sub> and X <sub>COUT</sub> pins	



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The M37471 microcomputers use the standard MELPS 740 instruction set. For details of instruction operations, refer to the MELPS 740 CPU core basic functions, or the MELPS 740 Programming Manual.

Machine-resident instructions are as follows:

The FST and SLW instructions are not provided.

The MUL and DIV instructions are not provided.

The WIT instruction can be used.

The STP instruction can be used.

#### **CPU Mode Register**

The CPU mode register is allocated to address 00FB<sub>16</sub>. This register has a stack page selection bit.




Fig. 1 Structure of CPU mode register

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **MEMORY**

#### • Special Function Register (SFR) Area

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers.

#### RAM

RAM is used for data storage as well as a stack area.

#### • ROM

ROM is used for storing user programs as well as the interrupt vector area.

#### • Interrupt Vector Area

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated.

#### Zero Page

Zero page addressing mode is useful because it enables access to this area with fewer instruction cycles.

#### Special Page

Special page addressing mode is useful because it enables access to this area with fewer instruction cycles.




Fig. 2 Memory map



00C1 <sub>16</sub>			00E0 <sub>16</sub>	
	Port P0 directional register		00E1 <sub>16</sub>	
00C2 <sub>16</sub>	Port P1	Port P1		
00C3 <sub>16</sub>	Port P1 directional regis	ter '	00E3 <sub>16</sub>	
00C4 <sub>16</sub>	Port P2		00E4 <sub>16</sub>	
00C5 <sub>16</sub>	Port P2 directional regis	ter	00E5 <sub>16</sub>	
00C6 <sub>16</sub>	Port P3		00E6 <sub>16</sub>	
00C7 <sub>16</sub>			00E7 <sub>16</sub>	
00C8 <sub>16</sub>	Port P4		00E8 <sub>16</sub>	
00C9 <sub>16</sub>	Port P4 directional regis	ter	00E9 <sub>16</sub>	
00CA <sub>16</sub>	Port P5		00EA <sub>16</sub>	
00CB <sub>16</sub>			00EB <sub>16</sub>	
00CC <sub>16</sub>			00EC <sub>16</sub>	
00CD <sub>16</sub>			00ED <sub>16</sub>	
00CE <sub>16</sub>			00EE <sub>16</sub>	
00CF <sub>16</sub>			00EF <sub>16</sub>	
00D0 <sub>16</sub>	P0 pull-up control regist	er	00F0 <sub>16</sub>	Timer 1
	P1~P5 pull-up control re	egister	00F1 <sub>16</sub>	Timer 2
00D2 <sub>16</sub>			00F2 <sub>16</sub>	Timer 3
00D3 <sub>16</sub>			00F3 <sub>16</sub>	Timer 4
	Edge polarity selection is	register	00F4 <sub>16</sub>	
00D5 <sub>16</sub>			00F5 <sub>16</sub>	
	Input latch register		00F6 <sub>16</sub>	
00D7 <sub>16</sub>	L		00F7 <sub>16</sub>	Timer FF register
00D8 <sub>16</sub>			00F8 <sub>16</sub>	Timer 12 mode register
00D9 <sub>16</sub>	A-D control register			
	A-D conversion register		00FA <sub>16</sub>	
00DB <sub>16</sub>	L		00FB <sub>16</sub>	
00DC <sub>16</sub>	Serial I/O mode register		00FC <sub>16</sub>	
00DD <sub>16</sub>	Serial I/O register		00FD <sub>16</sub>	
1	Serial I/O counter	Byte counter	00FE <sub>16</sub>	Interrupt control register 1
00DF <sub>16</sub>			00FF <sub>16</sub>	Interrupt control register 2

Fig. 3 SFR (Special Function Register) memory map

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **INTERRUPTS**

Interrupts can be caused by 12 different events consisting of five external, six internal, and one software events.

Interrupts are vectored interrupts with priorities shown in Table 1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted, the registers are pushed, interrupt disable flag I is set, and the program jumps to the address specified in the vector table. The interrupt request flag is cleared automatically. The reset and BRK instruction interrupt can never be inhibited. Other interrupts are disabled when the interrupt inhibit flag is set.

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. External interrupts INT<sub>0</sub> and INT<sub>1</sub> can be asserted on either the falling or rising edge as set in the edge polarity selection register. When "0" is set to this register, the interrupt is activated on the falling edge; when "1" is set to the register, the interrupt is activated on the rising edge.

When the device is put into power-down state by the STP instruction or the WIT instruction, if bit 5 in the edge polarity selection register is "1", the  $INT_1$  interrupt becomes a key on wake up interrupt. When a key on wake up interrupt is valide, an interrupt request is generated by applying the "L" level to any pin in port P0. In this case, the port used for interrupt must have been set for the input mode.

If bit 5 in the edge polarity selection register is "0" when the device is in power-down state, the INT<sub>1</sub> interrupt is selected. Also, if bit 5 in the edge polarity selection register is set to "1" when the device is not in a power-down state, neither key on wake up interrupt request nor INT<sub>1</sub> interrupt request are generated.

The  $CNTR_0/CNTR_1$  interrupts function in the same as  $INT_0$  and  $INT_1$ . The interrupt input pin can be specified for either  $CNTR_0$  or  $CNTR_1$  pin by setting bit 4 in the edge polarity selection register.

Figure 4 shows the structure of the edge polarity selection register, interrupt request registers 1 and 2, and interrupt control registers 1 and 2.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1", interrupt request bit is "1", and the interrupt disable flag is "0". The interrupt request bit can be reset with a program, but not set. The interrupt enable bit can be set and reset with a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 5 shows interrupts control.

Table 1. Interrupt vector address and priority.

Event	Priority	Vector addresses	Remarks
RESET	1	FFFF <sub>16</sub> , FFFE <sub>16</sub>	Non-maskable
INT <sub>0</sub> interrupt	2	FFFD <sub>16</sub> , FFFC <sub>16</sub>	External interrupt (phase programmable)
INT <sub>1</sub> interrupt or key on wake up interrupt	3	FFFB <sub>16</sub> , FFFA <sub>16</sub>	External interrupt (INT <sub>1</sub> is phase programmable)
CNTR <sub>0</sub> interrupt or CNTR <sub>1</sub> interrupt	4	FFF9 <sub>16</sub> , FFF8 <sub>16</sub>	External interrupt (phase programmable)
Timer 1 interrupt	5	FFF7 <sub>16</sub> , FFF6 <sub>16</sub>	
Timer 2 interrupt	6	FFF5 <sub>16</sub> , FFF4 <sub>16</sub>	
Timer 3 interrupt	7	FFF3 <sub>16</sub> , FFF2 <sub>16</sub>	
Timer 4 interrupt	8	FFF1 <sub>16</sub> , FFF0 <sub>16</sub>	
Serial I/O interrupt	9	FFEF <sub>16</sub> , FFEE <sub>16</sub>	
A-D conversion completion interrupt	10	FFED <sub>16</sub> , FFEC <sub>16</sub>	1
BRK instruction interrupt	11	FFEB <sub>16</sub> , FFEA <sub>16</sub>	Non-maskable software interrupt




Fig. 4 Structure of registers related to interrupt




Fig. 5 Interrupt control

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### TIMER

The M37471M2-XXXSP/FP has four timers; timer 1, timer 2, timer 3 and timer 4.

A block diagram of timer 1 through 4 is shown in Figure 6. Timer 1 can be operated in the timer mode, event count mode, or pulse output mode. Timer 1 starts counting when bit 0 in the timer 12 mode register (address 00F8<sub>16</sub>) is set to "0".

The count source can be selected from the  $f(X_{\text{IN}})$  divided by 16,  $f(X_{\text{CIN}})$  divided by 16,  $f(X_{\text{CIN}})$ , or event input from  $P3_2/CNTR_0$  pin. When bit 1 and bit 2 in the timer 12 mode register are "0",  $f(X_{\text{IN}})$  divided by 16 or  $f(X_{\text{CIN}})$  divided by 16 is selected. Selection between  $f(X_{\text{IN}})$  and  $f(X_{\text{CIN}})$  is done by bit 7 in the CPU mode register (address  $00FB_{16}$ ). When bit 1 in the timer 12 mode register is "0" and bit 2 is "1",  $f(X_{\text{CIN}})$  is selected. And, when bit 1 in the timer 12 mode register is "1", an event input from the CNTR $_0$  pin is selected. Event inputs are selected depending on bit 2 in the edge polarity selection register (address  $00D4_{16}$ ). When this bit is "0", the inverted value of CNTR $_0$  input is selected; when the bit is "1", CNTR $_0$  input is selected.

When bit 3 in the timer 12 mode register is, set to "1", the  $P1_2$  pin becomes timer output  $T_0$ . When the direction register of  $P1_2$  is set for the output mode at this time, the timer 1 overflow divided by 2 is output from  $T_0$ . The initial output value can be set by writing the value to bit 0 in the timer FF register (address  $00F7_{16}$ ) after setting "1" to bit 0 in timer mode register 2.

Timer 2 can only be operated in the timer mode. Timer 2 starts counting when bit 4 in the timer 12 mode register is set to "0".

The count source can be selected from the divide by 16, divide by 64, divide by 128, or divide by 256 frequency of  $f(X_{\text{IN}})$  or  $f(X_{\text{CIN}})$ , and timer 1 overflow. When bit 5 in the timer 12 mode register is "0", any of the divide by 16, divide by 64, divide by 128, or divide by 256 frequency of  $f(X_{\text{IN}})$  or  $(X_{\text{CIN}})$  is selected. The divide ratio is selected according to bit 6 and bit 7 in the timer 12 mode register, and selection between  $f(X_{\text{IN}})$  and  $f(X_{\text{CIN}})$  is made according to bit 7 in the CPU made register. When bit 5 in the timer 12 mode register is "1", timer 1 overflow is selected as the count source.

Timer 3 can be operated in the timer mode, event count mode, or PWM mode. Timer 3 starts counting when bit 0 in the timer 34 mode register (address  $00F9_{16}$ ) is set to "0". The count source can be selected from the  $f(X_{IN})$  divided by 16,  $f(X_{CIN})$  divided by 16,  $f(X_{CIN})$ , timer 1 or timer 2 overflow, or an event input from  $P3_3/CNTR_1$  pins according to the statuses of bit 1 and bit 2 in the timer 34 mode register, bit 6 in the timer mode register 2 (address  $00FA_{16}$ ) and bit 7 in the CPU mode register. Note, however, that if timer 1 overflow or timer 2 overflow is selected for the count source of timer 3 when timer 1 overflow is selected for the count source of timer 2, timer 1 overflow is always selected

regardless of the status of bit 6 in the timer mode register 2. Event inputs are selected depending on bit 3 in the edge polarity selection register. When this bit is "0", the inverted value of CNTR<sub>1</sub> input is selected; when the bit is "1", CNTR<sub>1</sub> input is selected.

Timer 4 can be operated in the timer mode, event count mode, pulse output mode, pulse width measuring mode, or PWM mode. Timer 4 starts counting when bit 3 in the timer 34 mode register is set to "0" when bit 6 in this register is "0". When bit 6 is "1", the pulse width measuring mode is selected. The count source can be selected from timer 3 overflow,  $f(X_{IN})$  divided by 16,  $f(X_{CIN})$  divided by 16,  $f(X_{CIN})$ , timer 1 or timer 2 overflow, or an event input from P3<sub>3</sub>/CNTR<sub>1</sub> pins according to the statuses of bit 4 and bit 5 in the timer 34 mode register, bit 6 in the timer mode register 2, and bit 7 in the CPU mode register. Note, however, that if timer 1 overflow or timer 2 overflow is selected for the count source of timer 4 when timer 1 overflow is selected for the count source of timer 2, timer 1 overflow is always selected regardless of the status of bit 6 in the timer mode register 2. Event inputs are selected depending on bit 3 in the edge polarity selection register. When this bit is "0", the inverted value of CNTR1 input is selected; when the bit is "1", CNTR1 input is selected.

When bit 7 in the timer 34 mode register is set to "1", the  $P1_3$  pin becomes timer output  $T_1$ . When the direction register of  $P1_3$  is set for the output mode at this time, the timer 4 overflow divided by 2 is output from  $T_1$  when bit 7 in the timer mode register 2 is "0". The initial output value can be set by writing the value to bit 1 in the timer FF register after setting "1" to bit 1 in timer mode register 2.

#### (1) Timer mode

Timer perform down count operations with the dividing ratio being 1/(n+1). Writing a value to the timer latch sets a value to the timer. When the value to be set to the timer latch is  $nn_{16}$ , the value to be set to a timer is  $nn_{16}$ , which is down counted at the falling edge of the count source from  $nn_{16}$  to  $(nn_{16}-1)$  to  $(nn_{16}-2)$  to...01<sub>16</sub> to  $00_{16}$  to  $FF_{16}$ . At the falling edge of the count source immediately after timer value has reached  $FF_{16}$ , value  $(nn_{16}-1)$  obtained by subtracting one from the timer latch value is set (reloaded) to the timer to continue counting. At the rising edge of the count source immediately after the timer value has reached  $FF_{16}$ , an overflow occurs, an interrupt request.

#### (2) Event count mode

Timer operates in the same way as in the timer mode except that it counts input from the CNTR<sub>0</sub> or CNTR<sub>1</sub> pin.

#### (3) Pulse output mode

In this mode, duty 50% pulses are output from the  $T_0$  or  $T_1$  pin. When the timer overflows, the polarity of the  $T_0$  or  $T_1$  pin output level is inverted.

#### (4) Pulse width measuring mode

The M37471 can measure the "H" or "L" width of the  $CNTR_0$  or  $CNTR_1$  input waveform by using the pulse width



# M37471M2-XXXSP/FP,M37471M4-XXXSP/FP M37471M8-XXXSP/FP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

measuring mode of timer 4. The pulse width measuring mode is selected by writing "1" to bit 6 in the timer 34 mode register. In the pulse width measuring mode, the timer counts the count source while the  $CNTR_0$  or  $CNTR_1$  input is "H" or "L". Whether the  $CNTR_0$  input or  $CNTR_1$  input be measured can be specified by the status of bit 4 in the edge polarity selection register; whether the "H" width or "L" width be measured can be specified by the status of bit 2  $(CNTR_0)$  and bit 3  $(CNTR_1)$  in the edge polarity selection register.

#### (5) PWM mode

The PWM mode can be entered for timer 3 and timer 4 by setting bit 7 in the timer mode register 2 to "1". In the PWM mode, the P1<sub>3</sub> pin is set for timer output T<sub>1</sub> to output PWM waveforms by setting bit 7 in the timer 34 mode register to "1". The directional register of P1<sub>3</sub> must be set for the output mode before this can be done.

In the PWM mode, timer 3 is counting and timer 4 is idle while the PWM waveform is "L". When timer 3 overflows, the PWM waveform goes "H". At this time, timer 3 stops counting simultaneously and timer 4 starts counting. When timer 4 overflows, the PWM waveform goes "L", and timer 4 stops and timer 3 starts counting again. Consequently, the "L" duration of the PWM waveform is determined by the value of timer 3; the "H" duration of the PWM waveform is determined by the value of timer 4.

When a value is written to the timer in operation during the PWM mode, the value is only written to the timer latch, and not written to the timer. In this case, if the timer overflows, a value one less the value in the timer latch is written to the timer. When any value is written to an idle timer, the value is written to both the timer latch and the timer.

In this mode, do not select timer 3 overflow as the count source for timer 4.

#### INPUT LATCH FUNCTION

The M37471 can latch the P3<sub>0</sub>/INT<sub>0</sub>, P3<sub>1</sub>/INT<sub>1</sub>, P3<sub>2</sub>/CNTR<sub>0</sub>, and P3<sub>3</sub>/CNTR<sub>1</sub> pin level into the input latch register (address 00D616) when timer 4 overflows. The polarity of each pin latched to the input latch regiser can be selected by using the edge polarity selection register. When bit 0 in the edge polarity selection register is "0", the inverted value of the P3<sub>0</sub>/INT<sub>0</sub> pin level is latched; when the bit is "1", the P3<sub>0</sub>/INT<sub>0</sub> pin level is latched as is. When bit 1 in the edge polarity selection register is "0", the inverted value of the P3<sub>1</sub>/INT<sub>1</sub> pin level is latched; when the bit is "1", the P3<sub>1</sub>/INT<sub>1</sub> pin level is latched as is. When bit 2 in the edge polarity selection register is "0", the inverted value of the P32/CNTR0 pin level is latched; when the bit is "1", the P32/CNTR0 pin level is latched as is. When bit 3 in the edge polarity selection register is "0", the inverted value of the P3<sub>3</sub>/CNTR<sub>1</sub> pin level is latched; when the bit is "1", the P33/CNTR1 pin level is latched as is.






Fig. 6 Block diagram of timer 1 through 4




Fig. 7 Structure of timer mode registers

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### SERIAL I/O

The block diagram of serial I/O is shown in Figure 8. In the serial I/O mode, the receive ready signal  $(\overline{S_{\text{RDY}}})$ , synchronous input/output clock (CLK), and the serial I/O (S\_{OUT}, S\_{\text{IN}}) pins are used as P1\_7, P1\_6, P1\_5, and P1\_4, respectively. The serial I/O mode register (address 00DC\_{16}) is an 8-bit register. Bit 2 of this register is used to select a synchronous clock source. When this bit is "0", an external clock from P1\_6 is selected. When this bit is "1", an internal clock is selected.

The internal clock can be selected from among the divide by 8, divide by 16, divide by 32, divide by 512 frequency of the oscillator frequency  $f(X_{\text{IN}})$  or  $f(X_{\text{CIN}})$ . The divide ratio is

selected according to bit 0 and bit 1 in the serial I/O mode register, and selection between  $f(X_{\text{IN}})$  and  $f(X_{\text{CIN}})$  is mode according to bit 7 in the CPU mode register.

Bits 3 and 4 decide whether parts of P1 will be used as a serial I/O or not. When bit 3 is "1", P1<sub>6</sub> becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P1<sub>6</sub>. If the external synchronous clock is selected, the clock is input to P1<sub>6</sub>. And P1<sub>5</sub> will be a serial output. To use P1<sub>4</sub> as a serial input, set the directional register bit which corresponds to P1<sub>4</sub>, to "0". For more information on the directional register, refer to the I/O pin section.




Fig. 8 Block diagram of serial I/O



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Bit 4 determines if P1<sub>7</sub> is used as an output pin for the receive ready signal (bit 4="1",  $\overline{S}_{RDY}$ ) or used as a normal I/O pin (bit 4="0").

When the P1<sub>7</sub> pin is used as the  $\overline{S_{RDY}}$  output pin, output signal can be selected between  $\overline{S_{RDY}}$  signal and  $SA_{RDY}$  signal by using bit 5 in the serial I/O mode register. The  $\overline{S_{RDY}}$  signal is driven "L" by a signal written into the serial I/O register to inform that the device is ready to receive. Then, the  $\overline{S_{RDY}}$  signal is driven "H" on the first falling edge of the transfer clock.

The  $SA_{RDY}$  signal is driven "H" by a signal written into the serial I/O register, and driven "L" on the last rising edge of the transfer clock.

The function of serial I/O differs depending on the clock source: external clock or internal clock.

Internal Clock — The serial I/O counter is set to 7 when data is stored in the serial I/O register. At each falling edge of the transfer clock, serial data is output to  $P1_5$ . During the rising edge of this clock, data can be input from  $P1_4$  and the data in the serial I/O register will be shifted 1 bit. Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interrupt request bit will be set.

External Clock — If an external clock is used, the interrupt request bit will be set after the transfer clock has counted 8 times but the transfer clock will not stop. Due to this reason, the external clock must be controlled from the outside.

Timing diagrams are shown in Figure 9.




Fig. 9 Serial I/O timing

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 10 Structure of serial I/O mode register

#### BYTE SPECIFY MODE

The serial I/O has a byte specify mode that allows one specific byte data to be selected for transmission or reception when serial I/O circuits of two or more microcomputers are connected to send or receive data through one bus. The data to be sent or received can be specified by writing a value into the byte counter. The value written in the byte counter is decremented by one each time eight cycles of transfer clock are input. When the value in the byte counter becomes "0", serial transmission/reception is done by the next eight cycles of transfer clock. When the value in the byte counter is not "0", the output on the S<sub>OUT</sub> pin is driven "H" by the falling edge of the first transfer clock pulse to inhibit transmission/reception.

Serial I/O interrupt requests are generated only when serial transmission/reception is done after the value in the byte counter is decremented to "0". When the  $SA_{RDY}$  signal output is selected, the  $SA_{RDY}$  signal is driven "L" by the last rising edge of the transfer clock after the value in the byte counter is decremented to "0".

Note that in the byte mode, an external clock must be used as the sync. clock for the purpose of the mode.



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **A-D CONVERTER**

The A-D conversion uses an 8-bit successive comparison method. Figure 11 shows a block diagram of the A-D conversion circuit. Conversion is automatically carried out once started by the program.

There are eight analog input pins which are shared with  $P2_0$  to  $P2_7$  of port P2. Which analog inputs are to be A-D converted is specified by using bit 2 to bit 0 in the A-D control register (address  $00D9_{16}$ ). Pins for inputs to be A-D converted must be set for input by setting the directional register bit to "0". Bit 3 in the A-D control register is a A-D conversion end bit. This is "0" during A-D conversion; it is set to "1" when the conversion is terminated. Therefore, it is possible to know whether A-D conversion is terminated by checking this bit. Bit 4 in the A-D control register is a  $V_{\text{REF}}$  connection selection bit.

During A-D conversion, this bit must be set "1" for the ladder resistor and  $V_{\text{REF}}$  pin to be connected; after the A-D conversion is terminated, this bit can be reset to "0" to separate the ladder resistor from the  $V_{\text{REF}}$  pin. In this way, power consumption in the ladder resistor can be suppressed while no A-D conversion is performed. Figure 13 shows the relationship between the contents of A-D control register and the selected input pins.

The A-D conversion register (address 00DA<sub>16</sub>) contains information on the results of conversion, so that it is possible to know the results of conversion by reading the contents of this register.

The following explains the procedure to execute A-D conversion. First, set values to bit 2 to bit 0 in the A-D control register to select the pins that you want to execute A-D

conversion. Next, clear the A-D conversion terminate bit to "0". When the above is done, A-D conversion is initiated. The A-D conversion is completed after an elapse of 50 machine cycles ( $25\mu s$  when  $f(X_{IN})=4MHz$ ), the A-D conversion end bit is set to "1", and the interrupt request bit is set to "1". The results of conversion are contained in the A-D conversion register.




Fig. 12 Structure of A-D control register




Fig. 11 A-D converter circuit



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### KEY ON WAKE UP

"Key on wake up" is one way of returning from a power down state caused by the STP or WIT instruction. If any terminal of port P0 has a "L" level applied, after bit 5 of the edge polarity selection register (EG<sub>5</sub>) is set to "1", an interrupt is generated and the microcomputer is returned to the normal operating state. A key matrix can be connected to port P0 and the microcomputer can be returned to a nor-

mal state by pushing any key.

The key on wake up interrupt is common with the  $\overline{INT_1}$  interrupt. When EG<sub>5</sub> is set to "1", the key on wake up function is selected. However, key on wake up cannot be used in the normal operating state. When the microcomputer is in the normal operating state, both key on wake up and  $\overline{INT_1}$  are invalid.




Fig. 13 Block diagram of interrupt input and key on wake up circuit



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### RESET CIRCUIT

The M37471M2-XXXSP/FP is reset according to the sequence shown in Figure 15. It starts the program from the address formed by using the content of address FFFF<sub>16</sub> as the high order address and the content of the address FFFE<sub>16</sub> as the low order address, when the  $\overline{\text{RESET}}$  pin is held at "L" level for no less than  $2\mu s$  while the power voltage is in the recommended operating condition and then returned to "H" level.

The internal initializations following reset are shown in Figure 14.

Immediately after reset, timer 3 and timer 4 are connected, and the  $f(X_{\rm IN})$  divided by 16 are counted. At this time, FF<sub>16</sub> is set to timer 3, and  $07_{16}$  is set to timer 4. The reset is cleared when timer 4 overflows.




Fig. 14 Internal state of microcomputer at reset




Fig. 15 Timing diagram at reset

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with CMOS outputs. As shown in Figure 2, P0 can be accessed as memory through zero page address 00CO16. Port P0's directional register allows each bit to be programmed individually as input or output. The directional register (zero page address 00C1<sub>16</sub>) can be programmed as input with "0", or as output with "1". When in the output mode, the data to be output is latched to the port latch and output. When data is read from the output port, the output pin level is not read, only the latched data of the port latch is read. Therefore, a previously output value can be read correctly even though the output voltage level has been shifted up or down. Port pins set as input are in the high impedance state so the signal level can be read. When data is written into the input port, the data is latched only to the output latch and the pin still remains in the high impedance state. Following the execution of STP or WIT instruction, key matrix with port P0 can be used to generate the interrupt to bring the microcomputer back in its normal state. When this port is selected for input, pull-up transistor can be connected in units of 1-bit.

(2) Port P1

Port P1 has the same function as port P0.  $P1_2 \sim P1_7$  serve dual functions, and the desired function can be selected by the program. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.

(3) Port P2

Port P2 has the same function as port P0. This port can also be used as an analog voltage input pin. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.

(4) Port P3

Port P3 is an 4-bit input port.

(5) Port P4

Port P4 is an 4-bit I/O port and has basically the same functions as port P0. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.

(6) Port P5

Port P5 is an 4-bit input port and pull-up transistor can be connected in units of 4-bit. P5<sub>0</sub> and P5<sub>1</sub> are shared with clock generating circuit input/output pins.

(7) INT<sub>0</sub> pin (P3<sub>0</sub>/INT<sub>0</sub> pin)

This is an interrupt input pin, and is shared with port  $P3_0$ . When a "H" to "L" or a "L" to "H" transition input is applied to this pin, the  $INT_0$  interrupt request bit (bit 0 of address  $OOFD_{16}$ ) is set to "1".

(8) INT<sub>1</sub> pin (P3<sub>1</sub>/INT<sub>1</sub> pin)

This is an interrupt input pin, and is shared with port P3<sub>1</sub>. When a "H" to "L" or a "L" to "H" transition input is applied to this pin, the INT<sub>1</sub> interrupt request bit (bit 1 of address 00FD<sub>16</sub>) is set to "1".

- Counter input CNTR<sub>0</sub> pin (P3<sub>2</sub>/CNTR<sub>0</sub> pin) This is a timer input pin, and is shared with port P3<sub>2</sub>. When this pin is selected to CNTR<sub>0</sub> or CNTR<sub>1</sub> interrupt input pin and a "H" to "L" or a "L" to "H" transition input is applied to this pin, the CNTR<sub>0</sub> or CNTR<sub>1</sub> interrupt request bit (bit 2 of address 00FD<sub>16</sub>) is set to "1".
- (10) Counter input CNTR<sub>1</sub> pin (P3<sub>3</sub>/CNTR<sub>1</sub> pin) This is a timer input pin, and is shared with port P3<sub>3</sub>. When this pin is selected to CNTR<sub>0</sub> or CNTR<sub>1</sub> interrupt input pin and a "H" to "L" or a "L" to "H" transition input is applied to this pin, the CNTR<sub>0</sub> or CNTR<sub>1</sub> interrupt request bit (bit 2 of address 00FD<sub>16</sub>) is set to "1".






Fig. 16 Block diagram of ports P0~P1




Fig. 17 Block diagram of port P1




Fig. 18 Block diagram of ports P2~P4




Fig. 19 Block diagram of port P5

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **CLOCK GENERATING CIRCUIT**

The M37471M2-XXXSP/FP has two internal clock generating circuits. Figure 22 shows a block diagram of the clock generating circuits. Normally, the frequency applied to the clock input pin  $X_{\rm IN}$  divided by two is used as the internal clock  $\phi$ . Bit 7 of CPU mode register can be used to switch the internal clock  $\phi$  to 1/2 the frequency applied to the clock input pin  $X_{\rm CIN}$ .

Figure 20 shows a circuit example using a ceramic (or crystal) oscillator. Use the manufacturer's recommended values for constants such as capacitance which will differ depending on each oscillator. When using an external clock signal, input from the  $X_{\rm IN}$  ( $X_{\rm CIN}$ ) pin and leave the  $X_{\rm OUT}$  ( $X_{\rm COUT}$ ) pin open. A circuit example is shown in Figure 21. The M37471M2-XXXSP/FP has two low power dissipation modes; stop and wait. The microcomputer enters a stop mode when the STP instruction is executed. The oscillator (both  $X_{\rm IN}$  clock and  $X_{\rm CIN}$  clock) stops with the internal clock  $\phi$  held at "H" level. In this case timer 3 and timer 4 are forcibly connected and FF<sub>16</sub> is automatically set in timer 3 and 07<sub>16</sub> in timer 4.

Although oscillation is restarted when an external interrupt is accepted, the internal clock  $\phi$  remains in the "H" state until timer 4 overflows. In other words, the internal clock  $\phi$  is not supplied until timer 4 overflows. This is because when a ceramic or similar other oscillator is used, a finite time is required until stable oscillation is obtained after restart

The microcomputer enters a wait mode when the WIT instruction is executed. The internal clock  $\phi$  stops at "H" level, but the oscillator does not stop.  $\phi$  is re-supplied (wait mode release) when the microcomputer recieves an interrupt.

Instructions can be executed immediately because the oscillator is not stopped. The interrupt enable bit of the interrupt used to reset the wait mode or the stop mode must be set to "1" before executing the WIT or the STP instruction.

Low power dissipation operation is also achieved when the  $X_{\rm IN}$  clock is stopped and the internal clock  $\phi$  is generated from the  $X_{\rm CIN}$  clock (30 $\mu$ A typ. at f ( $X_{\rm CIN}$ ) = 32kHz).  $X_{\rm IN}$  clock oscillation is stopped when the bit 6 of CPU mode register is set and restarted when it is cleared. However, the wait time until the oscillation stabilizes must be generated with a program when restarting. Figure 24 shows the transition of states for the system clock.




Fig. 20 Example of ceramic resonator circuit




Fig. 21 External clock input circuit






Fig. 22 Block diagram of clock generating circuit




Fig. 23 Structure of CPU mode register






Fig. 24 Transition of states for the system clock.

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

≪An example of flow for system Power on reset Normal operation Clock X oscillation Internal system clock start  $(X \rightarrow 1/2 \rightarrow \phi)$ Program start from RESET vector Normal program ←Operating at f(X<sub>IN</sub>) Clock for clock function  $X_C$  oscillation start (CM<sub>4</sub>=1, CM<sub>5</sub>=1) Oscillation rise time routine (software) ←Operating at f(X<sub>IN</sub>) Operation on the clock function only  $X_C$  clock power down (CM<sub>5</sub>: 1  $\rightarrow$  0) Internal clock  $\phi$  source switching  $X \rightarrow X_C (CM_7 : 0 \rightarrow 1)$ Clock X halt(X<sub>C</sub> in operation)(CM<sub>6</sub>=1) Internal clock halt (WIT instruction) Timer 4 (clock count) overflow Internal clock operation start (WIT instruction released) Clock processing routine ← Operating at f(X<sub>CIN</sub>) ا (Internal clock halt (WIT instruction) Interrupts from INT<sub>0</sub>, INT<sub>1</sub>, CNTR<sub>0</sub>/CNTR<sub>1</sub>, timer 1, timer 2, timer 3, timer 4, serial I/O, key on wake up Internal clock operation start (WIT instruction released) Return from clock function Program start from interrupt vector Clock X oscillation start (CM<sub>6</sub>=0) Oscillation rise time routine (software) ←Operating at f(X<sub>CIN</sub>) Internal clock  $\phi$  source switching  $(X_C \rightarrow X)(CM_7 : 1 \rightarrow 0)$ Normal program →Operating at f(X<sub>IN</sub>)



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

STP instruction preparation (pushing registers)

Timer 3, timer 4 interrupt disable

X/16 or  $X_{C}/16$  selected for timer 3 count source; timer 3 overflow selected for timer 4 count source

Timer 3, timer 4 start counting

Values set to timer 3, timer 4 that do not cause timer 4 to overflow until STP instruction is executed

Interrupt for return from STP enabled

Timer 4 interrupt request bit cleared

Clock X and clock for clock function X<sub>C</sub> halt (STP instruction)

RAM backup status

Interrupts from INT<sub>0</sub>, INT<sub>1</sub>, CNTR<sub>0</sub>/CNTR<sub>1</sub>, timer 1, timer 2, serial I/O, key on wake up

Clock X and clock for clock function X<sub>C</sub> oscillation start

Timer 4 overflow  $(X/16 \text{ or } X_C/16 \rightarrow \text{timer } 3 \rightarrow \text{timer } 4)$ 

Internal system clock start

Program start from interrupt vector

Normal program

S



## M37471M2-XXXSP/FP,M37471M4-XXXSP/FP M37471M8-XXXSP/FP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### PROGRAMMING NOTES

- (1) The frequency ratio of the timer is 1/(n+1)
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as a NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (4) A NOP instruction must be used after the execution of a PLP instruction.
- (5) During A-D conversion, don't use STP instruction.

#### DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mask specification form
- (3) ROM data ····· EPROM 3 sets



#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		−0.3~7	٧
Vı	Input voltage X <sub>IN</sub>		-0.3~V <sub>cc</sub> +0.3	٧
V <sub>1</sub>	Input voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>3</sub> , P5 <sub>0</sub> ~P5 <sub>3</sub> , V <sub>REF</sub> , RESET	With respect to V <sub>SS</sub> Output transistors are at "OFF" state	-0.3~V <sub>cc</sub> +0.3	v
Vo	Output voltage $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P2_0 \sim P2_7$ , $P4_0 \sim P4_3$ , $X_{OUT}$		-0.3~V <sub>cc</sub> +0.3	V
Pd	Power dissipation	T <sub>a</sub> = 25℃	1000(Note 1)	mW
Topr	Operating temperature		-20~85	°C
Tstg	Storage temperature		<b>−40~150</b>	ొ

Note 1:500mW for QFP type

#### RECOMMENDED OPERATING CONDITIONS

 $(V_{CC}=2.7\sim5.5V, V_{SS}=AV_{SS}=0V, T_a=-20\sim85^{\circ}C$  unless otherwise noted)

Symbol	Parameter		Limits			
Symbol	Parameter	Min	Тур	Max	Unit	
V <sub>cc</sub>	Supply voltage	2.7	5	5.5	V	
V <sub>SS</sub>	Supply voltage		0		V	
AV <sub>SS</sub>	Analog supply voltage		0		٧	
V <sub>IH</sub>	"H" Input voltage $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P3_0\sim P3_3$ , $RESET$ , $X_{IN}$	0.8V <sub>CC</sub>		V <sub>CC</sub>	٧	
V <sub>IH</sub>	"H" Input voltage P2 <sub>0</sub> ~P2 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>3</sub> , P5 <sub>0</sub> ~P5 <sub>3</sub> (Note 1)	0.7V <sub>CC</sub>		V <sub>CC</sub>	٧	
VIL	"L" Input voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub>	0		0.2V <sub>CC</sub>	٧	
V <sub>IL</sub>	"L" Input voltage P2 <sub>0</sub> ~P2 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>3</sub> , P5 <sub>0</sub> ~P5 <sub>3</sub> (Note 1)	0		0.25V <sub>CC</sub>	٧	
V <sub>IL</sub>	"L" Input voltage RESET	0		0.12V <sub>CC</sub>	V	
V <sub>IL</sub>	"L" Input voltage X <sub>IN</sub>	0		0.16V <sub>CC</sub>	٧	
I <sub>OH</sub> (sum)	"H" sum output current P0 <sub>0</sub> ~P0 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>3</sub>			-30	mA	
I <sub>OH</sub> (sum)	"H" sum output current P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub>			-30	mA	
I <sub>OL</sub> (sum)	"L" sum output current P0 <sub>0</sub> ~P0 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>3</sub>			60	mA	
I <sub>OL(sum)</sub>	"L" sum output current P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub>			60	mA	
I <sub>OL</sub> (peak)	"L" peak output current $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P2_0 \sim P2_7$ , $P4_0 \sim P4_3$			20	mA	
I <sub>OL(avg)</sub>	"L" average output current P0 $_0$ ~P0 $_7$ , P1 $_0$ ~P1 $_7$ , P2 $_0$ ~P2 $_7$ , P4 $_0$ ~P4 $_3$ (Note 4)			10	mA	
I <sub>он(peak)</sub>	"H" peak output current $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P2_0 \sim P2_7$ , $P4_0 \sim P4_3$			-10	mA	
I <sub>он(avg)</sub>	"H" average output current $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P2_0 \sim P2_7$ , $P4_0 \sim P4_3$ (Note 4)			-5	mA	
f(CNTR)	Timer input frequency CNTR <sub>0</sub> (P3 <sub>2</sub> ), CNTR <sub>1</sub> (P3 <sub>3</sub> ) (Note 2)			1	MHz	
f <sub>(CLK)</sub>	Serial I/O clock input frequency CLK (P1 <sub>6</sub> ) (Note 2)			1	MHz	
f(X <sub>IN</sub> )	Clock oscillating frequency (Note 2)			4	MHz	
f(X <sub>CIN</sub> )	Clock oscillating frequency for clock function (Note 2, 3)		32	50	kHz	

Note 1: It is except to use P5<sub>0</sub> as X<sub>CIN</sub>
2: Oscillation frequency is at 50% duty cycle
3: When used in the low-speed mode, the clock oscillating frequency for clock function should be  $f(\chi_{CIN})\!<\!f(\chi_{IN})/3$ 

4: The average output current I<sub>OH</sub> (avg) and I<sub>OL</sub> (avg) are the average value during a 100ms

## M37471M2-XXXSP/FP,M37471M4-XXXSP/FP M37471M8-XXXSP/FP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **ELECTRICAL CHARACTERISTICS** $(v_{cc}=2.7\sim5.5V, v_{ss}=Av_{ss}=0.V, T_a=-20\sim85^{\circ}c, unless otherwise noted)$

Symbol	Parameter	Toot Conditions	Test Conditions				Unit
Symbol	raidilletei	Test Conditions				Max	Onit
V <sub>OH</sub>	"H" output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> ,	$V_{CC}=5V$ , $I_{OH}=-5mA$		3			v
•он	P2 <sub>0</sub> ~P2 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>3</sub>	$V_{CC}=3V$ , $I_{OH}=-1.5mA$		2			· ·
V <sub>OL</sub>	"L" output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> ,	V <sub>CC</sub> =5V, I <sub>OL</sub> =10mA	V <sub>CC</sub> =5V, I <sub>OL</sub> =10mA			2	2 <b>v</b>
VOL	P2 <sub>0</sub> ~P2 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>3</sub>	V <sub>CC</sub> =3V, I <sub>OL</sub> =3mA				1	•
V -V	Hysteresis P0 <sub>0</sub> ∼P0 <sub>7</sub> , P3 <sub>0</sub> ∼P3 <sub>3</sub>	V <sub>CC</sub> =5V			0.5		V
$V_{T+}-V_{T-}$	nysteresis P0 <sub>0</sub> ~P0 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub>	V <sub>CC</sub> =3V			0.3		V
\/ \/	the terror BECET	V <sub>CC</sub> =5V			0.5		V
V <sub>T+</sub> V <sub>T-</sub>	Hysteresis RESET	V <sub>CC</sub> =3V			0.3		٧
V _V	Hyetorogic P1 /CLK	una as CLK mant	V <sub>CC</sub> =5V		0.5		v
V <sub>T+</sub> V <sub>T</sub>	Hysteresis P1 <sub>6</sub> /CLK	use as CLK input	V <sub>CC</sub> =3V		0.3		V
		V <sub>1</sub> =0V,	V <sub>CC</sub> =5V			-5	
L.	"L" input current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>2</sub> ,	not use pull-up transistor	V <sub>CC</sub> =3V			-3	μΑ
l <sub>IL</sub>	P4 <sub>0</sub> ~P4 <sub>3</sub> , P5 <sub>0</sub> ~P5 <sub>3</sub>	$V_1=0V$ ,	V <sub>cc</sub> =5V	-0.25	-0.5	-1.0	
		use pull-up transistor	V <sub>CC</sub> =3V	-0.08	<b>-0.</b> 18	-0.35	mA
			V <sub>cc</sub> =5V			-5	
I <sub>IL</sub>	"L" input current P3 <sub>3</sub>	V <sub>I</sub> =0V	V <sub>cc</sub> =3V			-3	μP
,		V <sub>I</sub> =0V, not use as analog input,				-5	
	Harris DO DO	I	V <sub>CC</sub> =3V			-3	μΑ
IIL	"L" input current P2 <sub>0</sub> ~P2 <sub>7</sub>	V <sub>I</sub> =0V, not use as analog input,		-0, 25	-0.5	-1.0	
		use pull-up transistor	V <sub>CC</sub> =3V	-0,08	-0.18	-0.35	m/
		V <sub>1</sub> =0V	V <sub>CC</sub> =5V	- 0.00		-5	μА
l <sub>IL</sub>	"L" input current RESET, X <sub>IN</sub>	(X <sub>IN</sub> is at stop mode)	V <sub>CC</sub> =3V			-3	
	"H" input current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>2</sub> ,	V <sub>I</sub> =V <sub>CC</sub> , not use pull-up transistor	V <sub>CC</sub> =5V			5	μA
I <sub>IH</sub>	P4 <sub>0</sub> ~P4 <sub>3</sub> , P5 <sub>0</sub> ~P5 <sub>3</sub>		V <sub>CC</sub> =3V			3	
	"H" input current P3 <sub>3</sub> V <sub>I</sub> =V <sub>CC</sub>		V <sub>CC</sub> =5V	-		5	
I <sub>IH</sub>		V <sub>I</sub> =V <sub>CC</sub>	V <sub>CC</sub> =3V	1	-	3	$\mu P$
		V <sub>1</sub> =V <sub>CC</sub> , not use as analog input,	V <sub>CC</sub> =5V	-		5	
l <sub>IH</sub>	"H" input current P20~P27	not use pull-up transistor	V <sub>CC</sub> =3V	+		3	μA
		V <sub>I</sub> =V <sub>CC</sub> ,	V <sub>CC</sub> =5V			5	
I <sub>IH</sub>	"H" input current RESET, XIN	(X <sub>IN</sub> is at stop mode)	V <sub>CC</sub> =3V	-		3	μΑ
		At normal operation,					
		At normal operation,  A-D conversion is not executed	V <sub>cc</sub> =5V		3. 5	7	
			V <sub>CC</sub> =3V		1.8	3.6	
	,	X <sub>IN</sub> =4MHz  At normal operation,	V <sub>CC</sub> =5V		4	8	mA
		A-D conversion is executed  X <sub>IN</sub> =4MHz	V <sub>CC</sub> =3V		2	4	
	'	At low-speed mode,  X <sub>COUT</sub> is low-power mode,	V <sub>CC</sub> =5V		30	80	
Icc	Supply current .	A-D conversion is not executed	V <sub>CC</sub> =3V		15	40	μP
		X <sub>IN</sub> =0Hz, X <sub>CIN</sub> =32kHz, T <sub>a</sub> =25℃		-	-		
		At wait mode,	V <sub>CC</sub> =5V	-	1	2	m/
		X <sub>IN</sub> =4MHz	V <sub>CC</sub> =3V	+	0.5	1	
		At wait mode, X <sub>IN</sub> =0Hz, X <sub>CIN</sub> =32kHz,	V <sub>CC</sub> =5V		3	12	
		X <sub>COUT</sub> Is low-power mode, T <sub>a</sub> =25℃		-	2	8	μF
,		Stop all oscillation	T <sub>a</sub> =25℃	-	0.1	1	,
		V <sub>CC</sub> =5V	T <sub>a</sub> =85℃		1	10	
V <sub>RAM</sub>	RAM retention voltage	Stop all oscillation		2			٧



## M37471M2-XXXSP/FP,M37471M4-XXXSP/FP M37471M8-XXXSP/FP

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### $\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 2.7 \sim 5.5 \text{V}, \, V_{ss} = \text{AV}_{ss} = 0 \text{V}, \, T_{a} = -20 \sim 85 ^{\circ} \text{C}, \, f(\textbf{x}_{\text{IN}}) = 4 \text{MHz}, \, \text{unless otherwise noted}) \; \textbf{A-D} \; \textbf{CONVERTER} \; \textbf{CHARACTERISTICS} \; (v_{cc} = 2.7 \sim 5.5 \text{V}, \, V_{ss} = \text{AV}_{ss} = 0 \text{V}, \, T_{a} = -20 \sim 85 ^{\circ} \text{C}, \, f(\textbf{x}_{\text{IN}}) = 4 \text{MHz}, \, \text{unless otherwise noted}) \; \textbf{A-D} \; \textbf{CONVERTER} \; \textbf{CHARACTERISTICS} \; \textbf{Convergence} \; \textbf{CONVERTER} \; \textbf{CO$

Symbol	Parameter	Tank Canada	Limits				
		Test Conditions	Mın.	Тур	Max	Unit	
	Resolution				8	bits	
_	Non-linearity error				±2	LSB	
_	Differential non-linearity error				±0.9	LSB	
V <sub>OT</sub> Z	Zero transition error	V <sub>CC</sub> =V <sub>REF</sub> =5. 12V, I <sub>OL(Sum)</sub> =0mA			2	LSB	
		V <sub>CC</sub> =V <sub>REF</sub> =3. 072V, I <sub>OL(Sum)</sub> =0mA			3		
		V <sub>CC</sub> =V <sub>REF</sub> =5. 12V		, , , , , ,	4		
V <sub>FST</sub>	Full-scale transition error	V <sub>CC</sub> =V <sub>REF</sub> =3. 072V			7	LSB	
t <sub>CONV</sub>	Conversion time				25	μs	
V <sub>VREF</sub>	Reference input voltage		0.5V <sub>CC</sub>		V <sub>CC</sub>	٧	
R <sub>LADDER</sub>	Ladder resistance value		2	5	10	kΩ	
VIA	Analog input voltage		0		V <sub>REF</sub>	V	



# M37470E4-XXXSP M37470E8-XXXSP

PROM VERSION of M37470M4-XXXSP,M37470M8-XXXSP

#### **DESCRIPTION**

The M37470E4-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 32-pin shrink plastic molded DIP. The features of this chip are similar to those of the M37470M4-XXXSP except that this chip has a 8192 bytes PROM built-in. This single-chip microcomputer is useful for home electrical appliances and consumer appliance controllers.

In addition to its simple instruction sets, the PROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming. Since general purpose PROM writers can be used for the built-in PROM, this chip is suitable for small quantity production runs.

The differences between the M37470E4-XXXSP and the M37470E8-XXXSP are noted below. The following explanations apply to the M37470E4-XXXSP.

Specification variations for other chips are noted accordingly.


Type name	ROM size	RAM size
M37470E4-XXXSP	8192 bytes	192 bytes
M37470E8-XXXSP	16384 bytes	384 bytes

#### **FEATURES**


•	Number of ba	sic instructions······ 69
•	Memory size	PROM8192 bytes (M37470E4)
		16384 bytes (M37470E8)
		RAM 192 bytes (M37470E4)
		384 bytes (M37470E8)
•	Instruction exe	ecution time
	1µs	(minimum instructions at 4MHz frequency)
•	Single power	supply 2.7~5.5V
•	Power dissipa	tion
	normal oper	ration mode (at 4MHz frequency) 17.5mW
•	Subroutine ne	sting96 levels max. (M37470E4)
•	Interrupt	12 types, 10 vectors
•	8-bit timer ·····	4
•	Serial I/O·····	8-bit×1
•	Programmable	e I/O ports (Ports P0, P1, P2, P4) 22
•	Input port (Po	rt P3) ······4
•	A-D converter	8-bit, 4-channel
•		alent to the M5L27256)
	program vol	tage·····12.5V

#### **APPLICATION**

Office automation equipment, VCR, Tuner, Audio-visual equipment







## M37470E4-XXXSP M37470E8-XXXSP

#### PROM VERSION of M37470M4-XXXSP,M37470M8-XXXSP

#### FUNCTIONS OF M37470E4-XXXSP, M37470E8-XXXSP

Parameter			Functions	
Number of basic instruction	ons		69	
Instruction execution time			1μs (minimum instructions, at 4MHz frequency)	
Clock frequency			4MHz (max.)	
	M37470E4-XXXSP	PROM	8192 bytes (Note 1)	
Memory size	M3/4/UE4-AAASP	RAM	192 bytes	
Memory Size	M37470E8-XXXSP	PROM	16384 bytes (Note 1)	
	M3/4/UE0-XXXSP	RAM	384 bytes	
	P0, P1	1/0	8-bit×2	
Innut/Output nort	P2	1/0	4-bit×1	
Input/Output port	P3	Input	4-bit×1	
	P4	1/0	2-bit×1	
Serial I/O			8-bit×1	
Timers			8-bit timer×4	
A-D converter			8-bit×1 (4channel)	
Subroutine nesting	M37470E4-XXXSP		96 levels (max )	
Subrodine nesting	M37470E8-XXXSP		192 levels (max )	
Interrupt			Five external interrupts, six internal interrupts, one software interrupt	
Clock generating circuit		Δ.	Built-in with internal feedback resistor (ceramic or quartz crystal oscillator)	
Supply voltage			2 7~5 5V	
Power dissipation			17 5mW (at f(X <sub>IN</sub> )=4MHz)	
Input/Output	Input/Output voltage		5V	
characteristics Output current			-5~10mA (ports P0, P1, P2, P4 CMOS tri-state output)	
Operating temperature range			−20~85°C	
Device structure			CMOS Silicon gate	
Package			32-pın shrınk plastic molded DIP	

Note 1: The PROM programming voltage is 12.5V (equivalent to the M5L27256).



## M37470E4-XXXSP M37470E8-XXXSP

#### PROM VERSION of M37470M4-XXXSP,M37470M8-XXXSP

#### PIN DESCRIPTION

Pin	Mode	Name	Input/ Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Single-chip /EPROM	Supply voltage		Power supply inputs 2 7~5.5V to V <sub>CC</sub> and 0V to V <sub>SS</sub>
RESET	Single-chip	RESET input	Input	To reset, keep this input terminal low for more than $2\mu s$ (min) under normal $V_{\text{CC}}$ conditions.
	EPROM	RESET input		Connect to V <sub>SS</sub>
XIN	Single-chip /EPROM	Clock input	Input	Connect a ceramic or a quartz crystal oscillator between $X_{\text{IN}}$ and $X_{\text{OUT}}$ for clock oscillation if an external clock input is used, connect the clock input to the $X_{\text{IN}}$ pin
Хоит		Clock output	Output	and open the $X_{\text{OUT}}$ pin Feedback resistor is connected between the $X_{\text{IN}}$ and $X_{\text{OUT}}$ pins
P0 <sub>0</sub> ~P0 <sub>7</sub>	Single-chip	I/O port P0	I/O	Port P0 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 1-bit and a key on wake up function is provided.
	EPROM	Data input/output D <sub>0</sub> ~D <sub>7</sub>	1/0	Port P0 works as an 8-bit data bus (D <sub>0</sub> ~D <sub>7</sub> )
P1 <sub>0</sub> ~P1 <sub>7</sub>	Single-chip	I/O port P1	1/0	Port P1 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. P1 <sub>2</sub> , P1 <sub>3</sub> are in common with timer output pins $T_0$ , $T_1$ , P1 <sub>4</sub> , P1 <sub>5</sub> , P1 <sub>6</sub> , P1 <sub>7</sub> are in common with serial I/O pins $S_{\text{IN}}$ , $S_{\text{OUT}}$ , CLK, $\overline{S}_{\text{RDY}}$ , respectively. The output structure of $S_{\text{OUT}}$ and $\overline{S}_{\text{RDY}}$ can be changed to N-channel open drain output
	EPROM	Address input A <sub>4</sub> ~A <sub>10</sub>	Input	P1 <sub>1</sub> ~P1 <sub>7</sub> works as the 7-bit address input (A <sub>4</sub> ~A <sub>10</sub> ) P1 <sub>0</sub> must be opened.
P2 <sub>0</sub> ~P2 <sub>3</sub>	Single-chip	I/O port P2	1/0	Port P2 is an 4-bit I/O port. The output structure is CMOS output When this port is selected for input, pull-up transistor can be connected in units of 4-bit. This port is in common with analog input pins IN <sub>0</sub> ~IN <sub>3</sub> .
	EPROM	Address input A <sub>0</sub> ~A <sub>3</sub>	Input	Port P2 works as the lower 4-bit address input (A <sub>0</sub> ~A <sub>3</sub> )
P3 <sub>0</sub> ~P3 <sub>3</sub>	Single-chip	Input port P3	Input	Port P3 is an 4-bit input port P3 <sub>0</sub> , P3 <sub>1</sub> are in common with external interrupt input pins INT <sub>0</sub> , INT <sub>1</sub> and P3 <sub>2</sub> , P3 <sub>3</sub> are in common with timer input pins CNTR <sub>0</sub> , CNTR <sub>1</sub>
	EPROM	Address input A <sub>11</sub> , A <sub>12</sub> Select mode V <sub>PP</sub> input	Input	P3 <sub>0</sub> , P3 <sub>1</sub> works as the 2-bit address input (A <sub>11</sub> , A <sub>12</sub> ) P3 <sub>2</sub> works as OE input Connect to P3 <sub>3</sub> to V <sub>PP</sub> when programming or verifing
P4 <sub>0</sub> , P4 <sub>1</sub>	Single-chip	I/O port P4	1/0	Port P4 is an 2-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 2-bit.
	EPROM	Address input A <sub>13</sub> , A <sub>14</sub>	Input	Port P4 works as the higher 2-bit address input (A <sub>13</sub> , A <sub>14</sub> )
V <sub>REF</sub>	Single-chip	Reference voltage input	Input	This is the reference voltage input pin for the A-D converter
	EPROM	Select mode	Input	V <sub>REF</sub> works as CE input



#### PROM VERSION of M37470M4-XXXSP,M37470M8-XXXSP

#### **EPROM MODE**

The M37470E4-XXXSP, M37470E8-XXXSP feature an EPROM mode in addition to its normal modes. When the RESET signal level is low ("L"), the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1 gives the pin connection in the EPROM mode. When in the EPROM mode, ports P0, P1<sub>1</sub>  $\sim$  P1<sub>7</sub>, P2, P3, P4, V<sub>REF</sub> are used for the PROM (equivalent to the M5L27256). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5L27256. The oscillator should be connected to the X<sub>IN</sub> and X<sub>OUT</sub> pins, or external clock should be connected to the X<sub>IN</sub> pin.

Table 1. Pin function in EPROM mode

	M37470E4-XXXSP, M37470E8-XXXSP	M5L27256
V <sub>cc</sub>	V <sub>CC</sub>	V <sub>cc</sub>
V <sub>PP</sub>	P3 <sub>3</sub>	V <sub>PP</sub>
V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>
A	Ports P1 <sub>1</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>3</sub>	۸ - ۸
Address input	P3 <sub>0</sub> , P3 <sub>1</sub> , P4 <sub>0</sub> , P4 <sub>1</sub>	A <sub>0</sub> ~A <sub>14</sub>
Data I/O	Port P0	$D_0 \sim D_7$
CE	V <sub>REF</sub>	CE
OE	P3 <sub>2</sub>	OE




Fig.1 Pin connection in EPROM mode

#### PROM VERSION of M37470M4-XXXSP,M37470M8-XXXSP

# PROM READING AND WRITING Reading

To read the PROM, set the  $\overline{CE}$  and  $\overline{OE}$  pins to a "L" level. Input the address of the data  $(A_0 \sim A_{14})$  to be read and the data will be output to the I/O pins  $D_0 \sim D_7$ . The data I/O pins will be floating when either the  $\overline{CE}$  or  $\overline{OE}$  pin is in the "H" state.

#### Writing

To write to the PROM, set the  $\overline{OE}$  pin to a "H" level. The CPU will enter the program mode when  $V_{PP}$  is applied to the  $V_{PP}$  pin. The address to be written to is selected with pins  $A_0 \sim A_{14}$ , and the data to be written is input to pins  $D_0 \sim D_7$ . Set the  $\overline{CE}$  pin to a "L" level to begin writing.

#### Notes on Writing

#### ■ M37470E4-XXXSP


When using a PROM writer, the address range should be between  $6000_{16}$  and  $7FFF_{16}$ . Read/write operations on addresses  $0000_{16}$  to  $5FFF_{16}$  cannot be performed correctly.

#### ■ M37470E8-XXXSP

When using a PROM writer, the address range should be between  $4000_{16}$  and  $7FFF_{16}$ . When data is written between addresses  $0000_{16}$  and  $7FFF_{16}$ , fill addresses  $0000_{16}$  to  $3FFF_{16}$  with  $FF_{16}$ .

#### NOTES ON HANDLING

- Since a high voltage (12.5V) is used to write data, care should be taken when turning on the PROM writer's power.
- (2) For the programmable microcomputer (shipped in blank or OTP type), Mitsubishi does not perform PROM write test and screening in the assembly process and following processes. To improve reliability after write, performing write and test according to the flow below before use is recommended.



Note: Since the screening temperature is higher than storage temperature, never expose to 150°C exceeding 100 hours.

Table 2. I/O signal in each mode

Pin	CE(13)	ŌE(21)	V <sub>PP</sub> (22)	V <sub>CC</sub> (17)	Data I/O (25~32)
Read-out	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>cc</sub>	V <sub>cc</sub>	Output
Output disable	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>cc</sub>	V <sub>cc</sub>	Floating
Programming	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PP</sub>	V <sub>cc</sub>	Input
Programming verify	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>PP</sub>	V <sub>cc</sub>	Output
Program disable	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>PP</sub>	V <sub>cc</sub>	Floating

Note 1: V<sub>IL</sub> and V<sub>IH</sub> indicate a "L" and "H" input voltage, respectively



## **M37470E4-XXXSP M37470E8-XXXSP**

#### PROM VERSION of M37470M4-XXXSP,M37470M8-XXXSP

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		<b>−0.3</b> ~ 7	V
Vı	Input voltage X <sub>IN</sub>	With respect to V <sub>SS</sub>		V
V <sub>I</sub>	Input voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>3</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> , P4 <sub>1</sub> , V <sub>REF</sub> , RESET	Output transistors are	-0.3∼V <sub>CC</sub> +0.3 (Note 1)	v
V <sub>o</sub>	Output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>3</sub> , P4 <sub>0</sub> , P4 <sub>1</sub> , X <sub>OUT</sub>	at OFF state	-0.3~V <sub>cc</sub> +0.3	V
Pd	Power dissipation	T <sub>a</sub> = 25℃	1000	mW
Topr	Operating temperature		-20~85	င
Tstg	Storage temperature		<b>−40~150</b>	ာ

Note 1: In EPROM programming mode, P3<sub>3</sub> is 13V

#### RECOMMENDED OPERATING CONDITIONS

( $V_{CC}$ =2.7~5.5V,  $V_{SS}$ =0V,  $T_a$ =-20~85°C unless otherwise noted)

0	Parameter					
Symbol			Mın	Тур	Max.	Unit
V <sub>CC</sub>	Supply voltage		2.7	5	5.5	V
V <sub>SS</sub>	Supply voltage			0		V
V <sub>IH</sub>	"H" Input voltage $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P3_0 \sim P3_3$ , $\overline{RESET}$ , $X_{IN}$		0.8V <sub>CC</sub>		V <sub>cc</sub>	V
V <sub>IH</sub>	"H" Input voltage P2 <sub>0</sub> ~P2 <sub>3</sub> , P4 <sub>0</sub> , P4 <sub>1</sub>		0.7V <sub>CC</sub>		V <sub>CC</sub>	٧
VIL	"L" Input voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub>		0		0.2V <sub>CC</sub>	٧
VIL	"L" Input voltage P2 <sub>0</sub> ~P2 <sub>3</sub> , P4 <sub>0</sub> , P4 <sub>1</sub>		0		0.25V <sub>CC</sub>	٧
VIL	"L" Input voltage RESET		0		0.12V <sub>CC</sub>	٧
VIL	"L" Input voltage X <sub>IN</sub>		0		0.16V <sub>CC</sub>	٧
I <sub>OH</sub> (sum)	"H" sum output current P0 <sub>0</sub> ~P0 <sub>7</sub> , P4 <sub>0</sub> , P4 <sub>1</sub>				-30	mA
I <sub>OH</sub> (sum)	"H" sum output current P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>3</sub>				-30	mA
loL(sum)	"L" sum output current P0 <sub>0</sub> ~P0 <sub>7</sub> , P4 <sub>0</sub> , P4 <sub>1</sub>				60	mA
loL(sum)	"L" sum output current P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>3</sub>				60	mA
l <sub>oL(peak)</sub>	"L" peak output current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>3</sub> , P4 <sub>0</sub> , P4 <sub>1</sub>				20	mA
l <sub>oL(avg)</sub>	"L" average output current $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P2_0 \sim P2_3$ , $P4_0$ , $P4_1$	(Note 2)			10	mA
I <sub>он(peak)</sub>	"H" peak output current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>3</sub> , P4 <sub>0</sub> , P4 <sub>1</sub>				-10	mA
I <sub>он(avg)</sub>	"H" average output current $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P2_0 \sim P2_3$ , $P4_0$ , $P4_1$	(Note 2)			-5	mA
f(CNTR)	Timer input frequency CNTR <sub>0</sub> (P3 <sub>2</sub> ), CNTR <sub>1</sub> (P3 <sub>3</sub> )	(Note 1)			1	MHz
f <sub>(CLK)</sub>	Serial I/O clock input frequency CLK (P16)	(Note 1)			1	MHz
f(X <sub>IN</sub> )	Clock oscillating frequency	(Note 1)			4	MHz



Note 1 : Oscillation frequency is at 50% duty cycle.
2 : The average output current I<sub>OH(avg)</sub> and I<sub>OL(avg)</sub> are the average value during a 100ms

## M37470E4-XXXSP M37470E8-XXXSP

#### PROM VERSION of M37470M4-XXXSP,M37470M8-XXXSP

#### **ELECTRICAL CHARACTERISTICS** ( $V_{cc}=2.7\sim5.5V$ , $V_{ss}=0~V$ , $T_a=-20\sim85^{\circ}C$ , unless otherwise noted)

Symbol	Parameter	Test Conditions			Limits		Unit	
Зуппон	raidiletei			Mın	Тур	Max		
V <sub>OH</sub>	"H" output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>3</sub> , P4 <sub>0</sub> , P4 <sub>1</sub>	V <sub>CC</sub> =5V, I <sub>OH</sub> =-5mA		3			V	
∨он	output voltage F00' FF07, F10' F17, F20' FF23, F40, F41	V <sub>CC</sub> =3V, I <sub>OH</sub> =-1.5mA		2			· ·	
v/	"L" output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>3</sub> , P4 <sub>0</sub> , P4 <sub>1</sub>	V <sub>CC</sub> =5V, I <sub>OL</sub> =10mA				2	V	
V <sub>OL</sub>	C output voltage P00° P07, P10° P17, P20° P23, P40, P41	1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>3</sub> , P4 <sub>0</sub> , P4 <sub>1</sub> V <sub>CC</sub> =3V, I <sub>OL</sub> =3mA				1		
$V_{T+} - V_{T-}$	Hysteresis P0 <sub>0</sub> ~P0 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub>	V <sub>cc</sub> =5V			0.5		٧	
VT+VT	Hysteresis Fun Fru, Fun Frug	V <sub>CC</sub> =3V			0.3			
VV	Hysteresis RESET	V <sub>CC</sub> =5V			0.5		٧	
V <sub>T+</sub> V <sub>T</sub>	Hysteresis NESET	V <sub>CC</sub> =3V			0.3			
$V_{T+}-V_{T-}$	DI VOLK	use as CLK input	V <sub>cc</sub> =5V		0.5		٧	
V <sub>T+</sub> V <sub>T-</sub>	Hysteresis P1 <sub>6</sub> /CLK	use as CER input	V <sub>CC</sub> =3V		0.3			
		V <sub>1</sub> =0V,	V <sub>CC</sub> =5V			-5		
	#1.7	not use pull-up transistor	V <sub>CC</sub> =3V			-3	μA	
I <sub>IL</sub>	"L" input current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>2</sub> , P4 <sub>0</sub> , P4 <sub>1</sub>	V <sub>I</sub> =0V,	V <sub>CC</sub> =5V	-0.25	-0.5	-1.0	mA	
		use pull-up transistor	V <sub>CC</sub> =3V	-0.08	-0.18	-0.35		
•			V <sub>CC</sub> =5V			-5	μА	
I <sub>IL</sub>	"L" input current P3 <sub>3</sub>	V <sub>I</sub> =0V	V <sub>CC</sub> =3V			-3		
	"L" input current P2 <sub>0</sub> ~P2 <sub>3</sub>	V <sub>1</sub> =0V, not use as analog input,	V <sub>CC</sub> =5V			-5		
		not use pull-up transistor	V <sub>CC</sub> =3V			-3	μА	
l <sub>IL</sub>		V <sub>i</sub> =0V, not use as analog input,	V <sub>CC</sub> =5V	-0.25	-0.5	-1.0	mA	
		use pull-up transistor	V <sub>CC</sub> =3V	-0.08	-0.18	<b>-0.35</b>		
	"L" input current RESET, X <sub>IN</sub>	V <sub>1</sub> =0V	V <sub>cc</sub> =5V			-5	μА	
l <sub>IL</sub>		(X <sub>IN</sub> is at stop mode)	V <sub>CC</sub> =3V			-3		
	"H" input current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>2</sub> , P4 <sub>0</sub> , P4 <sub>1</sub>	V <sub>I</sub> =V <sub>CC</sub> ,	V <sub>cc</sub> =5V			5	μА	
Iн		not use pull-up transistor	V <sub>CC</sub> =3V			3		
			V <sub>CC</sub> =5V			5	μА	
l <sub>IH</sub>	"H" input current P3 <sub>3</sub>	V <sub>I</sub> =V <sub>CC</sub>	V <sub>CC</sub> =3V			3		
		V <sub>I</sub> =V <sub>CC</sub> , not use as analog input,	V <sub>cc</sub> =5V			5		
l <sub>IH</sub>	"H" input current P2 <sub>0</sub> ~P2 <sub>3</sub>	not use pull-up transistor	V <sub>CC</sub> =3V			3	⊣ ,,Δ	
	"H" input current RESET, X <sub>IN</sub>	V <sub>I</sub> =V <sub>CG</sub>	V <sub>CC</sub> =5V			5		
I <sub>IH</sub>		(X <sub>IN</sub> is at stop mode)	V <sub>CC</sub> =3V			3	μA	
		At normal operation,	V <sub>CC</sub> =5V		3.5	7		
Icc		A-D conversion is not executed	*CC-5*	1	3.5			
		X <sub>IN</sub> =4MHz	V <sub>CC</sub> =3V		1.8	3.6		
		At normal operation,	V <sub>CC</sub> =5V	1	4	8		
		A-D conversion is executed	*CC-24		4	- °	mA	
	Supply current	X <sub>IN</sub> =4MHz	V <sub>CC</sub> =3V		2	2 4		
		At wait mode,	V <sub>CC</sub> =5V	†	1	2		
		X <sub>IN</sub> =4MHz	V <sub>CC</sub> =3V	1	0.5	1		
		Stop all oscillation	Ta=25℃	1	0.1	1		
		V <sub>CC</sub> =5V	T <sub>a</sub> =85℃		1	10	μА	
V <sub>RAM</sub>	RAM retention voltage	Stop all oscillation	<u> </u>	2	·		V	

#### $\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 2.7 \sim 5.5 \text{V}, \, v_{ss} = 0 \text{V}, \, T_a = -20 \sim 85 ^{\circ}\text{C}, \, f(X_{\text{IN}}) = 4 \text{MHz}, \, \text{unless otherwise noted}) \\$

Symbol	Parameter	T - + O 1111		Limits			
		Test Conditions	Mın	Тур	Max	Unit	
_	Resolution				8	bits	
	Non-linearity error				±2	LSB	
_	Differential non-linearity error				±0.9	LSB	
	Zero transition error	V <sub>CC</sub> =V <sub>REF</sub> =5.12V, I <sub>OL(Sum)</sub> =0mA			2	LSB	
$V_{OT}$		V <sub>CC</sub> =V <sub>REF</sub> =3.072V, I <sub>OL(Sum)</sub> =0mA			3		
V <sub>FST</sub>	Full-scale transition error	V <sub>CC</sub> =V <sub>REF</sub> =5.12V			4	⊢ ISB	
		V <sub>CC</sub> =V <sub>REF</sub> =3.072V			7		
t <sub>CONV</sub>	Conversion time				25	μs	
V <sub>VREF</sub>	Reference input voltage		0.5V <sub>CC</sub>		V <sub>cc</sub>	V	
R <sub>LADDER</sub>	Ladder resistance value		2	5	10	kΩ	
VIA	Analog input voltage		0		V <sub>REF</sub>	V	



# M37471E4-XXXSP/FP M37471E8-XXXSP/FP,M37471E8SS

PROM VERSION of M37471M4-XXXSP/FP,M37471M8-XXXSP/FP

#### DESCRIPTION

The M37471E4-XXXSP/FP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 42-pin shrink plastic molded DIP or a 56-pin plastic molded QFP. The features of this chip are similar to those of the M37471M4-XXXSP/FP except that this chip has a 8192 bytes PROM built-in. This single-chip microcomputer is useful for home electrical appliances and consumer appliance controllers.

In addition to its simple instruction sets, the PROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming. Since general purpose PROM writers can be used for the built-in PROM, this chip is suitable for small quantity production runs.

The differences between the M37471E4-XXXSP/FP and the M37471E8-XXXSP/FP are noted below. The M37471E8SS are the window type. The following explanations apply to the M37471E4-XXXSP/FP.

Specification variations for other chips are noted accordingly.

Type name	ROM size	RAM size	
M37471E4-XXXSP/FP	8192 bytes	192 bytes	
M37471E8-XXXSP/FP	16304 but-	204 but a a	
M37471E8SS	16384 bytes	384 bytes	


The differences between the M37471E4-XXXSP and the M37471E4-XXXFP are the package outline and the power dissipation ability (absolute maximum ratings).

#### **FEATURES**


•	Number of ba	sic instructions······ 69
•	Memory size	PROM8192 bytes (M37471E4)
		16384 bytes (M37471E8)
		RAM 192 bytes (M37471E4)
		384 bytes (M37471E8)
•	Instruction exe	ecution time
	······ 1 <i>μ</i> s	(minimum instructions at 4MHz frequency)
•	Single power	supply 2.7~5.5V
•	Power dissipa	tion ·
	normal oper	ration mode (at 4MHz frequency) 17.5mW
•	Subroutine ne	sting96 levels max. (M37471E4)
•	Interrupt ······	12 types, 10 vectors
•		4
•	Serial I/O·····	
•	Programmable	e I/O ports (Ports P0, P1, P2, P4) 28
•	Input ports (P	ort P3, P5) ·····8
•	A-D converter	·····8-bit, 8-channel
•	Two clock ger	nerator circuits
	(One is for	main clock, the other is for clock function)
•		alent to the M5L27256)
	program vol	tage12.5V

#### **APPLICATION**

Office automation equipment, VCR, Tuner, Audio-visual equipment










# PROM **VERSION** of M37471E8-XXX M37471M4-XXXSP/FP,M37471M8-XXXSP/FP

# M37471E4-XXXFP BLOCK DIAGRAM





## M37471E4-XXXSP/FP M37471E8-XXXSP/FP,M37471E8SS

PROM VERSION of M37471M4-XXXSP/FP,M37471M8-XXXSP/FP

## FUNCTIONS OF M37471E4-XXXSP/FP, M37471E8-XXXSP/FP, M37471E8SS

Parameter			Functions		
Number of basic instructions			69		
Instruction execution time			1μs (minimum instructions, at 4MHz frequency)		
Clock frequency			4MHz (main clock input), 32kHz (for clock function).		
	M37471E4-XXXSP/FP	PROM	8192 bytes (Note 1)		
Memory size		RAM	192 bytes		
Memory size	M37471E8-XXXSP/FP	PROM	16384 bytes (Note 1)		
	M37471E8SS	RAM	384 bytes		
	P0, P1, P2	1/0	8-bit×3		
Input/Output port	P3, P5	Input	4-bit×2		
	P4	1/0	4-bit×1		
Serial I/O			8-bit×1		
Timers			8-bit timer×4		
A-D converter			8-bit×1 (8channel)		
Cubrautina nastina	M37471E4-XXXSP/FP		96 levels (max )		
Subroutine nesting	M37471E8-XXXSP/FP, M37471E8SS		192 levels (max )		
Interrupt		Five external interrupts, six internal interrupts, one software interrupt			
Clock generating circuit			Two built-in circuits with internal feedback resistor (ceramic or quartz crystal oscillator)		
Supply voltage			27~55V		
	At high-speed operation		17 5mW (at f(X <sub>IN</sub> )=4MHz)		
Power dissipation	At low-speed operation		0 15mW (at f(X <sub>CIN</sub> )=32kHz)		
	At stop mode		0 5μW (at clock stop)		
Input/Output	Input/Output voltage		5V		
characteristics	Output current		-5~10mA (ports P0, P1, P2, P4 CMOS tri-state output)		
Operating temperature rar	Operating temperature range		−20~85°C		
Device structure	Device structure		CMOS Silicon gate		
,	M37471E4-XXXSP		40 and shall be also the shall be DID		
	M37471E8-XXXSP		42-pin shrink plastic molded DIP		
Package	M37471E4-XXXFP		F0 1.1. 11.10F0		
	M37471E8-XXXFP		56-pin plastic molded QFP		
	M37471E8SS		42-pin shrink ceramic DIP		

Note 1: The PROM programming voltage is 12.5V (equivalent to the M5L27256)

## M37471E4-XXXSP/FP M37471E8-XXXSP/FP,M37471E8SS

## PROM VERSION of M37471M4-XXXSP/FP,M37471M8-XXXSP/FP

#### PIN DESCRIPTION

Pin	Mode	Name	Input/ Output	Functions
V <sub>cc</sub> , V <sub>ss</sub>	Single-chip /EPROM	Supply voltage		Power supply inputs 27~5 5V to V <sub>CC</sub> and 0V to V <sub>SS</sub>
AV <sub>SS</sub>	Single-chip /EPROM	Analog power supply		Ground level input pin for A-D converter Same voltage as $V_{SS}$ is applied This pin is for 56-pin model only
RESET	Single-chip	RESET input	Input	To reset, keep this input terminal low for more than $2\mu s$ (min) under normal $V_{CC}$ conditions
	EPROM	RESET input		Connect to V <sub>SS</sub>
X <sub>IN</sub>	Single-chip /EPROM	Clock input	Input	Connect a ceramic or a quartz crystal oscillator between $X_{IN}$ and $X_{OUT}$ for clock oscillation if an external clock input is used, connect the clock input to the $X_{IN}$ pin
X <sub>OUT</sub>		Clock output	Output	and open the $X_{\text{OUI}}$ pin Feedback resistor is connected between the $X_{\text{IN}}$ and $X_{\text{OUT}}$ pins
P0 <sub>0</sub> ~P0 <sub>7</sub>	Single-chip	I/O port P0	I/O	Port P0 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 1-bit and a key on wake up function is provided.
	EPROM	Data input/output D <sub>0</sub> ~D <sub>7</sub>	1/0	Port P0 works as an 8-bit data bus (D <sub>0</sub> ~D <sub>7</sub> )
P1 <sub>0</sub> ~P1 <sub>7</sub>	Single-chip	I/O port P1	1/0	Port P1 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. P12, P13 are in common with timer output pins T0, T1, P14, P15, P16, P17 are in common with serial I/O pins $S_{\text{IN}}$ , $S_{\text{OUT}}$ , CLK, $\overline{S}_{\text{RDY}}$ , respectively. The output structure of $S_{\text{OUT}}$ and $\overline{S}_{\text{RDY}}$ can be changed to N-channel open drain output
	EPROM	Address input A <sub>4</sub> ~A <sub>10</sub>	Input	P1 <sub>1</sub> ~P1 <sub>7</sub> works as the 7-bit address input (A <sub>4</sub> ~A <sub>10</sub> ) P1 <sub>0</sub> must be opened
P2 <sub>0</sub> ~P2 <sub>7</sub>	Single-chip	I/O port P2	1/0	Port P2 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. This port is in common with analog input pins $IN_0 \sim IN_7$ .
	EPROM	Address input A <sub>0</sub> ~A <sub>3</sub>	Input	$P2_0\sim P2_3$ works as the lower 4-bit address input $(A_0\sim A_3)$ $P2_4\sim P2_7$ must be opened.
P3 <sub>0</sub> ~P3 <sub>3</sub>	Single-chip	Input port P3	Input	Port P3 is an 4-bit input port P3 <sub>0</sub> , P3 <sub>1</sub> are in common with external interrupt input pins INT <sub>0</sub> , INT <sub>1</sub> and P3 <sub>2</sub> , P3 <sub>3</sub> are in common with timer input pins CNTR <sub>0</sub> , CNTR <sub>1</sub>
	EPROM	Address input A <sub>11</sub> , A <sub>12</sub> Select mode V <sub>PP</sub> input	Input	P3 <sub>0</sub> , P3 <sub>1</sub> works as the 2-bit address input (A <sub>11</sub> , A <sub>12</sub> ) P3 <sub>2</sub> works as OE input Connect to P3 <sub>3</sub> to V <sub>PP</sub> when programming or verifing
P4 <sub>0</sub> ~P4 <sub>3</sub>	Single-chip	I/O port P4	I/O	Port P4 is an 4-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.
	EPROM	Address input A <sub>13</sub> , A <sub>14</sub>	Input	P4 <sub>0</sub> , P4 <sub>1</sub> works as the higher 2-bit address input (A <sub>13</sub> , A <sub>14</sub> ) P4 <sub>2</sub> , P4 <sub>3</sub> must be opened
P5 <sub>0</sub> ~P5 <sub>3</sub>	Single-chip	Input port P5	Input	Port P5 is an 4-bit input port and pull-up transistor can be connected in units of 4-bit P50, P51 are in common with input/output pins of clock for clock function $X_{\text{CIN}}$ , $X_{\text{COUT}}$ . When P50, P51 are used as $X_{\text{CIN}}$ , $X_{\text{COUT}}$ , connect a ceramic or a quartz crystal oscillator between $X_{\text{CIN}}$ and $X_{\text{COUT}}$ if an external clock input is used, connect the clock input to the $X_{\text{CIN}}$ pin and open the $X_{\text{COUT}}$ pin Feedback resistor is connected between $X_{\text{CIN}}$ and $X_{\text{COUT}}$ pins
	EPROM			Open
V <sub>REF</sub>	Single-chip	Reference voltage input	Input	This is the reference voltage input pin for the A-D converter
	EPROM	Select mode	Input	V <sub>REF</sub> works as CE input



## M37471E4-XXXSP/FP M37471E8-XXXSP/FP,M37471E8SS

#### PROM VERSION of M37471M4-XXXSP/FP.M37471M8-XXXSP/FP

#### **EPROM MODE**

The M37471E4-XXXSP/FP, M37471E8-XXXSP/FP, M37471E8SS feature an EPROM mode in addition to its normal modes. When the RESET signal level is low ("L"), the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1, 2 gives the pin connection in the EPROM mode. When in the EPROM mode, ports P0, P1 $_1$ ~P1 $_7$ , P2 $_0$ ~P2 $_3$ , P3, P4 $_0$ , P4 $_1$ , VREF are used for the PROM (equivalent to the M5L27256). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5L27256. The oscillator should be connected to the X $_{\rm IN}$  and X $_{\rm OUT}$  pins, or external clock should be connected to the X $_{\rm IN}$  pin.

Table 1. Pin function in EPROM mode

	M37471E4-XXXSP/FP,			
	M37471E8-XXXSP/FP,	M5L27256		
	M37471E8SS			
V <sub>CC</sub>	V <sub>cc</sub>	V <sub>cc</sub>		
V <sub>PP</sub>	P3 <sub>3</sub>	V <sub>PP</sub>		
V <sub>SS</sub>	V <sub>ss</sub>	V <sub>ss</sub>		
A	Ports P1 <sub>1</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>3</sub>			
Address input	P3 <sub>0</sub> , P3 <sub>1</sub> , P4 <sub>0</sub> , P4 <sub>1</sub>	A <sub>0</sub> ~A <sub>14</sub>		
Data I/O	Port P0	D <sub>0</sub> ~D <sub>7</sub>		
CE	V <sub>REF</sub>	CE		
ŌĒ	P3 <sub>2</sub>	OE		




Fig.1 Pin connection in EPROM mode (42-pin model)

## M37471E4-XXXSP/FP M37471E8-XXXSP/FP,M37471E8SS

PROM VERSION of M37471M4-XXXSP/FP,M37471M8-XXXSP/FP




Fig. 2 Pin connection in EPROM mode (56-pin model)

## M37471E4-XXXSP/FP M37471E8-XXXSP/FP.M37471E8SS

PROM VERSION of M37471M4-XXXSP/FP.M37471M8-XXXSP/FP

# PROM READING AND WRITING Reading

To read the PROM, set the  $\overline{CE}$  and  $\overline{OE}$  pins to a "L" level. Input the address of the data  $(A_0 \sim A_{14})$  to be read and the data will be output to the I/O pins  $D_0 \sim D_7$ . The data I/O pins will be floating when either the  $\overline{CE}$  or  $\overline{OE}$  pin is in the "H" state.

#### Writing

To write to the PROM, set the  $\overline{OE}$  pin to a "H" level. The CPU will enter the program mode when  $V_{PP}$  is applied to the  $V_{PP}$  pin. The address to be written to is selected with pins  $A_0 \sim A_{14}$ , and the data to be written is input to pins  $D_0 \sim D_7$ . Set the  $\overline{CE}$  pin to a "L" level to begin writing.

#### Notes on Writing

■ M37471E4-XXXSP/FP

When using a PROM writer, the address range should be between  $6000_{16}$  and  $7FFF_{16}$ . Read/write operations on addresses  $0000_{16}$  to  $5FFFF_{16}$  cannot be performed correctly.

● M37471E8-XXXSP/FP, M37471E8SS


When using a PROM writer, the address range should be between  $4000_{16}$  and  $7FFF_{16}$ . When data is written between addresses  $0000_{16}$  and  $7FFF_{16}$ , fill addresses  $0000_{16}$  to  $3FFF_{16}$  with  $FF_{16}$ .

#### **Erasing**

Data can only erased on the M37471E8SS ceramic package, which includes a window. To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is 15W • s/cm<sup>2</sup>.

#### NOTES ON HANDLING

- (1) Sunlight and fluorescent light contain wave lengths capable of erasing data. For ceramic package types, cover the transparent window with a seal (provided) when this chip is in use. However, this seal must not contact the lead pins.
- (2) Before erasing, the glass should be cleaned and stains such as finger prints should be removed thoroughly. If these stains are not removed, complete erasure of the data could be prevented.
- (3) Since a high voltage (12.5V) is used to write data, care should be taken when turning on the PROM writer's power.
- (4) For the programmable microcomputer (shipped in blank or OTP type), Mitsubishi does not perform PROM write test and screening in the assembly process and following processes. To improve reliability after write, performing write and test according to the flow below before use is recommended.



Note: Since the screening temperature is higher than storage temperature, never expose to 150℃ exceeding 100 hours.

Table 2. I/O signal in each mode

Mode	CE	ŌĒ	V <sub>PP</sub>	V <sub>CC</sub>	Data I/O
Read-out	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>cc</sub>	V <sub>cc</sub>	Output
Output disable	VIL	V <sub>IH</sub>	V <sub>cc</sub>	V <sub>CC</sub>	Floating
Programming	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PP</sub>	V <sub>cc</sub>	Input
Programming verify	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>PP</sub>	V <sub>cc</sub>	Output
Program disable	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>PP</sub>	V <sub>cc</sub>	Floating

Note 1: V<sub>IL</sub> and V<sub>IH</sub> indicate a "L" and "H" input voltage, respectively



### M37471E4-XXXSP/FP M37471E8-XXXSP/FP,M37471E8SS

#### PROM VERSION of M37471M4-XXXSP/FP,M37471M8-XXXSP/FP

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		−0.3~7	V
Vı	Input voltage X <sub>IN</sub>		$-0.3 \sim V_{CC} + 0.3$	V
Vı	Input voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>3</sub> , P5 <sub>0</sub> ~P5 <sub>3</sub> , V <sub>REF</sub> , RESET	With respect to V <sub>SS</sub> Output transistors are at "OFF" state	-0.3~V <sub>cc</sub> +0.3 (Note 1)	v
Vo	Output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>3</sub> , X <sub>OUT</sub>		-0.3~V <sub>cc</sub> +0.3	v
Pd	Power dissipation	T <sub>a</sub> = 25℃	1000 (Note 2)	mW
Topr	Operating temperature		-20~85	°C
Tstg	Storage temperature		-40~150 ·	°C

Note 1: In EPROM programming mode, P3<sub>3</sub> is 13V 2: 500mW for QFP type

#### RECOMMENDED OPERATING CONDITIONS

( $V_{CC}$ =2.7~5.5V,  $V_{SS}$ =A $V_{SS}$ =0V,  $T_a$ =-20~85°C unless otherwise noted)

0	December		Limits		11
Symbol	Parameter	Mın	Typ'	Max	Unit
V <sub>CC</sub>	Supply voltage	2.7	5	5.5	V
Vss	Supply voltage		0		V
AV <sub>SS</sub>	Analog supply voltage		0		V
V <sub>IH</sub>	"H" Input voltage $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P3_0 \sim P3_3$ , $RESET$ , $X_{IN}$	0.8V <sub>CC</sub>		V <sub>cc</sub>	V
V <sub>IH</sub>	"H" Input voltage P2 <sub>0</sub> ~P2 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>3</sub> , P5 <sub>0</sub> ~P5 <sub>3</sub> (Note 1)	0.7V <sub>CC</sub>		Vcc	٧
VIL	"L" Input voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub>	0		0.2V <sub>CC</sub>	V
VIL	"L" Input voltage P2 <sub>0</sub> ~P2 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>3</sub> , P5 <sub>0</sub> ~P5 <sub>3</sub> (Note 1)	0		0.25V <sub>CC</sub>	V
V <sub>IL</sub>	"L" Input voltage RESET	0		0.12V <sub>CC</sub>	٧
VIL	"L" Input voltage X <sub>IN</sub>	0		0.16V <sub>CC</sub>	V
I <sub>OH(sum)</sub>	"H" sum output current P0 <sub>0</sub> ~P0 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>3</sub>			-30	mA
I <sub>OH(sum)</sub>	"H" sum output current P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub>			-30	mA
I <sub>OL</sub> (sum)	"L" sum output current P0 <sub>0</sub> ~P0 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>3</sub>			60	mA
I <sub>OL(Sum)</sub>	"L" sum output current P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub>			60	mA
I <sub>oL(peak)</sub>	"L" peak output current $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P2_0 \sim P2_7$ , $P4_0 \sim P4_3$			20	mA
I <sub>OL(avg)</sub>	"L" average output current $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P2_0 \sim P2_7$ , $P4_0 \sim P4_3$ (Note 4)			10	mA
I <sub>он(peak)</sub>	"H" peak output current $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P2_0 \sim P2_7$ , $P4_0 \sim P4_3$			-10	mA
I <sub>он(avg)</sub>	"H" average output current $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P2_0 \sim P2_7$ , $P4_0 \sim P4_3$ (Note 4)			5	mA
f <sub>(CNTR)</sub>	Timer input frequency CNTR <sub>0</sub> (P3 <sub>2</sub> ), CNTR <sub>1</sub> (P3 <sub>3</sub> ) (Note 2)			1	MHz
f <sub>(CLK)</sub>	Serial I/O clock input frequency CLK (P1 <sub>6</sub> ) (Note 2)			1	MHz
f(X <sub>IN</sub> )	Clock oscillating frequency (Note 2)			4	MHz
f(X <sub>CIN</sub> )	Clock oscillating frequency for clock function (Note 2, 3)		32	50	kHz

Note 1: It is except to use P5<sub>0</sub> as X<sub>CIN</sub>
2: Oscillation frequency is at 50% duty cycle

3: When used in the low-speed mode, the clock oscillating frequency for clock function should be  $f(X_{CIN}) < f(X_{IN})/3$ 

4 : The average output current  $I_{OH(avg)}$  and  $I_{OL(avg)}$  are the average value during a 100ms



### M37471E4-XXXSP/FP M37471E8-XXXSP/FP,M37471E8SS

#### PROM VERSION of M37471M4-XXXSP/FP,M37471M8-XXXSP/FP

#### **ELECTRICAL CHARACTERISTICS** ( $v_{cc}$ =2.7~5.5v, $v_{ss}$ =0v, $v_{a}$ =-20~85°C, unless otherwise noted)

Symbol	Davamatas	Tank Candidana			Limits		Unit
Symbol	Parameter	Test Conditions		Min Typ Max			Unit
	"H" output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>3</sub>	V <sub>CC</sub> =5V, I <sub>OH</sub> =-5mA		3			V
V <sub>OH</sub>	11 Output Voltage F00' FF07, F10' FF17, F20' FF23, F40' FF43	$V_{CC}=3V$ , $I_{OH}=-1.5mA$		2			· ·
Vol	"L" output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>3</sub>	V <sub>CC</sub> =5V, I <sub>OL</sub> =10mA				2	V
VOL	L output voltage F00~F07, F10~F17, F20~F23, F40~F43	V <sub>CC</sub> =3V, I <sub>OL</sub> =3mA				1	V
\/ \/	Historia BO - BO - BO	V <sub>cc</sub> =5V			0.5		V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis P0 <sub>0</sub> ~P0 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub>	V <sub>CC</sub> =3V			0.3		· ·
$V_{T+}-V_{T-}$	Hysteresis RESET	V <sub>cc</sub> =5V			0.5		V
VT+VT-	nysteresis neset	V <sub>cc</sub> =3V			0.3		· ·
$V_{T+}-V_{T-}$	steresis P1 <sub>8</sub> /CLK	use as CLK input	V <sub>CC</sub> =5V		0.5		v
VT+-VT-	Hysteresis F167CLK	use as CER IIIput	V <sub>CC</sub> =3V		0.3		· ·
		V <sub>I</sub> =0V,	V <sub>CC</sub> =5V			<b>-</b> 5	μA
	"L" input current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>2</sub> , P4 <sub>0</sub> ~P4 <sub>3</sub> ,	not use pull-up transistor	V <sub>CC</sub> =3V			-3	μΑ
I <sub>IL</sub>		V <sub>I</sub> =0V,	V <sub>cc</sub> =5V	-0.25	-0.5	-1.0	mA ·
		use pull-up transistor	V <sub>CC</sub> =3V	-0.08	-0.18	<b>−0.35</b>	mA .
1	"I " input current P3	V <sub>1</sub> =0V	V <sub>CC</sub> =5V			<b>-</b> 5	μΑ
I <sub>IL</sub>		VI	V <sub>CC</sub> =3V			-3	μΑ
		V <sub>I</sub> =0V, not use as analog input,	V <sub>CC</sub> =5V			<b>—</b> 5	μA
1	"I" input current P2 - P2	not use pull-up transistor	V <sub>CC</sub> =3V			-3	μΑ
I <sub>IL</sub>	L input current P20~P27	V <sub>1</sub> =0V, not use as analog input,	V <sub>CC</sub> =5V	-0.25	-0.5	-1.0	mA
		use pull-up transistor	$V_{CC}=3V$	-0.08	-0.18	<b>-0.</b> 35	IIIA
1	"L" input current RESET, X <sub>IN</sub>	V <sub>i</sub> =0V	V <sub>CC</sub> =5V			-5	A
l <sub>IL</sub>	L input current RESET, AIN	(X <sub>IN</sub> is at stop mode)	V <sub>CC</sub> =3V			-3	μΑ
	"H" input current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>2</sub> , P4 <sub>0</sub> ~P4 <sub>3</sub> ,	V <sub>i</sub> =V <sub>CC</sub> ,	V <sub>CC</sub> =5V			5	μA
I <sub>IH</sub>	P5 <sub>0</sub> ~P5 <sub>3</sub>	not use pull-up transistor	V <sub>CC</sub> =3V			3	μΑ
I <sub>IH</sub>	"H" input current P3.	V <sub>I</sub> =V <sub>CC</sub>	V <sub>CC</sub> =5V			5	μA
'IH	Transpared to 3	VI — VGC	V <sub>CC</sub> =3V			3	μ.
I <sub>IH</sub>	"H" input current P2-~P2-	V <sub>I</sub> =V <sub>CC</sub> , not use as analog input,	V <sub>CC</sub> =5V			5	μΑ
чн	Trimput current 120 127	not use pull-up transistor	V <sub>CC</sub> =3V			3	μ.
I <sub>IH</sub>	"H" input current BESET Y	V <sub>I</sub> =V <sub>CC</sub> ,	V <sub>cc</sub> =5V			5	μA
чн	The input durient recell, Ain	(X <sub>IN</sub> is at stop mode)	V <sub>CC</sub> =3V			3	μΛ
		At normal operation,	V <sub>CC</sub> =5V		3.5	7	
		A-D conversion is not executed		<del> </del>		0.0	
		X <sub>IN</sub> =4MHz	V <sub>CC</sub> =3V		1.8	3. 6	mA
		At normal operation,	V <sub>cc</sub> =5V		4	8	"""
		A-D conversion is not executed		<del> </del>			
		X <sub>IN</sub> =4MHz	V <sub>CC</sub> =3V		2	4	
	"H" input current P3 <sub>3</sub> "H" input current P2 <sub>0</sub> ~P2 <sub>7</sub> "H" input current RESET, X <sub>IN</sub>	At low-speed mode,	V <sub>CC</sub> =5V		30	80	
		X <sub>COUT</sub> is low-power mode,	•66 0•		50		μA
Icc	Supply current	A-D conversion is not executed	V <sub>CC</sub> =3V		15	40	μ,
'CC	Supply suitem	$X_{IN}=0$ Hz, $X_{CIN}=32$ kHz, $T_a=25$ °C	VCC 34		13	,,,	
		At wait mode,	V <sub>CC</sub> =5V		1	2	mA
		X <sub>IN</sub> =4MHz	V <sub>CC</sub> =3V		0.5	1	
		At wait mode, X <sub>IN</sub> =0Hz,	V <sub>CC</sub> =5V		3	12	
		X <sub>CIN</sub> =32kHz, X <sub>COUT</sub> is		+		_	
		low-power mode, Ta=25℃	V <sub>CC</sub> =3V		2	8	μA
		Stop all oscillation	Ta=25℃		0.1	1	
		V <sub>CC</sub> =5V	Ta=85℃		1	10	
V <sub>RAM</sub>	RAM retention voltage	Stop all oscillation		2			V



### M37471E4-XXXSP/FP M37471E8-XXXSP/FP,M37471E8SS

#### PROM VERSION of M37471M4-XXXSP/FP,M37471M8-XXXSP/FP

#### $\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 2,7 \sim 5.5 \text{V}, v_{ss} = 0 \text{V}, \; T_{a} = -20 \sim 85 \, \text{C}, \; f(X_{\text{IN}}) = 4 \text{MHz}, \; \text{unless otherwise noted})$

0	D	Test Conditions		Limits		Unit
- N - D Vot Z V <sub>FST</sub> Fi t <sub>CONV</sub> C V <sub>VREF</sub> R R <sub>LADDER</sub> L	Parameter	lest Conditions	Mın	Тур.	Max	Unit
_	Resolution				8	bits
_	Non-linearity error				±2	LSB
_	Differential non-linearity error				±0.9	LSB
.,		V <sub>CC</sub> =V <sub>REF</sub> =5. 12V, I <sub>OL(SUM)</sub> =0mA			2	LSB
V <sub>OT</sub>	Zero transition error	V <sub>CC</sub> =V <sub>REF</sub> =3.072V, I <sub>OL(Sum)</sub> =0mA			3	LSB
.,	Full and the second second	V <sub>CC</sub> =V <sub>REF</sub> =5.12V			4	LSB
V <sub>FST</sub>	Full-scale transition error	V <sub>CC</sub> =V <sub>REF</sub> =3. 072V			7	LOB
t <sub>CONV</sub>	Conversion time				25	μs
V <sub>VREF</sub>	Reference input voltage		0.5V <sub>CC</sub>		V <sub>CC</sub>	V
R <sub>LADDER</sub>	Ladder resistance value		2	5	10	kΩ
VIA	Analog input voltage	1	0		V <sub>REF</sub>	V



## **MELPS 740 CPU CORE BASIC FUNCTIONS**

1'

### **MELPS 740**

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### MELPS 740 CPU CORE BASIC FUNCTIONS

Each series of the MELPS 740 Family uses the standard MELPS 740 instruction set. The functions of the MELPS 740 CPU core are explained below. The multiply and divide instructions are not available in every microcomputer, and the clock control instructions differ in each microcomputer. For details, refer to the table of machine instruction or the functional explanation of each microcomputer.

## CENTRAL PROCESSING UNIT (CPU) INTERNAL REGISTERS

The central processing unit (CPU) has the six registers. **Accumulator (A)** 

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

#### Index register X (X), Index register Y (Y)

Both index register X and index register Y are 8-bit registers. In the index addressing modes, the value of the OPERAND is added to the contents of register X or register Y and specifies the real address.

These index registers also have increment, decrement, comparison, and data transfer functions to allow these registers to take some of the functions of the accumulator.

When the T flag in the processor status register is set to

"1", the value contained in index register X becomes the address for the second OPERAND.

#### Stack pointer (S)

The stack pointer is an 8-bit register used during subroutine calls and interrupts. The stack is used to store the current address data and processor status when branching to subroutines or interrupt routines.

The lower eight bits of the stack address are determined by the contents of the stack pointer. The upper eight bits of the stack address are determined by the Stack Page Selection Bit. If the Stack Page Selection Bit is "0", then the RAM in the zero page is used as the stack area. If the Stack Page Selection Bit is "1", then RAM in page 1 is used as the stack area.

The Stack Page Selection Bit is located in the SFR area in the zero page. Note that the initial value of the Stack Page Selection Bit varies with each microcomputer type. Also some microcomputer types have no Stack Page Selection Bit and the upper eight bits of the stack address are fixed.

The operations of pushing register contents onto the stack and popping them from the stack are shown in Fig. 2

#### Program counter (PC)

The program counter is a 16-bit counter consisting of two 8-bit .registers  $PC_H$  and  $PC_L$ . It is used to indicate the address of the next instruction to be executed.




Fig. 1 MELPS 740 CPU register structure




Fig. 2 Register push and pop at interrupt generation and subroutine call

Table 1. Push and pop instructions of accumulator or processor status register

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP



#### Processor status register (PS)

The processor status register is an 8-bit register consisting of flags which indicate the status of the processor after an arithmetic operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

After reset, the Interrupt disable (I) flag is set to "1", but all other flags are undefined. Since the Index X mode (T) and Decimal mode (D) flags directly affect arithmetic operations, they should be initialized in the beginning of a program.

(1) Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

(2) Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

(3) Interrupt disable flag (1)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.

Interrupts are disabled when the I flag is "1".

When an interrupt occurs, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is serviced.

(4) Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

#### (5) Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1". The saved processor status is the only place where the break flag is ever set.

(6) Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory, e.g. the results of an operation between two memory locations is stored in the accumulator. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations, i.e. between memory and memory, memory and I/O, and I/O and I/O. In this case, the result of an arithmetic operation performed on data in memory location 1 and memory location 2 is stored in memory location 1. The address of memory location 1 is specified by index register X, and the address of memory location 2 is specified by normal addressing modes.

#### (7) Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

#### (8) Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag

Table 2. Set and clear instructions of each bit of processor status register

	C flag	Z flag	l flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	_	SEI	SED		SET	_	
Clear instruction	CLC	_	CLI	CLD	_	CLT	CLV	_



5—5

#### ADDRESSING MODE

The MELPS 740 Family has 17 addressing modes and a powerful memory access capability.

When extracting data required for arithmetic and logic operations from memory or when storing the results of such operations in memory, a memory address must be specified. The specification of the memory address is called addressing. The MELPS 740 Family instructions can be classified as 1-byte, 2-byte, and 3-byte instructions. In each case, the first byte is known as the OPCODE which forms the basis of the instruction. A second or third byte is

called an OPERAND which affects the addressing. The contents of index registers X and Y can also effect the addressing.

Although there are many addressing modes, there is always a particular memory location specified. What differs is whether the operand, the index register contents, or a combination of both should be used to specify the memory or jump destination. Based on these 3 types of instructions, the range of variation is increased and operation is enhanced by combinations of the bit operation instructions, jump instruction, and arithmetic instructions.




Fig. 3 Instruction byte configuration



Name

: Immediate addressing mode

**Function** 

: The OPERAND follows im-

mediately after the OPCODE.

Instructions: ADC, AND, CMP, CPX, CPY,

EOR, LDA, LDX, LDY, ORA,


SBC

Example

Machine code

: Mnemonic ADC #\$A5

69<sub>16</sub> A5<sub>16</sub>



Name

: Accumulator addressing mode

**Function** 

: The operation is performed on

the accumulator.

Instructions: ASL, DEC, INC, LSR, ROL,

**ROR** 


Example

: Mnemonic

Machine code

ROL A

2A<sub>16</sub>



Name : Zero page addressing mode

Function : The operation is performed in

zero page memory (00<sub>16</sub> to

FF<sub>16</sub>)

Instructions : ADC, AND, ASL, BIT, CMP,

COM, CPX, CPY, DEC, EOR, INC, LDA, LDM, LDX, LDY, LSR, ORA, ROL, ROR, RRF,


SBC, STA, STX, STY, TST

Example : Mnemonic

Machine code

ADC \$02

65<sub>16</sub> 02<sub>16</sub>



Name : Zero page X addressing mode

Function : The operation is performed on

the zero page memory location whose address is specified by adding the OPERAND to the

contents of index register X.

Instructions : ADC, AND, ASL, CMP, DEC,


DIV, EOR, INC, LDA, LDY, LSR, MUL, ORA, ROL, ROR,

SBC, STA, STY

Example : Mnemonic

emonic Machine code

ADC \$1E,X 75<sub>16</sub> 1E<sub>16</sub>





Name

: Zero page Y addressing mode

**Function** 

The operation is performed on the zero page memory location

whose address is specified by adding the OPERAND to the

contents of index register X.

Instructions : LDX, STX


Example

: Mnemonic

Machine code

LDX \$02,Y

B6<sub>16</sub> 02<sub>16</sub>



Name

: Absolute addressing mode

**Function** 

: The operation is performed on

the memory whose address is specified by first and second

OPERAND.

Instructions: ADC, AND, ASL, BIT, CMP,

CPX, CPY, DEC, EOR, INC, JMP, JSR, LDA, LDX, LDY, LSR, ORA, ROL, ROR, SBC,

STA, STX, STY


Example

: Mnemonic

Machine code

ADC \$AD12

6D<sub>16</sub> 12<sub>16</sub> AD<sub>16</sub>





Name : Absolute X addressing mode

Function : The operation is performed on

the memory location whose address is specified by adding the contents of index register X to the value indicated by the

first and second OPERAND.


Instructions: ADC, AND, ASL, CMP, DEC,

EOR, INC, LDA, LDY, LSR,

ORA, ROL, ROR, SBC, STA

Example : Mnemonic Machine code

ADC \$AD12,X 7D16 1216 AD16



Name : Absolute Y addressing mode

Function : The operation is performed on the memory location whose


the memory location whose address is specified by adding the contents of index register Y to the value indicated by the

first and second OPERAND.

Instructions : ADC, AND, CMP, EOR, LDA, LDX, ORA, SBC, STA

Example : Mnemonic Machine code

ADC \$AD12,Y 79<sub>16</sub> 12<sub>16</sub> AD<sub>16</sub>





Name

: Implied addressing mode

**Function** 

: Implied addressing mode op-

erations need no OPERAND.

Instructions : BRK, CLC, CLD, CLI, CLT,

CLV, DEX, DEY, FST, INX, INY, NOP, PHA, PHP, PLA, PLP, RTI, RTS, SEC, SED, SEI, SET, SLW, STP, TAX, TAY, TSX,

TXA, TXS, TYA, WIT


Example

: Mnemonic

Machine code

CLC

1816



Carry flag reset

Name

: Relative addressing mode

**Function** 

: Conditionally jumps to the

address produced by adding the Program Counter to the

OPERAND.

Instructions : BCC, BCS, BEQ, BMI, BNE,

**BPL, BRA, BVC, BVS** 

Example

: Mnemonic

Machine code


BCC \*-12


90<sub>16</sub> F2<sub>16</sub>

Jumps to \*-12 address when

carry flag(C) is cleared.

Proceed to next address when carry flag(C) is set.





Name

: Indirect X addressing mode

**Function** 

: The operation is performed on the memory location indicated by the contents of two consecutive bytes in zero page memory whose first address is specified by adding the OPER-AND and the contents of index


register X.

Instructions : ADC, AND, CMP, EOR, LDA,

ORA, SBC, STA

Example : Mnemonic Machine code

ADC (\$1E,X) 61<sub>16</sub> 1E<sub>16</sub>



In this example, data I  $(00_{16})$  and data II  $(14_{16})$  have been stored beforehand.

Name

: Indirect Y addressing mode

**Function** 

: The operation is performed on the memory location indicated by adding the contents of index register Y to the contents of two consecutive bytes in zero page memory whose first address is specified by the

OPERAND.

Instructions : ADC, AND, CMP, EOR, LDA,


ORA, SBC, STA

Example

: Mnemonic

Machine code

ADC (\$1E),Y 71<sub>16</sub> 1E<sub>16</sub>



In this example, data I  $(01_{16})$  and Data II  $(12_{16})$  have been stored beforehand



Name

: Indirect absolute addressing

mode

Function

: Jumps to the location specified by the contents of two consecutive bytes whose first address is specified by the first and

second OPERAND.


Instructions : JMP

Example : Mne

: Mnemonic

Machine code

JMP (\$1400) 6C<sub>16</sub> 00<sub>16</sub> 14<sub>16</sub>



In this example,  $FF_{16}$  as data  $\,I\,$  and  $1E_{16}$  as data  $\,I\,$  have been stored beforehand.

Name

: Zero page indirect absolute

addressing mode

Function

: Jumps to the location specified

by the contents of two consecutive bytes in zero page memory whose first address is

specified by the OPERAND.

Instructions : JMP, JSR


Example

: Mnemonic

Machine code

JMP (\$05)

B2<sub>16</sub> 05<sub>16</sub>



In this example,  $\mathrm{FF}_{16}$  as data  $\,\mathrm{I}\,$  and  $\mathrm{1E}_{16}\,\mathrm{as}$  data  $\,\mathrm{II}\,$  have been stored beforehand.



Name

addressing : Zero page bit

mode

**Function** 

: The operation is performed on the bit (specified by the three high order bits of the OPCODE), on the zero page memory loca-

tion specified by the OPERAND.

Instructions : CLB, SEB


Example

: Mnemonic

Machine code

CLB 5,\$04

BF<sub>16</sub> 04<sub>16</sub>



Name

: Zero page bit relative address-

ing mode

Function

: Conditionally jumps to the address specified by adding the second OPERAND to the program counter, depending on the bit (specified by the three higher order bits of the OPCODE) in the zero page memory location specified by

the first OPERAND.

Instructions : BBC, BBS


Example

: Mnemonic

BBC 5,\$04, \*-12

Machine code B7<sub>16</sub> 04<sub>16</sub> F1<sub>16</sub> Jump to \*-12 address when 04<sub>16</sub> address bit 5 is cleared.

Advance to \* +3 address when 04<sub>16</sub> address bit 5 is set.





Name

: Accumulator bit addressing

mode

**Function** 

: The operation is performed on the bit in the accumulator which is specified by the three high order bits of the OPCODE.

There is no OPERAND.


Instructions : CLB, SEB

Example

: Mnemonic

Machine code

CLB 5,A **BB**<sub>16</sub>



Name

: Accumulator bit relative ad-

dressing mode

**Function** 

: Conditionally jumps to the address produced by adding the OPERAND to the program counter, depending on the bit in accumulator (specified by the high order three bits of the

OPCODE).

Instructions : BBC, BBS

Example

: Mnemonic

Machine code


BBC 5,A, \*-12


B3<sub>16</sub> F2<sub>16</sub>




When accumulator bit 5 is set

Bit 5 Accumulator Jump to \*-12 address









Name

: Special page addressing mode

**Function** 

: Jumps to the specified address in the special page area. The lower eight bits are specified by the OPERAND and the upper eight bits are defined by

the special page (see Note 1).

Instructions : JSR

Example : Mnemonic


С

Machine code

JSR \\$FFE0 2216 E016

Note 1 : Note that the special page is defined as the highest addressable 256 bytes of any given microcomputer and may be

"FF $_{16}$ ", "1F $_{16}$ ", "2F $_{16}$ ", etc .





#### LIST OF INSTRUCTION CODES

	D <sub>3</sub> ~D <sub>0</sub>	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D <sub>7</sub> ~D <sub>4</sub>	exadecimal notation	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
			ORA	JSR	BBS		ORA	ASL	BBS		ORA	ASL	SEB		ORA	ASL	SEB
0000	0	BRK	IND, X	ZP, IND	0, A	_	ZP	ZP	0, ZP	PHP	IMM	Α	0, A	-	ABS	ABS	0, ZP
			ORA		BBC		ORA	ASL	BBC		ORA	DEC	CLB		ORA	ASL	CLB
0001	1	BPL	IND, Y	CLT	0, A	_	ZP, X	ZP, X	0, ZP	CLC	ABS Y	Α	0, A	_	ABS, X	ABS, X	0, ZP
0010		JSR	AND	JSR	BBS	BIT	AND	ROL	BBS	DI D	AND	ROL	SEB	віт	AND	ROL	SEB
0010	. 2	ABS	IND, X	SP	1, A	ZP	ZP	ZP	1, ZP	PLP	IMM	Α	1, A	ABS	ABS	ABS	1, ZP
0011	3	ВМІ	AND	SET	BBC		AND	ROL	BBC	SEC	AND	INC	CLB	LDM	AND	ROL	CLB
0011	3	DMI	IND, Y	SEI	1, A		ZP, X	ZP, X	1, ZP	SEC	ABS, Y	Α	1, A	ZP	ABS, X	ABS, X	1, ZP
0100	4	RTI	EOR	STP	BBS	сом	EOR	LSR	BBS	PHA	EOR	LSR	SEB	JMP	EOR	LSR	SEB
0100	7	nii	IND, X	(Note)	2, A	ZP	ZP	ZP	2, ZP	FIIA	IMM	Α	2, A	ABS	ABS	ABS	2, ZP
0101	5	BVC	EOR	_	BBC		EOR	LSR	BBC	CLI	EOR	_	CLB		EOR	LSR	CLB
0101		540	IND, Y		2, A		ZP, X	ZP, X	2, ZP	OLI	ABS, Y		2, A		ABS, X	ABS, X	2, ZP
0110	6	RTS	ADC	MUL	BBS	TST	ADC	ROR	BBS	PLA	ADC	ROR	SEB	JMP	ADC	ROR	SEB
0110	Ů	1113	IND, X	(Note)	3, A	.ZP	ZP	ZP	3, ZP	1.57	IMM	Α	3, A	iND.	ABS	ABS	3, ZP
0111	7	BVS	ADC	_	BBC	_	ADC	ROR	BBC	SEI	ADC	_	CLB	_	ADC	BOR	CLB
			IND, Y		3, A		ZP, X	ZP, X	3, ZP		ABS, Y		3, A		ABS, X	ABS, X	3, ZP
1000	8	BRA	STA	RRF	BBS	STY	STA	STX	BBS	DEY	_	TXA	SEB	STY	STA	STX	SEB
		D1111	IND, X	ZP	4, A	ZP	ZP	ZP	4, ZP		177		4, A	ABS	ABS	ABS	4, ZP
1001	9	BCC	STA	_	BBC	STY	STA	STX	BBG	TYA	STA	TXS	CLB	_	STA		CLB
			IND, Y		4, A	ZP, X	ZP, X	ZP, Y	4, ZP		ABS, Y		4, A		ABS, X		4, ZP
1010	A	LDY	LDA	LDX	BBS	LDY	LDA	LDX	BBS	TAY	LDA	TAX	SEB	LDY	LDA	LDX	SEB
		IMM	IND, X	IMM	5, A	ZP	ZP	ZP	5, ZP		IMM		5, A	ABS	ABS	ABS	5, ZP
1011	В	BCS	LDA	JMP	BBC	LDY	LDA	LDX	BBC	CLV	LDA.	TSX	CLB	LDY	LDA	LDX	CLB
			<del></del>	ZP, IND	5, A	ZP, X	ZP, X	ZP, Y	5, ZP		ABS, Y		5, A		ABS, X	ABS, Y	5, ZP
1100	С	CPY	СМР	SLW (Note)	BBS	CPY	СМР	DEC	BBS	INY	CMP	DEX	SEB	CPY	CMP	DEC	SEB
		IMM	IND, X	∕ WIT	6, A	ZP	ZP	ZP	6, ZP		IMM		6, A	ABS	ABS	ABS	6, ZP
1101	D	BNE	СМР	_	BBC	_ '	СМР	DEC	BBC	CLD	СМР	_	CLB	_	CMP	DEC	CLB
		05:	IND, Y	F07	6, A	05.7	ZP, X	ZP, X	6, ZP		ABS, Y		6, A	, marina	ABS, X	ABS, X	6, ZP
1110	E	CPX	SBC	FST (Note)	BBS	CPX	SBC	INC	BBS	INX	SBC	NOP	SEB	CPX.	SBC	INC	SEB
		IMM	IND, X	/DIV	7, A	ZP	ZP	ZP	Z ZP		IMM		7, A	ABS	ABS	ABS	7, ZP
1111	F	BEQ	SBC	-	BBC	_	SBC	INC	BBC	SED	SEC	_	CLB	-	SBC	ING	CLB
L			IND, Y		7, A	L	ZP, X	ZP, X	7 ZP	L	ABS, Y		7, A	L	ABS, X	ABS, X	7, ZP

Note Support of these instructions depends on the microcomputer type

Instruction	Supported in the following microcomputer types
FST	M50740A-XXXSP, M50740ASP,
SLW	M50741-XXXSP, M50752-XXXSP,
SLVV	M50757-XXXSP, M50758-XXXSP
MUL	Series 7450, Series 38000,
DIV	M37424M8-XXXSP,
DIV	M37524M4-XXXSP

Instruction	Not supported in the following microcomputer types
	M50740A-XXXSP, M50740ASP,
WIT	M50741-XXXSP, M50752-XXXSP,
÷	M50757-XXXSP, M50758-XXXSP
	M50752-XXXSP, M50757-XXXSP,
STP	M50758-XXXSP, M37424M8-XXXSP,
	M37524M4-XXXSP

75°	3-byte instruction
	2-byte instruction
	1-byte instruction



#### MACHINE INSTRUCTIONS

									_	Addr	essi	ng r	nod	е						
Symbol	Function	Details		MF	•		M	1		Α		E	ЗIТ,	A		ΖP		В	Τ,Ζ	P
			0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#
ADC (Note 1) (Note 6)	When T=0 A←A+M+C When T=1	Adds the carry, accumulator and memory contents The results are entered into the accumulator.  Adds the contents of the memory in the				69	2	2							65	3	2			
	M(X)←M(X)+M+C	address indicated by index register X, the contents of the memory specified by the addressing mode and the carry. The results are entered into the memory at the address indicated by index register X.																		
AND (Note 1)	When T=0 A←A ∧ M When T=1 M(X) ←M(X) ∧ M	"AND's" the accumulator and memory contents. The results are entered into the accumulator "AND's" the contents of the memory of the address indicated by index register X and the contents of the memory specified by the addressing mode. The results are entered into the memory at the address indicated by index register X				29	2	2							25	3	2			
ASL	7 0 C ← ←0	Shifts the contents of accumulator or contents of memory one bit to the left. The low order bit of the accumulator or memory is cleared and the high order bit is shifted into the carry flag.							0A	2	1				06	5	2			
BBC (Note 4)	Ab or Mb=0?	Branches when the contents of the bit specified in the accumulator or memory is "0"										13 2i	4	2				17 21	5	3
BBS (Note 4)	A <sub>b</sub> or M <sub>b</sub> =1?	Branches when the contents of the bit specified in the accumulator or memory is "1"										03 2ı	4	2				07 2i	5	3
BCC (Note 4)	C=0?	Branches when the contents of carry flag is "0"																		
BCS (Note 4)	C=1?	Branches when the contents of carry flag is "1"																		
BEQ (Note 4)	Z=1?	Branches when the contents of zero flag is "1"																		
ВІТ	A∧M	"AND's" the contents of accumulator and mem- ory The results are not entered anywhere													24	3	2			
BMI (Note 4)	N=1?	Branches when the contents of negative flag is "1"				L			L											
BNE (Note 4)	Z=0?	Branches when the contents of zero flag is "0"																		
BPL (Note 4)	N=0?	Branches when the contents of negative flag is "0"																		
BRA	PC←PC±offset	Jumps to address specified by adding offset to the program counter							<u></u>											
BRK	$\begin{array}{l} B \!\!\leftarrow \!\! 1 \\ M(S) \!\!\leftarrow \!\! PC_{H} \\ S \!\!\leftarrow \!\! S \!\!- \!\! 1 \\ M(S) \!\!\leftarrow \!\! PC_{L} \\ S \!\!\leftarrow \!\! S \!\!- \!\! 1 \\ M(S) \!\!\leftarrow \!\! PS \\ S \!\!\leftarrow \!\! S \!\!- \!\! 1 \\ PC_{L} \!\!\leftarrow \!\! AD_{L} \\ PC_{H} \!\!\leftarrow \!\! AD_{H} \end{array}$	Executes a software interrupt	00	7	1															



## MELPS 740

									_						Ad	dre	ssing	g mo	ode															F	roc	ess	or st	tatus	reç	jiste	r
7	ZP,	X	T	ZP	γ,Υ		-	ABS	3	A	BS	,х	A	BS	,Υ		IND	)	z	P,IN	1D	II	۷D,	Х	11	ND,	Υ		REI			SP		7	6	5	4	3	2	1	0
0P	n	#	01	r	. :	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	N	v	т	В	D	ı	z	С
75	4	2					6D	4	3	7D	5	3	79	5	3							61	6	2	71	6	2							Z	٧	•	•	•	•	Z	С
35	4	2					2D	4	3	3D	5	3	39	5	3							21	6	2	31	6	2							Z	•	•	•	•	•	Z	•
16	6	2					0E	6	3	1E	7	3																						Z	•	•	•	•	•	z	С
~																																		•	•	•	•	•	•	•	•
																																		•	•	•	•	•	•	•	•
				-	+	-																						90 B0	2	2				•	•	•	•	•	•	•	•
					1																							F0	2	2				•	•	•	•	•	•	•	•
							2C	4	3																									M <sub>7</sub>	M <sub>6</sub>	•	•	•	•	Z	•
			L	-	+								-															30 D0	2	2				•	•	•	•	•	•	•	•
			-	+	+								-															10		2				•	•	•	•	•	•	•	•
		-	$\dagger$	+	$\dagger$					-						-									-			80	4	2				•	•	•	•	•	•	•	•
																				,														•	•	•	1	•	1	•	•



					•				-	\ddr	essi	ing ı	nod	e						_
Symbol	Function	Details		IMI	•	Π	M	1		Α		E	ЗIТ,	A		ΖP		В	IT,Z	P
		-	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0Р	n	#
BVC (Note 4)	V=0?	Branches when the contents of overflow flag is "0"																		
BVS (Note 4)	V=1?	Branches when the contents of overflow flag is "1"																		
CLB	A <sub>b</sub> or M <sub>b</sub> ←0	Clears the contents of the bit specified in the accumulator or memory to "0"										1B 2i	2	1				1F 2	5	2
CLC	C←0	Clears the contents of the carry flag to "0"	18	2	1			-				-			-	-			$^{+}$	
CLD	D←0	Clears the contents of decimal mode flag to "0"	D8	2	1															
CLI	1←0	Clears the contents of interrupt disable flag to "0"	58	2	1															
CLT	<b>T</b> ←0	Clears the contents of index X mode flag to "0"	12	2	1															
CLV	V-0	Clears the contents overflow flag to "0"	В8	2	1														1	
CMP (Note 3)	When T=0 A-M When T=1 M(X)-M	Compares the contents of accumulator and memory Compares the contents of the memory specified by the addressing mode with the contents of the address indicated by index register X				С9	2	2							C5	3	2			
СОМ	M←M	Forms a one's complement of the contents of memory, and stores it into memory													44	5	2		1	
СРХ	х-м	Compares the contents of index register X and memory				ΕO	2	2							E4	3	2		$\top$	7
CPY	Y,—M	Compares the contents of index register Y and memory				C0	2	2							C4	3	2		1	
DEC	A←A−1 or M←M−1	Decrements the contents of the accumulator or memory by 1							1A	2	1				C6	5	2		1	
DEX	x←x−1	Decrements the contents of index register X by	CA	2	1														1	
DEY	Y←Y—1	Decrements the contents of index register Y by	88	2	1														1	
DIV (Note 5)	A←(M(zz+X+1), M(zz+X))/A M(S) ← 1's comple- ment of Remainder S←S−1	Divides the 16-bit data that is the contents of $M(zz+x+1)$ for high byte and the contents of $M(zz+x)$ for low byte by the accumulator Stores the quotient in the accumulator and the 1's complement of the remainder on the stack														,				
EOR (Note 1)	When T=0 A←A₩M  When T=1 M(X)←M(X)₩M	"Exclusive-ORs" the contents of accumulator and memory The results are stored in the accumulator "Exclusive-ORs" the contents of the memory specified by the addressing mode and the contents of the memory at the address indicated by index register X. The results are stored into the memory at the address indicated by index register X.				49	2	2							45	3	2			
FST (Note 5)		Connects oscillator output to the X <sub>OUTF</sub> pin	E2	2	1						-									
INC	A←A+1 or M←M+1	Increments the contents of accumulator or memory by 1							ЗА	2	1				E6	5	2		$\top$	
INX	X←X+1	Increments the contents of index register X by	E8	2	1														$\exists$	-
INY	Y←Y+1	Increments the contents of index register Y by	С8	2	1														$\top$	



														Ad	dres	ssing	g mo	ode																Proc	ess	or s	tatus	s reç	giste	r
	'P,>			ZP,		ـــ	ABS		_	BS			BS			INE				۱D	1	ND,			ND			REI			SP		7	6	5	4	3	2	1	0
0Р	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	N	٧	т	В	D	1	z	С
																											50	2	2				•	•	•	•	•	•	•	•
																											70	2	2				•	•	•	•	•	•	•	•
																								_									•	•	•	•	•	•	•	•
											1			<del> </del>		-		-			-	-		<u> </u>	<del>                                     </del>			-	-	-			•	•	•			•	•	0
																																	•	•	•	•	0	•	•	
																																	•	•	•	•	•	0	•	•
																																	•	•	0	•	•	•	•	•
																																	•	0	•	•	•	•	•	•
D5	4	2				CD	4	3	DD	5	3	D9	5	3							C1	6	2	D1	6	2							N	•	•	•	•	•	Z	С
													l																	-			N	•	•	•	•	•	z	•
						EC	4	3																									N	•	٠	•	•	•	z	С
						СС	4	3																									N	٠	٠	•	•	•	z	С
D6	6	2				CE	6	3	DE	7	3													-									N	•	•	•	•	•	z	•
			Г																														N	•	•	•	•	•	z	•
										-																							N	•	•	•	•	•	z	•
E2	16	2																															•	•	•	•	•	•	•	•
55	4	2				4D	4	3	5D	5	3	59	5	3							41	6	2	51	6	2							N	•	•	•	•	•	z	•
																																	•	•	•	•		•	•	
F6	6	2	_			EF	6	3	FF	7	3	-		-	_			-						_		_							N			•				
	_	_				_		_	_	Ĺ	_		_		_					-				_									N		•		•	•		
																				-	_																			
																																	N	٠	•	•	•	•	z	



						_			_ /	\ddr	essi	ing I	mod	e					
Symbol	Function	Details		IMI	>		IMI	И		Α		E	ЗIТ,	Α		ZΡ		В	IT,Z
			0P	n	#	0F	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n
JMP	If addressing mode is ABS  PC <sub>L</sub> ←AD <sub>L</sub> PC <sub>H</sub> ←AD <sub>H</sub> If addressing mode is IND  PC <sub>L</sub> ←M (AD <sub>H</sub> , AD <sub>L</sub> )  PC <sub>H</sub> ←M (AD <sub>H</sub> , AD <sub>L</sub> +1)  If addressing mode is ZP, IND  PC <sub>L</sub> ←M (00, AD <sub>L</sub> )	Jumps to the specified address																	
	PC <sub>H</sub> ←M (00, AD <sub>L</sub> +1)					1				İ	Į				ļ				
JSR	M(S) ←PC <sub>H</sub> S←S−1 M(S) ←PC <sub>L</sub> S←S−1 After executing the above, if addressing mode is ABS, PC <sub>L</sub> ←AD <sub>L</sub> PC <sub>H</sub> ←AD <sub>H</sub> If addressing mode is SP, PC <sub>L</sub> ←AD <sub>L</sub> PC <sub>H</sub> ←FF If addressing mode is ZP, IND, PC <sub>L</sub> ←M(00, AD <sub>L</sub> )	After storing contents of program counter in stack, and jumps to the specified address																	
104	PC <sub>H</sub> ←M (00, AD <sub>L</sub> +1)		-	-	-		_	<u> </u>		-	_	-		-		_	_		
LDA (Note 2)	When T=0 A←M When T=1 M(X)←M	Load accumulator with contents of memory  Load memory indicated by index register X with contents of memory specified by the addres- sing mode				As	2	2							A5	3	2		
LDM	M←ńn	Load memory with immediate value						†-							3C	4	3		
LDX	х⊷м	Load index register X with contents of memory				A2	2	2							Α6	3	2		
LDY	Y←M	Load index register Y with contents of memory				AC	2	2							Α4	3	2		
LSR	7 0 0 → □ → C	Shift the contents of accumulator or memory to the right by one bit The low order bit of accumulator or memory is stored in carry, 7th bit is cleared							4A	2	1	The second secon			46	5	2		
MUL (Note 5)	$M(S) \cdot A \leftarrow A \times M(zz + X)$ $S \leftarrow S - 1$	Multiplies the accumulator with the contents of memory specified by the zero page X addressing mode and stores the high byte of the result on the stack and the low byte in the accumulator																	
NOP	PC←PC+1	No operation	EΑ	2	1	Ļ	1	<u> </u>	<u> </u>	_	<u></u>	_		<u> </u>	_				$\sqcup$
ORA (Note 1)	When T=0 A←AVM When T=1 M(X)←M(X)VM	"Logical OR's" the contents of memory and accumulator The result is stored in the accumulator "Logical OR's" the contents of memory indicated by index register X and contents of memory specified by the addressing mode. The result is stored in the memory specified by index.				09	2	2		And the state of t					05	3	2		



# MELPS 740

														Ad	dres	sing	m	ode																Proc	ess	or st	atus	reç	jiste	r
Z	ZP,)	K	2	ZP,	Y		ABS	3	A	BS,	,X	Α	BS	Y,		INC	)	Z	P,IN	ID	11	۷D,	X	11	۷D,	Υ		REI	_		SP		7	6	5	4	3	2	1	0
0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n							#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	N	٧	т	В	D	ī	z	С
						4C	3	3							6C	5	3	B2	4	2													•	•	•	•	•	•	•	•
							6									4		02	7	2										22	5	2	•	•	•	•	•			
В5	4	2				AD	4	3	BC	5	3	В9	5	3							A1	6	2	B1	6	2							N	•	•	•	•	•	z	•
																																	•	•	•	•	•	•	•	•
			В6	4	2	ΑE	4	3				BE	5	3													i		-				N	•	•	•	•	•	z	•
B4	4	2				AC	4	3	ВС	5	3					-												_	-				N		•	.•		•	z	-
56	6	2				4E	6	3	5E	7	3																						0	•	•	•	•	•	Z	С
62	15	2																						,				,					•	•	•	•	•	•		•
15	4	2				OD	4	3	1D	5	3	19	5	3							01	6	2	11	6	2							N	•	•	•	•	•	z	•



									_ /	Addr	essi	ing	mod	е						
Symbol	Function	Details		IME	•		MN	A		Α			3IT,	Α		ZΡ		В	IT,Z	Р
			0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#
PHA	M(S) ←A S←S−1	Saves the contents of the accumulator in memory at the address indicated by the stack pointer and decrements the contents of stack pointer by 1	48	3	1															-
PHP	M(S)←PS S←S−1	Saves the contents of the processor status reg- ister in memory at the address indicated by the stack pointer and decrements the contents of the stack pointer by 1	80	3	1															
PLA	S←S+1 A←M(S)	Increments the contents of the stack pointer by 1 and restores the accumulator from the memory at the address indicated by the stack pointer	68	4	1															
PLP	S←S+1 PS←M(S)	Increments the contents of stack pointer by 1 and restores the processor status register from the memory at the address indicated by the stack pointer	28	4	1															
ROL	7 0 	Shifts the contents of the memory or accumula- tor to the left by one bit The high order bit is shifted into the carry flag and the carry flag is shifted into the low order bit							2A	2	1				26	5	2			
ROR	7 0 —C→———	Shifts the contents of the memory or accumula- tor to the right by one bit The low order bit is shifted into the carry flag and the carry flag is shifted into the high order bit							6A	2	1				66	5	2			
RRF	7 0	Rotates the contents of memory to the right by 4 bits													82	8	2			-
RTI	S←S+1 PS←M(S) S←S+1 PC <sub>L</sub> ←M(S) S←S+1 PC <sub>H</sub> ←M(S)	Returns from an interrupt routine to the main routine	40	6	1															
RTS	S←S+1 PC <sub>L</sub> ←M(S) S←S+1 PC <sub>H</sub> ←M(S)	Returns from a subroutine to the main routine	60	6	1															monad
SBC (Note 1) (Note 6)	When T=0 A←A−M−C When T=1 M(X)←M(X)−M−C	Subtracts the contents of memory and complement of carry flag from the contents of accumulator. The results are stored into the accumulator. Subtracts contents of complement of carry flag and contents of the memory indicated by the addressing mode from the memory at the address indicated by index register X. The results are stored into the memory of the address indicated by index register X.				E9	2	2					THE RESERVE THE PROPERTY OF TH		E5	3	2			
SEB	A <sub>b</sub> or M <sub>b</sub> ←1	Sets the specified bit in the accumulator or memory to "1"										0В 21	2	1				0F 2ı	5	2
SEC	C←1	Sets the contents of the carry flag to "1"	38	2	1															_
SED	D <b>←</b> 1	Sets the contents of the decimal mode flag to "1"	F8	2	1															
SEI	1←1	Sets the contents of the interrupt disable flag to "1"	78	2	1															
SET	T←1	Sets the contents of the index X mode flag to "1"	32	2	1															
SLW (Note 5)		Disconnects the oscillator output from the X <sub>OUTF</sub> pin	C2	2	1															



# MITSUBISHI MICROCOMPUTERS MELPS 740

														Ad	dres	ssing	mo	ode															ı	Proc	ess	or st	atus	reg	iste	r
Z	.P,>	(	:	ZP,`	4		ABS	S	A	BS	,X	Α	BS	Y,		INE	)	ZI	P,IN	1D	11	ND,	X ·	11	٧D,	Y	ı	٦EI	_		SP		7	6	5	4	3	2	1	0
P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#		•	•	B	•	•	z •	с •
																												i					•	•	•	•	•	•	•	•
																																	Z		•	•	•	•	Z	•
																																	(\	/alu	e sa	ved	ın s	tack	 :) 	
36	6	2				2E	6	3	3E	7	3																-						Ν	•	•	•	•	•	Z	С
76	6	2				6E	6	3	7E	7	3																						Ν	•	•	•	•	•	z	С
																																	•	•	•	•	•	•	•	•
																																	(V	'alu	e sa	ved	in s	tack	)	
																										-							•	•	•	•	•	•	•	•
F5	4	2				ED	4	3	FD	5	3	F9	5	3							E1	6	2	F1	6	2	-						Ν	V	•	•	•	•	Z	С
				-									-																-				•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	1
								-				-																					•			•				
					-							-					-	-															•	•	1	•	•	•	•	•
								+									-		-				-										•	•	•	•	•	•	•	•



										Addr	ess	ing ı	mod	е						
Symbol	Function	Details		IMI	>		мм	1	Ī	Α		E	ЗΙΤ,	Α		ΖP		В	IT,Z	P
			0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#
STA	M←A	Stores the contents of accumulator in memory													85	4	2		,	,
STP (Note 5)		Stops the oscillator	42	2	1															
STX	M←X	Stores the contents of index register X in memory													86	4	2			
STY	M←Y	Stores the contents of index register Y in memory													84	4	2			
TAX	X←A	Transfers the contents of the accumulator to in- dex register X	AA	2	1															
TAY	Y←A	Transfers the contents of the accumulator to in- dex register Y	A8	2	1															
тѕт	M=0?	Tests whether the contents of memory are "0" or not													64	3	2			
TSX	x←s	Transfers the contents of the stack pointer to in- dex register X	ВА	2	1															
TXA	A←X	Transfers the contents of index register X to the accumulator	8A	2	1															
TXS	s←x	Transfers the contents of index register X to the stack pointer	9A	2	1															
TYA	A←Y	Transfers the contents of index register Y to the accumulator	98	2	1															
WIT (Note 5)		Stops the internal clock	C2	2	1							Ī								

Note 1: The number of cycles "n" is increased by 3 when T is 1
2: The number of cycles "n" is increased by 2 when T is 1
3: The number of cycles "n" is increased by 1 when T is 1
4: The number of cycles "n" is increased by 2 when branching has occurred
5: Support of these instructions depends on the microcomputer type

Instruction	Supported in the following microcomputer types
	M50740A-XXXSP, M50740ASP,
FST	M50741-XXXSP, M50752-XXXSP,
SLW	M50757-XXXSP, M50758-XXXSP
	Series 7450, Series 38000,
MUL	M37424M8-XXXSP,
DIV	M37524M4-XXXSP

Instruction	Not supported in the following microcomputer types
	M50740A-XXXSP, M50740ASP,
WIT	M50741-XXXSP, M50752-XXXSP,
,	M50757-XXXSP, M50758-XXXSP
	M50752-XXXSP, M50757-XXXSP,
STP	M50758-XXXSP, M37424M8-XXXSP,
	M37524M4-XXXSP

6 : N, V, and Z flags are invalid in decimal operation mode



5-26

														Ad	dre	ssin	gmo	ode															1	Proc	ess	or st	atus	reç	jiste	r
Z	(P,	<	7	ZP,	Y	Γ.	AB	3	Α	BS	,X	Α	BS	Y,		INC	)	Z	P,IN	ID	11	۱D,	X	11	۷D,	Y,		REI	-		SP	,	7	6	5	4	3	2	1	0
0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0Р	n	#	0P	n	#	0P	n	#	0P	n	#	0Р	n	#	2	٧	т	В	D	ı	z	С
95	5	2				8D	5	3	9D	6	3	99	6	3							81	7	2	91	7	2							•	•	•	•	•	•	•	•
																																	٠	•	•	•	٠	•	•	•
			96	5	2	8E	5	3																									•	•	•	•	•	•	•	•
94	5	2				80	5	3																									•	•	•	•	•	•	•	•
																																	Ν	•	•	•	•	٠	z	•
																																	Ν	•	•	·	•	•	Z	•
																											<u> </u>						Ν	•	•	•	•	٠	z	•
																																	Ν	•	•	•	•	٠	z	•
																																	Ν	•	•	•	•	•	z	•
										T																							•	•	•	•	•	•	•	•
										T																							N	•	•	•	•	•	z	•
						T																											•	•	•	•	•	•	•	•

Symbol	Contents	Symbol	Contents
IMP	Implied addressing mode	+	Addition
IMM	Immediate addressing mode	_	Subtraction
Α	Accumulator or Accumulator addressing mode	٨	Logical OR
		V	Logical AND
BIT, A	Accumulator bit relative addressing mode	₩	Logical exclusive OR
		_	Negation
ZP	Zero page addressing mode	<b>←</b>	Shows direction of data flow
BIT, ZP	Zero page bit relative addressing mode	Х	Index register X
		Υ	Index register Y
ZP, X	Zero page X addressing mode	S	Stack pointer
ZP, Y	Zero page Y addressing mode	PC	Program counter
ABS	Absolute addressing mode	PS	Processor status register
ABS, X	Absolute X addressing mode	PC <sub>H</sub>	8 high-order bits of program counter
ABS, Y	Absolute Y addressing mode	PC <sub>L</sub>	8 low-order bits of program counter
IND	Indirect absolute addressing mode	AD <sub>H</sub>	8 high-order bits of address
		ADL	8 low-order bits of address
ZP, IND	Zero page indirect absolute addressing mode	FF	FF in Hexadecimal notation
		nn	Immediate value
IND, X	Indirect X addressing mode	М	Memory specified by address designation of any
IND, Y	Indirect Y addressing mode		addressing mode
REL	Relative addressing mode	M (X)	Memory of address indicated by contents of index
SP	Special page addressing mode		register X
С	Carry flag	M (S)	Memory of address indicated by contents of stack
Z	Zero flag		pointer
1	Interrupt disable flag	M(AD <sub>H</sub> , AD <sub>L</sub> )	Contents of memory at address indicated by AD <sub>H</sub> and
Ď	Decimal mode flag		AD <sub>L</sub> , in AD <sub>H</sub> is 8 high-order bits and AD <sub>L</sub> is 8 low-
В	Break flag		order bits
Т	X-modified arithmetic mode flag	M(00, AD <sub>L</sub> )	Contents of address indicated by zero page AD <sub>L</sub>
V	Overflow flag	Ab	1 bit of accumulator
N	Negative flag	Мb	1 bit of memory
		OP	Opcode
		n	Number of cycles
		#	Number of bytes





#### NOTES on USE


Keep the following points in mind while programming.

#### Processor status register

- Initialization of processor status register
   After a reset, the contents of the processor status register (PS) are undefined except for the I flag which is "1". Therefore, flags which affect program execution must be initialized after a reset.
  - In particular, it is essential to initialize the T and D flags because they have an important effect on calculations.
- (2) How to reference the processor status register To reference the contents of the processor status register (PS), execute the PHP instruction once then read the contents of (S+1). If necessary, execute the PLP instruction to return the PS to its original status.
  - A NOP instruction should be executed after every PLP instruction. (The NOP in unnecessary when using a series 38000 microcomputer).









#### Interrupts

The contents of the interrupt request bits can be changed by software, but the values will not change immediately after being overwritten. Therefore, note the following points:

- After changing the value of the interrupt request bits, execute at least one instruction before executing a BBC, BBS, or any other read instruction.
- (2) When clearing an interrupt request bit to "0" and setting an interrupt enable bit to "1" (=setting in an interrupt enable state), it needs to be cleared or set these bits in a separate instruction. The interrupt is accepted because it becomes in the interrupt enable state before clearing the interrupt request bit, if clearing the interrupt request bit and setting the interrupt enable bit are performed in an instruction.

#### **BRK** instruction

(1) It can be detected that the BRK instruction interrupt event or the least priority interrupt event by referring the stored B flag state. Refer the stored B flag state in the interrupt routine, in this case.


However, the microcomputer that has an independent BRK instruction interrupt vector (cf. the 7450 series, the 7470 series, and the 38000 series) are not necessary this detection.


(2) The CPU of all 8-bit microcomputers except the 38000 series have the following bug about the BRK instruction execution.


At the following status,

- 1 the interrupt request bit has set to "1".
- 2 the interrupt enable bit has set to "1".
- 3 the interrupt disable flag (I) has set to "1".

if the BRK instruction is executed, the interrupt disable state is cancelled and it becomes in the interrupt enable state. So that the requested interrupts (the interrupts that corresponding to their request bits have set to "1") are accepted.









#### **Decimal calculations**

#### (1) Execution of decimal calculations


The ADC and SBC are the only instructions which will yield proper decimal results in decimal mode. To calculate in decimal notation, set the decimal mode flag (D) to "1" with the SED instruction. After executing the ADC or SBC instruction, execute another instruction before executing the SEC, CLC, or CLD instruction.

#### (2) Note on flags in decimal mode

When decimal mode is selected, the values of three of the flags in the status register (the N, V, and Z flags) are invalid after a ADC or SBC instruction is executed. The Carry flag (C) is set to "1" if a carry is generated as a result of the calculation, or is cleared to "0" if a borrow is generated. To determine whether a calculation has generated a carry, the C flag must be initialized to "0" before each calculation. To check for a borrow, the C flag must be initialized to "1" before each calculation.

#### JMP instruction

When using the JMP instruction in indirect addressing mode, do not specify the last address on a page as an indirect address.





## **APPENDICES**

6



# SERIES MELPS 740 MASK ROM ORDERING METHOD

### SERIES MELPS 740 MASK ROM ORDERING METHOD

Mitsubishi Electric corp. accepts order to transfer EPROM supplied program data into the mask ROM in single-chip 8-bit microcomputers.


When placing such order, please submit the information described below.

- (1) Mask ROM confirmation form.....1 set (There is a specific form to be used for each model.)
- (2) Data to be written into mask ROM············· EPROM (Please provide three sets containing the identical data.)
- (3) Mark specification form······1 set

#### **NOTES**

- (1) Acceptable EPROM type
  - Any EPROM made by Mitsubishi that is listed in the mask ROM confirmation form may be used.
- (2) EPROM window labeling

Please write the model name and the identification code (A, B, C) on the label for each of the three sets of data EPROMs provided.



- (3) Calculation and indication of checksum code
  Please calculate the total number of data in words in
  the EPROM, and write the number in 4-digit hexade
  - the EPROM, and write the number in 4-digit hexadecimal form in the checksum code field of the mask ROM confirmation form.
- (4) Options
  - Refer to the appropriate data book entry and write the desired options on the mask ROM confirmation form
- (5) Mark specification method
  - The permissible mark specifications differ depending on the shape of package. Please fill out the mark specification form and attach it to the mask ROM confirmation form.

#### **OUTLINE OF ORDER PROCESSING**

Mitsubishi will produce the mask ROM if at least two of the three EPROM sets submitted contain identical data.


If we find error when the submitted EPROMs are compared, we will contact your representative

Thus, we assume responsibility only when we produce the mask ROM that contain data other than the data correctly provided by the customer.

Mitsubishi uses an automatic mask ROM design program to generated the following:

- 1. Drafting data for mask ROM production,
- ROM code listing or EPROM for mask ROM production error check work,
- 3. Mask ROM test program.

The chart below shows the flow of mask ROM production





GZZ-SH00-95A < 75B0 >

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37450M2-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number								
	Date :							
eibt	Section head signature	Supervisor signature						
Receipt								

Note: Please fill in all items marked ...

į		Company		TEL	ΦΦ	Submitted by	Supervisor
* Custom	Customer	name		(	uanc		
		Date issued	Date:		lss sigis		

#### ※ 1. Confirmation


Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name:		M37450M2-XXXSP	M37450N	/12-X	XXFP	•
Checksu	m cc	ode for entire EPROM				(hexadecimal notation)

#### **EPROM** type



Set "FF16" in the shaded area

### ※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37450M2-XXXSP; 80P6 for M37450M2-XXXFP) and attach to the mask ROM confirmation form.



GZZ-SH00-99A < 75B0 >

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37450M4-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number										
ł	Date:									
t ta	Section head signature	Supervisor signature								
Receipt										
ď										

Note: Please fill in all items marked ...

<b>※</b> Customer	Company name	TEL ( )	uance nature	Submitted by	Supervisor
	Customer	Date issued	Date:	Issu	

#### **%1.** Confirmation


Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

	0M4-XXXFP	M3745		M37450M4-XXXSP		Microcomputer name:
(hexadecimal notation)			1	de for entire EPROM	n co	Checksui

EPROM type



Set "FF16" in the shaded area.

#### ※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37450M4-XXXSP; 80P6 for M37450M4-XXXFP) and attach to the mask ROM confirmation form.



GZZ-SH03-07A (9YA0)

### SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37450M4TXXXSP/J MITSUBISHI ELECTRIC

Mask F										
	Date:									
±	Section head signature	Supervisor signature								
Receipt										
B <sub>B</sub>										

Note: Please fill in all items marked%.

		Company		TEL			Submitted by	Supervisor
ж Сі	Customer	name		(	)	uance nature		
	, in the second second	Date issued	Date :			Issu		

#### **%1.** Confirmation


Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

	50M4TXXXJ	M37450M		M37450M4TXXXSP	Ш	Microcomputer name:
			,			
(hexadecimal notation)				de for entire EPROM	um co	Checksu

EPROM type



Set "FF16" in the shaded area.

#### ※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37450M4TXXXSP; 84P0 for M37450M4TXXXJ) and attach to the mask ROM confirmation form.



GZZ-SH01-00A < 76B0 >

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37450M8-XXXSP/FP MITSUBISHI ELECTRIC

Mask I	ROM number								
	Date :								
<b>5</b>	Section head signature	Supervisor signature							
Receipt									
B <sub>8</sub>									

	-				
NOTE .	PIESSE	TIII	ın all	Items	marked*

						io mantoam
		Company	TEL	o o	Submitted by	Supervisor
*	Customer	name	( )	Jance		,
		Date issued	Date:	Issu		

#### ※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

microcomputer name.	☐ M37450M8-XXX5P	☐ M3/450M8-X7	KKFP
Checksu	um code for entire EPROM		(hexadecimal notation)

#### **EPROM** type

□ 27128	□ 27256
0000 — 16K	0000 data 4000 16K

Set "FF16" in the shaded area

#### **%** 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37450M8-XXXSP; 80P6 for M37450M8-XXXFP) and attach to the mask ROM confirmation form.



GZZ-SH03-89A (0YA0)

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37451M4-XXXSP/FP/GP MITSUBISHI ELECTRIC

|--|

	Date:	
<u> </u>	Section head signature	Supervisor signature
Receipt		
Be B		
i	1	

Note: Please fill in all items marked\*

		Company		TEL		Submitted by	Supervisor
*	Customer	name		( )	ance		
	Customer	Date issued	Date:		Issu	aug	,

#### **%** 1. Confirmation

EPROM type

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name: 

M3

」 M37451M4-XXX	S٢
----------------	----

M37451M4-XXXFP

☐ M37451M4-XXXGP

Checksum code for entire EPROM

(hexadecimal notation)

☐ 27128	□ 27256	□ 27512
Address  0000 <sub>16</sub> Area for ASCII codes of the name of the product 'M37451M4—'  1FFF <sub>16</sub> 2000 <sub>16</sub> ROM( 8 K)	Address  0000 <sub>16</sub> Area for ASCII codes of the name of the product  000F <sub>16</sub> 0010 <sub>16</sub> 5FFF <sub>16</sub> 6000 <sub>16</sub> ROM( 8 K)	Address  0000 <sub>16</sub> Area for ASCII codes of the name of the product  000F <sub>16</sub> 0010 <sub>16</sub> DFFF <sub>16</sub> E000 <sub>16</sub> ROM( 8 K)
3FFF <sub>16</sub>	7FFF <sub>16</sub>	FFFF <sub>16</sub>

- (1) Set "FF<sub>16</sub>" in the shaded area
- (2) Write the ASCII codes that indicates the name of the product 'M37451M4—' to addresses 0000<sub>16</sub> to 000F<sub>16</sub>. ASCII codes 'M37451M4—' are listed on the right. The addresses and data are in hexadecimal notation.

Address  $0000_{16}$   $0001_{16}$   $3' = 4 D_{16}$   $3' = 3 3_{16}$   $7' = 3 7_{16}$   $0002_{16}$   $4' = 3 4_{16}$   $0004_{16}$   $5' = 3 5_{16}$   $0005_{16}$   $1' = 3 1_{16}$   $0006_{16}$   $M' = 4 D_{16}$ 

000716

 $4' = 34_{16}$ 

0009<sub>16</sub> 000A<sub>16</sub> 000B<sub>16</sub> 000C<sub>16</sub> 000D<sub>16</sub> 000E<sub>16</sub>

Address

000816



GZZ-SH03-89A (0YA0)

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37451M4-XXXSP/FP/GP MITSUBISHI ELECTRIC

Mask ROM number	

Recommend to writing the following pseudo-command to the assembler source file :

EPROM type	27128	27256	27512
The periods command	*=△\$C000	*=△\$8000	*=△\$0000
The pseudo-command	△.BYTE△ 'M37451M4—'	△.BYTE△ 'M37451M4—'	△.BYTE△ 'M37451M4—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled Write the data correctly.

#### ※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37451M4-XXXSP; 80P6N for M37451M4-XXXFP; 80P6S for M37451M4-XXXGP) and attach to the mask ROM confirmation form.



GZZ-SH03-95A < 0YA0 >

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37451M4DXXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number						
i	Date:					
	Section head signature	Supervisor signature				
Receipt						
8						

Note: Please fill in all items marked ...

		Company	TE	ĒL .		Submitted by	Supervisor
* Customer	Customer	name	(	)	ance		
	Date issued	Date:		Issu			

#### ※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : ☐ M37451M4DXXXSP ☐ M37451M4DXXXFP

Checksum code for entire EPROM (hexadecimal notation)

EPROM type

	27128		27256		27512
Address		Address		Address	
0000 <sub>16</sub> 000F <sub>16</sub> 0010 <sub>16</sub> 1FFF <sub>16</sub> 2000 <sub>16</sub>	Area for ASCII codes of the name of the product 'M37451M4D'	0000 <sub>16</sub> 000F <sub>16</sub> 0010 <sub>16</sub> 5FFF <sub>16</sub> 6000 <sub>16</sub>	Area for ASCII codes of the name of the product 'M37451M4D'	0000 <sub>16</sub> 000F <sub>16</sub> 0010 <sub>16</sub> DFFF <sub>16</sub> E000 <sub>16</sub>	Area for ASCII codes of the name of the product 'M37451M4D'
	ROM(8K)		ROM(8K)		ROM(8K)
3FFF <sub>16</sub>		7FFF <sub>16</sub>		FFFF <sub>16</sub>	

- (1) Set " $FF_{16}$ " in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37451M4D' to addresses 0000<sub>16</sub> to 000F<sub>16</sub>. ASCII codes 'M37451M4D' are listed on the right. The addresses and data are in hexadecimal notation.

Address		Addre
000016	$'M' = 4 D_{16}$	0008
000116	$3' = 33_{16}$	0009
000216	$'7' = 37_{16}$	000A
000316	$^{\prime}4^{\prime} = 34_{16}$	000E
000416	$^{\circ}5^{\circ} = 35_{16}$	0000
000516	$'1' = 31_{16}$	0000
000616	$'M' = 4 D_{16}$	000E
000746	'4' = 34.0	000F

Addross	
Address	
0008 <sub>16</sub>	'D' = $44_{16}$
000916	F F <sub>16</sub>
000A <sub>16</sub>	F F <sub>16</sub>
000B <sub>16</sub>	F F <sub>16</sub>
000C <sub>16</sub>	F F <sub>16</sub>
000D <sub>16</sub>	F F 16
000E <sub>16</sub>	F F <sub>16</sub>
000F <sub>16</sub>	FF <sub>16</sub>



#### MITSUBISHI MICROCOMPUTERS

## SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ-SH03-95A (0YA0)

### SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37451M4DXXXSP/FP MITSUBISHI ELECTRIC

Mask ROM	number	Į	

Recommend to writing the following pseudo-command to the assembler source file :

EPROM type	27128	27256	27512
The needed command	*=△\$C000	<b>*</b> =△\$8000	*=△\$0000
The pseudo-command	△.BYTE△ 'M37451M4D'	△.BYTE△ 'M37451M4D'	△.BYTE△ 'M37451M4D'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

#### ※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37451M4DXXXSP; 80P6N for M37451M4DXXXFP) and attach to the mask ROM confirmation form.



GZZ-SH03-57A < 06A0 >

### **SERIES MELPS 740 MASK ROM CONFIRMATION FORM** SINGLE-CHIP MICROCOMPUTER M37451M8-XXXSP/FP/GP MITSUBISHI ELECTRIC

Mask ROM number

	Date:	
± 5	Section head signature	Supervisor signature
Receipt		
Be		
1		

Note: Please fill in all items marked\*

		Company		TEL			Submitted by	Supervisor
*	Customer	name		(	)	iance nature		
		Date issued	Date :			Issu sigr		

#### **\*1.** Confirmation

EPROM type

3FFF<sub>16</sub>

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name: 

Checksum code for entire EPROM

000716

(hexadecimal notation)

27256 27512 П Address Address 000016 000016 Area for ASCII codes of the name Area for ASCII codes of the name of the product 'M37451M8—' of the product 'M37451M8—' 000F<sub>16</sub> 000F<sub>16</sub> 001016 001016 BFFF<sub>16</sub>

400016 C000<sub>16</sub> ROM(16K) ROM(16K) 7FFF<sub>16</sub> FFFF<sub>16</sub>

(1) Set "FF<sub>16</sub>" in the shaded area.

(2) Write the ASCII codes that indicates the name of the product 'M37451M8-' to addresses 0000<sub>16</sub> to 000F<sub>16</sub>. ASCII codes 'M37451M8-' are listed on the right. The addresses and data are in hexadecimal notation.

Address	1	Address
000016	$'M' = 4 D_{16}$	000816
000116	$'3' = 33_{16}$	000916
000216	$'7' = 37_{16}$	000A <sub>16</sub>
000316	$^{'}4^{'}=34_{16}$	000B <sub>16</sub>
000416	$5' = 35_{16}$	000C <sub>16</sub>
000516	$'1' = 31_{16}$	000D <sub>16</sub>
000616	$'M' = 4 D_{16}$	000E <sub>16</sub>

 $8' = 38_{16}$ 

000F<sub>16</sub>

3	
	$'-'=2 D_{16}$
	F F 16
	F F 16
	F F 16
	F F 16
	F F 16
	F F 16
	F F 16



#### MITSUBISHI MICROCOMPUTERS

## SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ-SH03-57A < 06A0 >

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37451M8-XXXSP/FP/GP MITSUBISHI ELECTRIC

Mask ROM number	

Recommend to writing the following pseudo-command to the assembler source file :

EPROM type	27256	27512
The needle command	<b>*</b> =△\$8000	<b>*</b> =△\$0000
The pseudo-command	△.BYTE△ 'M37451M8—'	△.BYTE△ 'M37451M8—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

#### ※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37451M8-XXXSP; 80P6N for M37451M8-XXXFP; 80P6S for M37451M8-XXXGP) and attach to the mask ROM confirmation form.



GZZ-SH03-96A (0YA0)

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37451M8DXXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number	

	Date :	
Receipt	Section head signature	Supervisor signature
Rec		

Note: Please fill in all items marked%

*	Customer	Company name	<b>TEL</b> ( )	nance	ature	Submitted by	Supervisor
		Date issued	Date :	ISS	sigr		

#### ※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : ☐ M37451M8DXXXSP ☐ M37451M8DXXXFP

Checksum code for entire EPROM (hexadecimal notation)

EPROM type

□ <b>27256</b>			27512	
Address 0000 <sub>16</sub>	Area for ASCII		Address 0000 <sub>16</sub>	Area for ASCII
000F <sub>16</sub>	codes of the name of the product 'M37451M8D'		000F <sub>16</sub>	codes of the name of the product 'M37451M8D'
3FFF <sub>16</sub> 4000 <sub>16</sub>			BFFF <sub>16</sub> C000 <sub>16</sub>	
,,,	ROM(16K)			ROM(16K)
7FFF <sub>16</sub>			FFFF <sub>16</sub>	

- (1) Set "FF<sub>15</sub>" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37451M8D' to addresses 0000<sub>16</sub> to 000F<sub>16</sub>. ASCII codes 'M37451M8D' are listed on the right. The addresses and data are in hexadecimal notation.

Address		Address	
000016	$'M' = 4 D_{16}$	000816	'D' = $44_{16}$
000116	$3' = 33_{16}$	000916	F F <sub>16</sub>
000216	$'7' = 37_{16}$	000A <sub>16</sub>	F F <sub>16</sub>
000316	$4' = 34_{16}$	000B <sub>16</sub>	F F 16
000416	$5' = 35_{16}$	000C <sub>16</sub>	F F 16
000516	$'1' = 31_{16}$	000D <sub>16</sub>	F F 16
000616	$'M' = 4 D_{16}$	000E <sub>16</sub>	FF <sub>16</sub>
0007 <sub>16</sub>	$^{\circ}8^{\circ} = 38_{16}$	000F <sub>16</sub>	F F <sub>16</sub>



#### MITSUBISHI MICROCOMPUTERS

## SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ-SH03-96A (0YA0)

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37451M8DXXXSP/FP MITSUBISHI ELECTRIC

Mask ROM	number	

Recommend to writing the following pseudo-command to the assembler source file:

EPROM type	27256	27512
The pseudo-command	*=△\$8000	*=△\$0000
	△.BYTE△ 'M37451M8D'	△.BYTE△ 'M37451M8D'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

#### **\* 2.** Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37451M8DXXXSP; 80P6N for M37451M8DXXXFP) and attach to the mask ROM confirmation form.



GZZ-SH03-91A(0YA0)

### SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37451MC-XXXSP/FP/GP MITSUBISHI ELECTRIC

Mask ROM number				
±	Date:			
	Section head signature	Supervisor signature		
Receipt				
Re				

Note: Please fill in all items marked ...

*	Company name	,	TEL (	)	ance ature	Submitted by	Supervisor	
•	Gustomer	Datê issued	Date:			Issua		

#### ※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : ☐ M37451MC-XXXSP ☐ M37451MC-XXXFP ☐ M37451MC-XXXGP

Checksum code for entire EPROM (hexadecimal notation)

**EPROM** type

	27256		27512
Address 0000 <sub>16</sub> 000F <sub>16</sub> 0010 <sub>16</sub> 1FFF <sub>16</sub> 2000 <sub>16</sub>	Area for ASCII codes of the name of the product 'M37451MC—'	0000 <sub>16</sub> 0000 <sub>16</sub> 0000 <sub>16</sub> 0010 <sub>16</sub> 9FFF <sub>16</sub> A000 <sub>16</sub>	Area for ASCII codes of the name of the product 'M37451MC—'
7FFF <sub>16</sub>		FFFF <sub>16</sub>	

- (1) Set "FF<sub>16</sub>" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37451MC—' to addresses 0000<sub>16</sub> to 000F<sub>16</sub>. ASCII codes 'M37451MC—' are listed on the right. The addresses and data are in hexadecimal notation.

Address	
000016	'M' = $4 D_{16}$
000116	$'3' = 33_{16}$
000216	$17' = 37_{16}$
000316	$4' = 3 4_{16}$
000416	$5' = 35_{16}$
000516	$'1' = 31_{16}$
000616	$'M' = 4 D_{16}$
000716	$^{\circ}$ C $^{\circ}$ = 4 3 $_{16}$

A -1 -1	
Address	
000816	$'-'=2 D_{16}$
000916	F F 16
000A <sub>16</sub>	F F 16
000B <sub>16</sub>	F F 16
000C <sub>16</sub>	F F 16
000D <sub>16</sub>	F F 16
000E <sub>16</sub>	F F <sub>16</sub>
000F <sub>16</sub>	F F <sub>16</sub>



#### MITSUBISHI MICROCOMPUTERS

## SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ-SH03-91A (0YA0)

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37451MC-XXXSP/FP/GP MITSUBISHI ELECTRIC

Mask ROM number	

Recommend to writing the following pseudo-command to the assembler source file :

EPROM type	27256	27512
The pseudo-command	<b>*</b> =△\$8000	*=△\$0000
	△.BYTE△ 'M37451MC—'	△.BYTE△ 'M37451MC—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

#### ※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (64P4B for M37451MC-XXXSP; 80P6N for M37451MC-XXXFP; 80P6S for M37451MC-XXXGP) and attach to the mask ROM confirmation form.



GZZ-SH02-91A < 9YA0 >

### SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37470M2-XXXSP MITSUBISHI ELECTRIC

Mask ROM number	

Supervisor signature

Note: Please fill in all items marked\*.

		Company	TEL		Submitted by	Supervisor
*	Customer	name	( )	uance nature		
		Date issued	Date:	Issu		

#### **\*1.** Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM (hexadecimal notation)

#### EPROM type

□ 27128	□ 27256	□ 27512
Address  0000 <sub>16</sub> Area for ASCII codes of the name of the product  000F <sub>16</sub> 1/M37470M2—  2FFF <sub>16</sub> 3000 <sub>16</sub>	Address 0000 <sub>16</sub> Area for ASCII codes of the name of the product 'M37470M2—'  6FFF1e 7000 <sub>16</sub>	Address  0000 <sub>16</sub> Area for ASCII codes of the name of the product 'M37470M2—'  0010 <sub>16</sub> EFFF <sub>16</sub> F000 <sub>16</sub>
ROM( 4 K)	ROM( 4 K)	ROM( 4 K)
3FFF <sub>16</sub>	7FFF <sub>16</sub>	FFFF <sub>16</sub>

- (1) Set "FF<sub>16</sub>" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37470M2—' to addresses 0000<sub>16</sub> to 000F<sub>16</sub>. ASCII codes 'M37470M2—' are listed on the right. The addresses and data are in hexadecimal notation.

$'M' = 4 D_{16}$
$'3' = 33_{16}$
$'7' = 37_{16}$
$^{4}$ $^{2}$ $= 34_{16}$
$'7' = 37_{16}$
$0.0 = 30^{10}$

0006<sub>16</sub>

 $'M' = 4 D_{16}$ 

 $^{\circ}2^{\circ} = 32_{16}$ 

Adaress	
000816	
000916	
000A <sub>16</sub>	
000B <sub>16</sub>	
000C <sub>16</sub>	
000D <sub>16</sub>	
000E <sub>16</sub>	
000F <sub>16</sub>	

$-7 = 2 D_{16}$	
F F <sub>16</sub>	
F F <sub>16</sub>	
F F 16	
F F <sub>16</sub>	
F F 46	Ì
FF <sub>16</sub>	١
F F 16	
	,



GZZ-SH02-91A (9YA0)

### SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37470M2-XXXSP MITSUBISHI ELECTRIC

Mask	ROM	number	

Recommend to writing the following pseudo-command to the start address of the assembler source program.

EPROM type	27128	27256	27512
The pseudo-command	*=△\$C000	<b>*</b> =△\$8000	<b>*</b> =△\$0000
	△.BYTE△ 'M37470M2—'	△.BYTE△ 'M37470M2—'	△.BYTE△ 'M37470M2—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

#### ※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (32P4B for M37470M2-XXXSP) and attach to the mask ROM confirmation form.



GZZ-SH02-92A (9YA0)

### SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37470M4-XXXSP MITSUBISHI ELECTRIC

Mask ROM number	
-----------------	--

	Date:	
ŧ	Section head signature	Supervisor signature
Receipt		
<u> </u>		

Note: Please fill in all items marked\*

		Company		TEL		Submitted by	Supervisor
*	Customer	name		( )	ature		
	223.00.	Date issued	Date:		Issus		

#### ※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM (hexadecimal notation)

#### EPROM type

□ 27128			□ 27256		27512
1	Area for ASCII codes of the name of the product 'M37470M4—'	Address 0000 <sub>16</sub> 000F <sub>16</sub> 0010 <sub>16</sub> 5FFF <sub>16</sub> 6000 <sub>16</sub>	Area for ASCII codes of the name of the product 'M37470M4—'	Address 0000 <sub>16</sub> 000F <sub>16</sub> 0010 <sub>16</sub> DFFF <sub>16</sub> E000 <sub>16</sub>	Area for ASCII codes of the name of the product
	ROM( 8 K)		ROM(8K)		ROM( 8 K)
3FFF <sub>16</sub>		7FFF <sub>16</sub>		FFFF <sub>16</sub>	

- (1) Set "FF16" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37470M4—' to addresses 0000<sub>16</sub> to 000F<sub>16</sub>. ASCII codes 'M37470M4—' are listed on the right. The addresses and data are in hexadecimal notation.

	•
Address	
000016	$'M' = 4 D_{16}$
000116	$^{\circ}3^{\circ} = 33_{16}$
000216	$'7' = 37_{16}$
000316	$^{4}$ $^{2}$ $= 34_{16}$
000416	$'7' = 37_{16}$
000516	$'0' = 30_{16}$
000616	$'M' = 4 D_{16}$
000716	$'4' = 34_{16}$

Address	
000816	$'-'=2 D_{16}$
000916	F F <sub>16</sub>
000A <sub>16</sub>	F F 16
000B <sub>16</sub>	F F <sub>16</sub>
000C <sub>16</sub>	F F <sub>16</sub>
000D <sub>16</sub>	F F <sub>16</sub>
000E <sub>16</sub>	FF <sub>16</sub>
000F <sub>16</sub>	F F 16



#### MITSUBISHI MICROCOMPUTERS

## SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ-SH02-92A (9YA0)

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37470M4-XXXSP MITSUBISHI ELECTRIC

Mask ROM	number	

Recommend to writing the following pseudo-command to the start address of the assembler source program.

EPROM type	27128	27256	27512
The manual and a	*=△\$C000	*=△\$8000	<b>*</b> =△\$0000
The pseudo-command	△.BYTE△ 'M37470M4—'	△.BYTE△ 'M37470M4—'	△.BYTE△ 'M37470M4—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

#### **\* 2.** Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (32P4B for M37470M4-XXXSP) and attach to the mask ROM confirmation form.



GZZ-SH02-93A < 9YA0 >

### SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37470M8-XXXSP MITSUBISHI ELECTRIC

Mask F	ROM number	
	Date :	
l ta	Section head signature	Supervisor signature
eceipt		
ا ش		

Note: Please fill in all items marked ...

		Company		TEL			Submitted by	Supervisor
*	Customer	name		(	)	uance iature		
		Date issued	Date:			Issu		

#### **\*1.** Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM (hexadecimal notation)

#### EPROM type

□ 27256	☐ 27512
Address  0000 <sub>16</sub> 000F <sub>16</sub> 0010 <sub>16</sub> 3FFF <sub>16</sub> 4000 <sub>16</sub> ROM(16K)	Address 0000 <sub>16</sub> Area for ASCII codes of the name of the product 'M37470M8—'  BFFF <sub>16</sub> C000 <sub>16</sub> ROM(16K)
7FFF <sub>16</sub>	FFFF <sub>16</sub>

- (1) Set " $FF_{16}$ " in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37470M8—' to addresses 0000<sub>16</sub> to 000F<sub>16</sub>. ASCII codes 'M37470M8—' are listed on the right. The addresses and data are in hexadecimal notation.

Address		Address	
000016	$'M' = 4 D_{16}$	000816	'-'=2 D
000116	$'3' = 33_{16}$	000916	FF
000216	$'7' = 37_{16}$	000A <sub>16</sub>	FF
000316	$'4' = 34_{16}$	000B <sub>16</sub>	FF
000416	$'7' = 37_{16}$	000C <sub>16</sub>	FF
000516	$^{\circ}0^{\circ} = 30_{16}$	000D <sub>16</sub>	FF
000616	$'M' = 4 D_{16}$	000E <sub>16</sub>	FF
000716	$'8' = 38_{16}$	000F <sub>16</sub>	FF



GZZ-SH02-93A (9YA0)

### SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37470M8-XXXSP MITSUBISHI ELECTRIC

Mask ROM number	

Recommend to writing the following pseudo-command to the start address of the assembler source program.

EPROM type	27256	27512
The manual command	*=△\$8000	*=△\$0000
The pseudo-command	△.BYTE△ 'M37470M8—'	△.BYTE△ 'M37470M8—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

#### **\* 2.** Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (32P4B for M37470M8-XXXSP) and attach to the mask ROM confirmation form.

GZZ-SH02-94A < 9YB0 >

### SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37471M2-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number	

	Date:	
ıpt	Section head signature	Supervisor signature
Receipt		
_		

Note: Please fill in all items marked%

		Company	TEL		i	Submitted by	Supervisor
*	Customer	name	(	)	ance		
	l.	Date issued	Date :		lssu		

#### **\*1.** Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : ☐ M37471M2-XXXSP ☐ M37471M2-XXXFP

Checksum code for entire EPROM

(hexadecimal notation)

EPROM type

* *		
□ 27128	□ 27128 □ 27256	
Address  0000 <sub>16</sub> Area for ASCII codes of the name of the product 'M37471M2—'  2FFF <sub>16</sub> 3000 <sub>16</sub>	Address 0000 <sub>16</sub> Area for ASCII codes of the name of the product 000F <sub>16</sub> 'M37471M2—' 0010 <sub>16</sub> 6FFF <sub>16</sub> 7000 <sub>16</sub>	Address  0000 <sub>16</sub> Area for ASCII codes of the name of the product  000F <sub>16</sub> 0010 <sub>16</sub> EFFF <sub>16</sub> F000 <sub>16</sub>
ROM( 4 K)	ROM( 4 K)	ROM( 4 K)
3FFF <sub>16</sub>	7FFF <sub>16</sub>	FFFF <sub>16</sub>

- (1) Set "FF<sub>16</sub>" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37471M2—' to addresses 0000<sub>16</sub> to 000F<sub>16</sub>. ASCII codes 'M37471M2—' are listed on the right. The addresses and data are in hexadecimal notation.

Address	
000016	$'M' = 4 D_{16}$
000116	$3' = 33_{16}$
000216	$'7' = 37_{16}$
000316	$'4' = 34_{16}$
000416	$'7' = 37_{16}$
000516	$'1' = 31_{16}$
000616	$'M' = 4 D_{16}$
000716	$^{\circ}2^{\circ} = 32_{16}$

Address	
0008 <sub>16</sub>	ſ
000916	İ
000A <sub>16</sub>	ľ
000B <sub>16</sub>	
000C <sub>16</sub>	
000D <sub>16</sub>	Ī
000E <sub>16</sub>	ı
000F <sub>16</sub>	Ī

·,	=	2	D	16
		F	F	16
		F	F	16
		F	F	16
		F	F	16
			F	
		F	F	16
		F	F	16



GZZ-SH02-94A (9YB0)

1		
	Mask ROM number	

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37471M2-XXXSP/FP MITSUBISHI ELECTRIC

Recommend to writing the following pseudo-command to the start address of the assembler source program.

EPROM type	27128	27256	27512
<b>T</b> I	*=△\$C000	<b>*</b> =△\$8000	<b>*</b> =△\$0000
The pseudo-command	△.BYTE△ 'M37471M2—'	△.BYTE△ 'M37471M2—'	△.BYTE△ 'M37471M2—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

#### ※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (42P4B for M37471M2-XXXSP; 56P6N for M37471M2-XXXFP) and attach to the mask ROM confirmation form.

GZZ-SH02-95A (9YB0)

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37471M4-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number	,
-----------------	---

	Date :	
pt	Section head signature	Supervisor signature
Receipt		
ă		

Note: Please fill in all items marked ...

	Customer	Company		TEL			Submitted by	Supervisor	
*		name			( )	ance			
*		Date issued	Date:	•	•		lssu		

#### **※1.** Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : □ M37471M4-XXXSP □ M37471M4-XXXFP

Checksum code for entire EPROM (hexadecimal notation)

27128	□ <b>27256</b>	27512		
Address  0000 <sub>16</sub> Area for ASCII codes of the name of the product  000F <sub>16</sub> 1FFF <sub>16</sub> 2000 <sub>16</sub>	Address 0000 <sub>16</sub> Area for ASCII codes of the name of the product 'M37471M4—' 0010 <sub>16</sub> 5FFF <sub>16</sub> 6000 <sub>16</sub>	Address  0000 <sub>16</sub> Area for ASCII codes of the name of the product 'M37471M4—'  0010 <sub>16</sub> DFFF <sub>16</sub> E000 <sub>16</sub>		
ROM(8K)	ROM(8K)	ROM( 8 K)		
3FFF <sub>16</sub>	7FFF <sub>16</sub>	FFFF <sub>16</sub>		

- (1) Set "FF<sub>16</sub>" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37471M4—' to addresses 0000<sub>16</sub> to 000F<sub>16</sub>. ASCII codes 'M37471M4—' are listed on the right. The addresses and data are in hexadecimal notation.

Address	_	Addre
000016	$'M' = 4 D_{16}$	0008
000116	$^{\circ}3^{\circ} = 33_{16}$	0009
000216	$'7' = 37_{16}$	000A
000316	$^{4}$ $^{2}$ $= 34_{16}$	000E
000416	$'7' = 37_{16}$	0000
000516	$'1' = 31_{16}$	0000
000616	$'M' = 4 D_{16}$	000E
000716	$^{'}4' = 34_{16}$	000F

Address 0008 <sub>16</sub> 0009 <sub>16</sub> 000A <sub>16</sub> 000B <sub>16</sub> 000C <sub>16</sub> 000D <sub>16</sub> 000E <sub>16</sub>	'' = 2 D <sub>16</sub> F F <sub>16</sub> F F <sub>16</sub> F F <sub>16</sub> F F <sub>16</sub> F F <sub>16</sub> F F <sub>16</sub> F F <sub>16</sub>



#### MITSUBISHI MICROCOMPUTERS

## SERIES MELPS 740 MASK ROM ORDERING METHOD

GZZ-SH02-95A (9YB0)

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37471M4-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number	

Recommend to writing the following pseudo-command to the start address of the assembler source program.

EPROM type	27128	27256	27512
The pecude command	*=△\$C000	<b>*</b> =△\$8000	*=△\$0000
The pseudo-command	△.BYTE△ 'M37471M4—'	△.BYTE△ 'M37471M4—'	△.BYTE△ 'M37471M4—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

#### **% 2.** Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (42P4B for M37471M4-XXXSP; 56P6N for M37471M4-XXXFP) and attach to the mask ROM confirmation form.

GZZ-SH02-96A (9YB0)

### **SERIES MELPS 740 MASK ROM CONFIRMATION FORM** SINGLE-CHIP MICROCOMPUTER M37471M8-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number	

	Date:			
ot	Section head signature	Supervisor signature		
Receipt	4			
R				

Note: Please fill in all items marked\*

	« Customer	Company		TEL			Submitted by	Supervisor
*		name		( )	ance			
		Date issued	Date:			lssu	ngs	

#### **※1.** Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

☐ M37471M8-XXXSP ☐ M37471M8-XXXFP Microcomputer name:

> Checksum code for entire EPROM (hexadecimal notation)

**EPROM** type

	27256	□ 27512
Address 0000 <sub>16</sub> 000F <sub>16</sub> 0010 <sub>16</sub> 3FFF <sub>16</sub> 4000 <sub>16</sub>	Area for ASCII codes of the name of the product	Address 0000 <sub>16</sub> Area for ASCII codes of the name of the product 'M37471M8-' 0010 <sub>16</sub> BFFF <sub>16</sub> C000 <sub>16</sub> ROM(16K)
7FFF <sub>16</sub>		FFFF <sub>16</sub>

- (1) Set "FF<sub>16</sub>" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37471M8-' to addresses 000016 to 000F<sub>16</sub>. ASCII codes 'M37471M8-' are listed on the right. The addresses and data are in hexadecimal notation.

Address 0000 <sub>16</sub> 0001 <sub>16</sub> 0002 <sub>16</sub>	${}^{'}M' = 4 D_{16}$ ${}^{'}3' = 3 3_{16}$ ${}^{'}7' = 3 7_{16}$	Address 0008 <sub>16</sub> 0009 <sub>16</sub> 000A <sub>16</sub>	$'-' = 2 D_{16}$ $F F_{16}$ $F F_{16}$
000316	$^{\prime}4^{\prime} = 34_{16}$	000B <sub>16</sub>	F F 16
000416	$'7' = 37_{16}$	000C <sub>16</sub>	FF <sub>16</sub>
000516	$'1' = 31_{16}$	000D <sub>16</sub>	F F <sub>16</sub>
000616	$'M' = 4 D_{16}$	000E <sub>16</sub>	F F 16
0007 <sub>16</sub>	$^{\circ}8^{\circ} = 38_{16}$	000F <sub>16</sub>	F F <sub>16</sub>



GZZ-SH02-96A (9YB0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M37471M8-XXXSP/FF
MITSURISHI ELECTRIC

Mask RO	M numb	er	

Recommend to writing the following pseudo-command to the start address of the assembler source program.

EPROM type	27256	27512
The meaning areas and	*=△\$8000	*=△\$0000
The pseudo-command	△.BYTE△ 'M37471M8—'	△.BYTE△ 'M37471M8—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

#### ※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (42P4B for M37471M8-XXXSP; 56P6N for M37471M8-XXXFP) and attach to the mask ROM confirmation form.



GZZ-SH04-34A < 13A0 >

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38002M2-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number	
-----------------	--

	Date :	
Receipt	Section head signature	Supervisor signature

Note: Please fill in all items marked \*.

*	Customer	Company name		TEL (	)	lance	ature	Submitted by	Supervisor
		Date issued	Date:			Issi	sıgr	,	

#### ※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name:

7	1400	~~~	40	<b>^^\/\</b>
	MXX	ロロント	ハンー	XXXS

☐ M38002M2-XXXFP

Checksum code for entire EPROM

(hexadecimal notation)

EPROM type (indicate the type used)

	27256	[	27512
EPROM ad	dress	EPROM ac	ddress
000016	Product name	000016	Product name
000F <sub>16</sub>	ASCII code 'M38002M2—'	000F <sub>16</sub>	ASCII code 'M38002M2—'
0010 <sub>16</sub>		0010 <sub>16</sub>	
}			
607F <sub>16</sub>		E07F <sub>16</sub>	
608016	data	E080 <sub>16</sub>	data
7FFD <sub>16</sub>	ROM 8062 bytes	FFFD <sub>16</sub>	ROM 8062 bytes
7FFE <sub>16</sub>		FFFE <sub>16</sub>	
7FFF <sub>16</sub>		FFFF <sub>16</sub>	

In the address space of the microcomputer, the internal ROM area is from address E080 $_{16}$  to FFFD $_{16}$ . The reset vector is stored in addresses FFFC $_{16}$  and FFFD $_{16}$ .

- Set the data in the unused area (the shaded area of the diagram) to "FF<sub>16</sub>".
- (2) The ASCII codes of the product name "M38002M2-" must be entered in addresses 0000<sub>16</sub> to 0008<sub>16</sub>. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address		Address	
000016	$'M' = 4 D_{16}$	000816	$'-'=2 D_{16}$
000116	$'3' = 33_{16}$	000916	F F <sub>16</sub>
000216	$^{\circ}8^{\circ} = 38_{16}$	000A <sub>16</sub>	F F <sub>16</sub>
000316	$0' = 30_{16}$	000B <sub>16</sub>	F F 16
000416	$0' = 30_{16}$	000C <sub>16</sub>	F F <sub>16</sub>
000516	$^{\circ}2^{\circ} = 32_{16}$	000D <sub>16</sub>	F F 16
000616	$'M' = 4 D_{16}$	000E <sub>16</sub>	F F <sub>16</sub>
0007 <sub>16</sub>	$^{\circ}2^{\circ} = 32_{16}$	000F <sub>16</sub>	F F <sub>16</sub>



_	77	-SH04	244	/	121	'n	`
( ·	i//-	-5404	—:34A	<	7.37	w	`

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38002M2-XXXSP/FP MITSUBISHI ELECTRIC

Mask	ROM	numbe	r		

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
The second consensed	*=△\$8000	*=△\$0000
The pseudo-command	.BYTE△ 'M38002M2—'	.BYTE△ 'M38002M2—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

#### \* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38002M2-XXXSP, 64P6N for M38002M2-XXXFP) and attach it to the mask ROM confirmation form.

	y standard ne format of the specifications for tions for each ROM	the	product to be delivered.
	ROM code list unnecessary (sta	anda	rd).
	ROM code list necessary.		
Note that ea	ach format has the same scope o	f gua	arantee. Therefore, the standard format is recommended.
		out u	sage for use in our product inspection:
	Ceramic resonator		Quartz crystal
	External clock input		Other ( )
At what fr	equency?	f(X	MHz
(2) In which o	operation mode will you use your	mic	rocomputer?
	Single-chip mode		Memory expansion mode
	Microprocessor mode		ı
፠5. Comme	ents		



GZZ-SH03-22A < 9YA0 >

### SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38002M4-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number							
	Date:						
ot	Section head signature	Supervisor signature					
Receipt							
æ							

Note: Please fill in all items marked \*.

		Company		TEL		ee	o ´	Submitted by	Supervisor
*	Customer	name		(	)	nan	atu		
		Date issued	Date:			ISS	sıgr		


#### **%1.** Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name:		M38002M4-XXXSP	M3800	2M4-	XXXFF	•
Checksu	m cc	de for entire EPROM	1			(hexadecimal notation



In the address space of the microcomputer, the internal ROM area is from address  $\rm C080_{16}$  to FFFD<sub>16</sub>. The reset vector is stored in addresses FFFC<sub>16</sub> and FFFD<sub>16</sub>.

- Set the data in the unused area (the shaded area of the diagram) to "FF<sub>16</sub>".
- (2) The ASCII codes of the product name "M38002M4—" must be entered in addresses 0000<sub>16</sub> to 0008<sub>16</sub>. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address		Address	
000016	$'M' = 4 D_{16}$	000816	$'-'=2 D_{16}$
000116	$3' = 33_{16}$	000916	F F 16
000216	$^{\circ}8^{\circ} = 38_{16}$	000A <sub>16</sub>	F F 16
000316	$'0' = 30_{16}$	000B <sub>16</sub>	F F 16
000416	$^{\circ}0^{\circ} = 30_{16}$	000C <sub>16</sub>	F F 16
000516	$^{\circ}2^{\circ} = 32_{16}$	000D <sub>16</sub>	F F 16
000616	$'M' = 4 D_{16}$	000E <sub>16</sub>	F F 16
000716	$^{4}$ $^{2}$ $= 34_{16}$	000F <sub>16</sub>	F F 16



G77	.ടഥവാ_	_99 <b>A</b> (	QVA()

SERIES MELPS 740 MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M38002M4-XXXSP/FP
MITSUBISHI ELECTRIC

Mask ROM number	

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
The second community	*=△\$8000	*=△\$0000
The pseudo-command	.BYTE△ 'M38002M4—'	.BYTE△ 'M38002M4—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

#### \* 2. Mark specification

**%5.** Comments

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38002M4-XXXSP, 64P6N for M38002M4-XXXFP) and attach it to the mask ROM confirmation form.

C	hoose th	y standard ne format of the specifications fo tions for each ROM	r the	product to be delivered.	
		ROM code list unnecessary (st	anda	rd).	
		ROM code list necessary.			4
Not	te that ea	ach format has the same scope of	of gu	arantee. Therefore, the standard for	mat is recommended.
P	lease an	conditions iswer the following questions abyou use the X <sub>IN</sub> -X <sub>OUT</sub> oscillator?	out u	sage for use in our product inspecti	on:
		Ceramic resonator		Quartz crystal	
		External clock input		Other ( )	
Α	at what fr	equency?	f(X	<sub>N</sub> )= MHz	
(2) Ir	n which c	pperation mode will you use your	mic	ocomputer?	
		Single-chip mode		Memory expansion mode	
		Microprocessor mode			



GZZ-SH04-30A < 13A0 >

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38004M8-XXXSP/FP MITSUBISHI ELECTRIC

Mask R	ОМ	nı	um	ber		

	Date:	
ta.	Section head signature	Supervisor signature
Receipt		
œ		

Note: Please fill in all items marked%.

	Customer	Company name (	TEL		Submitted by	Supervisor	
*			,	( )	ature		
i		Date issued	Date:		Issi		

#### **\*1.** Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.


Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name:	M38004M8-XXXSP	M38004M8-XXXFP

Checksum code for entire EPROM	İ		(hexadecimal notation)

EPROM type (indicate the type used)



In the address space of the microcomputer, the internal ROM area is from address  $8080_{16}$  to FFFD<sub>16</sub>. The reset vector is stored in addresses FFFC<sub>16</sub> and FFFD<sub>16</sub>.

- Set the data in the unused area (the shaded area of the diagram) to "FF<sub>16</sub>".
- (2) The ASCII codes of the product name "M38004M8—" must be entered in addresses 0000<sub>16</sub> to 0008<sub>16</sub>. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address		Address	
000016	$'M' = 4 D_{16}$	0008 <sub>16</sub>	$'-'=2 D_{16}$
000116	$^{\circ}3^{\circ} = 33_{16}$	000916	FF <sub>16</sub>
000216	$^{\circ}8^{\circ} = 38_{16}^{\circ}$	000A <sub>16</sub>	F F 16
000316	$^{\circ}0^{\circ} = 30_{16}$	000B <sub>16</sub>	F F <sub>16</sub>
000416	$^{\circ}0^{\circ} = 30_{16}$	000C <sub>16</sub>	F F <sub>16</sub>
000516	$^{4}$ $^{2}$ $^{2}$ $^{3}$ $^{4}$ $^{16}$	000D <sub>16</sub>	F F 16
000616	$'M' = 4 D_{16}$	000E <sub>16</sub>	FF <sub>16</sub>
000716	'8' = 38 <sub>16</sub>	000F <sub>16</sub>	F F 16



C77	_SH04.	204/	4040
(1//-	-SHU4.	—:3UA (	1.3A(1)

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38004M8-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number	

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
Th	*=△\$8000	*=△\$0000
The pseudo-command	.BYTE△ 'M38004M8—'	.BYTE△ 'M38004M8—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

#### **%** 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38004M8-XXXSP, 64P6N for M38004M8-XXXFP) and attach it to the mask ROM confirmation form.

	y standard ne format of the specifications for tions for each ROM	· the	product to be delivered.				
	☐ ROM code list unnecessary (standard).						
	ROM code list necessary.						
Note that ea	ach format has the same scope o	f gua	arantee. Therefore, the standard format is recommended.				
		out u	sage for use in our product inspection:				
	Ceramic resonator		Quartz crystal				
	External clock input		Other ( )				
At what fr	equency?	f(X	MHz				
(2) In which o	operation mode will you use your	mic	rocomputer?				
	Single-chip mode		Memory expansion mode				
	Microprocessor mode						
W.F. Camma							

★ 5. Comments

GZZ-SH04-28A (13A0)

### SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38007M4-XXXSP/FP MITSUBISHI ELECTRIC

	 _	
Mask ROM number		

	Date:	
	Section head signature	Supervisor signature
Receipt		
Rec		
l.		

Note: Please fill in all items marked\*.

		Company name		TEL (	)	0	ature	Submitted by	Supervisor
*	Customer	Date issued	Date:			ng :	signa		

#### ※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name:

٦.	N 400	007		XXX	CI
	10/1.32	1111/	1/1/4-	. x x x	. `

☐ M38007M4-XXXFP

Checksum code for entire EPROM

(hexadecimal notation)

EPROM type (indicate the type used)

EPHOM type (indicate tile type used)					
	27256			27512	
EPROM add	Iress		EPROM add	ress	
0000 <sub>16</sub>	Product name ASCII code 'M38007M4—'		0000 <sub>16</sub>	Product name ASCII code 'M38007M4—'	
0010 <sub>16</sub>			0010 <sub>16</sub>		
407F <sub>16</sub>			C07F <sub>16</sub>		
4080 <sub>16</sub>	data		C080 <sub>16</sub>	data	
7FFD <sub>16</sub>	ROM 16254 bytes		FFFD <sub>16</sub>	ROM 16254 bytes	
7FFE <sub>16</sub>	<i>V//////</i>		FFFE <sub>16</sub>		
7FFF <sub>16</sub>	<u> </u>		FFFF <sub>16</sub>		

In the address space of the microcomputer, the internal ROM area is from address  $C080_{16}$  to FFFD<sub>16</sub>. The reset vector is stored in addresses FFFC<sub>16</sub> and FFFD<sub>16</sub>.

- Set the data in the unused area (the shaded area of the diagram) to "FF<sub>16</sub>".
- (2) The ASCII codes of the product name "M38007M4—" must be entered in addresses 0000<sub>16</sub> to 0008<sub>16</sub>. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address		Address	
000016	$'M' = 4 D_{16}$	0008 <sub>16</sub>	$'-'=2 D_{16}$
000116	$^{\circ}3^{\circ} = 33_{16}$	000916	F F 16
000216	$'8' = 38_{16}$	000A <sub>16</sub>	F F 16
000316	$^{\circ}0^{\circ} = 30_{16}$	000B <sub>16</sub>	F F 16
000416	$^{\circ}0^{\circ} = 30_{16}$	000C <sub>16</sub>	F F 16
000516	$'7' = 37_{16}$	000D <sub>16</sub>	F F 16
000616	$'M' = 4 D_{16}$	000E <sub>16</sub>	F F 16
0007 <sub>16</sub>	$^{4}$ $^{2}$ $=$ 3 4 $_{16}$	000F <sub>16</sub>	F F <sub>16</sub>



GZZ-SH04-28A (13A0)	G77-	-SH04	-28A <	13A0
---------------------	------	-------	--------	------

Mask ROM number	
Wask How Humber	

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38007M4-XXXSP/FP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
The pseudo-command	*=△\$8000	*=△\$0000
	.BYTE△ 'M38007M4—'	.BYTE△ 'M38007M4—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

### ※ 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38007M4-XXXSP, 64P6N for M38007M4-XXXFP) and attach it to the mask ROM confirmation form.

	y standard ne format of the specifications for tions for each ROM	the	product to be deli	vered.		
	ROM code list unnecessary (standard).					
	ROM code list necessary.					
Note that ea	Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.					
	conditions nswer the following questions abo you use the X <sub>IN</sub> -X <sub>OUT</sub> oscillator?	out us	sage for use in our	product inspection:		
	Ceramic resonator		Quartz crystal			
	External clock input		Other (	)		
At what fr	equency?	f(X <sub>I</sub>	<sub>N</sub> )=	MHz		
(2) In which operation mode will you use your microcomputer?						
	Single-chip mode		Memory expansion	n mode		
	Microprocessor mode					

★ 5. Comments

GZZ-SH03-63A < 07A0 >

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M3-XXXFP/GP MITSUBISHI ELECTRIC

r I
-----

	Date :	
	Section head signature	Supervisor signature
Receipt		
l &		
	١	

Note: Please fill in all items marked \*.

*	Customer	Company name		TEL (	)	lance	Supervisor
^	Gustomer	Date issued	Date :			Issu	ŕ

#### **\*1.** Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name : ☐ M38062M3-XXXFP ☐ M38062M3-XXXGP

Checksum code for entire EPROM (hexadecimal notation)

EPROM type (indicate the type used)

□ 27256		□ 27512	
EPROM add	ress	EPROM add	ress
000016	Product name ASCII code	000016	Product name ASCII code
000F <sub>16</sub>	'M38062M3'	000F <sub>16</sub>	'М38062М3—'
0010 <sub>16</sub>		0010 <sub>16</sub>	
507F <sub>16</sub>		D07F <sub>16</sub>	
5080 <sub>16</sub>	data	D080 <sub>16</sub>	data
7FFD <sub>16</sub>	ROM 12158 bytes	FFFD <sub>16</sub>	ROM 12158 bytes
7FFE <sub>16</sub>		FFFE <sub>16</sub>	
7FFF <sub>16</sub>		FFFF <sub>16</sub>	V//////

In the address space of the microcomputer, the internal ROM area is from address  $D080_{16}$  to FFFD<sub>16</sub>. The reset vector is stored in addresses FFFC<sub>16</sub> and FFFD<sub>16</sub>.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF $_{16}$ ".
- (2) The ASCII codes of the product name "M38062M3—" must be entered in addresses 0000<sub>16</sub> to 0008<sub>16</sub>. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address		Address	
000016	$'M' = 4 D_{16}$	000816	$'-'=2 D_{16}$
000116	$^{\circ}3^{\circ} = 33_{16}$	000916	F F <sub>16</sub>
000216	$^{\circ}8^{\circ} = 38_{16}$	000A <sub>16</sub>	F F <sub>16</sub>
000316	$^{\circ}0^{\circ} = 30_{16}$	000B <sub>16</sub>	F F <sub>16</sub>
000416	$^{\circ}6^{\circ} = 36_{16}$	000C <sub>16</sub>	F F <sub>16</sub>
000516	$^{\circ}2^{\circ} = 32_{16}$	000D <sub>16</sub>	F F <sub>16</sub>
000616	$'M' = 4 D_{16}$	000E <sub>16</sub>	F F <sub>16</sub>
0007 <sub>16</sub>	$^{\circ}3^{\circ} = 33_{16}$	000F <sub>16</sub>	F F <sub>16</sub>



$\overline{}$	77	011	2	CO A	,	07	A 0	1
la	ZZ-	-5HI	1.5-	·n.sa	١,	U/	ΑU	7

Mask ROM number	
Wask How Halliber	

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M3-XXXFP/GP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512	
	*=△\$8000	*=△\$0000	
The pseudo-command	.BYTE△ 'M38062M3—'	.BYTE△ 'M38062M3—'	

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

### ※ 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38062M3-XXXFP, 80P6S for M38062M3-XXXGP) and attach it to the mask ROM confirmation form

mask ROM confirmation form.	WISSOS WIS-AAATT, SOLOS TOL WISSOS WIS-AAACT, and attach
<ul> <li>3. Delivery standard</li> <li>Choose the format of the specifications fo</li> <li>Specifications for each ROM</li> </ul>	or the product to be delivered.
☐ ROM code list unnecessary (st	tandard).
☐ ROM code list necessary.	
<ul><li>4. Usage conditions</li></ul>	of guarantee. Therefore, the standard format is recommended.
☐ Ceramic resonator	☐ Quartz crystal
☐ External clock input	□ Other ( )
At what frequency?	$f(X_{IN}) = $ MHz
2) In which operation mode will you use you	r microcomputer?
☐ Single-chip mode	☐ Memory expansion mode
☐ Microprocessor mode	

**%** 5. Comments

GZZ-SH03-26A < 9YA0 >

## SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38063M6-XXXFP/GP MITSUBISHI ELECTRIC

	Date:	
ļ .	Section head signature	Supervisor signature
Receipt		
Pe Pe		

Note: Please fill in all items marked\*.

		Company		TEL				Submitted by	Supervisor
*	Customer	name		(	)	ance ature	Ė		
		Date issued	Date:			ıssı	sign		

#### **\*1.** Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name:

1	1 M38063M	6 VVVE
ı	I IVI38UD3IVI	n-XXXF1

☐ M38063M6-XXXGP

Checksum code for entire EPROM

(hexadecimal notation)

#### EPROM type (indicate the type used)

, , , , ,	(		
	27256	□ 27512	
EPROM add	ress	EPROM address	
000016	Product name ASCII code	0000 <sub>16</sub> Product name ASCII code	
000F <sub>16</sub>	'M38063M6—'	000F <sub>16</sub> 'M38063M6—'	
0010 <sub>16</sub>		0010 <sub>16</sub>	
207F <sub>16</sub>	V//////	A07F <sub>16</sub>	
2080 <sub>16</sub>	data	A080 <sub>16</sub> data	
7FFD <sub>16</sub>	ROM 24446 bytes	FFFD <sub>16</sub> ROM 24446 bytes	
7FFE <sub>16</sub>		FFFE <sub>16</sub>	7
7FFF <sub>16</sub>		FFFF <sub>16</sub>	1

In the address space of the microcomputer, the internal ROM area is from address A080 $_{16}$  to FFFD $_{16}$ . The reset vector is stored in addresses FFFC $_{16}$  and FFFD $_{16}$ .

- Set the data in the unused area (the shaded area of the diagram) to "FF<sub>16</sub>".
- (2) The ASCII codes of the product name "M38063M6—" must be entered in addresses 0000<sub>16</sub> to 0008<sub>16</sub>. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address		Ad
000016	$'M' = 4 D_{16}$	00
000116	$^{\circ}3^{\circ} = 33_{16}$	00
000216	$'8' = 38_{16}$	00
000316	$'0' = 30_{16}$	00
000416	$'6' = 36_{16}$	00
000516	$^{\circ}3^{\circ} = 33_{16}$	00
000616	'M' = $4 D_{16}$	00
000716	$6' = 36_{16}$	00

Address	
000816	$'-'=2 D_{16}$
0009 <sub>16</sub>	FF <sub>16</sub>
000A <sub>16</sub>	F F <sub>16</sub>
000B <sub>16</sub>	F F <sub>16</sub>
000C <sub>16</sub>	F F <sub>16</sub>
000D <sub>16</sub>	F F <sub>16</sub>
000E <sub>16</sub>	F F <sub>16</sub>
000F <sub>16</sub>	F F <sub>16</sub>



G	77	 SHO	ነ3-	-26	ìΑ	<	97	Α	n	١

## SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38063M6-XXXFP/GP MITSUBISHI ELECTRIC

Mask ROM number	·

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
Th	*=△\$8000	*=△\$0000
The pseudo-command	.BYTE△ 'M38063M6—'	.BYTE△ 'M38063M6—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

#### **※ 2.** Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38063M6-XXXFP, 80P6S for M38063M6-XXXGP) and attach it to the mask ROM confirmation form.

#### **% 3.** Delivery standard

<b>~</b> .					
Choose the	tormat of the	specifications	tor the p	roduct to b	e delivered.

(1)		tions for each ROM		
	☐ ROM code list unnecessary (standard).			
		ROM code list necessary.		

Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.

	L. Usage conditions Please answer the following question How will you use the X <sub>IN</sub> -X <sub>OUT</sub> oscilla	ns about usage for use in our product inspect ator?	tior
	☐ Ceramic resonator	☐ Quartz crystal	
	<ul> <li>External clock input</li> </ul>	☐ Other ( )	
	At what frequency?	$f(X_{IN}) = $ MHz	
(2)	In which operation mode will you use	e your microcomputer?	
	☐ Single-chip mode	☐ Memory expansion mode	
	☐ Microprocessor mode		

**% 5.** Comments

GZZ-SH03-27A (9ZA1)

## SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38102M5-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number							
	Date : Section head signature	Supervisor signature					
Receipt	signature	signature					
ä							

Note: Please fill in all items marked\*.

		Company		TEL				Submitted by	Supervisor
*	Customer	name		(	)	lance	atur		
		Date issued	Date:			ISSI	sıgı		

#### **※1.** Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name:

M38102M5-XX

☐ M38102M5-XXXFP

Checksum code for entire EPROM

(hexadecimal notation)

EPROM type (indicate the type used)

	indicate the type	
	27256	□ 27512
EPROM addres	S	EPROM address
000016	Product name	0000 <sub>16</sub> Product name
000F <sub>16</sub>	ASCII code 'M38102M5—'	000F <sub>16</sub> ASCII code 'M38102M5—'
001016	RESMOD option	0010 <sub>16</sub> RESMOD option
0011 <sub>16</sub>	/////////	0011 <sub>16</sub>
307F <sub>16</sub>		B07F <sub>16</sub> B080 <sub>16</sub>
3080 <sub>16</sub>	data	data
7FFD <sub>16</sub>	ROM 20350 bytes	FFFD <sub>16</sub> ROM 20350 bytes FFFE <sub>16</sub>
7FFE <sub>16</sub>		
7FFF <sub>16</sub>	V/I/I/I	FFFF <sub>16</sub>

In the address space of the microcomputer, the internal ROM area is from address  $B080_{16}$  to FFFD $_{16}$ . The reset vector is stored in addresses FFFC $_{16}$  and FFFD $_{16}$ 

- Set the data in the unused area (the shaded area of the diagram) to "FF<sub>16</sub>".
- (2) The ASCII codes of the product name "M38102M5—" must be entered in addresses 0000<sub>16</sub> to 0008<sub>16</sub>. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address		Address	
000016	$'M' = 4 D_{16}$	000816	$'-'=2 D_{16}$
000116	$3' = 33_{16}$	0009 <sub>16</sub>	F F 16
000216	$^{\circ}8^{\circ} = 38_{16}$	000A <sub>16</sub>	F F 16
000316	$'1' = 31_{16}$		F F 16
000416	$'0' = 30_{16}$	000C <sub>16</sub>	F F 16
000516	$^{\circ}2^{\circ} = 32_{16}$	000D <sub>16</sub>	F F 16
000616	$'M' = 4 D_{16}$	000E <sub>16</sub>	F F <sub>16</sub>
0007 <sub>16</sub>	$^{\circ}5^{\circ} = 35_{16}$	000F <sub>16</sub>	F F 16



G77_	SHUS	27	A ( C	17 A -	۱)

## SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38102M5-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number	

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
The second reserved	*=△\$8000	*=△\$0000
The pseudo-command	.BYTE△ 'M38102M5—'	.BYTE△ 'M38102M5—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

\* 2. Option specification (write the option data also to the specified address of the EPROM)

Reset m	node switching option		
	Normal operation start mode	 01 <sub>16</sub>	Address 0010
	Low-speed operation start mode	 00 <sub>16</sub>	7.00.000 00 1010

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
Reset mode option	<b>*</b> =△\$8010	<b>*</b> =△\$0010
	.BYTE△ \$XX	.BYTE△ \$XX

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed. Write the data correctly. As for the option, if the contents of the confirmation and conflict with those of the EPROM, the contents of the EPROM are preferred.

#### **3.** Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38102M5-XXXSP, 64P6N for M38102M5-XXXFP) and attach it to the mask ROM confirmation form.

#### **% 4.** Delivery standard

Choose the format of the specifications for the product to be delivered.

- (1) Specifications for each ROM
  - ☐ ROM code list unnecessary (standard).
  - ☐ ROM code list necessary.

Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.



SH03-		

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38102M5-XXXSP/FP MITSUBISHI ELECTRIC

Mask RC	M numb	ər	

Ple	ase ar	conditions nswer the following questions abo you use the X <sub>IN</sub> -X <sub>OUT</sub> oscillator?	out us	sage for use in our	product inspection:
		Ceramic resonator		Quartz crystal	
		External clock input		Other (	)
At	what fr	equency?	f(X <sub>I</sub>	<sub>N</sub> )=	MHz
(2) Ho	w will	you use the $X_{CIN}$ - $X_{COUT}$ oscillator	?		
		Ceramic resonator		Quartz crystal	
		External clock input		Other (	)
At v	what fr	equency?	f(X <sub>C</sub>	cin)=	kHz
<b>※</b> 6. €	omme	ents			



GZZ-SH03-61A < 07A0 >

## SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38103M6-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number	

	Date:	
#	Section head signature	Supervisor signature
Receipt		
Be		

Note: Please fill in all items marked \*.

		Company		TEL			Submitted by	Supervisor
*	Customer	name		(	)	iance		•
		Date issued	Date:			Issu		

#### **%1.** Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name:

NACC 1	103M6-	VVVCI
IVI.30	11.3IVID-	· X X X ^-

_			
	14201	0.0140	-XXXFP
	IVIOOI	UOIVIO	- ^ ^ ^ F

Checksum code for entire EPROM

1	i	l	I
1		l	l .
		ĺ	1
	ł .	[	ì
1			l .

(hexadecimal notation)

EPROM type (indicate the type used)

	27256		27512
EPROM addre	SS	EPROM addre	ess
000016	Product name ASCII code	0000 <sub>16</sub>	Product name ASCII code
000F <sub>16</sub>	'M38103M6—'	000F <sub>16</sub>	'M38103M6—'
001016	RESMOD option	001016	RESMOD option
0011 <sub>16</sub>		0011 <sub>16</sub>	777777
207F <sub>16</sub>		A07F <sub>16</sub>	
		1	
2080 <sub>16</sub>	data	A080 <sub>16</sub>	data
7FFD <sub>16</sub>	ROM 24446 bytes	FFFD <sub>16</sub>	ROM 24446 bytes
7FFE <sub>16</sub>	7////	FFFE <sub>16</sub>	
7FFF <sub>16</sub>		FFFF <sub>16</sub>	

In the address space of the microcomputer, the internal ROM area is from address A080 $_{16}$  to FFFD $_{16}$ . The reset vector is stored in addresses FFFC $_{16}$  and FFFD $_{16}$ .

- Set the data in the unused area (the shaded area of the diagram) to "FF<sub>16</sub>".
- (2) The ASCII codes of the product name "M38103M6—" must be entered in addresses 0000<sub>16</sub> to 0008<sub>16</sub>. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address 0000 <sub>16</sub> 0001 <sub>16</sub> 0002 <sub>16</sub> 0003 <sub>16</sub> 0004 <sub>16</sub> 0005 <sub>16</sub> 0006 <sub>16</sub>	'M' = 4 D <sub>16</sub> '3' = 3 3 <sub>16</sub> '8' = 3 8 <sub>16</sub> '1' = 3 1 <sub>16</sub> '0' = 3 0 <sub>16</sub> '3' = 3 3 <sub>16</sub> 'M' = 4 D <sub>16</sub>	0009 <sub>16</sub> 000A <sub>16</sub> 000B <sub>16</sub> 000C <sub>16</sub> 000D <sub>16</sub> 000E <sub>16</sub>	$'-'=2 D_{16}$ $F F_{16}$ $F F_{16}$ $F F_{16}$ $F F_{16}$ $F F_{16}$ $F F_{16}$
000716	$^{\circ}6^{\circ} = 36_{16}$	000F <sub>16</sub>	F F 16

GZZ—S	H03—61A<	07A0>	

Mode DOM number	
Mask ROM number	

## SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38103M6-XXXSP/FP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
	*=△\$8000	*=△\$0000
The pseudo-command	.BYTE△ 'M38103M6—'	.BYTE△ 'M38103M6—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Option specification (write the option data also to the specified address of the EPROM)

eset n	node switching option			
	Normal operation start mode	•••••	01 <sub>16</sub>	Address 0010 <sub>1</sub>
	Low-speed operation start mode		00 <sub>16</sub>	Address 001016

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
Reset mode option	*=△\$8010	<b>*</b> =△\$0010
	.BYTE△ \$XX	.BYTE△ \$XX

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed. Write the data correctly. As for the option, if the contents of the confirmation and conflict with those of the EPROM, the contents of the EPROM are preferred.

#### **X3.** Mark specification

R

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38103M6-XXXSP, 64P6N for M38103M6-XXXFP) and attach it to the mask ROM confirmation form.

#### ¾ 4. Delivery standard

Choose the format of the specifications for the product to be delivered.

- (1) Specifications for each ROM
  - ☐ ROM code list unnecessary (standard).
  - ☐ ROM code list necessary.

Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.



G77	SH03-	-61 A (	0740

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38103M6-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number	

<b>※</b> 5		conditions swer the following questions abo you use the X <sub>IN</sub> -X <sub>OUT</sub> oscillator?	out u	sage for use in our	product inspection:
		Ceramic resonator		Quartz crystal	
		External clock input		Other (	)
	At what fr	equency?	f(X	<sub>N</sub> )=	MHz
(2)	How will y	ou use the X <sub>CIN</sub> -X <sub>COUT</sub> oscillator	?		
		Ceramic resonator		Quartz crystal	
		External clock input		Other (	
	At what fr	equency?	f(X	cin)=	kHz
<b>*</b> 6	. Comme	nts			

GZZ-SH03-49A < 03A0 >

### SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38112M4-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number									
	Date:								
t.	Section head signature	Supervisor signature							
Receipt									
a.									

Note: Please fill in all items marked\*.

		Company		TEL		Submitted by	Supervisor
$_{*} $	Customer	name		( )	ance ature		
		Date issued	Date:		Issu		

#### ※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name:	Ш	M38112M4-XXXSP	LJ	M38112M4-XXXF

Checksum code for entire EPROM (hexadecimal notation)

EPROM type (indicate the type used)

Ĺ	27256		27512
EPROM addr	ess	 EPROM addr	ess
0000 <sub>16</sub>	Product name ASCII code 'M38112M4—'	0000 <sub>16</sub>	Product name ASCII code 'M38112M4—'
001016	RESMOD option	001016	RESMOD option
001116		0011 <sub>16</sub>	
407F <sub>16</sub>		C07F <sub>16</sub>	
4080 <sub>16</sub>	data	C080 <sub>16</sub>	data
7FFD <sub>16</sub> 7FFE <sub>16</sub>	ROM 16254 bytes	FFFD <sub>16</sub>	ROM 16254 bytes
7FFF <sub>16</sub>		 FFFE <sub>16</sub>	

In the address space of the microcomputer, the internal ROM area is from address  $C080_{16}$  to FFFD<sub>16</sub>. The reset vector is stored in addresses FFFC<sub>16</sub> and FFFD<sub>16</sub>.

- Set the data in the unused area (the shaded area of the diagram) to "FF<sub>16</sub>".
- (2) The ASCII codes of the product name "M38112M4—" must be entered in addresses 0000<sub>16</sub> to 0008<sub>16</sub>. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Adaress		Address	
000016	'M' = $4 D_{16}$	0008 <sub>16</sub>	$'-'=2 D_{16}$
000116	$3' = 33_{16}$	000916	F F 16
000216	$'8' = 38_{16}$	000A <sub>16</sub>	F F 16
000316	$'1' = 31_{16}$	000B <sub>16</sub>	F F 16
000416	$'1' = 31_{16}$	000C <sub>16</sub>	F F <sub>16</sub>
000516	$^{\circ}2^{\circ} = 32_{16}$	000D <sub>16</sub>	F F <sub>16</sub>
000616	$'M' = 4 D_{16}$	000E <sub>16</sub>	F F 16
0007 <sub>16</sub>	$^{4}$ $^{2}$ $= 34_{16}$	000F <sub>16</sub>	F F <sub>16</sub>



$\sim$	77	CII	00	-49A	,	00 4	$\sim$	`
( -	//-	-SH	U.5-	-49A	<	U.SA		7

## SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38112M4-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number	

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
	*=△\$8000	*=△\$0000
The pseudo-command	.BYTE△ 'M38112M4—'	.BYTE△ 'M38112M4—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Option specification (write the option data also to the specified address of the EPROM)

Reset n	node switching option		
	Normal operation start mode	 01 <sub>16</sub>	Address 0010 <sub>10</sub>
	Low-speed operation start mode	 00 <sub>16</sub>	Address 001016

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
D	<b>*</b> =△\$8010	<b>*</b> =△\$0010
Reset mode option	.BYTE△ \$××	.BYTE△ \$XX

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed. Write the data correctly. As for the option, if the contents of the confirmation and conflict with those of the EPROM, the contents of the EPROM are preferred.

#### **%** 3. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38112M4-XXXSP, 64P6N for M38112M4-XXXFP) and attach it to the mask ROM confirmation form.

#### ¾ 4. Delivery standard

Choose the format of the specifications for the product to be delivered.

(1) Specifications for each ROM

	ROM	code	list	unnecessary	v 1	(standard)	)
--	-----	------	------	-------------	-----	------------	---

☐ ROM code list necessary.

Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.



#### MITSUBISHI MICROCOMPUTERS

## SERIES MELPS 740 MASK ROM ORDERING METHOD

_							
G	77	—Տ⊦	103-	_49/	Δ(	03A	n)

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38112M4-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number	

<ul> <li>\$\% 5\$. Usage conditions</li> <li>Please answer the following questions about</li> <li>(1) How will you use the X<sub>IN</sub>-X<sub>OUT</sub> oscillator?</li> </ul>	out usage for use in our product inspection:
☐ Ceramic resonator	☐ Quartz crystal
<ul><li>External clock input</li></ul>	☐ Other ( )
At what frequency?	$f(X_{IN}) = $ MHz
(2) How will you use the X <sub>CIN</sub> -X <sub>COUT</sub> oscillator	?
☐ Ceramic resonator	☐ Quartz crystal
<ul><li>External clock input</li></ul>	□ Other ( )
At what frequency?	$f(X_{CIN}) = $ kHz
<b>%</b> 6 Comments	



GZZ-SH03-74A < 09A1 >

## SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38173M6-XXXFP MITSUBISHI ELECTRIC

Mask ROM number	

	Date:	
Receipt	Section head signature	Supervisor signature

Note: Please fill in all items marked\*.

*	Customer	Company name		TEL (	)	ance nature	Submitted by	Supervisor
		Date issued	Date:			Issu		

#### \* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum code for entire EPROM			(hexadecimal notation)
1	J		

EPROM type (indicate the type used)

	27256		27512
EPROM addre	ess	 EPROM addre	SS
0000 <sub>16</sub>	Product name ASCII code 'M38173M6—'	0000 <sub>16</sub>	Product name ASCII code 'M38173M6—'
001016	RESMOD option	0010 <sub>16</sub>	RESMOD option
0011 <sub>16</sub>		001116	
207F <sub>16</sub> 2080 <sub>16</sub>		A07F <sub>16</sub> A080 <sub>16</sub>	
7FFD <sub>16</sub> 7FFE <sub>16</sub>	data ROM 24446 bytes	FFFD <sub>16</sub> FFFE <sub>16</sub>	data ROM 24446 bytes
7FFF <sub>16</sub>	<u> </u>	FFFF <sub>16</sub>	

In the address space of the microcomputer, the internal ROM area is from address A080 $_{16}$  to FFFD $_{16}$ . The reset vector is stored in addresses FFFC $_{16}$  and FFFD $_{16}$ .

- Set the data in the unused area (the shaded area of the diagram) to "FF<sub>16</sub>".
- (2) The ASCII codes of the product name "M38173M6—" must be entered in addresses 0000<sub>16</sub> to 0008<sub>16</sub>. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address		Address	
000016	$'M' = 4 D_{16}$	000816	$'-' = 2 D_{16}$
000116	$^{\circ}3^{\circ} = 33_{16}$	000916	F F <sub>16</sub>
000216	$^{\circ}8^{\circ} = 38_{16}$	000A <sub>16</sub>	F F <sub>16</sub>
000316	$'1' = 31_{16}$	000B <sub>16</sub>	F F <sub>16</sub>
000416	$'7' = 37_{16}$	000C <sub>16</sub>	F F 16
000516	$^{\circ}3^{\circ} = 33_{16}$	000D <sub>16</sub>	F F 16
000616	$'M' = 4 D_{16}$	000E <sub>16</sub>	F F <sub>16</sub>
0007 <sub>16</sub>	$6' = 36_{16}$	000F <sub>16</sub>	F F <sub>16</sub>

GZZ—SH03—74A < 09A1 >		
SERIES MELPS 740 MASK ROM CONFIRMATION FORM	Mask ROM number	
SINGLE-CHIP MICROCOMPUTER M38173M6-XXXFP		

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
The	<b>*</b> =△\$8000	*=△\$0000
The pseudo-command	.BYTE△ 'M38173M6—'	.BYTE△ 'M38173M6—'

MITSUBISHI ELECTRIC

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

<b>%</b> 2.	Option	specification (write the option data	a also to the	specified ad	dress of the EPROM)
	Reset n	node switching option			
		Normal operation start mode		01 <sub>16</sub>	Address 0010
		Low-speed operation start mode		0016	Address 0010 <sub>16</sub>

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	EPROM type 27256	
Reset mode option	*=△\$8010	*=△\$0010
	.BYTE△ \$XX	.BYTE△ \$XX

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed. Write the data correctly. As for the option, if the contents of the confirmation and conflict with those of the EPROM, the contents of the EPROM are preferred.

#### ※ 3. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38173M6-XXXFP) and attach it to the mask ROM confirmation form.

#### ¾ 4. Delivery standard

Choose the format of the specifications for the product to be delivered.

- (1) Specifications for each ROM
  - ☐ ROM code list unnecessary (standard)
  - ☐ ROM code list necessary.

Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.



$\sim$	77	CLI	03 -	746	/ 01	<b>7 4 4</b>	١.

## SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38173M6-XXXFP MITSUBISHI ELECTRIC

Mask	ROM	number	

※ 5. Usa	ge conditions	
	e answer the following questions abovill you use the X <sub>IN</sub> -X <sub>OUT</sub> oscillator?	out usage for use in our product inspection:
	☐ Ceramic resonator	☐ Quartz crystal
	☐ External clock input	☐ Other ( )
At wha	at frequency?	$f(X_{IN}) = $ MHz
(2) How w	rill you use the X <sub>CIN</sub> -X <sub>COUT</sub> oscillator	?
1	☐ Ceramic resonator	☐ Quartz crystal
	☐ External clock input	☐ Other ( )
At wha	at frequency?	$f(X_{CIN}) = $ kHz
<b>※6.</b> Com	iments	

GZZ-SH04-03A < 0YA0 >

### SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38174M8-XXXFP MITSUBISHI ELECTRIC

Mask ROM number	

	Date:	
=	Section head signature	Supervisor signature
Receipt		
P. B.		
1		

Note: Please fill in all items marked ...

		Company		TEL		σ Φ	Submitted by	Supervisor
*	* Customer	name		(	)	ance		
		Date issued	Date:			Issu		


#### ※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.


If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum code for entire EPROM



(hexadecimal notation)

#### EPROM type (indicate the type used)



In the address space of the microcomputer, the internal ROM area is from address  $8080_{16}$  to FFFD<sub>16</sub>. The reset vector is stored in addresses FFFC<sub>16</sub> and FFFD<sub>16</sub>.

- Set the data in the unused area (the shaded area of the diagram) to "FF<sub>16</sub>".
- (2) The ASCII codes of the product name "M38174M8—" must be entered in addresses 0000<sub>16</sub> to 0008<sub>16</sub>. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address	
000016	$'M' = 4 D_{16}$
000116	$^{\circ}3^{\circ} = 33_{16}$
000216	$'8' = 38_{16}$
000316	$'1' = 31_{16}$
000416	$'7' = 37_{16}$
000516	$'4' = 34_{16}$
000616	$'M' = 4 D_{16}$
0007 <sub>16</sub>	$^{\circ}8^{\circ} = 38_{16}$

Address	
000816	$'-'=2 D_{16}$
000916	F F <sub>16</sub>
000A <sub>16</sub>	F F <sub>16</sub>
000B <sub>16</sub>	F F <sub>16</sub>
000C <sub>16</sub>	F F 16
000D <sub>16</sub>	F F 16
000E <sub>16</sub>	F F 16
000F <sub>16</sub>	F F <sub>16</sub>



൨	フフ	SH04	വ വ	A / ſ	ソメハ	٠,

S

ERIES MELPS 740 MASK ROM CONFIRMATION FORM	Mask ROM number
SINGLE-CHIP MICROCOMPUTER M38174M8-XXXFP	

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
The second commend	<b>*</b> =△\$8000	*=△\$0000
The pseudo-command	.BYTE△ 'M38174M8—'	.BYTE△ 'M38174M8—'

MITSUBISHI ELECTRIC

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Option specification (write the option data also to the specified address of the EPROM)

Reset n	node switching option		
	Normal operation start mode	 01 <sub>16</sub>	A d do 0010
	Low-speed operation start mode	 00 <sub>16</sub>	Address 0010 <sub>16</sub>

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
Deast made ention	<b>*</b> =△\$8010 <b>*</b> =△\$001	
Reset mode option	.BYTE△ \$XX	.BYTE△ \$XX

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed. Write the data correctly. As for the option, if the contents of the confirmation and conflict with those of the EPROM, the contents of the EPROM are preferred.

※ 3. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38174M8-XXXFP) and attach it to the mask ROM confirmation form.

¾ 4. Delivery standard

Choose the format of the specifications for the product to be delivered.

(1) Specifications for each ROM

ROM o	ode I	ist u	nnecessary	(standard)

☐ ROM code list necessary.

Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.



GZZ-SH04-03A<0YA0>

# SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38174M8-XXXFP MITSUBISHI ELECTRIC

Mask ROM number	

		conditions					
	Please answer the following questions about usage for use in our product inspection:  (1) How will you use the $X_{IN}$ - $X_{OUT}$ oscillator?						
		Ceramic resonator		Quartz crystal			
		External clock input		Other ( )			
At	what fr	equency?	f(X	( <sub>IN</sub> )= MHz			
(2) Ho	w will y	ou use the X <sub>CIN</sub> -X <sub>COUT</sub> oscillator	?				
		Ceramic resonator		Quartz crystal			
		External clock input		Other ( )			
At	what fr	equency?	f(X	c <sub>CIN</sub> )= kHz			
<b>*6.</b> 0	Comme	ents					



### MITSUBISHI MICROCOMPUTERS

## MARK SPECIFICATION FORM

### MARK SPECIFICATION FORM

The mark specification form varies depending on the package type. Fill out the mark specification form for the package being ordered, and submit the form with the mask ROM confirmation form.




#### 32P4B (32-PIN SHRINK DIP) MARK SPECIFICATION FORM


	,	,
Mitsubishi IC catalog name		

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

#### A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name




Note1: The mark field should be written right aligned.

- 2: The fonts and size of characters are standard Mitsubishi type.
- 3: Customer's parts number can be up to 16 characters:
  Only 0~9, A~Z, +, -, /, (, ), &, ©, . (period), and , (comma) are usable.
- 4: If the Mitsubishi logo ★ is not required, check the box on the right.

▲Mitsubishi logo is not required

#### C. Special Mark Required



Note1: If the special mark is to be printed, indicate the desired layout of the mark in the upper figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required



#### 42P4B (42-PIN SHRINK DIP) MARK SPECIFICATION FORM

Mitsubishi IC catalog name
Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).
A. Standard Mitsubishi Mark    Mitsubishi lot  Mitsubishi lot
number (6-digit) Mitsubishi IC catalog name
${}_{\mathbb{Q}}UUUUUUUUU$
B. Customer's Parts Number + Mitsubishi Catalog Name
Note: The fonts and size of characters are standard Mitsubishi type.  ———————————————————————————————————
① U U U U U U U U U U U U U U U U U U U
2 : The fonts and size of characters are standard Mitsubishi type.
3 : Customer's parts number can be up to 15 characters : Only 0∼9, A∼Z, +, −, ∕, (, ), &, ©, . (period), and , (comma) are usable.
4: If the Mitsubishi logo ★ is not required, check the box on the right.  ♣Mitsubishi logo is not required
C. Special Mark Required
① UUUUUUUUUUUUUUUUUU @
Note1: If the special mark is to be printed, indicate the desired layout of the mark in the upper figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are al-

ways marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.


Special logo required

#### 44P6N (44-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Piease choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name



Customer's parts number

Note: The fonts and size of characters are standard Mitsubishi type.

-Mitsubishi IC catalog name and Mitsubishi lot number

Note4: If the Mitsubishi logo ♣ is not required, check the box below.


★Mitsubishi logo is not required

Note1: The mark field should be written right aligned.

- The fonts and size of characters are standard Mitsubishi type.
- 3: Customer's parts number can be up to 7 characters:

Only  $0\sim 9$ ,  $A\sim Z$ , +, -, /, (, ), &,  $\mathbb{C}$ , . (period), and , (comma) are usable.

C. Special Mark Required



Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible.

Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required




#### 50P6 (50-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

#### A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name



- Customer's parts number

Note: The fonts and size of characters are standard Mitsubishi type.

- Mitsubishi IC catalog name

Note1: The mark field should be written right aligned.


- 2: The fonts and size of characters are standard Mitsubishi type.
- 3: Customer's parts number can be up to 9 characters:

Only  $0\sim9$ ,  $A\sim Z$ , +, -, /, (, ), &,  $\mathbb{C}$ , . (period), and . (comma) are usable.

4: If the Mitsubishi logo ★ is not required, check the box below.

★Mitsubishi logo is not required

C. Special Mark Required



Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible.

Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required




#### 52P4B (52-PIN SHRINK DIP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name				

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

#### A. Standard Mitsubishi Mark



#### B. Customer's Parts Number + Mitsubishi Catalog Name




Note1: The mark field should be written right aligned.

- 2: The fonts and size of characters are standard Mitsubishi type.
- 3: Customer's parts number can be up to 18 characters : Only  $0\sim9$ ,  $A\sim Z$ , +, -, /, (, ), &, @, . (period), and , (comma) are usable.
- 4: If the Mitsubishi logo ♣ is not required, check the box on the right.

★Mitsubishi logo is not required

#### C. Special Mark Required



- Note1: If the special mark is to be printed, indicate the desired layout of the mark in the upper figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.
  - 2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required




#### 56P6N (56-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

#### A. Standard Mitsubishi Mark



#### B. Customer's Parts Number + Mitsubishi Catalog Name



Customer's parts number

Note: The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name and Mitsubishi lot number

Note4. If the Mitsubishi logo 🙏 is not required, check the box below.


★Mitsubishi logo is not required

Note1: The mark field should be written right aligned.

- 2: The fonts and size of characters are standard Mitsubishi type.
- 3 Customer's parts number can be up to 11 characters:

Only  $0\sim9$ ,  $A\sim Z$ , +, -, /, (, ), &,  $\mathbb{C}$ , . (period), and , (comma) are usable.

#### C. Special Mark Required



5: Arrangement of Mitsubishi IC catalog name and Mitsubishi lot number is dependent on number of Mitsubishi IC catalog name and that Mitsubishi logo ♣ is required or not.

Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required




#### 60P6 (60-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

#### A. Standard Mitsubishi Mark



B. Customer's Parts Number + MitsubishiCatalog Name



Customer's Parts Number

Note: The fonts and size of characters are standard Mitsubishi type.

--Mitsubishi IC catalog name

mitted.

Note1: The mark field should be written right aligned.


- 2: The fonts and size of characters are standard Mitsubishi type.
- 3: Customer's parts number can be up to 12 characters:

Only  $0\sim9$ ,  $A\sim Z$ , +, -, /, (, ), &,  $\mathbb{C}$ , . (period), and , (comma) are usable.

4: If the Mitsubishi logo ★ is not required, check the box below.

★ Mitsubishi logo is not required

#### C. Special Mark Required



Note1: If the Special Mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible.

Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be sub-

Special logo required



#### 64P4B (64-PIN SHRINK DIP) MARK SPECIFICATION FORM

Mitsubishi IC catalog name
Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).
A. Standard Mitsubishi Mark
Mitsubishi lot number (6-digit)  Mitsubishi lot catalog name
B. Customer's Parts Number + Mitsubishi Catalog Name
C. Special Mark Required
Note1: If the special mark is to be printed, indicate the desired layout of the mark in the upper figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are all

- ways marked.
  - 2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required




#### 64P6N (64-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

#### A. Standard Mitsubishi Mark




B. Customer's Parts Number + Mitsubishi Catalog Name



Note1: The mark field should be written right aligned.

2: The fonts and size of characters are standard Mitsubishi type. (The character size became smaller than A (standard Mitsubishi mark) type)

#### C. Special Mark Required



Customer's parts number

Note The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name

Note3: Customer's parts number can be up to 10 characters:

Only  $0\sim 9$ ,  $A\sim Z$ , +, -,  $\nearrow$ , (, ), &,  $\bigcirc$ , . (period), and , (comma) are usable.

4: If the Mitsubishi logo ♣ is not required, check the box below.

★Mitsubishi logo is not required

5: Arrangement of Mitsubishi IC catalog name and Mitsubishi lot number is dependent on number of Mitsubishi IC catalog name and that Mitsubishi logo ♣ is required or not.

Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible.

Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required




#### 64P6S (64-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

#### A. Standard Mitsubishi Mark




B. Customer's Parts Number + Mitsubishi Catalog Name



Note1: The mark field should be written right aligned.

- 2: The fonts and size of characters are standard Mitsubishi type. (The character size become smaller than A (standard Mitsubishi mark) type)
- C. Special Mark Required



- Customer's Parts Number

Note: The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name and Mitsubishi lot number

Note3: Customer's parts number can be up to 11 characters:

Only  $0\sim9$ ,  $A\sim Z$ , +, -, /, (, ), &, c, . (period), and , (comma) are usable.

4: If the Mitsubishi logo ♣ is not required, check the box below.

♣Mitsubishi logo is not required

- 5: Arrangement of Mitsubishi IC catalog name and Mitsubishi lot number is dependent on number of Mitsubishi IC catalog name and that Mitsubishi logo ♣ is required or not.
- Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible.

  Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.
  - 2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required




#### 64P6W (64-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

#### A. Standard Mitsubishi Mark




#### B. Customer's Parts Number + Mitsubishi Catalog Name



Note1: The mark field should be written right aligned.

- 2: The fonts and size of characters are standard Mitsubishi type.
- C. Special Mark Required



Customer's parts number

Note: The fonts and size of characters are standard Mitsubishi type.

- Mitsubishi IC catalog name

Note3: Customer's parts number can be up to 12 characters:

Only  $0\sim 9$ ,  $A\sim Z$ , +, -, /, (, ), &,  $\bigcirc$ , . (period), and , (comma) are usable.

4: If the Mitsubishi logo ♣ is not required, check the box below.

★Mitsubishi logo is not required

Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible.

Mitsubishi lot number (6-digit) and mask ROM

number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be sub-

mitted.
Special logo required




#### 72P6 (72-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

#### A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name



Customer's parts number

Note: The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name

Note1: The mark field should be written right aligned.


- 2: The fonts and size of characters are standard Mitsubishi type.
- 3: Customer's Parts Number can be up to 12 characters:

Only  $0\sim9$ ,  $A\sim Z$ , +, -, /, (, ), &,  $\mathbb{C}$ , . (period), and , (comma) are usable.

4: If the Mitsubishi logo ★ is not required, check the box below.

♣Mitsubishi logo is not required

C. Special Mark Required



Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible.

Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.


Special logo required




#### 80P6 (80-PIN QFP) MARK SPECIFICATION FORM

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

#### A. Standard Mitsubishi Mark




#### B. Customer's Parts Number + Mitsubishi Catalog Name



Note1: The mark field should be written right aligned.

- 2. The fonts and size of characters are standard Mitsubishi type.
- C. Special Mark Required



Note: The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name

- Note3: Customer's parts number can be up to 14 char-
  - Only  $0 \sim 9$ ,  $A \sim Z$ , +, -, /, (, ), &,  $\mathbb{C}$ , . (period), and (comma) are usable.
  - 4: If the Mitsubishi logo 🕹 is not required, check the box below.

♣Mitsubishi logo is not required

Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required




#### 80P6N (80-PIN QFP) MARK SPECIFICATION FORM


	ı							
	l							
Mitsubishi IC catalog name	l							
Willoadion to balance harms	1							

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

#### A. Standard Mitsubishi Mark




B. Customer's Parts Number + Mitsubishi Catalog Name



Note1: The mark field should be written right aligned

- 2: The fonts and size of characters are standard Mitsubishi type.
- C. Special Mark Required



Customer's parts number

Note: The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name

Note3: Customer's parts number can be up to 14 characters:

Only  $0\sim 9$ ,  $A\sim Z$ , +, -,  $\nearrow$ , (, ), &,  $\mathbb{C}$ , . (period), and , (comma) are usable.

4: If the Mitsubishi logo ♣ is not required, check the box below.

▲Mitsubishi logo is not required

Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible.

Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required




#### 80P6S (80-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name



Note: The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name

Note3: Customer's parts number can be up to 10 characters:

> Only  $0 \sim 9$ ,  $A \sim Z$ , +, -, /, (, ), &,  $\mathbb{C}$ , . (period), and, (comma) are usable.


4: If the Mitsubishi logo A is not required, check the box below.

★Mitsubishi logo is not required

Note1: The mark field should be written right aligned.

2: The fonts and size of characters are standard Mitsubishi type. (The character size become smaller than A (standard Mitsubishi mark) type)

C. Special Mark Required



5: Arrangement of Mitsubishi IC catalog name and Mitsubishi lot number is dependent on number of Mitsubishi IC catalog name and that Mitsubishi logo A is required or not.

Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font

original (ideally logo drawing) must be submitted.

Special logo required




#### 84P0 (84-PIN PLCC) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

#### A. Standard Mitsubishi Mark




B. Customer's Parts Number + Mitsubishi Catalog Name



Note1: The mark field should be written right aligned.

2: The fonts and size of characters are standard Mitsubishi type. (The character size become smaller than A (standard Mitsubishi mark) type)

C. Special Mark Required



Note: The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name

Note3: Customer's parts number can be up to 16 characters:

> Only  $0\sim9$ ,  $A\sim Z$ , +, -, /, (, ), &,  $\bigcirc$ , . (period), and, (comma) are usable.

4: If the Mitsubishi logo A is not required, check the box below.

♣ Mitsubishi logo is not required

5: Arrangement of Mitsubishi IC catalog name and Mitsubishi lot number is dependent on number of Mitsubishi IC catalog name and that Mitsubishi logo A is required or not.

Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required




#### 100P6S (100-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

#### A. Standard Mitsubishi Mark




B. Customer's Parts Number + Mitsubishi Catalog Name



Note1: The mark field should be written right aligned.

2: The fonts and size of characters are standard Mitsubishi type.

#### C. Special Mark Required



·Customer's parts number

Note: The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name

Note3: Customer's parts number can be up to 14 characters:

Only  $0\sim 9$ ,  $A\sim Z$ , +, -,  $\swarrow$ , (, ), &,  $\mathbb{C}$ , . (period), and , (comma) are usable.

4: If the Mitsubishi logo ♣ is not required, check the box below.

★Mitsubishi logo is not required

Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible.

Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.
For the new special character fonts a clean font.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required



#### CONTACT ADDRESSES FOR FURTHER INFORMATION

#### JAPAN =

Semiconductor Marketing Division Mitsubishi Electric Corporation 2-3, Marunouchi 2-chome Chiyoda-ku, Tokyo 100, Japan

Telex 24532 MELCO J Telephone (03) 3218-3473

(03) 3218-3499 Facsimile (03) 3214-5570

Overseas Marketing Manager Kita-Itami Works 4-1, Mizuhara, Itami-shi,

Hyogo-ken 664, Japan Telex 526408 KMELCO J Telephone (0727) 82-5131 Facsimile (0727) 72-2329

#### HONG KONG

Mitsubishi Electric (H K ) Ltd 41st fl , Manulife Tower, 169, Electric Road, North Point, Hong Kong Telex 60800 MELCO HX Telephone 510-0555

Facsimile 510-9830, 510-9822, 510-9803

#### SINGAPORE =

MELCO SALES SINGAPORE PTE, LTD 307 Alexandra Road #05-01/02 Mitsubishi Electric Building Singapore 0315

Telex RS 20845 MELCO Telephone 4732308 Facsimile 4738944

#### TAIWAN =

MELCO-TAIWAN CO, Ltd
1st fl, Chung-Ling Bldg,
363, Sec 2, Fu-Hsing S Road,
Taipei R O C
Telephone. (02) 735-3030
Facsimile (02) 735-6771
Telex 25433 CHURYO "MELCO-

TAIWAN

U.S.A. =

#### NORTHWEST

Mitsubishi Electronics America, Inc 1050 East Arques Avenue Sunnyvale, CA 94086 Telephone (408) 730-5900 Facsimile (408) 730-4972

#### SAN DIEGO

Mitsubishi Electronics America, Inc 16980 Via Tazon, Suite 220 San Diego, CA 92128 Telephone (619) 451-9618 Facsimile (619) 592-0242

#### DENVER

Mitsubshi Electronics America, Inc 4600 South Ulster Street Metropoint Building, 7th Floor Denver, CO 80237 Telephone (303) 740-6775 Facsimile (303) 694-0613 SOUTHWEST

Mitsubishi Electronics America, Inc 991 Knox Street Torrance, CA 90502 Telephone (213) 515-3993 Facsimile: (213) 217-5781

SOUTH CENTRAL

Mitsubishi Electronics America, Inc 1501 Luna Road, Suite 124 Carrollton, TX 75006 Telephone (214) 484-1919 Facsimile: (214) 243-0207

NORTHERN

Mitsubishi Electronics America, Inc 15612 Highway 7 #243 Minnetonka, MN 55345 Telephone (612) 938-7779

Facsimile (612) 938-5125

NORTH CENTRAL

Mitsubishi Electronics America, Inc 800 N Bierman Circle Mt Prospect, IL 60056 Telephone (312) 298-9223 Facsimile (312) 298-0567

NORTHEAST

Mitsubishi Electronics America, Inc 200 Unicorn Park Drive Woburn, MA 01801 Telephone (617) 932-5700 Facsimile (617) 938-1075

MID-ATLANTIC

Mitsubishi Electronics America, Inc 800 Cottontail Lane Somerset, NJ 08873 Telephone (201) 469-8833 Facsimile (201) 469-1909

SOUTH ATLANTIC

Mitsubishi Electronics America, Inc 2500 Gateway Center Blvd , Suite 300 Morrisville NC 27560

Telephone (404) 368-4850 Facsimile: (404) 662-5208

SOUTHEAST

Mitsubishi Electronics America, Inc Town Executive Center 6100 Glades Road #210 Boca Raton, FL 33433 Telephone (407) 487-7747 Facsimile\* (407) 487-2046

CANADA

Mitsubishi Electronics America, Inc 6185 Ordan Drive, Unit #110 Mississauga, Ontario, Canada L5T 2E1 Telephone. (416) 670-8711 Facsimile (416) 670-8715

Mitsubishi Electronics America, Inc 300 March Road, Suite 302 Kanata, Ontario, Canada K2K 2E2 Telephone (416) 670-8711 Facsimile (416) 670-8715 GERMANY =

Facsimile

Mitsubishi Electric Europe GmbH Headquarters Gothear Str 8 4030 Ratingen 1, Germany Telex 8585070 MED D Telephone: (02102) 4860

(02102) 486-115

Munich Office Arabellastraße 31

8000 Munchen 81, Germany Telex 5214820 Telephone (089) 919006-09 Facsimile (089) 9101399

FRANCE =

Mitsubishi Electric Europe GmbH
55, Avenue de Colmar
92563 Rueil Malmaison Cedex
Telex: 632326
Telephone 47087871
Facsimile 47513622

ITALY =

Mitsubishi Electric Europe GmbH Centro Direzionale Colleoni Palazzo Cassiopea 1 20041 Agrate Brianza I-Milano Telephone (039) 636011 Facsimile (039) 6360120

SWEDEN:

Mitsubishi Electric Europe GmbH Lastbilsvagen 6B 5-19149 Sollentuna, Sweden Telex 10877 (meab S) Telephone (08) 960468 Facsimile (08) 966877

U.K. Mitsubishi Electric (U K ) Ltd

Travellers Lane Hatfield

Herts AL10 8×B, England, U K Telephone (0044) 7072 76100 Facsimile (0044) 7072 78692

AUSTRALIA :

Mitsubishi Electric Australia Pty Ltd 348 Victoria Road Rydalmere Nsw 2116, Australia Private Bag No 2 Rydalmere Nsw 2116 Telex MESYDAA 126614 Telephone (02) 684-7200 Facsimile (02) 638-7072

## MITSUBISHI DATA BOOK SINGLE-CHIP 8-BIT MICROCOMPUTERS Vol.2

May. First Edition 1992

Editioned by

Committee of editing of Mitsubishi Semiconductor Data Book

Published by

Mitsubishi Electric Corp., Semiconductor Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

© 1992 MITSUBISHI ELECTRIC CORPORATION Printed in Japan

# MITSUBISHI SEMICONDUCTORS SINGLE-CHIP 8-BIT MICROCOMPUTERS Vol. 2



If these products or technologies fall under Japanese and/or COCOM strategic restrictions, diversion contrary thereto is prohibited.